// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Tue Oct  8 19:30:23 2024
// Host        : 556eci22 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/ranchen/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0_1/design_1_mig_7series_0_0_sim_netlist.v
// Design      : design_1_mig_7series_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* NotValidForBitStream *)
module design_1_mig_7series_0_0
   (ddr2_dq,
    ddr2_dqs_n,
    ddr2_dqs_p,
    ddr2_addr,
    ddr2_ba,
    ddr2_ras_n,
    ddr2_cas_n,
    ddr2_we_n,
    ddr2_ck_p,
    ddr2_ck_n,
    ddr2_cke,
    ddr2_cs_n,
    ddr2_dm,
    ddr2_odt,
    sys_clk_i,
    clk_ref_i,
    ui_clk,
    ui_clk_sync_rst,
    ui_addn_clk_0,
    ui_addn_clk_1,
    ui_addn_clk_2,
    ui_addn_clk_3,
    ui_addn_clk_4,
    mmcm_locked,
    aresetn,
    app_sr_active,
    app_ref_ack,
    app_zq_ack,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    init_calib_complete,
    sys_rst);
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_n;
  inout [1:0]ddr2_dqs_p;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output ddr2_ras_n;
  output ddr2_cas_n;
  output ddr2_we_n;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output [0:0]ddr2_cke;
  output [0:0]ddr2_cs_n;
  output [1:0]ddr2_dm;
  output [0:0]ddr2_odt;
  input sys_clk_i;
  input clk_ref_i;
  output ui_clk;
  output ui_clk_sync_rst;
  output ui_addn_clk_0;
  output ui_addn_clk_1;
  output ui_addn_clk_2;
  output ui_addn_clk_3;
  output ui_addn_clk_4;
  output mmcm_locked;
  input aresetn;
  output app_sr_active;
  output app_ref_ack;
  output app_zq_ack;
  input [3:0]s_axi_awid;
  input [26:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input s_axi_awvalid;
  output s_axi_awready;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  input s_axi_bready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input [3:0]s_axi_arid;
  input [26:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input s_axi_arvalid;
  output s_axi_arready;
  input s_axi_rready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  output init_calib_complete;
  input sys_rst;

  wire \<const0> ;
  wire app_ref_ack;
  wire app_sr_active;
  wire aresetn;
  wire clk_ref_i;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [12:0]ddr2_addr;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [2:0]ddr2_ba;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire ddr2_cas_n;
  (* SLEW = "SLOW" *) wire [0:0]ddr2_ck_n;
  (* SLEW = "SLOW" *) wire [0:0]ddr2_ck_p;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [0:0]ddr2_cke;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [0:0]ddr2_cs_n;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [1:0]ddr2_dm;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR = 0 *) (* SLEW = "SLOW" *) wire [15:0]ddr2_dq;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR = 0 *) (* SLEW = "SLOW" *) wire [1:0]ddr2_dqs_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR = 0 *) (* SLEW = "SLOW" *) wire [1:0]ddr2_dqs_p;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [0:0]ddr2_odt;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire ddr2_ras_n;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire ddr2_we_n;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete;
  wire mmcm_locked;
  wire [26:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [26:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [3:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [63:0]s_axi_rdata;
  wire [3:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [63:0]s_axi_wdata;
  wire s_axi_wready;
  wire [7:0]s_axi_wstrb;
  wire s_axi_wvalid;
  (* IBUF_LOW_PWR = 0 *) wire sys_clk_i;
  wire sys_rst;
  wire u_design_1_mig_7series_0_0_mig_n_109;
  wire u_design_1_mig_7series_0_0_mig_n_110;
  wire u_design_1_mig_7series_0_0_mig_n_111;
  wire u_design_1_mig_7series_0_0_mig_n_112;
  wire u_design_1_mig_7series_0_0_mig_n_117;
  wire u_design_1_mig_7series_0_0_mig_n_118;
  wire u_design_1_mig_7series_0_0_mig_n_119;
  wire u_design_1_mig_7series_0_0_mig_n_120;
  wire u_design_1_mig_7series_0_0_mig_n_16;
  wire u_design_1_mig_7series_0_0_mig_n_17;
  wire u_design_1_mig_7series_0_0_mig_n_18;
  wire u_design_1_mig_7series_0_0_mig_n_19;
  wire u_design_1_mig_7series_0_0_mig_n_5;
  wire u_design_1_mig_7series_0_0_mig_n_6;
  wire u_design_1_mig_7series_0_0_mig_n_7;
  wire u_design_1_mig_7series_0_0_mig_n_73;
  wire u_design_1_mig_7series_0_0_mig_n_8;
  wire [25:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address ;
  wire [5:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank ;
  wire [0:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_ras_n ;
  wire [63:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata ;
  wire [1:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ;
  (* MAX_FANOUT = "40" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ;
  wire [1:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ;
  wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ;
  wire [75:8]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [77:6]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r ;
  wire [75:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [3:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr ;
  wire [1:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ;
  (* MAX_FANOUT = "40" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ;
  wire [1:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ;
  wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ;
  wire [67:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [71:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r ;
  wire ui_addn_clk_0;
  wire ui_addn_clk_1;
  wire ui_addn_clk_2;
  wire ui_addn_clk_3;
  wire ui_addn_clk_4;
  wire ui_clk;
  wire ui_clk_sync_rst;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  assign app_zq_ack = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [25:24]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [27:26]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [25:24]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [27:26]),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [31:30]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [33:32]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [35:34]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1 }),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [33:32]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [37:36]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [39:38]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [41:40]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3 }),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [43:42]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [45:44]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [47:46]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [43:42]),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [49:48]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [51:50]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [53:52]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [49:48]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [51:50]),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [55:54]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [57:56]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [59:58]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1 }),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [57:56]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [61:60]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [63:62]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [65:64]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_3 }),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [67:66]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [69:68]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [71:70]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [67:66]),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [7:6]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [9:8]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1 }),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [9:8]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "77" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [73:72]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [75:74]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [77:76]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [73:72]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [75:74]),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({u_design_1_mig_7series_0_0_mig_n_111,u_design_1_mig_7series_0_0_mig_n_112}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({u_design_1_mig_7series_0_0_mig_n_109,u_design_1_mig_7series_0_0_mig_n_110}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [16],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [0]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [48],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [32]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [22],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [6]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [54],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [38]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [19],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [3]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [51],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [35]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [17],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [1]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [49],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [33]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [20],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [4]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [52],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [36]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [23],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [7]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [55],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [39]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [21],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [5]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [53],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [37]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_8,u_design_1_mig_7series_0_0_mig_n_7,u_design_1_mig_7series_0_0_mig_n_6,u_design_1_mig_7series_0_0_mig_n_5}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [18],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [2]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [50],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [34]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [3],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [3]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [17:16]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [16],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [16]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [12],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [12]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [25],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [25]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [19:18]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [1:0]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [3:2]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_ras_n ,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_ras_n }),
        .DIC({u_design_1_mig_7series_0_0_mig_n_73,u_design_1_mig_7series_0_0_mig_n_73}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED [1:0]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [33:32]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [0],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [0]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [13],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [13]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [10],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [10]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [23],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [23]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [43:42]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [45:44]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [1],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [1]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [4],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [4]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [0],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [0]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [49:48]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [51:50]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [3],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [3]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [1],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [1]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [14],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [14]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [55:54]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [57:56]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [5],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [5]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [18],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [18]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [2],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [2]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [5],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [5]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [67:66]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [25:24]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [27:26]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [2],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [2]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [15],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [15]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED [1:0]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [9:8]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "77" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [9],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [9]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [22],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [22]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [73:72]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [75:74]),
        .DOC(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [1:0]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [3:2]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [1:0]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [3:2]),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [13:12]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [15:14]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_3 }),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [17:16]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [19:18]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [21:20]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [19:18]),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [31:30]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [33:32]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [35:34]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1 }),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [33:32]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [37:36]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [39:38]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [41:40]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3 }),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [43:42]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [45:44]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [47:46]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [43:42]),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [49:48]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [51:50]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [53:52]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [49:48]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [51:50]),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [55:54]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [57:56]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [59:58]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1 }),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [57:56]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [61:60]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [63:62]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [65:64]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_3 }),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [67:66]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [69:68]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [71:70]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [67:66]),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [7:6]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [9:8]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1 }),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [9:8]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [31],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [15]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [63],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [47]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [29],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [13]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [61],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [45]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [28],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [12]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [60],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [44]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [26],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [10]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [58],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [42]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [25],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [9]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [57],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [41]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [27],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [11]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [59],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [43]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [30],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [14]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [62],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [46]}),
        .DIB({u_design_1_mig_7series_0_0_mig_n_119,u_design_1_mig_7series_0_0_mig_n_120}),
        .DIC({u_design_1_mig_7series_0_0_mig_n_117,u_design_1_mig_7series_0_0_mig_n_118}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRB({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRC({1'b0,u_design_1_mig_7series_0_0_mig_n_19,u_design_1_mig_7series_0_0_mig_n_18,u_design_1_mig_7series_0_0_mig_n_17,u_design_1_mig_7series_0_0_mig_n_16}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [24],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [8]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [56],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [40]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  design_1_mig_7series_0_0_mig u_design_1_mig_7series_0_0_mig
       (.CLKB0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .CLKB0_6(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ),
        .Q(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .app_ref_ack(app_ref_ack),
        .app_sr_active(app_sr_active),
        .aresetn(aresetn),
        .axready_reg(s_axi_awready),
        .axready_reg_0(s_axi_arready),
        .clk_ref_i(clk_ref_i),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out({ddr2_ck_n,ddr2_ck_p}),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [71:30],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [23:0]}),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [77:24],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [11:6]}),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [67:64],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [59:56],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [51:48],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [43:40],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [35:32],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [19:16],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [11:8],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [3:0]}),
        .\gen_ui_extra_clocks.mmcm_i (mmcm_locked),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_reg_rep({u_design_1_mig_7series_0_0_mig_n_117,u_design_1_mig_7series_0_0_mig_n_118,u_design_1_mig_7series_0_0_mig_n_119,u_design_1_mig_7series_0_0_mig_n_120,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [62],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [46],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [30],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [14],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [59],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [43],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [27],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [11],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [57],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [41],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [25],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [9],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [58],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [42],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [26],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [10],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [60],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [44],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [28],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [12],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [61],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [45],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [29],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [13],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [63],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [47],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [31],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [15],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [56],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [40],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [24],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [8]}),
        .iserdes_clk(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .iserdes_clk_0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ),
        .mem_out({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [75:72],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [67:64],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [59:56],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [51:48],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [43:40],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [35:32],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [27:24],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [11:8]}),
        .out(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ),
        .out_fifo({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 }),
        .out_fifo_0({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 }),
        .out_fifo_1({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [75:72],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [27:24],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [67:64],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [59:40],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [35:32],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [3:0],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [19:16],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [11:8]}),
        .phy_dout({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [22],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [9],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [5],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [2],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [18],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [5],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [14],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [1],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [3],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [0],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [4],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [1],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [23],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [10],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [13],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [0],u_design_1_mig_7series_0_0_mig_n_73,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_ras_n ,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [25],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [12],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [16],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [3],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [15],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [2]}),
        .rd_ptr(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr ),
        .\rd_ptr_reg[0] (u_design_1_mig_7series_0_0_mig_n_5),
        .\rd_ptr_reg[0]_0 (u_design_1_mig_7series_0_0_mig_n_16),
        .\rd_ptr_reg[1] (u_design_1_mig_7series_0_0_mig_n_6),
        .\rd_ptr_reg[1]_0 (u_design_1_mig_7series_0_0_mig_n_17),
        .\rd_ptr_reg[2] (u_design_1_mig_7series_0_0_mig_n_7),
        .\rd_ptr_reg[2]_0 (u_design_1_mig_7series_0_0_mig_n_18),
        .\rd_ptr_reg[3] (u_design_1_mig_7series_0_0_mig_n_8),
        .\rd_ptr_reg[3]_0 (u_design_1_mig_7series_0_0_mig_n_19),
        .\rd_ptr_timing_reg[1] (\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ),
        .rstdiv0_sync_r1_reg_rep(ui_clk_sync_rst),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst[1]),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst[1]),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .sys_clk_i(sys_clk_i),
        .sys_rst(sys_rst),
        .u_bufg_clkdiv0(ui_clk),
        .ui_addn_clk_0(ui_addn_clk_0),
        .ui_addn_clk_1(ui_addn_clk_1),
        .ui_addn_clk_2(ui_addn_clk_2),
        .ui_addn_clk_3(ui_addn_clk_3),
        .ui_addn_clk_4(ui_addn_clk_4),
        .wr_en(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ),
        .wr_en_2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ),
        .wr_en_3(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_4(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_5(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_ptr(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ),
        .wr_ptr_1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ),
        .\wr_ptr_reg[3] (\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .\wr_ptr_reg[3]_0 (\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .wready_reg(s_axi_wready),
        .\write_buffer.wr_buf_out_data_reg[53] ({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [53],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [37],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [21],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [5],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [55],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [39],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [23],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [7],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [52],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [36],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [20],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [4],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [49],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [33],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [17],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [1],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [51],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [35],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [19],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [3],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [54],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [38],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [22],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [6],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [48],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [32],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [16],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [0],u_design_1_mig_7series_0_0_mig_n_109,u_design_1_mig_7series_0_0_mig_n_110,u_design_1_mig_7series_0_0_mig_n_111,u_design_1_mig_7series_0_0_mig_n_112,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [50],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [34],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [18],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [2]}));
endmodule

module design_1_mig_7series_0_0_mig
   (u_bufg_clkdiv0,
    app_ref_ack,
    out,
    iserdes_clk,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    rd_ptr,
    \rd_ptr_timing_reg[1] ,
    iserdes_clk_0,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    rstdiv0_sync_r1_reg_rep,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    app_sr_active,
    axready_reg,
    axready_reg_0,
    wready_reg,
    s_axi_bvalid,
    \gen_ui_extra_clocks.mmcm_i ,
    ui_addn_clk_0,
    ui_addn_clk_1,
    ui_addn_clk_2,
    ui_addn_clk_3,
    ui_addn_clk_4,
    s_axi_rvalid,
    phy_dout,
    \write_buffer.wr_buf_out_data_reg[53] ,
    init_calib_complete_reg_rep,
    wr_ptr,
    Q,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    \wr_ptr_reg[3] ,
    wr_ptr_1,
    \wr_ptr_reg[3]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    s_axi_rdata,
    s_axi_bid,
    s_axi_rid,
    wr_en,
    wr_en_2,
    wr_en_3,
    wr_en_4,
    s_axi_rlast,
    wr_en_5,
    ddr_ck_out,
    init_calib_complete,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    CLKB0,
    CLKB0_6,
    s_axi_awburst,
    s_axi_arburst,
    clk_ref_i,
    sys_rst,
    s_axi_araddr,
    s_axi_rready,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    aresetn,
    sys_clk_i,
    s_axi_awaddr,
    s_axi_wdata,
    s_axi_awlen,
    s_axi_awqos,
    s_axi_awid,
    s_axi_arlen,
    s_axi_arid,
    s_axi_arqos,
    mem_out,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    out_fifo,
    out_fifo_0,
    s_axi_wstrb,
    s_axi_bready,
    out_fifo_1);
  output u_bufg_clkdiv0;
  output app_ref_ack;
  output [1:0]out;
  output iserdes_clk;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output [3:0]rd_ptr;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output iserdes_clk_0;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output rstdiv0_sync_r1_reg_rep;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output app_sr_active;
  output axready_reg;
  output axready_reg_0;
  output wready_reg;
  output s_axi_bvalid;
  output \gen_ui_extra_clocks.mmcm_i ;
  output ui_addn_clk_0;
  output ui_addn_clk_1;
  output ui_addn_clk_2;
  output ui_addn_clk_3;
  output ui_addn_clk_4;
  output s_axi_rvalid;
  output [23:0]phy_dout;
  output [35:0]\write_buffer.wr_buf_out_data_reg[53] ;
  output [35:0]init_calib_complete_reg_rep;
  output [1:0]wr_ptr;
  output [3:0]Q;
  output [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [3:0]\wr_ptr_reg[3] ;
  output [1:0]wr_ptr_1;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output [63:0]s_axi_rdata;
  output [3:0]s_axi_bid;
  output [3:0]s_axi_rid;
  output wr_en;
  output wr_en_2;
  output wr_en_3;
  output wr_en_4;
  output s_axi_rlast;
  output wr_en_5;
  output [1:0]ddr_ck_out;
  output init_calib_complete;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input CLKB0;
  input CLKB0_6;
  input [0:0]s_axi_awburst;
  input [0:0]s_axi_arburst;
  input clk_ref_i;
  input sys_rst;
  input [26:0]s_axi_araddr;
  input s_axi_rready;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_wvalid;
  input aresetn;
  input sys_clk_i;
  input [26:0]s_axi_awaddr;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_awlen;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awid;
  input [7:0]s_axi_arlen;
  input [3:0]s_axi_arid;
  input [3:0]s_axi_arqos;
  input [31:0]mem_out;
  input [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  input [35:0]out_fifo;
  input [35:0]out_fifo_0;
  input [7:0]s_axi_wstrb;
  input s_axi_bready;
  input [47:0]out_fifo_1;

  wire CLKB0;
  wire CLKB0_6;
  wire [3:0]Q;
  wire app_ref_ack;
  wire app_sr_active;
  wire aresetn;
  wire axready_reg;
  wire axready_reg_0;
  wire clk_ref_i;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire freq_refclk;
  wire [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_ui_extra_clocks.mmcm_i ;
  wire init_calib_complete;
  wire [35:0]init_calib_complete_reg_rep;
  wire iserdes_clk;
  wire iserdes_clk_0;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ;
  wire [11:0]\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1 ;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire mmcm_clk;
  wire [1:0]out;
  wire [35:0]out_fifo;
  wire [35:0]out_fifo_0;
  wire [47:0]out_fifo_1;
  wire [23:0]phy_dout;
  wire pll_locked;
  wire [3:0]rd_ptr;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire ref_dll_lock;
  wire rst_tmp;
  wire rstdiv0_sync_r1_reg_rep;
  wire [26:0]s_axi_araddr;
  wire [0:0]s_axi_arburst;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arvalid;
  wire [26:0]s_axi_awaddr;
  wire [0:0]s_axi_awburst;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [3:0]s_axi_awqos;
  wire s_axi_awvalid;
  wire [3:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [63:0]s_axi_rdata;
  wire [3:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [63:0]s_axi_wdata;
  wire [7:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sync_pulse;
  wire sys_clk_i;
  wire sys_rst;
  wire sys_rst_act_hi;
  wire u_bufg_clkdiv0;
  wire u_ddr2_infrastructure_n_12;
  wire u_ddr2_infrastructure_n_13;
  wire u_ddr2_infrastructure_n_14;
  wire u_ddr2_infrastructure_n_15;
  wire u_ddr2_infrastructure_n_16;
  wire u_ddr2_infrastructure_n_17;
  wire u_ddr2_infrastructure_n_18;
  wire u_ddr2_infrastructure_n_19;
  wire u_ddr2_infrastructure_n_20;
  wire u_ddr2_infrastructure_n_21;
  wire u_ddr2_infrastructure_n_22;
  wire u_ddr2_infrastructure_n_23;
  wire u_ddr2_infrastructure_n_24;
  wire u_ddr2_infrastructure_n_25;
  wire u_ddr2_infrastructure_n_26;
  wire u_ddr2_infrastructure_n_27;
  wire u_ddr2_infrastructure_n_28;
  wire u_ddr2_infrastructure_n_29;
  wire u_ddr2_infrastructure_n_30;
  wire u_ddr2_infrastructure_n_33;
  wire u_ddr2_infrastructure_n_34;
  wire u_ddr2_infrastructure_n_35;
  wire u_ddr2_infrastructure_n_36;
  wire u_ddr2_infrastructure_n_37;
  wire u_ddr2_infrastructure_n_38;
  wire u_memc_ui_top_axi_n_219;
  wire u_memc_ui_top_axi_n_49;
  wire ui_addn_clk_0;
  wire ui_addn_clk_1;
  wire ui_addn_clk_2;
  wire ui_addn_clk_3;
  wire ui_addn_clk_4;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire wr_en_5;
  wire [1:0]wr_ptr;
  wire [1:0]wr_ptr_1;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire wready_reg;
  wire [35:0]\write_buffer.wr_buf_out_data_reg[53] ;

  design_1_mig_7series_0_0_mig_7series_v4_2_tempmon \temp_mon_enabled.u_tempmon 
       (.D(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ),
        .clk_ref_i(clk_ref_i),
        .\device_temp_sync_r5_reg[11]_0 (u_bufg_clkdiv0),
        .in0(rstdiv0_sync_r1_reg_rep));
  design_1_mig_7series_0_0_mig_7series_v4_2_clk_ibuf u_ddr2_clk_ibuf
       (.mmcm_clk(mmcm_clk),
        .sys_clk_i(sys_clk_i));
  design_1_mig_7series_0_0_mig_7series_v4_2_infrastructure u_ddr2_infrastructure
       (.AS(sys_rst_act_hi),
        .RST0(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ),
        .SR(u_ddr2_infrastructure_n_12),
        .SS(u_ddr2_infrastructure_n_34),
        .bm_end_r1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_0(\mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_reg(u_ddr2_infrastructure_n_37),
        .bm_end_r1_reg_0(u_ddr2_infrastructure_n_38),
        .\en_cnt_div2.enable_wrlvl_cnt_reg[3] (u_memc_ui_top_axi_n_219),
        .freq_refclk(freq_refclk),
        .\gen_ui_extra_clocks.mmcm_i_0 (\gen_ui_extra_clocks.mmcm_i ),
        .in0(rstdiv0_sync_r1_reg_rep),
        .mem_refclk(mem_refclk),
        .mmcm_clk(mmcm_clk),
        .new_cnt_cpt_r_reg(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0 ),
        .pi_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec ),
        .pll_locked(pll_locked),
        .prbs_rdlvl_done_pulse(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ),
        .prbs_rdlvl_done_pulse_reg(u_ddr2_infrastructure_n_35),
        .rst_tmp(rst_tmp),
        .rstdiv0_sync_r1_reg_rep__10_0(u_ddr2_infrastructure_n_22),
        .rstdiv0_sync_r1_reg_rep__11_0(u_ddr2_infrastructure_n_23),
        .rstdiv0_sync_r1_reg_rep__11_1(u_ddr2_infrastructure_n_36),
        .rstdiv0_sync_r1_reg_rep__12_0(u_ddr2_infrastructure_n_24),
        .rstdiv0_sync_r1_reg_rep__13_0(u_ddr2_infrastructure_n_25),
        .rstdiv0_sync_r1_reg_rep__14_0(u_ddr2_infrastructure_n_26),
        .rstdiv0_sync_r1_reg_rep__15_0(u_ddr2_infrastructure_n_27),
        .rstdiv0_sync_r1_reg_rep__16_0(u_ddr2_infrastructure_n_28),
        .rstdiv0_sync_r1_reg_rep__17_0(u_ddr2_infrastructure_n_29),
        .rstdiv0_sync_r1_reg_rep__18_0(u_ddr2_infrastructure_n_30),
        .rstdiv0_sync_r1_reg_rep__1_0(u_ddr2_infrastructure_n_13),
        .rstdiv0_sync_r1_reg_rep__2_0({u_ddr2_infrastructure_n_14,u_ddr2_infrastructure_n_15}),
        .rstdiv0_sync_r1_reg_rep__4_0(u_ddr2_infrastructure_n_16),
        .rstdiv0_sync_r1_reg_rep__5_0(u_ddr2_infrastructure_n_17),
        .rstdiv0_sync_r1_reg_rep__6_0({u_ddr2_infrastructure_n_18,u_ddr2_infrastructure_n_19,u_ddr2_infrastructure_n_20,u_ddr2_infrastructure_n_21}),
        .samp_edge_cnt0_en_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ),
        .samp_edge_cnt0_en_r_reg(u_ddr2_infrastructure_n_33),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[5] (u_memc_ui_top_axi_n_49),
        .u_bufg_clkdiv0_0(u_bufg_clkdiv0),
        .ui_addn_clk_0(ui_addn_clk_0),
        .ui_addn_clk_1(ui_addn_clk_1),
        .ui_addn_clk_2(ui_addn_clk_2),
        .ui_addn_clk_3(ui_addn_clk_3),
        .ui_addn_clk_4(ui_addn_clk_4));
  design_1_mig_7series_0_0_mig_7series_v4_2_iodelay_ctrl u_iodelay_ctrl
       (.AS(sys_rst_act_hi),
        .clk_ref_i(clk_ref_i),
        .ref_dll_lock(ref_dll_lock),
        .rst_tmp(rst_tmp),
        .\rstdiv2_sync_r_reg[11] (\gen_ui_extra_clocks.mmcm_i ),
        .sys_rst(sys_rst));
  (* X_CORE_INFO = "mig_7series_v4_2_ddr2_7Series, design_1_mig_7series_0_0, 2018.3" *) 
  design_1_mig_7series_0_0_mig_7series_v4_2_memc_ui_top_axi u_memc_ui_top_axi
       (.CLKB0(CLKB0),
        .CLKB0_6(CLKB0_6),
        .D(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ),
        .E(axready_reg_0),
        .Q(Q),
        .RST0(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ),
        .SR(u_ddr2_infrastructure_n_13),
        .SS(u_ddr2_infrastructure_n_34),
        .app_ref_ack(app_ref_ack),
        .app_sr_active(app_sr_active),
        .app_wdf_end_r1_reg(u_bufg_clkdiv0),
        .aresetn(aresetn),
        .axready_reg(axready_reg),
        .bm_end_r1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_0(\mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1 ),
        .\cnt_pwron_ce_r_reg[9] ({u_ddr2_infrastructure_n_18,u_ddr2_infrastructure_n_19,u_ddr2_infrastructure_n_20,u_ddr2_infrastructure_n_21}),
        .\cnt_pwron_r_reg[0] (u_ddr2_infrastructure_n_22),
        .\complex_num_reads_dec_reg[1] (u_ddr2_infrastructure_n_17),
        .\complex_num_writes_reg[4] (u_ddr2_infrastructure_n_35),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .\en_cnt_div2.enable_wrlvl_cnt_reg[3] (u_ddr2_infrastructure_n_36),
        .\en_cnt_div2.wrlvl_odt_reg (u_memc_ui_top_axi_n_219),
        .\en_cnt_div2.wrlvl_odt_reg_0 (u_ddr2_infrastructure_n_16),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\grant_r_reg[2] (u_ddr2_infrastructure_n_25),
        .in0(rstdiv0_sync_r1_reg_rep),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .new_cnt_cpt_r_reg(u_memc_ui_top_axi_n_49),
        .out(out),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(out_fifo_1),
        .\phaser_in_gen.phaser_in (iserdes_clk),
        .\phaser_in_gen.phaser_in_0 (iserdes_clk_0),
        .phy_dout(phy_dout),
        .pi_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec ),
        .pll_locked(pll_locked),
        .prbs_rdlvl_done_pulse(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ),
        .\q_entry_r_reg[0] (u_ddr2_infrastructure_n_12),
        .ras_timer_zero_r_reg(u_ddr2_infrastructure_n_38),
        .ras_timer_zero_r_reg_0(u_ddr2_infrastructure_n_37),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (rd_ptr[0]),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (rd_ptr[1]),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (rd_ptr[2]),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (rd_ptr[3]),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .rdlvl_prech_req_reg({u_ddr2_infrastructure_n_14,u_ddr2_infrastructure_n_15}),
        .\read_fifo.tail_r_reg[3] (u_ddr2_infrastructure_n_24),
        .ref_dll_lock(ref_dll_lock),
        .reset_reg_0(u_ddr2_infrastructure_n_30),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (u_ddr2_infrastructure_n_27),
        .\rtw_timer.rtw_cnt_r_reg[0] (u_ddr2_infrastructure_n_26),
        .\rtw_timer.rtw_cnt_r_reg[1] (u_ddr2_infrastructure_n_23),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .samp_edge_cnt0_en_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ),
        .\samp_edge_cnt1_r_reg[0] (u_ddr2_infrastructure_n_33),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[5] (\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0 ),
        .wait_for_maint_r_lcl_reg(u_ddr2_infrastructure_n_29),
        .wait_for_maint_r_lcl_reg_0(u_ddr2_infrastructure_n_28),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(wr_en_4),
        .wr_en_5(wr_en_5),
        .\wr_ptr_reg[0] (wr_ptr[0]),
        .\wr_ptr_reg[0]_0 (wr_ptr_1[0]),
        .\wr_ptr_reg[1] (wr_ptr[1]),
        .\wr_ptr_reg[1]_0 (wr_ptr_1[1]),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .wready_reg(wready_reg),
        .\write_buffer.wr_buf_out_data_reg[53] (\write_buffer.wr_buf_out_data_reg[53] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_arb_mux" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_arb_mux
   (D,
    col_data_buf_addr,
    \rnk_config_strobe_r_reg[0] ,
    granted_col_r_reg,
    insert_maint_r1_lcl_reg,
    DIA,
    \grant_r_reg[5] ,
    rnk_config_r,
    rnk_config_valid_r,
    cke_r_reg,
    Q,
    \genblk3[3].rnk_config_strobe_r_reg[3] ,
    col_wait_r_reg,
    override_demand_r_reg,
    granted_col_r_reg_0,
    demand_priority_r_reg,
    \grant_r_reg[0] ,
    act_wait_r_lcl_reg,
    \grant_r_reg[4] ,
    \grant_r_reg[7] ,
    \grant_r_reg[2] ,
    \grant_r_reg[6] ,
    granted_col_r_reg_1,
    \grant_r_reg[1] ,
    \last_master_r_reg[2] ,
    granted_col_r_reg_2,
    granted_col_r_reg_3,
    mc_cmd_ns,
    \inhbt_act_faw.inhbt_act_faw_r_reg ,
    \inhbt_act_faw.inhbt_act_faw_r_reg_0 ,
    demand_act_priority_r_reg,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[0]_0 ,
    inhbt_rd,
    demand_act_priority_r_reg_0,
    act_wait_r_lcl_reg_0,
    \grant_r_reg[0]_1 ,
    rd_wr_r_lcl_reg,
    \grant_r_reg[1]_0 ,
    act_wait_r_lcl_reg_1,
    \inhbt_act_faw.inhbt_act_faw_r_reg_1 ,
    \grant_r_reg[0]_2 ,
    demand_act_priority_r_reg_1,
    act_wait_r_lcl_reg_2,
    \grant_r_reg[0]_3 ,
    \grant_r_reg[3] ,
    \grant_r_reg[7]_0 ,
    \grant_r_reg[2]_1 ,
    demand_priority_r_reg_0,
    demand_act_priority_r_reg_2,
    \inhbt_act_faw.inhbt_act_faw_r_reg_2 ,
    \grant_r_reg[7]_1 ,
    \grant_r_reg[6]_0 ,
    \grant_r_reg[1]_1 ,
    \read_fifo.head_r_reg_1_sp_1 ,
    offset_ns0,
    \periodic_rd_generation.read_this_rank_r1_reg ,
    \periodic_rd_generation.read_this_rank ,
    \grant_r_reg[5]_0 ,
    act_this_rank,
    \grant_r_reg[4]_0 ,
    p_12_in49_in,
    \grant_r_reg[7]_2 ,
    \grant_r_reg[1]_2 ,
    mc_cs_n_ns,
    mc_ras_n_ns,
    mc_cas_n_ns,
    act_wait_r_lcl_reg_3,
    \grant_r_reg[7]_3 ,
    mc_odt_ns,
    \grant_r_reg[0]_4 ,
    \grant_r_reg[2]_2 ,
    \rnk_config_strobe_r_reg[0]_0 ,
    \mc_aux_out_r_1_reg[0] ,
    granted_row_ns,
    insert_maint_r1_lcl_reg_0,
    in0,
    cke_r_reg_0,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[3]_1 ,
    rtc,
    demand_priority_r,
    \grant_r_reg[7]_4 ,
    override_demand_r,
    \grant_r_reg[7]_5 ,
    \grant_r_reg[3]_2 ,
    rnk_config_valid_r_lcl_reg,
    rnk_config_valid_r_lcl_reg_0,
    granted_col_r_reg_4,
    \grant_r_reg[7]_6 ,
    \grant_r_reg[7]_7 ,
    rd_wr_r,
    \grant_r[6]_i_14__0 ,
    \grant_r[6]_i_14__0_0 ,
    col_addr,
    \grant_r[6]_i_2__1 ,
    row_cmd_wr,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    \grant_r[6]_i_14__0_1 ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \grant_r[6]_i_14__0_2 ,
    \grant_r[5]_i_8__0 ,
    \col_mux.col_rd_wr_r_reg ,
    \grant_r[6]_i_14__0_3 ,
    \grant_r[6]_i_14__0_4 ,
    \last_master_r_reg[1] ,
    \last_master_r_reg[6] ,
    DIC,
    \read_fifo.head_r_reg ,
    \read_fifo.head_r_reg_0_sp_1 ,
    demand_priority_r_0,
    \grant_r_reg[1]_3 ,
    \grant_r_reg[1]_4 ,
    col_wait_r,
    \grant_r[5]_i_5 ,
    order_q_r,
    \grant_r[5]_i_5_0 ,
    inhbt_act_faw_r,
    \grant_r[2]_i_8 ,
    \grant_r[5]_i_4__1 ,
    \grant_r[5]_i_4__1_0 ,
    \grant_r[2]_i_8_0 ,
    \grant_r[1]_i_2__1 ,
    demand_act_priority_r,
    \grant_r[5]_i_4__1_1 ,
    \grant_r[7]_i_10 ,
    \grant_r[4]_i_6 ,
    demand_act_priority_r_1,
    \grant_r[4]_i_6_0 ,
    demand_act_priority_r_2,
    demand_act_priority_r_3,
    \grant_r[7]_i_10_0 ,
    demand_priority_r_4,
    demanded_prior_r,
    demanded_prior_r_5,
    demand_priority_r_6,
    ofs_rdy_r,
    \grant_r_reg[5]_1 ,
    inhbt_wr,
    p_14_in,
    demand_act_priority_r_7,
    \grant_r[7]_i_6__0 ,
    \grant_r[7]_i_6__0_0 ,
    \grant_r[7]_i_6__0_1 ,
    demanded_prior_r_8,
    demanded_prior_r_9,
    demand_priority_r_10,
    ofs_rdy_r_11,
    \grant_r[3]_i_3 ,
    \rnk_config_strobe_r[0]_i_6 ,
    \grant_r[3]_i_3__1 ,
    \grant_r[5]_i_6 ,
    \grant_r[1]_i_2__1_0 ,
    \grant_r[2]_i_9 ,
    \grant_r[2]_i_9_0 ,
    demanded_prior_r_12,
    ofs_rdy_r_13,
    \grant_r_reg[5]_2 ,
    p_14_in_14,
    demand_act_priority_r_15,
    \grant_r[2]_i_2__1 ,
    \grant_r[2]_i_2__1_0 ,
    demanded_prior_r_16,
    demand_priority_r_17,
    \grant_r[4]_i_4__0 ,
    ofs_rdy_r_18,
    \grant_r_reg[5]_3 ,
    \grant_r[5]_i_3__0 ,
    demand_act_priority_r_19,
    \grant_r[3]_i_3__1_0 ,
    \grant_r[6]_i_8 ,
    \grant_r[4]_i_5 ,
    \grant_r[6]_i_8_0 ,
    demand_priority_r_20,
    demanded_prior_r_21,
    ofs_rdy_r_22,
    rnk_config_valid_r_lcl_i_2,
    demand_act_priority_r_23,
    \grant_r[4]_i_4__0_0 ,
    \grant_r[6]_i_8_1 ,
    \grant_r[4]_i_5_0 ,
    ofs_rdy_r_24,
    col_wait_r_25,
    \rnk_config_strobe_r[0]_i_9 ,
    \rnk_config_strobe_r[0]_i_9_0 ,
    \grant_r_reg[4]_1 ,
    ras_timer_zero_r,
    \grant_r[5]_i_6_0 ,
    \grant_r[6]_i_8_2 ,
    ofs_rdy_r_26,
    \grant_r_reg[5]_4 ,
    \grant_r[5]_i_2 ,
    \grant_r[6]_i_4__1 ,
    ofs_rdy_r_27,
    \periodic_rd_generation.read_this_rank_r1 ,
    rd_this_rank_r,
    \grant_r[6]_i_9 ,
    wr_this_rank_r,
    act_this_rank_r,
    rnk_config_valid_r_lcl_reg_1,
    rnk_config_valid_r_lcl_reg_2,
    \rnk_config_strobe_r_reg[0]_1 ,
    granted_col_r_reg_5,
    granted_col_r_reg_6,
    \grant_r_reg[7]_8 ,
    \grant_r_reg[1]_5 ,
    \grant_r_reg[2]_3 ,
    \grant_r_reg[2]_4 ,
    \grant_r_reg[4]_2 ,
    \grant_r_reg[0]_5 ,
    \grant_r_reg[3]_3 ,
    granted_col_r_reg_7,
    \grant_r_reg[3]_4 ,
    \grant_r_reg[2]_5 ,
    demand_priority_r_28,
    \grant_r_reg[6]_1 ,
    p_14_in_29,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \grant_r_reg[0]_6 ,
    \grant_r_reg[0]_7 ,
    \grant_r_reg[0]_8 ,
    \grant_r_reg[1]_6 ,
    \grant_r_reg[7]_9 ,
    \grant_r_reg[6]_2 ,
    \grant_r_reg[5]_5 ,
    \grant_r_reg[3]_5 ,
    \grant_r_reg[2]_6 ,
    \grant_r_reg[2]_7 ,
    \grant_r_reg[4]_3 ,
    \grant_r_reg[4]_4 ,
    \grant_r_reg[6]_3 ,
    \grant_r_reg[6]_4 ,
    \grant_r_reg[7]_10 ,
    \grant_r_reg[2]_8 ,
    \grant_r_reg[2]_9 ,
    \grant_r[6]_i_2__1_0 ,
    \cmd_pipe_plus.mc_address[25]_i_2 ,
    \cmd_pipe_plus.mc_address[25]_i_2_0 ,
    \cmd_pipe_plus.mc_address[23]_i_2 ,
    \cmd_pipe_plus.mc_address[25]_i_2_1 ,
    \cmd_pipe_plus.mc_address[25]_i_2_2 ,
    \cmd_pipe_plus.mc_address_reg[25]_0 ,
    maint_rank_r,
    maint_srx_r,
    maint_zq_r,
    req_bank_r,
    \cmd_pipe_plus.mc_address[25]_i_2_3 ,
    \cmd_pipe_plus.mc_address[25]_i_2_4 ,
    req_periodic_rd_r,
    req_data_buf_addr_r);
  output [3:0]D;
  output [3:0]col_data_buf_addr;
  output \rnk_config_strobe_r_reg[0] ;
  output granted_col_r_reg;
  output insert_maint_r1_lcl_reg;
  output [0:0]DIA;
  output \grant_r_reg[5] ;
  output rnk_config_r;
  output rnk_config_valid_r;
  output [0:0]cke_r_reg;
  output [7:0]Q;
  output \genblk3[3].rnk_config_strobe_r_reg[3] ;
  output [1:0]col_wait_r_reg;
  output override_demand_r_reg;
  output granted_col_r_reg_0;
  output demand_priority_r_reg;
  output \grant_r_reg[0] ;
  output act_wait_r_lcl_reg;
  output \grant_r_reg[4] ;
  output [7:0]\grant_r_reg[7] ;
  output \grant_r_reg[2] ;
  output \grant_r_reg[6] ;
  output granted_col_r_reg_1;
  output \grant_r_reg[1] ;
  output \last_master_r_reg[2] ;
  output granted_col_r_reg_2;
  output granted_col_r_reg_3;
  output [0:0]mc_cmd_ns;
  output \inhbt_act_faw.inhbt_act_faw_r_reg ;
  output \inhbt_act_faw.inhbt_act_faw_r_reg_0 ;
  output demand_act_priority_r_reg;
  output \grant_r_reg[2]_0 ;
  output \grant_r_reg[0]_0 ;
  output inhbt_rd;
  output demand_act_priority_r_reg_0;
  output act_wait_r_lcl_reg_0;
  output \grant_r_reg[0]_1 ;
  output rd_wr_r_lcl_reg;
  output \grant_r_reg[1]_0 ;
  output act_wait_r_lcl_reg_1;
  output \inhbt_act_faw.inhbt_act_faw_r_reg_1 ;
  output \grant_r_reg[0]_2 ;
  output demand_act_priority_r_reg_1;
  output act_wait_r_lcl_reg_2;
  output \grant_r_reg[0]_3 ;
  output \grant_r_reg[3] ;
  output \grant_r_reg[7]_0 ;
  output \grant_r_reg[2]_1 ;
  output demand_priority_r_reg_0;
  output demand_act_priority_r_reg_2;
  output \inhbt_act_faw.inhbt_act_faw_r_reg_2 ;
  output \grant_r_reg[7]_1 ;
  output \grant_r_reg[6]_0 ;
  output \grant_r_reg[1]_1 ;
  output \read_fifo.head_r_reg_1_sp_1 ;
  output offset_ns0;
  output \periodic_rd_generation.read_this_rank_r1_reg ;
  output \periodic_rd_generation.read_this_rank ;
  output \grant_r_reg[5]_0 ;
  output act_this_rank;
  output \grant_r_reg[4]_0 ;
  output p_12_in49_in;
  output [20:0]\grant_r_reg[7]_2 ;
  output \grant_r_reg[1]_2 ;
  output [0:0]mc_cs_n_ns;
  output [0:0]mc_ras_n_ns;
  output [1:0]mc_cas_n_ns;
  output [1:0]act_wait_r_lcl_reg_3;
  output [5:0]\grant_r_reg[7]_3 ;
  output [0:0]mc_odt_ns;
  output \grant_r_reg[0]_4 ;
  output \grant_r_reg[2]_2 ;
  output \rnk_config_strobe_r_reg[0]_0 ;
  input \mc_aux_out_r_1_reg[0] ;
  input granted_row_ns;
  input insert_maint_r1_lcl_reg_0;
  input in0;
  input [0:0]cke_r_reg_0;
  input [0:0]\grant_r_reg[3]_0 ;
  input \grant_r_reg[3]_1 ;
  input [5:0]rtc;
  input demand_priority_r;
  input \grant_r_reg[7]_4 ;
  input override_demand_r;
  input \grant_r_reg[7]_5 ;
  input \grant_r_reg[3]_2 ;
  input rnk_config_valid_r_lcl_reg;
  input rnk_config_valid_r_lcl_reg_0;
  input granted_col_r_reg_4;
  input \grant_r_reg[7]_6 ;
  input \grant_r_reg[7]_7 ;
  input [5:0]rd_wr_r;
  input \grant_r[6]_i_14__0 ;
  input \grant_r[6]_i_14__0_0 ;
  input [63:0]col_addr;
  input \grant_r[6]_i_2__1 ;
  input [3:0]row_cmd_wr;
  input \cmd_pipe_plus.mc_we_n_reg[1] ;
  input \grant_r[6]_i_14__0_1 ;
  input \cmd_pipe_plus.mc_we_n_reg[0] ;
  input \grant_r[6]_i_14__0_2 ;
  input \grant_r[5]_i_8__0 ;
  input \col_mux.col_rd_wr_r_reg ;
  input \grant_r[6]_i_14__0_3 ;
  input \grant_r[6]_i_14__0_4 ;
  input \last_master_r_reg[1] ;
  input \last_master_r_reg[6] ;
  input [0:0]DIC;
  input [1:0]\read_fifo.head_r_reg ;
  input \read_fifo.head_r_reg_0_sp_1 ;
  input demand_priority_r_0;
  input \grant_r_reg[1]_3 ;
  input \grant_r_reg[1]_4 ;
  input col_wait_r;
  input \grant_r[5]_i_5 ;
  input [0:0]order_q_r;
  input \grant_r[5]_i_5_0 ;
  input inhbt_act_faw_r;
  input \grant_r[2]_i_8 ;
  input \grant_r[5]_i_4__1 ;
  input \grant_r[5]_i_4__1_0 ;
  input \grant_r[2]_i_8_0 ;
  input \grant_r[1]_i_2__1 ;
  input demand_act_priority_r;
  input \grant_r[5]_i_4__1_1 ;
  input \grant_r[7]_i_10 ;
  input \grant_r[4]_i_6 ;
  input demand_act_priority_r_1;
  input \grant_r[4]_i_6_0 ;
  input demand_act_priority_r_2;
  input demand_act_priority_r_3;
  input \grant_r[7]_i_10_0 ;
  input demand_priority_r_4;
  input demanded_prior_r;
  input demanded_prior_r_5;
  input demand_priority_r_6;
  input ofs_rdy_r;
  input \grant_r_reg[5]_1 ;
  input inhbt_wr;
  input p_14_in;
  input demand_act_priority_r_7;
  input \grant_r[7]_i_6__0 ;
  input \grant_r[7]_i_6__0_0 ;
  input \grant_r[7]_i_6__0_1 ;
  input demanded_prior_r_8;
  input demanded_prior_r_9;
  input demand_priority_r_10;
  input ofs_rdy_r_11;
  input \grant_r[3]_i_3 ;
  input \rnk_config_strobe_r[0]_i_6 ;
  input \grant_r[3]_i_3__1 ;
  input \grant_r[5]_i_6 ;
  input \grant_r[1]_i_2__1_0 ;
  input \grant_r[2]_i_9 ;
  input \grant_r[2]_i_9_0 ;
  input demanded_prior_r_12;
  input ofs_rdy_r_13;
  input \grant_r_reg[5]_2 ;
  input p_14_in_14;
  input demand_act_priority_r_15;
  input \grant_r[2]_i_2__1 ;
  input \grant_r[2]_i_2__1_0 ;
  input demanded_prior_r_16;
  input demand_priority_r_17;
  input \grant_r[4]_i_4__0 ;
  input ofs_rdy_r_18;
  input \grant_r_reg[5]_3 ;
  input \grant_r[5]_i_3__0 ;
  input demand_act_priority_r_19;
  input \grant_r[3]_i_3__1_0 ;
  input \grant_r[6]_i_8 ;
  input \grant_r[4]_i_5 ;
  input \grant_r[6]_i_8_0 ;
  input demand_priority_r_20;
  input demanded_prior_r_21;
  input ofs_rdy_r_22;
  input rnk_config_valid_r_lcl_i_2;
  input demand_act_priority_r_23;
  input \grant_r[4]_i_4__0_0 ;
  input \grant_r[6]_i_8_1 ;
  input \grant_r[4]_i_5_0 ;
  input ofs_rdy_r_24;
  input col_wait_r_25;
  input \rnk_config_strobe_r[0]_i_9 ;
  input \rnk_config_strobe_r[0]_i_9_0 ;
  input \grant_r_reg[4]_1 ;
  input ras_timer_zero_r;
  input \grant_r[5]_i_6_0 ;
  input \grant_r[6]_i_8_2 ;
  input ofs_rdy_r_26;
  input \grant_r_reg[5]_4 ;
  input \grant_r[5]_i_2 ;
  input \grant_r[6]_i_4__1 ;
  input ofs_rdy_r_27;
  input \periodic_rd_generation.read_this_rank_r1 ;
  input [7:0]rd_this_rank_r;
  input [0:0]\grant_r[6]_i_9 ;
  input [7:0]wr_this_rank_r;
  input [7:0]act_this_rank_r;
  input rnk_config_valid_r_lcl_reg_1;
  input rnk_config_valid_r_lcl_reg_2;
  input \rnk_config_strobe_r_reg[0]_1 ;
  input granted_col_r_reg_5;
  input granted_col_r_reg_6;
  input \grant_r_reg[7]_8 ;
  input \grant_r_reg[1]_5 ;
  input \grant_r_reg[2]_3 ;
  input \grant_r_reg[2]_4 ;
  input \grant_r_reg[4]_2 ;
  input \grant_r_reg[0]_5 ;
  input \grant_r_reg[3]_3 ;
  input granted_col_r_reg_7;
  input \grant_r_reg[3]_4 ;
  input \grant_r_reg[2]_5 ;
  input demand_priority_r_28;
  input \grant_r_reg[6]_1 ;
  input p_14_in_29;
  input [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  input \grant_r_reg[0]_6 ;
  input \grant_r_reg[0]_7 ;
  input \grant_r_reg[0]_8 ;
  input \grant_r_reg[1]_6 ;
  input \grant_r_reg[7]_9 ;
  input \grant_r_reg[6]_2 ;
  input \grant_r_reg[5]_5 ;
  input \grant_r_reg[3]_5 ;
  input \grant_r_reg[2]_6 ;
  input \grant_r_reg[2]_7 ;
  input \grant_r_reg[4]_3 ;
  input \grant_r_reg[4]_4 ;
  input \grant_r_reg[6]_3 ;
  input \grant_r_reg[6]_4 ;
  input \grant_r_reg[7]_10 ;
  input \grant_r_reg[2]_8 ;
  input \grant_r_reg[2]_9 ;
  input \grant_r[6]_i_2__1_0 ;
  input [12:0]\cmd_pipe_plus.mc_address[25]_i_2 ;
  input [12:0]\cmd_pipe_plus.mc_address[25]_i_2_0 ;
  input \cmd_pipe_plus.mc_address[23]_i_2 ;
  input [12:0]\cmd_pipe_plus.mc_address[25]_i_2_1 ;
  input [12:0]\cmd_pipe_plus.mc_address[25]_i_2_2 ;
  input [12:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  input maint_rank_r;
  input maint_srx_r;
  input maint_zq_r;
  input [23:0]req_bank_r;
  input [11:0]\cmd_pipe_plus.mc_address[25]_i_2_3 ;
  input [11:0]\cmd_pipe_plus.mc_address[25]_i_2_4 ;
  input [7:0]req_periodic_rd_r;
  input [31:0]req_data_buf_addr_r;

  wire [3:0]D;
  wire [0:0]DIA;
  wire [0:0]DIC;
  wire [7:0]Q;
  wire act_this_rank;
  wire [7:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire [1:0]act_wait_r_lcl_reg_3;
  wire arb_row_col0_n_106;
  wire [0:0]cke_r_reg;
  wire [0:0]cke_r_reg_0;
  wire \cmd_pipe_plus.mc_address[23]_i_2 ;
  wire [12:0]\cmd_pipe_plus.mc_address[25]_i_2 ;
  wire [12:0]\cmd_pipe_plus.mc_address[25]_i_2_0 ;
  wire [12:0]\cmd_pipe_plus.mc_address[25]_i_2_1 ;
  wire [12:0]\cmd_pipe_plus.mc_address[25]_i_2_2 ;
  wire [11:0]\cmd_pipe_plus.mc_address[25]_i_2_3 ;
  wire [11:0]\cmd_pipe_plus.mc_address[25]_i_2_4 ;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [63:0]col_addr;
  wire [3:0]col_data_buf_addr;
  wire \col_mux.col_periodic_rd_r ;
  wire \col_mux.col_rd_wr_r_reg ;
  wire \col_mux.col_size_r ;
  wire col_rd_wr_r;
  wire col_size;
  wire col_wait_r;
  wire col_wait_r_25;
  wire [1:0]col_wait_r_reg;
  wire demand_act_priority_r;
  wire demand_act_priority_r_1;
  wire demand_act_priority_r_15;
  wire demand_act_priority_r_19;
  wire demand_act_priority_r_2;
  wire demand_act_priority_r_23;
  wire demand_act_priority_r_3;
  wire demand_act_priority_r_7;
  wire demand_act_priority_r_reg;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_act_priority_r_reg_2;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_10;
  wire demand_priority_r_17;
  wire demand_priority_r_20;
  wire demand_priority_r_28;
  wire demand_priority_r_4;
  wire demand_priority_r_6;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demanded_prior_r;
  wire demanded_prior_r_12;
  wire demanded_prior_r_16;
  wire demanded_prior_r_21;
  wire demanded_prior_r_5;
  wire demanded_prior_r_8;
  wire demanded_prior_r_9;
  wire \genblk3[3].rnk_config_strobe_r_reg[3] ;
  wire \grant_r[1]_i_2__1 ;
  wire \grant_r[1]_i_2__1_0 ;
  wire \grant_r[2]_i_2__1 ;
  wire \grant_r[2]_i_2__1_0 ;
  wire \grant_r[2]_i_8 ;
  wire \grant_r[2]_i_8_0 ;
  wire \grant_r[2]_i_9 ;
  wire \grant_r[2]_i_9_0 ;
  wire \grant_r[3]_i_3 ;
  wire \grant_r[3]_i_3__1 ;
  wire \grant_r[3]_i_3__1_0 ;
  wire \grant_r[4]_i_4__0 ;
  wire \grant_r[4]_i_4__0_0 ;
  wire \grant_r[4]_i_5 ;
  wire \grant_r[4]_i_5_0 ;
  wire \grant_r[4]_i_6 ;
  wire \grant_r[4]_i_6_0 ;
  wire \grant_r[5]_i_2 ;
  wire \grant_r[5]_i_3__0 ;
  wire \grant_r[5]_i_4__1 ;
  wire \grant_r[5]_i_4__1_0 ;
  wire \grant_r[5]_i_4__1_1 ;
  wire \grant_r[5]_i_5 ;
  wire \grant_r[5]_i_5_0 ;
  wire \grant_r[5]_i_6 ;
  wire \grant_r[5]_i_6_0 ;
  wire \grant_r[5]_i_8__0 ;
  wire \grant_r[6]_i_14__0 ;
  wire \grant_r[6]_i_14__0_0 ;
  wire \grant_r[6]_i_14__0_1 ;
  wire \grant_r[6]_i_14__0_2 ;
  wire \grant_r[6]_i_14__0_3 ;
  wire \grant_r[6]_i_14__0_4 ;
  wire \grant_r[6]_i_2__1 ;
  wire \grant_r[6]_i_2__1_0 ;
  wire \grant_r[6]_i_4__1 ;
  wire \grant_r[6]_i_8 ;
  wire \grant_r[6]_i_8_0 ;
  wire \grant_r[6]_i_8_1 ;
  wire \grant_r[6]_i_8_2 ;
  wire [0:0]\grant_r[6]_i_9 ;
  wire \grant_r[7]_i_10 ;
  wire \grant_r[7]_i_10_0 ;
  wire \grant_r[7]_i_6__0 ;
  wire \grant_r[7]_i_6__0_0 ;
  wire \grant_r[7]_i_6__0_1 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[0]_2 ;
  wire \grant_r_reg[0]_3 ;
  wire \grant_r_reg[0]_4 ;
  wire \grant_r_reg[0]_5 ;
  wire \grant_r_reg[0]_6 ;
  wire \grant_r_reg[0]_7 ;
  wire \grant_r_reg[0]_8 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[1]_4 ;
  wire \grant_r_reg[1]_5 ;
  wire \grant_r_reg[1]_6 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[2]_4 ;
  wire \grant_r_reg[2]_5 ;
  wire \grant_r_reg[2]_6 ;
  wire \grant_r_reg[2]_7 ;
  wire \grant_r_reg[2]_8 ;
  wire \grant_r_reg[2]_9 ;
  wire \grant_r_reg[3] ;
  wire [0:0]\grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire \grant_r_reg[3]_4 ;
  wire \grant_r_reg[3]_5 ;
  wire \grant_r_reg[4] ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[4]_2 ;
  wire \grant_r_reg[4]_3 ;
  wire \grant_r_reg[4]_4 ;
  wire \grant_r_reg[5] ;
  wire \grant_r_reg[5]_0 ;
  wire \grant_r_reg[5]_1 ;
  wire \grant_r_reg[5]_2 ;
  wire \grant_r_reg[5]_3 ;
  wire \grant_r_reg[5]_4 ;
  wire \grant_r_reg[5]_5 ;
  wire \grant_r_reg[6] ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[6]_2 ;
  wire \grant_r_reg[6]_3 ;
  wire \grant_r_reg[6]_4 ;
  wire [7:0]\grant_r_reg[7] ;
  wire \grant_r_reg[7]_0 ;
  wire \grant_r_reg[7]_1 ;
  wire \grant_r_reg[7]_10 ;
  wire [20:0]\grant_r_reg[7]_2 ;
  wire [5:0]\grant_r_reg[7]_3 ;
  wire \grant_r_reg[7]_4 ;
  wire \grant_r_reg[7]_5 ;
  wire \grant_r_reg[7]_6 ;
  wire \grant_r_reg[7]_7 ;
  wire \grant_r_reg[7]_8 ;
  wire \grant_r_reg[7]_9 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_col_r_reg_2;
  wire granted_col_r_reg_3;
  wire granted_col_r_reg_4;
  wire granted_col_r_reg_5;
  wire granted_col_r_reg_6;
  wire granted_col_r_reg_7;
  wire granted_row_ns;
  wire in0;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg_0 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg_1 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg_2 ;
  wire inhbt_act_faw_r;
  wire inhbt_rd;
  wire inhbt_wr;
  wire insert_maint_r1_lcl_reg;
  wire insert_maint_r1_lcl_reg_0;
  wire \last_master_r_reg[1] ;
  wire \last_master_r_reg[2] ;
  wire \last_master_r_reg[6] ;
  wire maint_rank_r;
  wire maint_srx_r;
  wire maint_zq_r;
  wire \mc_aux_out_r_1_reg[0] ;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [0:0]mc_ras_n_ns;
  wire offset_ns0;
  wire ofs_rdy_r;
  wire ofs_rdy_r_11;
  wire ofs_rdy_r_13;
  wire ofs_rdy_r_18;
  wire ofs_rdy_r_22;
  wire ofs_rdy_r_24;
  wire ofs_rdy_r_26;
  wire ofs_rdy_r_27;
  wire [0:0]order_q_r;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire p_12_in49_in;
  wire p_14_in;
  wire p_14_in_14;
  wire p_14_in_29;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_rd_generation.read_this_rank_r1_reg ;
  wire ras_timer_zero_r;
  wire [7:0]rd_this_rank_r;
  wire [5:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire [1:0]\read_fifo.head_r_reg ;
  wire \read_fifo.head_r_reg_0_sn_1 ;
  wire \read_fifo.head_r_reg_1_sn_1 ;
  wire [23:0]req_bank_r;
  wire [31:0]req_data_buf_addr_r;
  wire [7:0]req_periodic_rd_r;
  wire rnk_config_0;
  wire rnk_config_r;
  wire \rnk_config_strobe_r[0]_i_6 ;
  wire \rnk_config_strobe_r[0]_i_9 ;
  wire \rnk_config_strobe_r[0]_i_9_0 ;
  wire \rnk_config_strobe_r_reg[0] ;
  wire \rnk_config_strobe_r_reg[0]_0 ;
  wire \rnk_config_strobe_r_reg[0]_1 ;
  wire rnk_config_valid_r;
  wire rnk_config_valid_r_lcl_i_2;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rnk_config_valid_r_lcl_reg_1;
  wire rnk_config_valid_r_lcl_reg_2;
  wire [3:0]row_cmd_wr;
  wire [5:0]rtc;
  wire [7:0]wr_this_rank_r;

  assign \read_fifo.head_r_reg_0_sn_1  = \read_fifo.head_r_reg_0_sp_1 ;
  assign \read_fifo.head_r_reg_1_sp_1  = \read_fifo.head_r_reg_1_sn_1 ;
  design_1_mig_7series_0_0_mig_7series_v4_2_arb_row_col arb_row_col0
       (.D(p_12_in49_in),
        .DIA(DIA),
        .DIC(DIC),
        .Q(Q),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_1),
        .act_wait_r_lcl_reg_2(act_wait_r_lcl_reg_2),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_3),
        .\cmd_pipe_plus.mc_address[23]_i_2 (\cmd_pipe_plus.mc_address[23]_i_2 ),
        .\cmd_pipe_plus.mc_address[25]_i_2 (\cmd_pipe_plus.mc_address[25]_i_2 ),
        .\cmd_pipe_plus.mc_address[25]_i_2_0 (\cmd_pipe_plus.mc_address[25]_i_2_0 ),
        .\cmd_pipe_plus.mc_address[25]_i_2_1 (\cmd_pipe_plus.mc_address[25]_i_2_1 ),
        .\cmd_pipe_plus.mc_address[25]_i_2_2 (\cmd_pipe_plus.mc_address[25]_i_2_2 ),
        .\cmd_pipe_plus.mc_address[25]_i_2_3 (\cmd_pipe_plus.mc_address[25]_i_2_3 ),
        .\cmd_pipe_plus.mc_address[25]_i_2_4 (\cmd_pipe_plus.mc_address[25]_i_2_4 ),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_address_reg[25]_0 (\cmd_pipe_plus.mc_address_reg[25]_0 ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .col_addr(col_addr),
        .col_data_buf_addr(col_data_buf_addr),
        .\col_mux.col_data_buf_addr_r_reg[3] (D),
        .\col_mux.col_periodic_rd_r (\col_mux.col_periodic_rd_r ),
        .\col_mux.col_rd_wr_r_reg (\col_mux.col_rd_wr_r_reg ),
        .\col_mux.col_size_r (\col_mux.col_size_r ),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .col_wait_r(col_wait_r),
        .col_wait_r_25(col_wait_r_25),
        .col_wait_r_reg(col_wait_r_reg[1]),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_1(demand_act_priority_r_1),
        .demand_act_priority_r_15(demand_act_priority_r_15),
        .demand_act_priority_r_19(demand_act_priority_r_19),
        .demand_act_priority_r_2(demand_act_priority_r_2),
        .demand_act_priority_r_23(demand_act_priority_r_23),
        .demand_act_priority_r_3(demand_act_priority_r_3),
        .demand_act_priority_r_7(demand_act_priority_r_7),
        .demand_act_priority_r_reg(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg_0),
        .demand_act_priority_r_reg_1(demand_act_priority_r_reg_1),
        .demand_act_priority_r_reg_2(demand_act_priority_r_reg_2),
        .demand_priority_r(demand_priority_r),
        .demand_priority_r_0(demand_priority_r_0),
        .demand_priority_r_10(demand_priority_r_10),
        .demand_priority_r_17(demand_priority_r_17),
        .demand_priority_r_20(demand_priority_r_20),
        .demand_priority_r_28(demand_priority_r_28),
        .demand_priority_r_4(demand_priority_r_4),
        .demand_priority_r_6(demand_priority_r_6),
        .demand_priority_r_reg(demand_priority_r_reg),
        .demand_priority_r_reg_0(col_wait_r_reg[0]),
        .demand_priority_r_reg_1(demand_priority_r_reg_0),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_12(demanded_prior_r_12),
        .demanded_prior_r_16(demanded_prior_r_16),
        .demanded_prior_r_21(demanded_prior_r_21),
        .demanded_prior_r_5(demanded_prior_r_5),
        .demanded_prior_r_8(demanded_prior_r_8),
        .demanded_prior_r_9(demanded_prior_r_9),
        .\genblk3[3].rnk_config_strobe_r_reg[3]_0 (\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .\grant_r[1]_i_2__1 (\grant_r[1]_i_2__1 ),
        .\grant_r[1]_i_2__1_0 (\grant_r[1]_i_2__1_0 ),
        .\grant_r[2]_i_2__1 (\grant_r[2]_i_2__1 ),
        .\grant_r[2]_i_2__1_0 (\grant_r[2]_i_2__1_0 ),
        .\grant_r[2]_i_8 (\grant_r[2]_i_8 ),
        .\grant_r[2]_i_8_0 (\grant_r[2]_i_8_0 ),
        .\grant_r[2]_i_9 (\grant_r[2]_i_9 ),
        .\grant_r[2]_i_9_0 (\grant_r[2]_i_9_0 ),
        .\grant_r[3]_i_3 (\grant_r[3]_i_3 ),
        .\grant_r[3]_i_3__1 (\grant_r[3]_i_3__1 ),
        .\grant_r[3]_i_3__1_0 (\grant_r[3]_i_3__1_0 ),
        .\grant_r[4]_i_4__0 (\grant_r[4]_i_4__0 ),
        .\grant_r[4]_i_4__0_0 (\grant_r[4]_i_4__0_0 ),
        .\grant_r[4]_i_5 (\grant_r[4]_i_5 ),
        .\grant_r[4]_i_5_0 (\grant_r[4]_i_5_0 ),
        .\grant_r[4]_i_6 (\grant_r[4]_i_6 ),
        .\grant_r[4]_i_6_0 (\grant_r[4]_i_6_0 ),
        .\grant_r[5]_i_2 (\grant_r[5]_i_2 ),
        .\grant_r[5]_i_3__0 (\grant_r[5]_i_3__0 ),
        .\grant_r[5]_i_4__1 (\grant_r[5]_i_4__1 ),
        .\grant_r[5]_i_4__1_0 (\grant_r[5]_i_4__1_0 ),
        .\grant_r[5]_i_4__1_1 (\grant_r[5]_i_4__1_1 ),
        .\grant_r[5]_i_5 (\grant_r[5]_i_5 ),
        .\grant_r[5]_i_5_0 (\grant_r[5]_i_5_0 ),
        .\grant_r[5]_i_6 (\grant_r[5]_i_6 ),
        .\grant_r[5]_i_6_0 (\grant_r[5]_i_6_0 ),
        .\grant_r[5]_i_8__0 (\grant_r[5]_i_8__0 ),
        .\grant_r[6]_i_14__0 (\grant_r[6]_i_14__0 ),
        .\grant_r[6]_i_14__0_0 (\grant_r[6]_i_14__0_0 ),
        .\grant_r[6]_i_14__0_1 (\grant_r[6]_i_14__0_1 ),
        .\grant_r[6]_i_14__0_2 (\grant_r[6]_i_14__0_2 ),
        .\grant_r[6]_i_14__0_3 (\grant_r[6]_i_14__0_3 ),
        .\grant_r[6]_i_14__0_4 (\grant_r[6]_i_14__0_4 ),
        .\grant_r[6]_i_2__1 (\grant_r[6]_i_2__1 ),
        .\grant_r[6]_i_2__1_0 (\grant_r[6]_i_2__1_0 ),
        .\grant_r[6]_i_4__1 (\grant_r[6]_i_4__1 ),
        .\grant_r[6]_i_8 (\grant_r[6]_i_8 ),
        .\grant_r[6]_i_8_0 (\grant_r[6]_i_8_0 ),
        .\grant_r[6]_i_8_1 (\grant_r[6]_i_8_1 ),
        .\grant_r[6]_i_8_2 (\grant_r[6]_i_8_2 ),
        .\grant_r[6]_i_9 (\grant_r[6]_i_9 ),
        .\grant_r[7]_i_10 (\grant_r[7]_i_10 ),
        .\grant_r[7]_i_10_0 (\grant_r[7]_i_10_0 ),
        .\grant_r[7]_i_6__0 (\grant_r[7]_i_6__0 ),
        .\grant_r[7]_i_6__0_0 (\grant_r[7]_i_6__0_0 ),
        .\grant_r[7]_i_6__0_1 (\grant_r[7]_i_6__0_1 ),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[0]_1 (\grant_r_reg[0]_1 ),
        .\grant_r_reg[0]_2 (\grant_r_reg[0]_2 ),
        .\grant_r_reg[0]_3 (\grant_r_reg[0]_3 ),
        .\grant_r_reg[0]_4 (\grant_r_reg[0]_4 ),
        .\grant_r_reg[0]_5 (\grant_r_reg[0]_5 ),
        .\grant_r_reg[0]_6 (\grant_r_reg[0]_6 ),
        .\grant_r_reg[0]_7 (\grant_r_reg[0]_7 ),
        .\grant_r_reg[0]_8 (\grant_r_reg[0]_8 ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[1]_1 (\grant_r_reg[1]_1 ),
        .\grant_r_reg[1]_2 (\grant_r_reg[1]_2 ),
        .\grant_r_reg[1]_3 (\grant_r_reg[1]_3 ),
        .\grant_r_reg[1]_4 (\grant_r_reg[1]_4 ),
        .\grant_r_reg[1]_5 (\grant_r_reg[1]_5 ),
        .\grant_r_reg[1]_6 (\grant_r_reg[1]_6 ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[2]_1 (\grant_r_reg[2]_1 ),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[2]_3 (\grant_r_reg[2]_3 ),
        .\grant_r_reg[2]_4 (\grant_r_reg[2]_4 ),
        .\grant_r_reg[2]_5 (\grant_r_reg[2]_5 ),
        .\grant_r_reg[2]_6 (\grant_r_reg[2]_6 ),
        .\grant_r_reg[2]_7 (\grant_r_reg[2]_7 ),
        .\grant_r_reg[2]_8 (\grant_r_reg[2]_8 ),
        .\grant_r_reg[2]_9 (\grant_r_reg[2]_9 ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_1 ),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_2 ),
        .\grant_r_reg[3]_3 (\grant_r_reg[3]_3 ),
        .\grant_r_reg[3]_4 (\grant_r_reg[3]_4 ),
        .\grant_r_reg[3]_5 (\grant_r_reg[3]_5 ),
        .\grant_r_reg[4] (\grant_r_reg[4] ),
        .\grant_r_reg[4]_0 (\grant_r_reg[4]_0 ),
        .\grant_r_reg[4]_1 (\grant_r_reg[4]_1 ),
        .\grant_r_reg[4]_2 (\grant_r_reg[4]_2 ),
        .\grant_r_reg[4]_3 (\grant_r_reg[4]_3 ),
        .\grant_r_reg[4]_4 (\grant_r_reg[4]_4 ),
        .\grant_r_reg[5] (\grant_r_reg[5] ),
        .\grant_r_reg[5]_0 (\grant_r_reg[5]_0 ),
        .\grant_r_reg[5]_1 (\grant_r_reg[5]_1 ),
        .\grant_r_reg[5]_2 (\grant_r_reg[5]_2 ),
        .\grant_r_reg[5]_3 (\grant_r_reg[5]_3 ),
        .\grant_r_reg[5]_4 (\grant_r_reg[5]_4 ),
        .\grant_r_reg[5]_5 (\grant_r_reg[5]_5 ),
        .\grant_r_reg[6] (\grant_r_reg[6] ),
        .\grant_r_reg[6]_0 (\grant_r_reg[6]_0 ),
        .\grant_r_reg[6]_1 (\grant_r_reg[6]_1 ),
        .\grant_r_reg[6]_2 (\grant_r_reg[6]_2 ),
        .\grant_r_reg[6]_3 (\grant_r_reg[6]_3 ),
        .\grant_r_reg[6]_4 (\grant_r_reg[6]_4 ),
        .\grant_r_reg[7] (\grant_r_reg[7] ),
        .\grant_r_reg[7]_0 (\grant_r_reg[7]_0 ),
        .\grant_r_reg[7]_1 (\grant_r_reg[7]_1 ),
        .\grant_r_reg[7]_10 (\grant_r_reg[7]_10 ),
        .\grant_r_reg[7]_2 (\grant_r_reg[7]_2 ),
        .\grant_r_reg[7]_3 (\grant_r_reg[7]_3 ),
        .\grant_r_reg[7]_4 (\grant_r_reg[7]_4 ),
        .\grant_r_reg[7]_5 (\grant_r_reg[7]_5 ),
        .\grant_r_reg[7]_6 (\grant_r_reg[7]_6 ),
        .\grant_r_reg[7]_7 (\grant_r_reg[7]_7 ),
        .\grant_r_reg[7]_8 (\grant_r_reg[7]_8 ),
        .\grant_r_reg[7]_9 (\grant_r_reg[7]_9 ),
        .granted_col_r_reg_0(granted_col_r_reg),
        .granted_col_r_reg_1(granted_col_r_reg_0),
        .granted_col_r_reg_2(granted_col_r_reg_1),
        .granted_col_r_reg_3(granted_col_r_reg_2),
        .granted_col_r_reg_4(granted_col_r_reg_3),
        .granted_col_r_reg_5(arb_row_col0_n_106),
        .granted_col_r_reg_6(granted_col_r_reg_4),
        .granted_col_r_reg_7(granted_col_r_reg_5),
        .granted_col_r_reg_8(granted_col_r_reg_6),
        .granted_col_r_reg_9(granted_col_r_reg_7),
        .granted_row_ns(granted_row_ns),
        .in0(in0),
        .\inhbt_act_faw.inhbt_act_faw_r_reg (\inhbt_act_faw.inhbt_act_faw_r_reg ),
        .\inhbt_act_faw.inhbt_act_faw_r_reg_0 (\inhbt_act_faw.inhbt_act_faw_r_reg_0 ),
        .\inhbt_act_faw.inhbt_act_faw_r_reg_1 (\inhbt_act_faw.inhbt_act_faw_r_reg_1 ),
        .\inhbt_act_faw.inhbt_act_faw_r_reg_2 (\inhbt_act_faw.inhbt_act_faw_r_reg_2 ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_wr(inhbt_wr),
        .insert_maint_r1_lcl_reg_0(insert_maint_r1_lcl_reg),
        .insert_maint_r1_lcl_reg_1(insert_maint_r1_lcl_reg_0),
        .\last_master_r_reg[1] (\last_master_r_reg[1] ),
        .\last_master_r_reg[2] (\last_master_r_reg[2] ),
        .\last_master_r_reg[6] (\last_master_r_reg[6] ),
        .\last_master_r_reg[7] (\mc_aux_out_r_1_reg[0] ),
        .maint_rank_r(maint_rank_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .offset_ns0(offset_ns0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_11(ofs_rdy_r_11),
        .ofs_rdy_r_13(ofs_rdy_r_13),
        .ofs_rdy_r_18(ofs_rdy_r_18),
        .ofs_rdy_r_22(ofs_rdy_r_22),
        .ofs_rdy_r_24(ofs_rdy_r_24),
        .ofs_rdy_r_26(ofs_rdy_r_26),
        .ofs_rdy_r_27(ofs_rdy_r_27),
        .order_q_r(order_q_r),
        .override_demand_r(override_demand_r),
        .override_demand_r_reg(override_demand_r_reg),
        .p_14_in(p_14_in),
        .p_14_in_14(p_14_in_14),
        .p_14_in_29(p_14_in_29),
        .\periodic_rd_generation.read_this_rank (\periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_rd_generation.read_this_rank_r1_reg (\periodic_rd_generation.read_this_rank_r1_reg ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .\read_fifo.head_r_reg (\read_fifo.head_r_reg ),
        .\read_fifo.head_r_reg_0_sp_1 (\read_fifo.head_r_reg_0_sn_1 ),
        .\read_fifo.head_r_reg_1_sp_1 (\read_fifo.head_r_reg_1_sn_1 ),
        .req_bank_r(req_bank_r),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .rnk_config_0(rnk_config_0),
        .rnk_config_r(rnk_config_r),
        .\rnk_config_strobe_r[0]_i_6 (\rnk_config_strobe_r[0]_i_6 ),
        .\rnk_config_strobe_r[0]_i_9 (\rnk_config_strobe_r[0]_i_9 ),
        .\rnk_config_strobe_r[0]_i_9_0 (\rnk_config_strobe_r[0]_i_9_0 ),
        .\rnk_config_strobe_r_reg[0]_0 (\rnk_config_strobe_r_reg[0] ),
        .\rnk_config_strobe_r_reg[0]_1 (\rnk_config_strobe_r_reg[0]_0 ),
        .\rnk_config_strobe_r_reg[0]_2 (\rnk_config_strobe_r_reg[0]_1 ),
        .rnk_config_valid_r(rnk_config_valid_r),
        .rnk_config_valid_r_lcl_i_2(rnk_config_valid_r_lcl_i_2),
        .rnk_config_valid_r_lcl_reg_0(rnk_config_valid_r_lcl_reg),
        .rnk_config_valid_r_lcl_reg_1(rnk_config_valid_r_lcl_reg_0),
        .rnk_config_valid_r_lcl_reg_2(rnk_config_valid_r_lcl_reg_1),
        .rnk_config_valid_r_lcl_reg_3(rnk_config_valid_r_lcl_reg_2),
        .row_cmd_wr(row_cmd_wr),
        .rtc(rtc),
        .wr_this_rank_r(wr_this_rank_r),
        .\wtr_timer.wtr_cnt_r_reg[1] (inhbt_rd));
  design_1_mig_7series_0_0_mig_7series_v4_2_arb_select arb_select0
       (.D(D),
        .DIA(DIA),
        .cke_r_reg_0(cke_r_reg),
        .cke_r_reg_1(cke_r_reg_0),
        .\cmd_pipe_plus.mc_odt_reg[0] (granted_col_r_reg),
        .col_data_buf_addr(col_data_buf_addr),
        .\col_mux.col_periodic_rd_r (\col_mux.col_periodic_rd_r ),
        .\col_mux.col_rd_wr_r_reg_0 (\grant_r_reg[5] ),
        .\col_mux.col_size_r (\col_mux.col_size_r ),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .in0(in0),
        .\mc_aux_out_r_1_reg[0]_0 (\mc_aux_out_r_1_reg[0] ),
        .\mc_aux_out_r_reg[0]_0 (arb_row_col0_n_106),
        .mc_odt_ns(mc_odt_ns),
        .rnk_config_0(rnk_config_0),
        .rnk_config_r(rnk_config_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_arb_row_col" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_arb_row_col
   (\rnk_config_strobe_r_reg[0]_0 ,
    granted_col_r_reg_0,
    insert_maint_r1_lcl_reg_0,
    rnk_config_valid_r,
    Q,
    \genblk3[3].rnk_config_strobe_r_reg[3]_0 ,
    col_wait_r_reg,
    override_demand_r_reg,
    granted_col_r_reg_1,
    demand_priority_r_reg,
    \grant_r_reg[0] ,
    act_wait_r_lcl_reg,
    \grant_r_reg[4] ,
    \grant_r_reg[7] ,
    \grant_r_reg[2] ,
    \grant_r_reg[6] ,
    granted_col_r_reg_2,
    \grant_r_reg[5] ,
    \grant_r_reg[1] ,
    \last_master_r_reg[2] ,
    granted_col_r_reg_3,
    granted_col_r_reg_4,
    mc_cmd_ns,
    demand_priority_r_reg_0,
    \inhbt_act_faw.inhbt_act_faw_r_reg ,
    \inhbt_act_faw.inhbt_act_faw_r_reg_0 ,
    demand_act_priority_r_reg,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[0]_0 ,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    demand_act_priority_r_reg_0,
    act_wait_r_lcl_reg_0,
    \grant_r_reg[0]_1 ,
    rd_wr_r_lcl_reg,
    \grant_r_reg[1]_0 ,
    act_wait_r_lcl_reg_1,
    \inhbt_act_faw.inhbt_act_faw_r_reg_1 ,
    \grant_r_reg[0]_2 ,
    demand_act_priority_r_reg_1,
    act_wait_r_lcl_reg_2,
    \grant_r_reg[0]_3 ,
    \grant_r_reg[3] ,
    \grant_r_reg[7]_0 ,
    \grant_r_reg[2]_1 ,
    demand_priority_r_reg_1,
    demand_act_priority_r_reg_2,
    \inhbt_act_faw.inhbt_act_faw_r_reg_2 ,
    \grant_r_reg[7]_1 ,
    \grant_r_reg[6]_0 ,
    \grant_r_reg[1]_1 ,
    \read_fifo.head_r_reg_1_sp_1 ,
    offset_ns0,
    \periodic_rd_generation.read_this_rank_r1_reg ,
    \periodic_rd_generation.read_this_rank ,
    \grant_r_reg[5]_0 ,
    act_this_rank,
    \grant_r_reg[4]_0 ,
    D,
    \grant_r_reg[7]_2 ,
    \grant_r_reg[1]_2 ,
    mc_cs_n_ns,
    mc_ras_n_ns,
    mc_cas_n_ns,
    act_wait_r_lcl_reg_3,
    \grant_r_reg[7]_3 ,
    granted_col_r_reg_5,
    DIA,
    col_data_buf_addr,
    col_size,
    rnk_config_0,
    \grant_r_reg[0]_4 ,
    \grant_r_reg[2]_2 ,
    \rnk_config_strobe_r_reg[0]_1 ,
    granted_row_ns,
    \last_master_r_reg[7] ,
    insert_maint_r1_lcl_reg_1,
    in0,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[3]_1 ,
    rtc,
    demand_priority_r,
    \grant_r_reg[7]_4 ,
    override_demand_r,
    \grant_r_reg[7]_5 ,
    \grant_r_reg[3]_2 ,
    rnk_config_valid_r_lcl_reg_0,
    rnk_config_valid_r_lcl_reg_1,
    granted_col_r_reg_6,
    \grant_r_reg[7]_6 ,
    \grant_r_reg[7]_7 ,
    rd_wr_r,
    \grant_r[6]_i_14__0 ,
    \grant_r[6]_i_14__0_0 ,
    col_addr,
    \grant_r[6]_i_2__1 ,
    row_cmd_wr,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    \grant_r[6]_i_14__0_1 ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \grant_r[6]_i_14__0_2 ,
    \grant_r[5]_i_8__0 ,
    \col_mux.col_rd_wr_r_reg ,
    \grant_r[6]_i_14__0_3 ,
    \grant_r[6]_i_14__0_4 ,
    \last_master_r_reg[1] ,
    \last_master_r_reg[6] ,
    DIC,
    \read_fifo.head_r_reg ,
    \read_fifo.head_r_reg_0_sp_1 ,
    demand_priority_r_0,
    \grant_r_reg[1]_3 ,
    \grant_r_reg[1]_4 ,
    col_wait_r,
    \grant_r[5]_i_5 ,
    order_q_r,
    \grant_r[5]_i_5_0 ,
    inhbt_act_faw_r,
    \grant_r[2]_i_8 ,
    \grant_r[5]_i_4__1 ,
    \grant_r[5]_i_4__1_0 ,
    \grant_r[2]_i_8_0 ,
    \grant_r[1]_i_2__1 ,
    demand_act_priority_r,
    \grant_r[5]_i_4__1_1 ,
    \grant_r[7]_i_10 ,
    \grant_r[4]_i_6 ,
    demand_act_priority_r_1,
    \grant_r[4]_i_6_0 ,
    demand_act_priority_r_2,
    demand_act_priority_r_3,
    \grant_r[7]_i_10_0 ,
    demand_priority_r_4,
    demanded_prior_r,
    demanded_prior_r_5,
    demand_priority_r_6,
    ofs_rdy_r,
    \grant_r_reg[5]_1 ,
    inhbt_wr,
    p_14_in,
    demand_act_priority_r_7,
    \grant_r[7]_i_6__0 ,
    \grant_r[7]_i_6__0_0 ,
    \grant_r[7]_i_6__0_1 ,
    demanded_prior_r_8,
    demanded_prior_r_9,
    demand_priority_r_10,
    ofs_rdy_r_11,
    \grant_r[3]_i_3 ,
    \rnk_config_strobe_r[0]_i_6 ,
    \grant_r[3]_i_3__1 ,
    \grant_r[5]_i_6 ,
    \grant_r[1]_i_2__1_0 ,
    \grant_r[2]_i_9 ,
    \grant_r[2]_i_9_0 ,
    demanded_prior_r_12,
    ofs_rdy_r_13,
    \grant_r_reg[5]_2 ,
    p_14_in_14,
    demand_act_priority_r_15,
    \grant_r[2]_i_2__1 ,
    \grant_r[2]_i_2__1_0 ,
    demanded_prior_r_16,
    demand_priority_r_17,
    \grant_r[4]_i_4__0 ,
    ofs_rdy_r_18,
    \grant_r_reg[5]_3 ,
    \grant_r[5]_i_3__0 ,
    demand_act_priority_r_19,
    \grant_r[3]_i_3__1_0 ,
    \grant_r[6]_i_8 ,
    \grant_r[4]_i_5 ,
    \grant_r[6]_i_8_0 ,
    demand_priority_r_20,
    demanded_prior_r_21,
    ofs_rdy_r_22,
    rnk_config_valid_r_lcl_i_2,
    demand_act_priority_r_23,
    \grant_r[4]_i_4__0_0 ,
    \grant_r[6]_i_8_1 ,
    \grant_r[4]_i_5_0 ,
    ofs_rdy_r_24,
    col_wait_r_25,
    \rnk_config_strobe_r[0]_i_9 ,
    \rnk_config_strobe_r[0]_i_9_0 ,
    \grant_r_reg[4]_1 ,
    ras_timer_zero_r,
    \grant_r[5]_i_6_0 ,
    \grant_r[6]_i_8_2 ,
    ofs_rdy_r_26,
    \grant_r_reg[5]_4 ,
    \grant_r[5]_i_2 ,
    \grant_r[6]_i_4__1 ,
    ofs_rdy_r_27,
    \col_mux.col_size_r ,
    \periodic_rd_generation.read_this_rank_r1 ,
    rd_this_rank_r,
    \grant_r[6]_i_9 ,
    wr_this_rank_r,
    act_this_rank_r,
    rnk_config_valid_r_lcl_reg_2,
    rnk_config_valid_r_lcl_reg_3,
    \rnk_config_strobe_r_reg[0]_2 ,
    granted_col_r_reg_7,
    granted_col_r_reg_8,
    \grant_r_reg[7]_8 ,
    \grant_r_reg[1]_5 ,
    \grant_r_reg[2]_3 ,
    \grant_r_reg[2]_4 ,
    \grant_r_reg[4]_2 ,
    \grant_r_reg[0]_5 ,
    \grant_r_reg[3]_3 ,
    granted_col_r_reg_9,
    \grant_r_reg[3]_4 ,
    \grant_r_reg[2]_5 ,
    demand_priority_r_28,
    \grant_r_reg[6]_1 ,
    p_14_in_29,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \grant_r_reg[0]_6 ,
    \grant_r_reg[0]_7 ,
    \grant_r_reg[0]_8 ,
    \grant_r_reg[1]_6 ,
    \grant_r_reg[7]_9 ,
    \grant_r_reg[6]_2 ,
    \grant_r_reg[5]_5 ,
    \grant_r_reg[3]_5 ,
    \grant_r_reg[2]_6 ,
    \grant_r_reg[2]_7 ,
    \grant_r_reg[4]_3 ,
    \grant_r_reg[4]_4 ,
    \grant_r_reg[6]_3 ,
    \grant_r_reg[6]_4 ,
    \grant_r_reg[7]_10 ,
    \grant_r_reg[2]_8 ,
    \grant_r_reg[2]_9 ,
    \grant_r[6]_i_2__1_0 ,
    \cmd_pipe_plus.mc_address[25]_i_2 ,
    \cmd_pipe_plus.mc_address[25]_i_2_0 ,
    \cmd_pipe_plus.mc_address[23]_i_2 ,
    \cmd_pipe_plus.mc_address[25]_i_2_1 ,
    \cmd_pipe_plus.mc_address[25]_i_2_2 ,
    \cmd_pipe_plus.mc_address_reg[25]_0 ,
    maint_rank_r,
    maint_srx_r,
    maint_zq_r,
    req_bank_r,
    \cmd_pipe_plus.mc_address[25]_i_2_3 ,
    \cmd_pipe_plus.mc_address[25]_i_2_4 ,
    req_periodic_rd_r,
    req_data_buf_addr_r,
    \col_mux.col_data_buf_addr_r_reg[3] ,
    \col_mux.col_periodic_rd_r ,
    col_rd_wr_r,
    rnk_config_r);
  output \rnk_config_strobe_r_reg[0]_0 ;
  output granted_col_r_reg_0;
  output insert_maint_r1_lcl_reg_0;
  output rnk_config_valid_r;
  output [7:0]Q;
  output \genblk3[3].rnk_config_strobe_r_reg[3]_0 ;
  output col_wait_r_reg;
  output override_demand_r_reg;
  output granted_col_r_reg_1;
  output demand_priority_r_reg;
  output \grant_r_reg[0] ;
  output act_wait_r_lcl_reg;
  output \grant_r_reg[4] ;
  output [7:0]\grant_r_reg[7] ;
  output \grant_r_reg[2] ;
  output \grant_r_reg[6] ;
  output granted_col_r_reg_2;
  output \grant_r_reg[5] ;
  output \grant_r_reg[1] ;
  output \last_master_r_reg[2] ;
  output granted_col_r_reg_3;
  output granted_col_r_reg_4;
  output [0:0]mc_cmd_ns;
  output demand_priority_r_reg_0;
  output \inhbt_act_faw.inhbt_act_faw_r_reg ;
  output \inhbt_act_faw.inhbt_act_faw_r_reg_0 ;
  output demand_act_priority_r_reg;
  output \grant_r_reg[2]_0 ;
  output \grant_r_reg[0]_0 ;
  output \wtr_timer.wtr_cnt_r_reg[1] ;
  output demand_act_priority_r_reg_0;
  output act_wait_r_lcl_reg_0;
  output \grant_r_reg[0]_1 ;
  output rd_wr_r_lcl_reg;
  output \grant_r_reg[1]_0 ;
  output act_wait_r_lcl_reg_1;
  output \inhbt_act_faw.inhbt_act_faw_r_reg_1 ;
  output \grant_r_reg[0]_2 ;
  output demand_act_priority_r_reg_1;
  output act_wait_r_lcl_reg_2;
  output \grant_r_reg[0]_3 ;
  output \grant_r_reg[3] ;
  output \grant_r_reg[7]_0 ;
  output \grant_r_reg[2]_1 ;
  output demand_priority_r_reg_1;
  output demand_act_priority_r_reg_2;
  output \inhbt_act_faw.inhbt_act_faw_r_reg_2 ;
  output \grant_r_reg[7]_1 ;
  output \grant_r_reg[6]_0 ;
  output \grant_r_reg[1]_1 ;
  output \read_fifo.head_r_reg_1_sp_1 ;
  output offset_ns0;
  output \periodic_rd_generation.read_this_rank_r1_reg ;
  output \periodic_rd_generation.read_this_rank ;
  output \grant_r_reg[5]_0 ;
  output act_this_rank;
  output \grant_r_reg[4]_0 ;
  output [0:0]D;
  output [20:0]\grant_r_reg[7]_2 ;
  output \grant_r_reg[1]_2 ;
  output [0:0]mc_cs_n_ns;
  output [0:0]mc_ras_n_ns;
  output [1:0]mc_cas_n_ns;
  output [1:0]act_wait_r_lcl_reg_3;
  output [5:0]\grant_r_reg[7]_3 ;
  output granted_col_r_reg_5;
  output [0:0]DIA;
  output [3:0]col_data_buf_addr;
  output col_size;
  output rnk_config_0;
  output \grant_r_reg[0]_4 ;
  output \grant_r_reg[2]_2 ;
  output \rnk_config_strobe_r_reg[0]_1 ;
  input granted_row_ns;
  input \last_master_r_reg[7] ;
  input insert_maint_r1_lcl_reg_1;
  input in0;
  input [0:0]\grant_r_reg[3]_0 ;
  input \grant_r_reg[3]_1 ;
  input [5:0]rtc;
  input demand_priority_r;
  input \grant_r_reg[7]_4 ;
  input override_demand_r;
  input \grant_r_reg[7]_5 ;
  input \grant_r_reg[3]_2 ;
  input rnk_config_valid_r_lcl_reg_0;
  input rnk_config_valid_r_lcl_reg_1;
  input granted_col_r_reg_6;
  input \grant_r_reg[7]_6 ;
  input \grant_r_reg[7]_7 ;
  input [5:0]rd_wr_r;
  input \grant_r[6]_i_14__0 ;
  input \grant_r[6]_i_14__0_0 ;
  input [63:0]col_addr;
  input \grant_r[6]_i_2__1 ;
  input [3:0]row_cmd_wr;
  input \cmd_pipe_plus.mc_we_n_reg[1] ;
  input \grant_r[6]_i_14__0_1 ;
  input \cmd_pipe_plus.mc_we_n_reg[0] ;
  input \grant_r[6]_i_14__0_2 ;
  input \grant_r[5]_i_8__0 ;
  input \col_mux.col_rd_wr_r_reg ;
  input \grant_r[6]_i_14__0_3 ;
  input \grant_r[6]_i_14__0_4 ;
  input \last_master_r_reg[1] ;
  input \last_master_r_reg[6] ;
  input [0:0]DIC;
  input [1:0]\read_fifo.head_r_reg ;
  input \read_fifo.head_r_reg_0_sp_1 ;
  input demand_priority_r_0;
  input \grant_r_reg[1]_3 ;
  input \grant_r_reg[1]_4 ;
  input col_wait_r;
  input \grant_r[5]_i_5 ;
  input [0:0]order_q_r;
  input \grant_r[5]_i_5_0 ;
  input inhbt_act_faw_r;
  input \grant_r[2]_i_8 ;
  input \grant_r[5]_i_4__1 ;
  input \grant_r[5]_i_4__1_0 ;
  input \grant_r[2]_i_8_0 ;
  input \grant_r[1]_i_2__1 ;
  input demand_act_priority_r;
  input \grant_r[5]_i_4__1_1 ;
  input \grant_r[7]_i_10 ;
  input \grant_r[4]_i_6 ;
  input demand_act_priority_r_1;
  input \grant_r[4]_i_6_0 ;
  input demand_act_priority_r_2;
  input demand_act_priority_r_3;
  input \grant_r[7]_i_10_0 ;
  input demand_priority_r_4;
  input demanded_prior_r;
  input demanded_prior_r_5;
  input demand_priority_r_6;
  input ofs_rdy_r;
  input \grant_r_reg[5]_1 ;
  input inhbt_wr;
  input p_14_in;
  input demand_act_priority_r_7;
  input \grant_r[7]_i_6__0 ;
  input \grant_r[7]_i_6__0_0 ;
  input \grant_r[7]_i_6__0_1 ;
  input demanded_prior_r_8;
  input demanded_prior_r_9;
  input demand_priority_r_10;
  input ofs_rdy_r_11;
  input \grant_r[3]_i_3 ;
  input \rnk_config_strobe_r[0]_i_6 ;
  input \grant_r[3]_i_3__1 ;
  input \grant_r[5]_i_6 ;
  input \grant_r[1]_i_2__1_0 ;
  input \grant_r[2]_i_9 ;
  input \grant_r[2]_i_9_0 ;
  input demanded_prior_r_12;
  input ofs_rdy_r_13;
  input \grant_r_reg[5]_2 ;
  input p_14_in_14;
  input demand_act_priority_r_15;
  input \grant_r[2]_i_2__1 ;
  input \grant_r[2]_i_2__1_0 ;
  input demanded_prior_r_16;
  input demand_priority_r_17;
  input \grant_r[4]_i_4__0 ;
  input ofs_rdy_r_18;
  input \grant_r_reg[5]_3 ;
  input \grant_r[5]_i_3__0 ;
  input demand_act_priority_r_19;
  input \grant_r[3]_i_3__1_0 ;
  input \grant_r[6]_i_8 ;
  input \grant_r[4]_i_5 ;
  input \grant_r[6]_i_8_0 ;
  input demand_priority_r_20;
  input demanded_prior_r_21;
  input ofs_rdy_r_22;
  input rnk_config_valid_r_lcl_i_2;
  input demand_act_priority_r_23;
  input \grant_r[4]_i_4__0_0 ;
  input \grant_r[6]_i_8_1 ;
  input \grant_r[4]_i_5_0 ;
  input ofs_rdy_r_24;
  input col_wait_r_25;
  input \rnk_config_strobe_r[0]_i_9 ;
  input \rnk_config_strobe_r[0]_i_9_0 ;
  input \grant_r_reg[4]_1 ;
  input ras_timer_zero_r;
  input \grant_r[5]_i_6_0 ;
  input \grant_r[6]_i_8_2 ;
  input ofs_rdy_r_26;
  input \grant_r_reg[5]_4 ;
  input \grant_r[5]_i_2 ;
  input \grant_r[6]_i_4__1 ;
  input ofs_rdy_r_27;
  input \col_mux.col_size_r ;
  input \periodic_rd_generation.read_this_rank_r1 ;
  input [7:0]rd_this_rank_r;
  input [0:0]\grant_r[6]_i_9 ;
  input [7:0]wr_this_rank_r;
  input [7:0]act_this_rank_r;
  input rnk_config_valid_r_lcl_reg_2;
  input rnk_config_valid_r_lcl_reg_3;
  input \rnk_config_strobe_r_reg[0]_2 ;
  input granted_col_r_reg_7;
  input granted_col_r_reg_8;
  input \grant_r_reg[7]_8 ;
  input \grant_r_reg[1]_5 ;
  input \grant_r_reg[2]_3 ;
  input \grant_r_reg[2]_4 ;
  input \grant_r_reg[4]_2 ;
  input \grant_r_reg[0]_5 ;
  input \grant_r_reg[3]_3 ;
  input granted_col_r_reg_9;
  input \grant_r_reg[3]_4 ;
  input \grant_r_reg[2]_5 ;
  input demand_priority_r_28;
  input \grant_r_reg[6]_1 ;
  input p_14_in_29;
  input [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  input \grant_r_reg[0]_6 ;
  input \grant_r_reg[0]_7 ;
  input \grant_r_reg[0]_8 ;
  input \grant_r_reg[1]_6 ;
  input \grant_r_reg[7]_9 ;
  input \grant_r_reg[6]_2 ;
  input \grant_r_reg[5]_5 ;
  input \grant_r_reg[3]_5 ;
  input \grant_r_reg[2]_6 ;
  input \grant_r_reg[2]_7 ;
  input \grant_r_reg[4]_3 ;
  input \grant_r_reg[4]_4 ;
  input \grant_r_reg[6]_3 ;
  input \grant_r_reg[6]_4 ;
  input \grant_r_reg[7]_10 ;
  input \grant_r_reg[2]_8 ;
  input \grant_r_reg[2]_9 ;
  input \grant_r[6]_i_2__1_0 ;
  input [12:0]\cmd_pipe_plus.mc_address[25]_i_2 ;
  input [12:0]\cmd_pipe_plus.mc_address[25]_i_2_0 ;
  input \cmd_pipe_plus.mc_address[23]_i_2 ;
  input [12:0]\cmd_pipe_plus.mc_address[25]_i_2_1 ;
  input [12:0]\cmd_pipe_plus.mc_address[25]_i_2_2 ;
  input [12:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  input maint_rank_r;
  input maint_srx_r;
  input maint_zq_r;
  input [23:0]req_bank_r;
  input [11:0]\cmd_pipe_plus.mc_address[25]_i_2_3 ;
  input [11:0]\cmd_pipe_plus.mc_address[25]_i_2_4 ;
  input [7:0]req_periodic_rd_r;
  input [31:0]req_data_buf_addr_r;
  input [3:0]\col_mux.col_data_buf_addr_r_reg[3] ;
  input \col_mux.col_periodic_rd_r ;
  input col_rd_wr_r;
  input rnk_config_r;

  wire [0:0]D;
  wire [0:0]DIA;
  wire [0:0]DIC;
  wire [7:0]Q;
  wire act_this_rank;
  wire [7:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire [1:0]act_wait_r_lcl_reg_3;
  wire \cmd_pipe_plus.mc_address[23]_i_2 ;
  wire [12:0]\cmd_pipe_plus.mc_address[25]_i_2 ;
  wire [12:0]\cmd_pipe_plus.mc_address[25]_i_2_0 ;
  wire [12:0]\cmd_pipe_plus.mc_address[25]_i_2_1 ;
  wire [12:0]\cmd_pipe_plus.mc_address[25]_i_2_2 ;
  wire [11:0]\cmd_pipe_plus.mc_address[25]_i_2_3 ;
  wire [11:0]\cmd_pipe_plus.mc_address[25]_i_2_4 ;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  wire \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [63:0]col_addr;
  wire col_arb0_n_23;
  wire col_arb0_n_40;
  wire col_arb0_n_9;
  wire [3:0]col_data_buf_addr;
  wire [3:0]\col_mux.col_data_buf_addr_r_reg[3] ;
  wire \col_mux.col_periodic_rd_r ;
  wire \col_mux.col_rd_wr_r_reg ;
  wire \col_mux.col_size_r ;
  wire col_rd_wr_r;
  wire col_size;
  wire col_wait_r;
  wire col_wait_r_25;
  wire col_wait_r_reg;
  wire config_arb0_n_2;
  wire demand_act_priority_r;
  wire demand_act_priority_r_1;
  wire demand_act_priority_r_15;
  wire demand_act_priority_r_19;
  wire demand_act_priority_r_2;
  wire demand_act_priority_r_23;
  wire demand_act_priority_r_3;
  wire demand_act_priority_r_7;
  wire demand_act_priority_r_reg;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_act_priority_r_reg_2;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_10;
  wire demand_priority_r_17;
  wire demand_priority_r_20;
  wire demand_priority_r_28;
  wire demand_priority_r_4;
  wire demand_priority_r_6;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demanded_prior_r;
  wire demanded_prior_r_12;
  wire demanded_prior_r_16;
  wire demanded_prior_r_21;
  wire demanded_prior_r_5;
  wire demanded_prior_r_8;
  wire demanded_prior_r_9;
  wire \genblk3[1].rnk_config_strobe_r_reg ;
  wire \genblk3[2].rnk_config_strobe_r_reg ;
  wire \genblk3[3].rnk_config_strobe_r_reg ;
  wire \genblk3[3].rnk_config_strobe_r_reg[3]_0 ;
  wire \genblk3[4].rnk_config_strobe_r_reg ;
  wire \genblk3[5].rnk_config_strobe_r_reg ;
  wire \grant_r[1]_i_2__1 ;
  wire \grant_r[1]_i_2__1_0 ;
  wire \grant_r[2]_i_2__1 ;
  wire \grant_r[2]_i_2__1_0 ;
  wire \grant_r[2]_i_8 ;
  wire \grant_r[2]_i_8_0 ;
  wire \grant_r[2]_i_9 ;
  wire \grant_r[2]_i_9_0 ;
  wire \grant_r[3]_i_3 ;
  wire \grant_r[3]_i_3__1 ;
  wire \grant_r[3]_i_3__1_0 ;
  wire \grant_r[4]_i_4__0 ;
  wire \grant_r[4]_i_4__0_0 ;
  wire \grant_r[4]_i_5 ;
  wire \grant_r[4]_i_5_0 ;
  wire \grant_r[4]_i_6 ;
  wire \grant_r[4]_i_6_0 ;
  wire \grant_r[5]_i_2 ;
  wire \grant_r[5]_i_3__0 ;
  wire \grant_r[5]_i_4__1 ;
  wire \grant_r[5]_i_4__1_0 ;
  wire \grant_r[5]_i_4__1_1 ;
  wire \grant_r[5]_i_5 ;
  wire \grant_r[5]_i_5_0 ;
  wire \grant_r[5]_i_6 ;
  wire \grant_r[5]_i_6_0 ;
  wire \grant_r[5]_i_8__0 ;
  wire \grant_r[6]_i_14__0 ;
  wire \grant_r[6]_i_14__0_0 ;
  wire \grant_r[6]_i_14__0_1 ;
  wire \grant_r[6]_i_14__0_2 ;
  wire \grant_r[6]_i_14__0_3 ;
  wire \grant_r[6]_i_14__0_4 ;
  wire \grant_r[6]_i_2__1 ;
  wire \grant_r[6]_i_2__1_0 ;
  wire \grant_r[6]_i_4__1 ;
  wire \grant_r[6]_i_8 ;
  wire \grant_r[6]_i_8_0 ;
  wire \grant_r[6]_i_8_1 ;
  wire \grant_r[6]_i_8_2 ;
  wire [0:0]\grant_r[6]_i_9 ;
  wire \grant_r[7]_i_10 ;
  wire \grant_r[7]_i_10_0 ;
  wire \grant_r[7]_i_6__0 ;
  wire \grant_r[7]_i_6__0_0 ;
  wire \grant_r[7]_i_6__0_1 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[0]_2 ;
  wire \grant_r_reg[0]_3 ;
  wire \grant_r_reg[0]_4 ;
  wire \grant_r_reg[0]_5 ;
  wire \grant_r_reg[0]_6 ;
  wire \grant_r_reg[0]_7 ;
  wire \grant_r_reg[0]_8 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[1]_4 ;
  wire \grant_r_reg[1]_5 ;
  wire \grant_r_reg[1]_6 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[2]_4 ;
  wire \grant_r_reg[2]_5 ;
  wire \grant_r_reg[2]_6 ;
  wire \grant_r_reg[2]_7 ;
  wire \grant_r_reg[2]_8 ;
  wire \grant_r_reg[2]_9 ;
  wire \grant_r_reg[3] ;
  wire [0:0]\grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire \grant_r_reg[3]_4 ;
  wire \grant_r_reg[3]_5 ;
  wire \grant_r_reg[4] ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[4]_2 ;
  wire \grant_r_reg[4]_3 ;
  wire \grant_r_reg[4]_4 ;
  wire \grant_r_reg[5] ;
  wire \grant_r_reg[5]_0 ;
  wire \grant_r_reg[5]_1 ;
  wire \grant_r_reg[5]_2 ;
  wire \grant_r_reg[5]_3 ;
  wire \grant_r_reg[5]_4 ;
  wire \grant_r_reg[5]_5 ;
  wire \grant_r_reg[6] ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[6]_2 ;
  wire \grant_r_reg[6]_3 ;
  wire \grant_r_reg[6]_4 ;
  wire [7:0]\grant_r_reg[7] ;
  wire \grant_r_reg[7]_0 ;
  wire \grant_r_reg[7]_1 ;
  wire \grant_r_reg[7]_10 ;
  wire [20:0]\grant_r_reg[7]_2 ;
  wire [5:0]\grant_r_reg[7]_3 ;
  wire \grant_r_reg[7]_4 ;
  wire \grant_r_reg[7]_5 ;
  wire \grant_r_reg[7]_6 ;
  wire \grant_r_reg[7]_7 ;
  wire \grant_r_reg[7]_8 ;
  wire \grant_r_reg[7]_9 ;
  wire granted_col_ns;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_col_r_reg_2;
  wire granted_col_r_reg_3;
  wire granted_col_r_reg_4;
  wire granted_col_r_reg_5;
  wire granted_col_r_reg_6;
  wire granted_col_r_reg_7;
  wire granted_col_r_reg_8;
  wire granted_col_r_reg_9;
  wire granted_row_ns;
  wire granted_row_r_reg_n_0;
  wire in0;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg_0 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg_1 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg_2 ;
  wire inhbt_act_faw_r;
  wire inhbt_wr;
  wire insert_maint_r1_lcl_reg_0;
  wire insert_maint_r1_lcl_reg_1;
  wire \last_master_r_reg[1] ;
  wire \last_master_r_reg[2] ;
  wire \last_master_r_reg[6] ;
  wire \last_master_r_reg[7] ;
  wire maint_rank_r;
  wire maint_srx_r;
  wire maint_zq_r;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_ras_n_ns;
  wire offset_ns0;
  wire ofs_rdy_r;
  wire ofs_rdy_r_11;
  wire ofs_rdy_r_13;
  wire ofs_rdy_r_18;
  wire ofs_rdy_r_22;
  wire ofs_rdy_r_24;
  wire ofs_rdy_r_26;
  wire ofs_rdy_r_27;
  wire [0:0]order_q_r;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire p_14_in;
  wire p_14_in_14;
  wire p_14_in_29;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_rd_generation.read_this_rank_r1_reg ;
  wire ras_timer_zero_r;
  wire [7:0]rd_this_rank_r;
  wire [5:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire [1:0]\read_fifo.head_r_reg ;
  wire \read_fifo.head_r_reg_0_sn_1 ;
  wire \read_fifo.head_r_reg_1_sn_1 ;
  wire [23:0]req_bank_r;
  wire [31:0]req_data_buf_addr_r;
  wire [7:0]req_periodic_rd_r;
  wire rnk_config_0;
  wire rnk_config_r;
  wire rnk_config_strobe_ns;
  wire \rnk_config_strobe_r[0]_i_6 ;
  wire \rnk_config_strobe_r[0]_i_9 ;
  wire \rnk_config_strobe_r[0]_i_9_0 ;
  wire \rnk_config_strobe_r_reg[0]_0 ;
  wire \rnk_config_strobe_r_reg[0]_1 ;
  wire \rnk_config_strobe_r_reg[0]_2 ;
  wire rnk_config_valid_r;
  wire rnk_config_valid_r_lcl_i_2;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rnk_config_valid_r_lcl_reg_1;
  wire rnk_config_valid_r_lcl_reg_2;
  wire rnk_config_valid_r_lcl_reg_3;
  wire [3:0]row_cmd_wr;
  wire [5:0]rtc;
  wire [7:0]wr_this_rank_r;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;

  assign \read_fifo.head_r_reg_0_sn_1  = \read_fifo.head_r_reg_0_sp_1 ;
  assign \read_fifo.head_r_reg_1_sp_1  = \read_fifo.head_r_reg_1_sn_1 ;
  LUT1 #(
    .INIT(2'h1)) 
    \cmd_pipe_plus.mc_cas_n[0]_i_1 
       (.I0(granted_col_r_reg_0),
        .O(mc_cas_n_ns[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \cmd_pipe_plus.mc_ras_n[1]_i_2 
       (.I0(insert_maint_r1_lcl_reg_0),
        .I1(granted_row_r_reg_n_0),
        .O(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ));
  design_1_mig_7series_0_0_mig_7series_v4_2_round_robin_arb__parameterized1 col_arb0
       (.DIA(DIA),
        .DIC(DIC),
        .Q(Q),
        .auto_pre_r_lcl_reg(\grant_r_reg[7]_2 [7:0]),
        .\cmd_pipe_plus.mc_cmd_reg[1] (granted_col_r_reg_0),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .col_addr(col_addr),
        .col_data_buf_addr(col_data_buf_addr),
        .\col_mux.col_data_buf_addr_r_reg[3] (\col_mux.col_data_buf_addr_r_reg[3] ),
        .\col_mux.col_periodic_rd_r (\col_mux.col_periodic_rd_r ),
        .\col_mux.col_rd_wr_r_reg (\col_mux.col_rd_wr_r_reg ),
        .\col_mux.col_size_r (\col_mux.col_size_r ),
        .\col_mux.col_size_r_reg (\last_master_r_reg[1] ),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .col_wait_r_25(col_wait_r_25),
        .col_wait_r_reg(col_arb0_n_9),
        .col_wait_r_reg_0(col_wait_r_reg),
        .demand_priority_r(demand_priority_r),
        .demand_priority_r_0(demand_priority_r_0),
        .demand_priority_r_10(demand_priority_r_10),
        .demand_priority_r_17(demand_priority_r_17),
        .demand_priority_r_20(demand_priority_r_20),
        .demand_priority_r_28(demand_priority_r_28),
        .demand_priority_r_4(demand_priority_r_4),
        .demand_priority_r_6(demand_priority_r_6),
        .demand_priority_r_reg(demand_priority_r_reg),
        .demand_priority_r_reg_0(demand_priority_r_reg_1),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_12(demanded_prior_r_12),
        .demanded_prior_r_16(demanded_prior_r_16),
        .demanded_prior_r_21(demanded_prior_r_21),
        .demanded_prior_r_5(demanded_prior_r_5),
        .demanded_prior_r_8(demanded_prior_r_8),
        .demanded_prior_r_9(demanded_prior_r_9),
        .\genblk3[1].rnk_config_strobe_r_reg (\genblk3[1].rnk_config_strobe_r_reg ),
        .\genblk3[2].rnk_config_strobe_r_reg (\genblk3[2].rnk_config_strobe_r_reg ),
        .\genblk3[3].rnk_config_strobe_r_reg (\genblk3[3].rnk_config_strobe_r_reg ),
        .\genblk3[3].rnk_config_strobe_r_reg[3] (\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .\genblk3[4].rnk_config_strobe_r_reg (\genblk3[4].rnk_config_strobe_r_reg ),
        .\genblk3[5].rnk_config_strobe_r_reg (\genblk3[5].rnk_config_strobe_r_reg ),
        .\grant_r[0]_i_2_0 (config_arb0_n_2),
        .\grant_r[3]_i_3_0 (\grant_r[3]_i_3 ),
        .\grant_r[4]_i_5 (\grant_r[4]_i_5 ),
        .\grant_r[4]_i_5_0 (\grant_r[4]_i_5_0 ),
        .\grant_r[5]_i_2_0 (\grant_r_reg[1]_4 ),
        .\grant_r[5]_i_2_1 (\grant_r[5]_i_2 ),
        .\grant_r[5]_i_3__0_0 (\grant_r[5]_i_3__0 ),
        .\grant_r[5]_i_5 (\grant_r[5]_i_5 ),
        .\grant_r[5]_i_5_0 (\grant_r[5]_i_5_0 ),
        .\grant_r[6]_i_14__0 (\grant_r[6]_i_14__0 ),
        .\grant_r[6]_i_14__0_0 (\grant_r[6]_i_14__0_0 ),
        .\grant_r[6]_i_14__0_1 (\grant_r[6]_i_14__0_1 ),
        .\grant_r[6]_i_14__0_2 (\grant_r[6]_i_14__0_2 ),
        .\grant_r[6]_i_14__0_3 (\grant_r[6]_i_14__0_3 ),
        .\grant_r[6]_i_14__0_4 (\grant_r[6]_i_14__0_4 ),
        .\grant_r[6]_i_8_0 (\grant_r[6]_i_8 ),
        .\grant_r[6]_i_8_1 (\grant_r[6]_i_8_0 ),
        .\grant_r[6]_i_8_2 (\grant_r[6]_i_8_1 ),
        .\grant_r[6]_i_8_3 (\grant_r[6]_i_8_2 ),
        .\grant_r[6]_i_9 (\grant_r[6]_i_9 ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0] ),
        .\grant_r_reg[0]_1 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[0]_2 (\grant_r_reg[0]_1 ),
        .\grant_r_reg[0]_3 (\grant_r_reg[0]_2 ),
        .\grant_r_reg[0]_4 (\grant_r_reg[0]_3 ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2] ),
        .\grant_r_reg[2]_1 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_1 ),
        .\grant_r_reg[2]_3 (act_wait_r_lcl_reg_3[0]),
        .\grant_r_reg[2]_4 (\grant_r_reg[2]_5 ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_4 ),
        .\grant_r_reg[4]_0 (\grant_r_reg[4]_0 ),
        .\grant_r_reg[4]_1 (\grant_r_reg[4]_1 ),
        .\grant_r_reg[5]_0 (\grant_r_reg[5] ),
        .\grant_r_reg[5]_1 (\grant_r_reg[5]_0 ),
        .\grant_r_reg[5]_2 (\grant_r_reg[5]_1 ),
        .\grant_r_reg[5]_3 (\grant_r_reg[5]_2 ),
        .\grant_r_reg[5]_4 (\grant_r_reg[5]_3 ),
        .\grant_r_reg[5]_5 (\grant_r_reg[5]_4 ),
        .\grant_r_reg[6]_0 (\grant_r_reg[6] ),
        .\grant_r_reg[6]_1 (\grant_r_reg[7]_5 ),
        .\grant_r_reg[6]_2 (\grant_r_reg[6]_1 ),
        .\grant_r_reg[7]_0 (\grant_r_reg[7]_1 ),
        .\grant_r_reg[7]_1 (\grant_r_reg[7]_4 ),
        .\grant_r_reg[7]_2 (\grant_r_reg[7]_6 ),
        .\grant_r_reg[7]_3 (\grant_r_reg[7]_7 ),
        .\grant_r_reg[7]_4 (\grant_r_reg[7]_8 ),
        .granted_col_ns(granted_col_ns),
        .granted_col_r_reg(granted_col_r_reg_1),
        .granted_col_r_reg_0(granted_col_r_reg_2),
        .granted_col_r_reg_1(granted_col_r_reg_3),
        .granted_col_r_reg_2(granted_col_r_reg_4),
        .granted_col_r_reg_3(granted_col_r_reg_5),
        .granted_col_r_reg_4(granted_col_r_reg_6),
        .granted_col_r_reg_5(granted_col_r_reg_7),
        .granted_col_r_reg_6(granted_col_r_reg_8),
        .granted_col_r_reg_7(granted_col_r_reg_9),
        .inhbt_wr(inhbt_wr),
        .\last_master_r_reg[7]_0 (\last_master_r_reg[6] ),
        .\last_master_r_reg[7]_1 (\last_master_r_reg[7] ),
        .mc_cmd_ns(mc_cmd_ns),
        .offset_ns0(offset_ns0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_11(ofs_rdy_r_11),
        .ofs_rdy_r_13(ofs_rdy_r_13),
        .ofs_rdy_r_18(ofs_rdy_r_18),
        .ofs_rdy_r_22(ofs_rdy_r_22),
        .ofs_rdy_r_24(ofs_rdy_r_24),
        .ofs_rdy_r_26(ofs_rdy_r_26),
        .ofs_rdy_r_27(ofs_rdy_r_27),
        .order_q_r(order_q_r),
        .\order_q_r_reg[0] (col_arb0_n_23),
        .override_demand_r(override_demand_r),
        .override_demand_r_reg(override_demand_r_reg),
        .override_demand_r_reg_0(\rnk_config_strobe_r_reg[0]_0 ),
        .p_14_in(p_14_in),
        .p_14_in_14(p_14_in_14),
        .p_14_in_29(p_14_in_29),
        .\periodic_rd_generation.read_this_rank (\periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_rd_generation.read_this_rank_r1_reg (\periodic_rd_generation.read_this_rank_r1_reg ),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .\read_fifo.head_r_reg (\read_fifo.head_r_reg ),
        .\read_fifo.head_r_reg_0_sp_1 (\read_fifo.head_r_reg_0_sn_1 ),
        .\read_fifo.head_r_reg_1_sp_1 (\read_fifo.head_r_reg_1_sn_1 ),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2] (\grant_r_reg[7]_3 [2:0]),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .rnk_config_strobe_ns(rnk_config_strobe_ns),
        .\rnk_config_strobe_r[0]_i_6 (\rnk_config_strobe_r[0]_i_6 ),
        .\rnk_config_strobe_r[0]_i_9 (\rnk_config_strobe_r[0]_i_9 ),
        .\rnk_config_strobe_r[0]_i_9_0 (\rnk_config_strobe_r[0]_i_9_0 ),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0]_2 ),
        .rnk_config_valid_r(rnk_config_valid_r),
        .rnk_config_valid_r_lcl_i_2_0(rnk_config_valid_r_lcl_i_2),
        .rnk_config_valid_r_lcl_reg(col_arb0_n_40),
        .rnk_config_valid_r_lcl_reg_0(rnk_config_valid_r_lcl_reg_0),
        .rnk_config_valid_r_lcl_reg_1(rnk_config_valid_r_lcl_reg_1),
        .rnk_config_valid_r_lcl_reg_2(rnk_config_valid_r_lcl_reg_2),
        .rnk_config_valid_r_lcl_reg_3(rnk_config_valid_r_lcl_reg_3),
        .wr_this_rank_r(wr_this_rank_r),
        .\wtr_timer.wtr_cnt_r_reg[1] (\wtr_timer.wtr_cnt_r_reg[1] ));
  design_1_mig_7series_0_0_mig_7series_v4_2_round_robin_arb__parameterized1_7 config_arb0
       (.D(D),
        .col_wait_r(col_wait_r),
        .demand_priority_r_0(demand_priority_r_0),
        .demand_priority_r_reg(demand_priority_r_reg_0),
        .\grant_r[7]_i_15 (\wtr_timer.wtr_cnt_r_reg[1] ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_4 ),
        .\grant_r_reg[0]_1 (\grant_r_reg[0]_5 ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_3 ),
        .\grant_r_reg[1]_1 (\grant_r_reg[1]_4 ),
        .\grant_r_reg[1]_2 (\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .\grant_r_reg[1]_3 (col_arb0_n_23),
        .\grant_r_reg[1]_4 (\grant_r_reg[1]_5 ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[2]_1 (\grant_r_reg[2]_3 ),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_4 ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_1 ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_2 ),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_3 ),
        .\grant_r_reg[4]_0 (\grant_r_reg[4]_2 ),
        .\grant_r_reg[6]_0 (col_wait_r_reg),
        .\grant_r_reg[6]_1 (col_arb0_n_9),
        .\grant_r_reg[7]_0 (\grant_r_reg[7]_5 ),
        .\grant_r_reg[7]_1 (\last_master_r_reg[7] ),
        .\last_master_r_reg[2]_0 (\last_master_r_reg[2] ),
        .\last_master_r_reg[7]_0 (\rnk_config_strobe_r_reg[0]_0 ),
        .\last_master_r_reg[7]_1 (\last_master_r_reg[1] ),
        .rd_wr_r(rd_wr_r[3]),
        .rd_wr_r_lcl_reg(config_arb0_n_2),
        .rnk_config_0(rnk_config_0),
        .rnk_config_r(rnk_config_r),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0]_1 ),
        .rtc(rtc));
  FDRE \genblk3[1].rnk_config_strobe_r_reg[1] 
       (.C(\last_master_r_reg[7] ),
        .CE(1'b1),
        .D(\rnk_config_strobe_r_reg[0]_0 ),
        .Q(\genblk3[1].rnk_config_strobe_r_reg ),
        .R(1'b0));
  FDRE \genblk3[2].rnk_config_strobe_r_reg[2] 
       (.C(\last_master_r_reg[7] ),
        .CE(1'b1),
        .D(\genblk3[1].rnk_config_strobe_r_reg ),
        .Q(\genblk3[2].rnk_config_strobe_r_reg ),
        .R(1'b0));
  FDRE \genblk3[3].rnk_config_strobe_r_reg[3] 
       (.C(\last_master_r_reg[7] ),
        .CE(1'b1),
        .D(\genblk3[2].rnk_config_strobe_r_reg ),
        .Q(\genblk3[3].rnk_config_strobe_r_reg ),
        .R(1'b0));
  FDRE \genblk3[4].rnk_config_strobe_r_reg[4] 
       (.C(\last_master_r_reg[7] ),
        .CE(1'b1),
        .D(\genblk3[3].rnk_config_strobe_r_reg ),
        .Q(\genblk3[4].rnk_config_strobe_r_reg ),
        .R(1'b0));
  FDRE \genblk3[5].rnk_config_strobe_r_reg[5] 
       (.C(\last_master_r_reg[7] ),
        .CE(1'b1),
        .D(\genblk3[4].rnk_config_strobe_r_reg ),
        .Q(\genblk3[5].rnk_config_strobe_r_reg ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    granted_col_r_reg
       (.C(\last_master_r_reg[7] ),
        .CE(1'b1),
        .D(granted_col_ns),
        .Q(granted_col_r_reg_0),
        .R(1'b0));
  FDRE granted_row_r_reg
       (.C(\last_master_r_reg[7] ),
        .CE(1'b1),
        .D(granted_row_ns),
        .Q(granted_row_r_reg_n_0),
        .R(1'b0));
  FDRE insert_maint_r1_lcl_reg
       (.C(\last_master_r_reg[7] ),
        .CE(1'b1),
        .D(insert_maint_r1_lcl_reg_1),
        .Q(insert_maint_r1_lcl_reg_0),
        .R(1'b0));
  FDRE \rnk_config_strobe_r_reg[0] 
       (.C(\last_master_r_reg[7] ),
        .CE(1'b1),
        .D(rnk_config_strobe_ns),
        .Q(\rnk_config_strobe_r_reg[0]_0 ),
        .R(1'b0));
  FDRE rnk_config_valid_r_lcl_reg
       (.C(\last_master_r_reg[7] ),
        .CE(1'b1),
        .D(col_arb0_n_40),
        .Q(rnk_config_valid_r),
        .R(in0));
  design_1_mig_7series_0_0_mig_7series_v4_2_round_robin_arb__parameterized1_8 row_arb0
       (.Q(\grant_r_reg[7] ),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_1),
        .act_wait_r_lcl_reg_2(act_wait_r_lcl_reg_2),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_3[1]),
        .\cmd_pipe_plus.mc_address[23]_i_2_0 (\cmd_pipe_plus.mc_address[23]_i_2 ),
        .\cmd_pipe_plus.mc_address[25]_i_2_0 (\cmd_pipe_plus.mc_address[25]_i_2 ),
        .\cmd_pipe_plus.mc_address[25]_i_2_1 (\cmd_pipe_plus.mc_address[25]_i_2_0 ),
        .\cmd_pipe_plus.mc_address[25]_i_2_2 (\cmd_pipe_plus.mc_address[25]_i_2_1 ),
        .\cmd_pipe_plus.mc_address[25]_i_2_3 (\cmd_pipe_plus.mc_address[25]_i_2_2 ),
        .\cmd_pipe_plus.mc_address[25]_i_2_4 (\cmd_pipe_plus.mc_address[25]_i_2_3 ),
        .\cmd_pipe_plus.mc_address[25]_i_2_5 (\cmd_pipe_plus.mc_address[25]_i_2_4 ),
        .\cmd_pipe_plus.mc_address_reg[25] (insert_maint_r1_lcl_reg_0),
        .\cmd_pipe_plus.mc_address_reg[25]_0 (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_address_reg[25]_1 (\cmd_pipe_plus.mc_address_reg[25]_0 ),
        .\cmd_pipe_plus.mc_cs_n_reg[1] (granted_row_r_reg_n_0),
        .\cmd_pipe_plus.mc_ras_n_reg[1] (\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .col_addr({col_addr[63],col_addr[39]}),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_1(demand_act_priority_r_1),
        .demand_act_priority_r_15(demand_act_priority_r_15),
        .demand_act_priority_r_19(demand_act_priority_r_19),
        .demand_act_priority_r_2(demand_act_priority_r_2),
        .demand_act_priority_r_23(demand_act_priority_r_23),
        .demand_act_priority_r_3(demand_act_priority_r_3),
        .demand_act_priority_r_7(demand_act_priority_r_7),
        .demand_act_priority_r_reg(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg_0),
        .demand_act_priority_r_reg_1(demand_act_priority_r_reg_1),
        .demand_act_priority_r_reg_2(demand_act_priority_r_reg_2),
        .\grant_r[1]_i_2__1 (\grant_r[1]_i_2__1 ),
        .\grant_r[1]_i_2__1_0 (\grant_r[1]_i_2__1_0 ),
        .\grant_r[2]_i_2__1 (\grant_r[2]_i_2__1 ),
        .\grant_r[2]_i_2__1_0 (\grant_r[2]_i_2__1_0 ),
        .\grant_r[2]_i_8 (\grant_r[2]_i_8 ),
        .\grant_r[2]_i_8_0 (\grant_r[2]_i_8_0 ),
        .\grant_r[2]_i_9 (\grant_r[2]_i_9 ),
        .\grant_r[2]_i_9_0 (\grant_r[2]_i_9_0 ),
        .\grant_r[3]_i_3__1 (\grant_r[3]_i_3__1 ),
        .\grant_r[3]_i_3__1_0 (\grant_r[3]_i_3__1_0 ),
        .\grant_r[4]_i_4__0 (\grant_r[4]_i_4__0 ),
        .\grant_r[4]_i_4__0_0 (\grant_r[4]_i_4__0_0 ),
        .\grant_r[4]_i_6_0 (\grant_r[4]_i_6 ),
        .\grant_r[4]_i_6_1 (\grant_r[4]_i_6_0 ),
        .\grant_r[5]_i_4__1 (\grant_r[5]_i_4__1 ),
        .\grant_r[5]_i_4__1_0 (\grant_r[5]_i_4__1_0 ),
        .\grant_r[5]_i_4__1_1 (\grant_r[5]_i_4__1_1 ),
        .\grant_r[5]_i_6 (\grant_r[5]_i_6 ),
        .\grant_r[5]_i_6_0 (\grant_r[5]_i_6_0 ),
        .\grant_r[5]_i_8__0_0 (\grant_r[5]_i_8__0 ),
        .\grant_r[6]_i_2__1_0 (\grant_r[6]_i_2__1 ),
        .\grant_r[6]_i_2__1_1 (\grant_r[6]_i_2__1_0 ),
        .\grant_r[6]_i_4__1 (\grant_r[6]_i_4__1 ),
        .\grant_r[7]_i_10_0 (\grant_r[7]_i_10 ),
        .\grant_r[7]_i_10_1 (\grant_r[7]_i_10_0 ),
        .\grant_r[7]_i_6__0 (\grant_r[7]_i_6__0 ),
        .\grant_r[7]_i_6__0_0 (\grant_r[7]_i_6__0_0 ),
        .\grant_r[7]_i_6__0_1 (\grant_r[7]_i_6__0_1 ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_6 ),
        .\grant_r_reg[0]_1 (\grant_r_reg[0]_7 ),
        .\grant_r_reg[0]_2 (\grant_r_reg[0]_8 ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[1]_1 (\grant_r_reg[1]_1 ),
        .\grant_r_reg[1]_2 (\grant_r_reg[1]_2 ),
        .\grant_r_reg[1]_3 (\grant_r_reg[1]_6 ),
        .\grant_r_reg[2]_0 (insert_maint_r1_lcl_reg_1),
        .\grant_r_reg[2]_1 (\grant_r_reg[2]_6 ),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_7 ),
        .\grant_r_reg[2]_3 (\grant_r_reg[2]_8 ),
        .\grant_r_reg[2]_4 (\grant_r_reg[2]_9 ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3] ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_5 ),
        .\grant_r_reg[4]_0 (\grant_r_reg[4] ),
        .\grant_r_reg[4]_1 (\grant_r_reg[4]_3 ),
        .\grant_r_reg[4]_2 (\grant_r_reg[4]_4 ),
        .\grant_r_reg[5]_0 (\grant_r_reg[5]_5 ),
        .\grant_r_reg[6]_0 (\grant_r_reg[6]_0 ),
        .\grant_r_reg[6]_1 (\grant_r_reg[6]_2 ),
        .\grant_r_reg[6]_2 (\grant_r_reg[6]_3 ),
        .\grant_r_reg[6]_3 (\grant_r_reg[6]_4 ),
        .\grant_r_reg[7]_0 (\grant_r_reg[7]_0 ),
        .\grant_r_reg[7]_1 (\grant_r_reg[7]_2 [20:8]),
        .\grant_r_reg[7]_2 (\grant_r_reg[7]_3 [5:3]),
        .\grant_r_reg[7]_3 (\grant_r_reg[7]_9 ),
        .\grant_r_reg[7]_4 (\grant_r_reg[7]_10 ),
        .\inhbt_act_faw.inhbt_act_faw_r_reg (\inhbt_act_faw.inhbt_act_faw_r_reg ),
        .\inhbt_act_faw.inhbt_act_faw_r_reg_0 (\inhbt_act_faw.inhbt_act_faw_r_reg_0 ),
        .\inhbt_act_faw.inhbt_act_faw_r_reg_1 (\inhbt_act_faw.inhbt_act_faw_r_reg_1 ),
        .\inhbt_act_faw.inhbt_act_faw_r_reg_2 (\inhbt_act_faw.inhbt_act_faw_r_reg_2 ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .\last_master_r_reg[1]_0 (\last_master_r_reg[1] ),
        .\last_master_r_reg[6]_0 (\last_master_r_reg[6] ),
        .\last_master_r_reg[7]_0 (\last_master_r_reg[7] ),
        .maint_rank_r(maint_rank_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns[1]),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .ras_timer_zero_r(ras_timer_zero_r),
        .req_bank_r(req_bank_r),
        .row_cmd_wr(row_cmd_wr));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_arb_select" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_arb_select
   (D,
    \col_mux.col_periodic_rd_r ,
    col_rd_wr_r,
    \col_mux.col_size_r ,
    rnk_config_r,
    cke_r_reg_0,
    mc_odt_ns,
    col_data_buf_addr,
    \mc_aux_out_r_1_reg[0]_0 ,
    DIA,
    \col_mux.col_rd_wr_r_reg_0 ,
    col_size,
    \mc_aux_out_r_reg[0]_0 ,
    rnk_config_0,
    in0,
    cke_r_reg_1,
    \cmd_pipe_plus.mc_odt_reg[0] );
  output [3:0]D;
  output \col_mux.col_periodic_rd_r ;
  output col_rd_wr_r;
  output \col_mux.col_size_r ;
  output rnk_config_r;
  output [0:0]cke_r_reg_0;
  output [0:0]mc_odt_ns;
  input [3:0]col_data_buf_addr;
  input \mc_aux_out_r_1_reg[0]_0 ;
  input [0:0]DIA;
  input \col_mux.col_rd_wr_r_reg_0 ;
  input col_size;
  input \mc_aux_out_r_reg[0]_0 ;
  input rnk_config_0;
  input in0;
  input [0:0]cke_r_reg_1;
  input \cmd_pipe_plus.mc_odt_reg[0] ;

  wire [3:0]D;
  wire [0:0]DIA;
  wire [0:0]cke_r_reg_0;
  wire [0:0]cke_r_reg_1;
  wire \cmd_pipe_plus.mc_odt_reg[0] ;
  wire [3:0]col_data_buf_addr;
  wire \col_mux.col_periodic_rd_r ;
  wire \col_mux.col_rd_wr_r_reg_0 ;
  wire \col_mux.col_size_r ;
  wire col_rd_wr_r;
  wire col_size;
  wire in0;
  wire mc_aux_out_r;
  wire mc_aux_out_r_1;
  wire \mc_aux_out_r_1_reg[0]_0 ;
  wire mc_aux_out_r_2;
  wire \mc_aux_out_r_reg[0]_0 ;
  wire [0:0]mc_odt_ns;
  wire rnk_config_0;
  wire rnk_config_r;

  FDSE cke_r_reg
       (.C(\mc_aux_out_r_1_reg[0]_0 ),
        .CE(1'b1),
        .D(cke_r_reg_1),
        .Q(cke_r_reg_0),
        .S(in0));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \cmd_pipe_plus.mc_odt[0]_i_1 
       (.I0(\col_mux.col_rd_wr_r_reg_0 ),
        .I1(\cmd_pipe_plus.mc_odt_reg[0] ),
        .I2(mc_aux_out_r_2),
        .I3(mc_aux_out_r),
        .I4(mc_aux_out_r_1),
        .O(mc_odt_ns));
  FDRE \col_mux.col_data_buf_addr_r_reg[0] 
       (.C(\mc_aux_out_r_1_reg[0]_0 ),
        .CE(1'b1),
        .D(col_data_buf_addr[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \col_mux.col_data_buf_addr_r_reg[1] 
       (.C(\mc_aux_out_r_1_reg[0]_0 ),
        .CE(1'b1),
        .D(col_data_buf_addr[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \col_mux.col_data_buf_addr_r_reg[2] 
       (.C(\mc_aux_out_r_1_reg[0]_0 ),
        .CE(1'b1),
        .D(col_data_buf_addr[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \col_mux.col_data_buf_addr_r_reg[3] 
       (.C(\mc_aux_out_r_1_reg[0]_0 ),
        .CE(1'b1),
        .D(col_data_buf_addr[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \col_mux.col_periodic_rd_r_reg 
       (.C(\mc_aux_out_r_1_reg[0]_0 ),
        .CE(1'b1),
        .D(DIA),
        .Q(\col_mux.col_periodic_rd_r ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_mux.col_rd_wr_r_reg 
       (.C(\mc_aux_out_r_1_reg[0]_0 ),
        .CE(1'b1),
        .D(\col_mux.col_rd_wr_r_reg_0 ),
        .Q(col_rd_wr_r),
        .R(1'b0));
  FDRE \col_mux.col_size_r_reg 
       (.C(\mc_aux_out_r_1_reg[0]_0 ),
        .CE(1'b1),
        .D(col_size),
        .Q(\col_mux.col_size_r ),
        .R(1'b0));
  FDRE \mc_aux_out_r_1_reg[0] 
       (.C(\mc_aux_out_r_1_reg[0]_0 ),
        .CE(1'b1),
        .D(mc_aux_out_r),
        .Q(mc_aux_out_r_1),
        .R(1'b0));
  FDRE \mc_aux_out_r_2_reg[0] 
       (.C(\mc_aux_out_r_1_reg[0]_0 ),
        .CE(1'b1),
        .D(mc_aux_out_r_1),
        .Q(mc_aux_out_r_2),
        .R(1'b0));
  FDRE \mc_aux_out_r_reg[0] 
       (.C(\mc_aux_out_r_1_reg[0]_0 ),
        .CE(1'b1),
        .D(\mc_aux_out_r_reg[0]_0 ),
        .Q(mc_aux_out_r),
        .R(1'b0));
  FDRE \rnk_config_r_reg[0] 
       (.C(\mc_aux_out_r_1_reg[0]_0 ),
        .CE(1'b1),
        .D(rnk_config_0),
        .Q(rnk_config_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc
   (axready_reg,
    axready_reg_0,
    wready_reg,
    s_axi_bvalid,
    rnw,
    mc_app_wdf_last_reg,
    w_cmd_rdy,
    s_axi_rvalid,
    \gen_bc2.state_reg ,
    E,
    next_mc_app_wdf_mask,
    D,
    app_en,
    s_axi_rlast,
    next_mc_app_wdf_data,
    s_axi_rdata,
    s_axi_bid,
    s_axi_rid,
    valid_reg,
    init_calib_complete_r,
    s_axi_awburst,
    s_axi_arburst,
    app_wdf_rdy,
    s_axi_araddr,
    s_axi_rready,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    aresetn,
    app_wdf_rdy_r_copy2,
    app_wdf_wren_r1,
    app_rdy,
    rd_data_en,
    s_axi_awlen,
    s_axi_awaddr,
    s_axi_wstrb,
    s_axi_bready,
    s_axi_arlen,
    s_axi_awqos,
    s_axi_arqos,
    s_axi_awid,
    s_axi_wdata,
    in,
    s_axi_arid);
  output axready_reg;
  output axready_reg_0;
  output wready_reg;
  output s_axi_bvalid;
  output rnw;
  output mc_app_wdf_last_reg;
  output w_cmd_rdy;
  output s_axi_rvalid;
  output \gen_bc2.state_reg ;
  output [0:0]E;
  output [7:0]next_mc_app_wdf_mask;
  output [22:0]D;
  output app_en;
  output s_axi_rlast;
  output [63:0]next_mc_app_wdf_data;
  output [63:0]s_axi_rdata;
  output [3:0]s_axi_bid;
  output [3:0]s_axi_rid;
  input valid_reg;
  input init_calib_complete_r;
  input [0:0]s_axi_awburst;
  input [0:0]s_axi_arburst;
  input app_wdf_rdy;
  input [26:0]s_axi_araddr;
  input s_axi_rready;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_wvalid;
  input aresetn;
  input app_wdf_rdy_r_copy2;
  input app_wdf_wren_r1;
  input app_rdy;
  input rd_data_en;
  input [7:0]s_axi_awlen;
  input [26:0]s_axi_awaddr;
  input [7:0]s_axi_wstrb;
  input s_axi_bready;
  input [7:0]s_axi_arlen;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_awid;
  input [63:0]s_axi_wdata;
  input [63:0]in;
  input [3:0]s_axi_arid;

  wire [22:0]D;
  wire [0:0]E;
  wire \RD_PRI_REG.rd_cmd_hold4 ;
  wire \RD_PRI_REG.wr_cmd_hold4 ;
  wire \RD_PRI_REG.wr_wait_limit11_out ;
  wire app_en;
  wire app_rdy;
  wire app_wdf_rdy;
  wire app_wdf_rdy_r_copy2;
  wire app_wdf_wren_r1;
  wire areset_d1;
  wire areset_d1_i_1_n_0;
  wire aresetn;
  wire arvalid_int;
  wire awvalid_int;
  wire axi_mc_ar_channel_0_n_33;
  wire axi_mc_aw_channel_0_n_27;
  wire axi_mc_cmd_arbiter_0_n_1;
  wire \axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_addr1 ;
  wire \axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_addr1_0 ;
  wire axready_reg;
  wire axready_reg_0;
  wire [3:0]b_awid;
  wire b_push;
  wire [26:4]cmd_byte_addr_i;
  wire \gen_bc2.state_reg ;
  wire [63:0]in;
  wire init_calib_complete_r;
  wire mc_app_wdf_last_reg;
  wire mc_init_complete_r;
  wire next;
  wire [63:0]next_mc_app_wdf_data;
  wire [7:0]next_mc_app_wdf_mask;
  wire p_1_in;
  wire p_1_in0_in;
  wire [3:0]r_arid;
  wire r_ignore_begin;
  wire r_ignore_end;
  wire r_push;
  wire r_rlast;
  wire rd_cmd_en;
  wire rd_cmd_en_last;
  wire rd_data_en;
  wire rnw;
  wire [26:0]s_axi_araddr;
  wire [0:0]s_axi_arburst;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arvalid;
  wire [26:0]s_axi_awaddr;
  wire [0:0]s_axi_awburst;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [3:0]s_axi_awqos;
  wire s_axi_awvalid;
  wire [3:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [63:0]s_axi_rdata;
  wire [3:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [63:0]s_axi_wdata;
  wire [7:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire valid_reg;
  wire w_cmd_rdy;
  wire w_data_rdy;
  wire w_ignore_begin;
  wire w_ignore_end;
  wire [25:6]wr_cmd_byte_addr;
  wire wr_cmd_en;
  wire wready_reg;

  LUT2 #(
    .INIT(4'h7)) 
    areset_d1_i_1
       (.I0(aresetn),
        .I1(mc_init_complete_r),
        .O(areset_d1_i_1_n_0));
  FDRE areset_d1_reg
       (.C(valid_reg),
        .CE(1'b1),
        .D(areset_d1_i_1_n_0),
        .Q(areset_d1),
        .R(1'b0));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_ar_channel axi_mc_ar_channel_0
       (.E(axready_reg_0),
        .Q(p_1_in),
        .\RD_PRI_REG.wr_cmd_hold4 (\RD_PRI_REG.wr_cmd_hold4 ),
        .SR(axi_mc_ar_channel_0_n_33),
        .SS(axi_mc_cmd_arbiter_0_n_1),
        .app_rdy(app_rdy),
        .areset_d1(areset_d1),
        .arvalid_int(arvalid_int),
        .cmd_byte_addr_i(cmd_byte_addr_i),
        .in({r_arid,r_rlast}),
        .int_addr1(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_addr1_0 ),
        .next(next),
        .r_ignore_begin(r_ignore_begin),
        .r_ignore_end(r_ignore_end),
        .r_push(r_push),
        .rd_cmd_en(rd_cmd_en),
        .rd_cmd_en_last(rd_cmd_en_last),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arvalid(s_axi_arvalid),
        .sel_first_r_reg(valid_reg));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_aw_channel axi_mc_aw_channel_0
       (.D(D[2:0]),
        .Q(p_1_in0_in),
        .\RD_PRI_REG.rd_cmd_hold4 (\RD_PRI_REG.rd_cmd_hold4 ),
        .\RD_PRI_REG.wr_wait_limit_reg[4] (\RD_PRI_REG.wr_wait_limit11_out ),
        .SR(axi_mc_aw_channel_0_n_27),
        .\app_addr_r1_reg[5] (rnw),
        .app_rdy(app_rdy),
        .areset_d1(areset_d1),
        .awvalid_int(awvalid_int),
        .axready_reg(axready_reg),
        .b_push(b_push),
        .cmd_byte_addr_i(cmd_byte_addr_i[6:4]),
        .in(b_awid),
        .int_addr1(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_addr1 ),
        .int_next_pending_r_reg(w_cmd_rdy),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awvalid(s_axi_awvalid),
        .sel_first_r_reg(valid_reg),
        .w_ignore_begin(w_ignore_begin),
        .w_ignore_end(w_ignore_end),
        .wr_cmd_byte_addr(wr_cmd_byte_addr),
        .wr_cmd_en(wr_cmd_en));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_b_channel axi_mc_b_channel_0
       (.app_rdy(app_rdy),
        .app_rdy_r_reg(w_cmd_rdy),
        .areset_d1(areset_d1),
        .awvalid_int(awvalid_int),
        .b_push(b_push),
        .\cnt_read_reg[0] (valid_reg),
        .in(b_awid),
        .int_addr1(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_addr1 ),
        .mc_app_wdf_last_reg_reg(rnw),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .sel_first_r_reg(axready_reg),
        .w_data_rdy(w_data_rdy),
        .wr_cmd_en(wr_cmd_en));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_cmd_arbiter axi_mc_cmd_arbiter_0
       (.D(D[22:3]),
        .Q(p_1_in0_in),
        .\RD_PRI_REG.rd_cmd_hold4 (\RD_PRI_REG.rd_cmd_hold4 ),
        .\RD_PRI_REG.rd_wait_limit_reg[4]_0 (valid_reg),
        .\RD_PRI_REG.rd_wait_limit_reg[4]_1 (axi_mc_ar_channel_0_n_33),
        .\RD_PRI_REG.wr_cmd_hold4 (\RD_PRI_REG.wr_cmd_hold4 ),
        .\RD_PRI_REG.wr_cmd_hold_reg_0 (rnw),
        .\RD_PRI_REG.wr_starve_cnt_reg[8]_0 (p_1_in),
        .\RD_PRI_REG.wr_wait_limit_reg[4]_0 (axi_mc_aw_channel_0_n_27),
        .SR(\RD_PRI_REG.wr_wait_limit11_out ),
        .SS(axi_mc_cmd_arbiter_0_n_1),
        .app_rdy(app_rdy),
        .areset_d1(areset_d1),
        .arvalid_int(arvalid_int),
        .awvalid_int(awvalid_int),
        .b_push(b_push),
        .cmd_byte_addr_i(cmd_byte_addr_i[26:7]),
        .rd_cmd_en(rd_cmd_en),
        .rd_cmd_en_last(rd_cmd_en_last),
        .wr_cmd_byte_addr(wr_cmd_byte_addr),
        .wr_cmd_en(wr_cmd_en));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_r_channel axi_mc_r_channel_0
       (.E(E),
        .app_en(app_en),
        .app_en_r1_reg(rnw),
        .app_rdy(app_rdy),
        .areset_d1(areset_d1),
        .arvalid_int(arvalid_int),
        .\cnt_read_reg[0] (valid_reg),
        .in(in),
        .int_addr1(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_addr1_0 ),
        .next(next),
        .r_ignore_begin(r_ignore_begin),
        .r_ignore_end(r_ignore_end),
        .r_push(r_push),
        .rd_cmd_en(rd_cmd_en),
        .rd_data_en(rd_data_en),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .sel_first_r_reg(axready_reg_0),
        .\trans_buf_out_r1_reg[6]_0 ({r_arid,r_rlast}),
        .wr_cmd_en(wr_cmd_en));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_w_channel axi_mc_w_channel_0
       (.app_wdf_rdy(app_wdf_rdy),
        .app_wdf_rdy_r_copy2(app_wdf_rdy_r_copy2),
        .app_wdf_wren_r1(app_wdf_wren_r1),
        .areset_d1(areset_d1),
        .awvalid_int(awvalid_int),
        .\gen_bc2.state_reg_0 (\gen_bc2.state_reg ),
        .mc_app_wdf_last_reg(mc_app_wdf_last_reg),
        .mc_app_wdf_last_reg_reg_0(w_cmd_rdy),
        .next_mc_app_wdf_data(next_mc_app_wdf_data),
        .next_mc_app_wdf_mask(next_mc_app_wdf_mask),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .valid_reg_0(valid_reg),
        .w_data_rdy(w_data_rdy),
        .w_ignore_begin(w_ignore_begin),
        .w_ignore_end(w_ignore_end),
        .wready_reg_0(wready_reg));
  FDRE mc_init_complete_r_reg
       (.C(valid_reg),
        .CE(1'b1),
        .D(init_calib_complete_r),
        .Q(mc_init_complete_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_ar_channel" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_ar_channel
   (E,
    r_push,
    in,
    arvalid_int,
    rd_cmd_en_last,
    r_ignore_begin,
    cmd_byte_addr_i,
    SR,
    \RD_PRI_REG.wr_cmd_hold4 ,
    r_ignore_end,
    areset_d1,
    sel_first_r_reg,
    next,
    s_axi_arburst,
    int_addr1,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arlen,
    SS,
    rd_cmd_en,
    app_rdy,
    Q,
    s_axi_arqos,
    s_axi_arid);
  output [0:0]E;
  output r_push;
  output [4:0]in;
  output arvalid_int;
  output rd_cmd_en_last;
  output r_ignore_begin;
  output [22:0]cmd_byte_addr_i;
  output [0:0]SR;
  output \RD_PRI_REG.wr_cmd_hold4 ;
  output r_ignore_end;
  input areset_d1;
  input sel_first_r_reg;
  input next;
  input [0:0]s_axi_arburst;
  input int_addr1;
  input [26:0]s_axi_araddr;
  input s_axi_arvalid;
  input [7:0]s_axi_arlen;
  input [0:0]SS;
  input rd_cmd_en;
  input app_rdy;
  input [0:0]Q;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arid;

  wire [0:0]E;
  wire [0:0]Q;
  wire \RD_PRI_REG.wr_cmd_hold4 ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire app_rdy;
  wire ar_cmd_fsm_0_n_1;
  wire ar_cmd_fsm_0_n_10;
  wire ar_cmd_fsm_0_n_11;
  wire ar_cmd_fsm_0_n_12;
  wire ar_cmd_fsm_0_n_14;
  wire ar_cmd_fsm_0_n_15;
  wire ar_cmd_fsm_0_n_16;
  wire ar_cmd_fsm_0_n_17;
  wire ar_cmd_fsm_0_n_18;
  wire ar_cmd_fsm_0_n_19;
  wire ar_cmd_fsm_0_n_2;
  wire ar_cmd_fsm_0_n_20;
  wire ar_cmd_fsm_0_n_21;
  wire ar_cmd_fsm_0_n_22;
  wire ar_cmd_fsm_0_n_23;
  wire ar_cmd_fsm_0_n_24;
  wire ar_cmd_fsm_0_n_25;
  wire ar_cmd_fsm_0_n_26;
  wire ar_cmd_fsm_0_n_27;
  wire ar_cmd_fsm_0_n_28;
  wire ar_cmd_fsm_0_n_29;
  wire ar_cmd_fsm_0_n_30;
  wire ar_cmd_fsm_0_n_31;
  wire ar_cmd_fsm_0_n_32;
  wire ar_cmd_fsm_0_n_33;
  wire ar_cmd_fsm_0_n_34;
  wire ar_cmd_fsm_0_n_35;
  wire ar_cmd_fsm_0_n_36;
  wire ar_cmd_fsm_0_n_37;
  wire ar_cmd_fsm_0_n_38;
  wire ar_cmd_fsm_0_n_39;
  wire ar_cmd_fsm_0_n_4;
  wire ar_cmd_fsm_0_n_40;
  wire ar_cmd_fsm_0_n_41;
  wire ar_cmd_fsm_0_n_42;
  wire ar_cmd_fsm_0_n_43;
  wire ar_cmd_fsm_0_n_44;
  wire ar_cmd_fsm_0_n_45;
  wire ar_cmd_fsm_0_n_47;
  wire ar_cmd_fsm_0_n_48;
  wire ar_cmd_fsm_0_n_49;
  wire ar_cmd_fsm_0_n_5;
  wire ar_cmd_fsm_0_n_6;
  wire ar_cmd_fsm_0_n_7;
  wire ar_cmd_fsm_0_n_8;
  wire ar_cmd_fsm_0_n_9;
  wire ar_cmd_fsm_0_n_97;
  wire areset_d1;
  wire arvalid_int;
  wire \axaddr_reg_n_0_[0] ;
  wire \axaddr_reg_n_0_[10] ;
  wire \axaddr_reg_n_0_[11] ;
  wire \axaddr_reg_n_0_[12] ;
  wire \axaddr_reg_n_0_[13] ;
  wire \axaddr_reg_n_0_[14] ;
  wire \axaddr_reg_n_0_[15] ;
  wire \axaddr_reg_n_0_[16] ;
  wire \axaddr_reg_n_0_[17] ;
  wire \axaddr_reg_n_0_[18] ;
  wire \axaddr_reg_n_0_[19] ;
  wire \axaddr_reg_n_0_[1] ;
  wire \axaddr_reg_n_0_[20] ;
  wire \axaddr_reg_n_0_[21] ;
  wire \axaddr_reg_n_0_[22] ;
  wire \axaddr_reg_n_0_[23] ;
  wire \axaddr_reg_n_0_[24] ;
  wire \axaddr_reg_n_0_[25] ;
  wire \axaddr_reg_n_0_[26] ;
  wire \axaddr_reg_n_0_[2] ;
  wire \axaddr_reg_n_0_[3] ;
  wire \axaddr_reg_n_0_[4] ;
  wire \axaddr_reg_n_0_[5] ;
  wire \axaddr_reg_n_0_[6] ;
  wire \axaddr_reg_n_0_[7] ;
  wire \axaddr_reg_n_0_[8] ;
  wire \axaddr_reg_n_0_[9] ;
  wire [1:1]axburst;
  wire axi_mc_cmd_translator_0_n_31;
  wire axi_mc_cmd_translator_0_n_32;
  wire axi_mc_cmd_translator_0_n_33;
  wire axi_mc_cmd_translator_0_n_34;
  wire axi_mc_cmd_translator_0_n_35;
  wire axi_mc_cmd_translator_0_n_36;
  wire axi_mc_cmd_translator_0_n_37;
  wire axi_mc_cmd_translator_0_n_38;
  wire axi_mc_cmd_translator_0_n_39;
  wire axi_mc_cmd_translator_0_n_40;
  wire axi_mc_cmd_translator_0_n_41;
  wire axi_mc_cmd_translator_0_n_42;
  wire axi_mc_cmd_translator_0_n_43;
  wire axi_mc_cmd_translator_0_n_44;
  wire axi_mc_cmd_translator_0_n_45;
  wire axi_mc_cmd_translator_0_n_46;
  wire axi_mc_cmd_translator_0_n_47;
  wire axi_mc_cmd_translator_0_n_48;
  wire axi_mc_cmd_translator_0_n_49;
  wire axi_mc_cmd_translator_0_n_50;
  wire axi_mc_cmd_translator_0_n_51;
  wire axi_mc_cmd_translator_0_n_52;
  wire axi_mc_cmd_translator_0_n_53;
  wire axi_mc_cmd_translator_0_n_54;
  wire axi_mc_cmd_translator_0_n_55;
  wire axi_mc_cmd_translator_0_n_56;
  wire axi_mc_cmd_translator_0_n_57;
  wire axi_mc_cmd_translator_0_n_58;
  wire axi_mc_cmd_translator_0_n_59;
  wire axi_mc_cmd_translator_0_n_60;
  wire axi_mc_cmd_translator_0_n_61;
  wire axi_mc_cmd_translator_0_n_62;
  wire axi_mc_cmd_translator_0_n_63;
  wire axi_mc_cmd_translator_0_n_64;
  wire axi_mc_cmd_translator_0_n_65;
  wire axi_mc_cmd_translator_0_n_66;
  wire axi_mc_cmd_translator_0_n_67;
  wire axi_mc_cmd_translator_0_n_68;
  wire axi_mc_cmd_translator_0_n_69;
  wire axi_mc_cmd_translator_0_n_70;
  wire axi_mc_cmd_translator_0_n_71;
  wire axi_mc_cmd_translator_0_n_72;
  wire axi_mc_cmd_translator_0_n_73;
  wire \axi_mc_incr_cmd_0/axaddr_incr1 ;
  wire \axi_mc_incr_cmd_0/axlen_cnt ;
  wire \axi_mc_incr_cmd_0/int_next_pending_r ;
  wire [26:0]\axi_mc_incr_cmd_0/p_0_in ;
  wire \axi_mc_incr_cmd_0/sel_first_r ;
  wire [2:0]axi_mc_incr_cmd_byte_addr;
  wire [26:3]axi_mc_incr_cmd_byte_addr__0;
  wire \axi_mc_wrap_cmd_0/axlen_cnt ;
  wire \axi_mc_wrap_cmd_0/int_next_pending_r ;
  wire \axi_mc_wrap_cmd_0/sel_first_r ;
  wire \axlen_reg_n_0_[0] ;
  wire \axlen_reg_n_0_[1] ;
  wire \axlen_reg_n_0_[2] ;
  wire \axlen_reg_n_0_[3] ;
  wire \axlen_reg_n_0_[4] ;
  wire \axlen_reg_n_0_[5] ;
  wire \axlen_reg_n_0_[6] ;
  wire \axlen_reg_n_0_[7] ;
  wire [3:0]axqos;
  wire axvalid;
  wire [22:0]cmd_byte_addr_i;
  wire [4:0]in;
  wire int_addr1;
  wire next;
  wire r_ignore_begin;
  wire r_ignore_end;
  wire r_push;
  wire rd_cmd_en;
  wire rd_cmd_en_last;
  wire [26:0]s_axi_araddr;
  wire [0:0]s_axi_arburst;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arvalid;
  wire sel_first_r_reg;

  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_cmd_fsm ar_cmd_fsm_0
       (.D({ar_cmd_fsm_0_n_4,ar_cmd_fsm_0_n_5,ar_cmd_fsm_0_n_6,ar_cmd_fsm_0_n_7,ar_cmd_fsm_0_n_8,ar_cmd_fsm_0_n_9,ar_cmd_fsm_0_n_10,ar_cmd_fsm_0_n_11}),
        .E(\axi_mc_incr_cmd_0/axlen_cnt ),
        .Q({axi_mc_cmd_translator_0_n_32,axi_mc_cmd_translator_0_n_33,axi_mc_cmd_translator_0_n_34,axi_mc_cmd_translator_0_n_35,axi_mc_cmd_translator_0_n_36,axi_mc_cmd_translator_0_n_37,axi_mc_cmd_translator_0_n_38,axi_mc_cmd_translator_0_n_39}),
        .\RD_PRI_REG.wr_cmd_hold4 (\RD_PRI_REG.wr_cmd_hold4 ),
        .\RD_PRI_REG.wr_cmd_hold_reg (Q),
        .S(ar_cmd_fsm_0_n_97),
        .SR(SR),
        .SS(SS),
        .\app_addr_r1_reg[25] ({axi_mc_cmd_translator_0_n_43,axi_mc_cmd_translator_0_n_44,axi_mc_cmd_translator_0_n_45,axi_mc_cmd_translator_0_n_46,axi_mc_cmd_translator_0_n_47,axi_mc_cmd_translator_0_n_48,axi_mc_cmd_translator_0_n_49,axi_mc_cmd_translator_0_n_50,axi_mc_cmd_translator_0_n_51,axi_mc_cmd_translator_0_n_52,axi_mc_cmd_translator_0_n_53,axi_mc_cmd_translator_0_n_54,axi_mc_cmd_translator_0_n_55,axi_mc_cmd_translator_0_n_56,axi_mc_cmd_translator_0_n_57,axi_mc_cmd_translator_0_n_58,axi_mc_cmd_translator_0_n_59,axi_mc_cmd_translator_0_n_60,axi_mc_cmd_translator_0_n_61,axi_mc_cmd_translator_0_n_62,axi_mc_cmd_translator_0_n_63,axi_mc_cmd_translator_0_n_64,axi_mc_cmd_translator_0_n_65,axi_mc_cmd_translator_0_n_66,axi_mc_cmd_translator_0_n_67,axi_mc_cmd_translator_0_n_68,axi_mc_cmd_translator_0_n_69}),
        .\app_addr_r1_reg[5] ({axi_mc_cmd_translator_0_n_40,axi_mc_cmd_translator_0_n_41,axi_mc_cmd_translator_0_n_42}),
        .app_rdy(app_rdy),
        .areset_d1(areset_d1),
        .arvalid_int(arvalid_int),
        .axaddr_incr1(\axi_mc_incr_cmd_0/axaddr_incr1 ),
        .\axaddr_incr_reg[0] (\axaddr_reg_n_0_[0] ),
        .\axaddr_incr_reg[10] (\axaddr_reg_n_0_[10] ),
        .\axaddr_incr_reg[11] (\axaddr_reg_n_0_[11] ),
        .\axaddr_incr_reg[12] (\axaddr_reg_n_0_[12] ),
        .\axaddr_incr_reg[13] (\axaddr_reg_n_0_[13] ),
        .\axaddr_incr_reg[14] (\axaddr_reg_n_0_[14] ),
        .\axaddr_incr_reg[15] (\axaddr_reg_n_0_[15] ),
        .\axaddr_incr_reg[16] (\axaddr_reg_n_0_[16] ),
        .\axaddr_incr_reg[17] (\axaddr_reg_n_0_[17] ),
        .\axaddr_incr_reg[18] (\axaddr_reg_n_0_[18] ),
        .\axaddr_incr_reg[19] (\axaddr_reg_n_0_[19] ),
        .\axaddr_incr_reg[1] (\axaddr_reg_n_0_[1] ),
        .\axaddr_incr_reg[20] (\axaddr_reg_n_0_[20] ),
        .\axaddr_incr_reg[21] (\axaddr_reg_n_0_[21] ),
        .\axaddr_incr_reg[22] (\axaddr_reg_n_0_[22] ),
        .\axaddr_incr_reg[23] (\axaddr_reg_n_0_[23] ),
        .\axaddr_incr_reg[24] (\axaddr_reg_n_0_[24] ),
        .\axaddr_incr_reg[25] (\axaddr_reg_n_0_[25] ),
        .\axaddr_incr_reg[26] (\axaddr_reg_n_0_[26] ),
        .\axaddr_incr_reg[2] (\axaddr_reg_n_0_[2] ),
        .\axaddr_incr_reg[4] (\axaddr_reg_n_0_[4] ),
        .\axaddr_incr_reg[5] (\axaddr_reg_n_0_[5] ),
        .\axaddr_incr_reg[6] (\axaddr_reg_n_0_[6] ),
        .\axaddr_incr_reg[7] (\axaddr_reg_n_0_[7] ),
        .\axaddr_incr_reg[8] (\axaddr_reg_n_0_[8] ),
        .\axaddr_incr_reg[9] (\axaddr_reg_n_0_[9] ),
        .axburst(axburst),
        .axi_mc_incr_cmd_byte_addr__0({axi_mc_incr_cmd_byte_addr__0[26:5],axi_mc_incr_cmd_byte_addr__0[3]}),
        .\axlen_cnt_reg[0] (\axlen_reg_n_0_[1] ),
        .\axlen_cnt_reg[3] ({ar_cmd_fsm_0_n_14,ar_cmd_fsm_0_n_15,ar_cmd_fsm_0_n_16,ar_cmd_fsm_0_n_17}),
        .\axlen_cnt_reg[3]_0 ({axi_mc_cmd_translator_0_n_70,axi_mc_cmd_translator_0_n_71,axi_mc_cmd_translator_0_n_72,axi_mc_cmd_translator_0_n_73}),
        .\axlen_cnt_reg[3]_1 (\axlen_reg_n_0_[4] ),
        .\axlen_cnt_reg[3]_2 (\axlen_reg_n_0_[3] ),
        .\axlen_cnt_reg[4] (\axlen_reg_n_0_[5] ),
        .\axlen_cnt_reg[5] (\axlen_reg_n_0_[6] ),
        .\axlen_cnt_reg[6] (\axlen_reg_n_0_[7] ),
        .axqos(axqos),
        .axready_reg_0(E),
        .axready_reg_1(ar_cmd_fsm_0_n_2),
        .axready_reg_2(sel_first_r_reg),
        .axvalid(axvalid),
        .cmd_byte_addr_i(cmd_byte_addr_i),
        .in0(axi_mc_incr_cmd_byte_addr),
        .int_addr1(int_addr1),
        .\int_addr_reg[2] (\axlen_reg_n_0_[2] ),
        .int_next_pending_r(\axi_mc_incr_cmd_0/int_next_pending_r ),
        .int_next_pending_r_0(\axi_mc_wrap_cmd_0/int_next_pending_r ),
        .int_next_pending_r_reg(ar_cmd_fsm_0_n_1),
        .int_next_pending_r_reg_0(\axaddr_reg_n_0_[3] ),
        .int_next_pending_r_reg_1(axi_mc_cmd_translator_0_n_31),
        .next(next),
        .out(\axi_mc_incr_cmd_0/p_0_in ),
        .r_ignore_begin(r_ignore_begin),
        .r_ignore_end(r_ignore_end),
        .r_rlast_reg(\axlen_reg_n_0_[0] ),
        .rd_cmd_en(rd_cmd_en),
        .rd_cmd_en_last(rd_cmd_en_last),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_araddr[26] ({ar_cmd_fsm_0_n_19,ar_cmd_fsm_0_n_20,ar_cmd_fsm_0_n_21,ar_cmd_fsm_0_n_22,ar_cmd_fsm_0_n_23,ar_cmd_fsm_0_n_24,ar_cmd_fsm_0_n_25,ar_cmd_fsm_0_n_26,ar_cmd_fsm_0_n_27,ar_cmd_fsm_0_n_28,ar_cmd_fsm_0_n_29,ar_cmd_fsm_0_n_30,ar_cmd_fsm_0_n_31,ar_cmd_fsm_0_n_32,ar_cmd_fsm_0_n_33,ar_cmd_fsm_0_n_34,ar_cmd_fsm_0_n_35,ar_cmd_fsm_0_n_36,ar_cmd_fsm_0_n_37,ar_cmd_fsm_0_n_38,ar_cmd_fsm_0_n_39,ar_cmd_fsm_0_n_40,ar_cmd_fsm_0_n_41,ar_cmd_fsm_0_n_42,ar_cmd_fsm_0_n_43,ar_cmd_fsm_0_n_44,ar_cmd_fsm_0_n_45}),
        .\s_axi_araddr[6] ({ar_cmd_fsm_0_n_47,ar_cmd_fsm_0_n_48,ar_cmd_fsm_0_n_49}),
        .s_axi_arburst(s_axi_arburst),
        .\s_axi_arburst[1] (ar_cmd_fsm_0_n_18),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_0(ar_cmd_fsm_0_n_12),
        .s_axi_arvalid_1(\axi_mc_wrap_cmd_0/axlen_cnt ),
        .sel_first_r(\axi_mc_wrap_cmd_0/sel_first_r ),
        .sel_first_r_1(\axi_mc_incr_cmd_0/sel_first_r ));
  FDRE \axaddr_reg[0] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[0]),
        .Q(\axaddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axaddr_reg[10] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[10]),
        .Q(\axaddr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \axaddr_reg[11] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[11]),
        .Q(\axaddr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \axaddr_reg[12] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[12]),
        .Q(\axaddr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \axaddr_reg[13] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[13]),
        .Q(\axaddr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \axaddr_reg[14] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[14]),
        .Q(\axaddr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \axaddr_reg[15] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[15]),
        .Q(\axaddr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \axaddr_reg[16] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[16]),
        .Q(\axaddr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \axaddr_reg[17] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[17]),
        .Q(\axaddr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \axaddr_reg[18] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[18]),
        .Q(\axaddr_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \axaddr_reg[19] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[19]),
        .Q(\axaddr_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \axaddr_reg[1] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[1]),
        .Q(\axaddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axaddr_reg[20] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[20]),
        .Q(\axaddr_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \axaddr_reg[21] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[21]),
        .Q(\axaddr_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \axaddr_reg[22] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[22]),
        .Q(\axaddr_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \axaddr_reg[23] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[23]),
        .Q(\axaddr_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \axaddr_reg[24] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[24]),
        .Q(\axaddr_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \axaddr_reg[25] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[25]),
        .Q(\axaddr_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \axaddr_reg[26] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[26]),
        .Q(\axaddr_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \axaddr_reg[2] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[2]),
        .Q(\axaddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axaddr_reg[3] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[3]),
        .Q(\axaddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axaddr_reg[4] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[4]),
        .Q(\axaddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \axaddr_reg[5] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[5]),
        .Q(\axaddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \axaddr_reg[6] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[6]),
        .Q(\axaddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \axaddr_reg[7] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[7]),
        .Q(\axaddr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \axaddr_reg[8] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[8]),
        .Q(\axaddr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \axaddr_reg[9] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_araddr[9]),
        .Q(\axaddr_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \axburst_reg[1] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arburst),
        .Q(axburst),
        .R(1'b0));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 axi_mc_cmd_translator_0
       (.D({ar_cmd_fsm_0_n_47,ar_cmd_fsm_0_n_48,ar_cmd_fsm_0_n_49}),
        .E(\axi_mc_incr_cmd_0/axlen_cnt ),
        .Q({axi_mc_cmd_translator_0_n_32,axi_mc_cmd_translator_0_n_33,axi_mc_cmd_translator_0_n_34,axi_mc_cmd_translator_0_n_35,axi_mc_cmd_translator_0_n_36,axi_mc_cmd_translator_0_n_37,axi_mc_cmd_translator_0_n_38,axi_mc_cmd_translator_0_n_39}),
        .S(ar_cmd_fsm_0_n_97),
        .areset_d1(areset_d1),
        .axaddr_incr1(\axi_mc_incr_cmd_0/axaddr_incr1 ),
        .\axaddr_incr_reg[26] ({axi_mc_cmd_translator_0_n_43,axi_mc_cmd_translator_0_n_44,axi_mc_cmd_translator_0_n_45,axi_mc_cmd_translator_0_n_46,axi_mc_cmd_translator_0_n_47,axi_mc_cmd_translator_0_n_48,axi_mc_cmd_translator_0_n_49,axi_mc_cmd_translator_0_n_50,axi_mc_cmd_translator_0_n_51,axi_mc_cmd_translator_0_n_52,axi_mc_cmd_translator_0_n_53,axi_mc_cmd_translator_0_n_54,axi_mc_cmd_translator_0_n_55,axi_mc_cmd_translator_0_n_56,axi_mc_cmd_translator_0_n_57,axi_mc_cmd_translator_0_n_58,axi_mc_cmd_translator_0_n_59,axi_mc_cmd_translator_0_n_60,axi_mc_cmd_translator_0_n_61,axi_mc_cmd_translator_0_n_62,axi_mc_cmd_translator_0_n_63,axi_mc_cmd_translator_0_n_64,axi_mc_cmd_translator_0_n_65,axi_mc_cmd_translator_0_n_66,axi_mc_cmd_translator_0_n_67,axi_mc_cmd_translator_0_n_68,axi_mc_cmd_translator_0_n_69}),
        .\axaddr_incr_reg[26]_0 ({ar_cmd_fsm_0_n_19,ar_cmd_fsm_0_n_20,ar_cmd_fsm_0_n_21,ar_cmd_fsm_0_n_22,ar_cmd_fsm_0_n_23,ar_cmd_fsm_0_n_24,ar_cmd_fsm_0_n_25,ar_cmd_fsm_0_n_26,ar_cmd_fsm_0_n_27,ar_cmd_fsm_0_n_28,ar_cmd_fsm_0_n_29,ar_cmd_fsm_0_n_30,ar_cmd_fsm_0_n_31,ar_cmd_fsm_0_n_32,ar_cmd_fsm_0_n_33,ar_cmd_fsm_0_n_34,ar_cmd_fsm_0_n_35,ar_cmd_fsm_0_n_36,ar_cmd_fsm_0_n_37,ar_cmd_fsm_0_n_38,ar_cmd_fsm_0_n_39,ar_cmd_fsm_0_n_40,ar_cmd_fsm_0_n_41,ar_cmd_fsm_0_n_42,ar_cmd_fsm_0_n_43,ar_cmd_fsm_0_n_44,ar_cmd_fsm_0_n_45}),
        .axi_mc_incr_cmd_byte_addr__0({axi_mc_incr_cmd_byte_addr__0[26:5],axi_mc_incr_cmd_byte_addr__0[3]}),
        .\axlen_cnt_reg[3] ({axi_mc_cmd_translator_0_n_70,axi_mc_cmd_translator_0_n_71,axi_mc_cmd_translator_0_n_72,axi_mc_cmd_translator_0_n_73}),
        .\axlen_cnt_reg[3]_0 ({ar_cmd_fsm_0_n_14,ar_cmd_fsm_0_n_15,ar_cmd_fsm_0_n_16,ar_cmd_fsm_0_n_17}),
        .\axlen_cnt_reg[6] (axi_mc_cmd_translator_0_n_31),
        .\axlen_cnt_reg[7] ({ar_cmd_fsm_0_n_4,ar_cmd_fsm_0_n_5,ar_cmd_fsm_0_n_6,ar_cmd_fsm_0_n_7,ar_cmd_fsm_0_n_8,ar_cmd_fsm_0_n_9,ar_cmd_fsm_0_n_10,ar_cmd_fsm_0_n_11}),
        .in0(axi_mc_incr_cmd_byte_addr),
        .int_addr1(int_addr1),
        .\int_addr_reg[3] ({axi_mc_cmd_translator_0_n_40,axi_mc_cmd_translator_0_n_41,axi_mc_cmd_translator_0_n_42}),
        .int_next_pending_r(\axi_mc_incr_cmd_0/int_next_pending_r ),
        .int_next_pending_r_1(\axi_mc_wrap_cmd_0/int_next_pending_r ),
        .int_next_pending_r_i_2__1(E),
        .int_next_pending_r_i_2__1_0(\axlen_reg_n_0_[7] ),
        .int_next_pending_r_i_2__1_1(ar_cmd_fsm_0_n_12),
        .int_next_pending_r_reg(ar_cmd_fsm_0_n_1),
        .int_next_pending_r_reg_0(ar_cmd_fsm_0_n_2),
        .out(\axi_mc_incr_cmd_0/p_0_in ),
        .s_axi_arlen(s_axi_arlen[7]),
        .sel_first_r(\axi_mc_incr_cmd_0/sel_first_r ),
        .sel_first_r_0(\axi_mc_wrap_cmd_0/sel_first_r ),
        .sel_first_r_reg(sel_first_r_reg),
        .sel_first_r_reg_0(\axi_mc_wrap_cmd_0/axlen_cnt ));
  FDRE \axid_reg[0] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arid[0]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \axid_reg[1] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arid[1]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \axid_reg[2] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arid[2]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \axid_reg[3] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arid[3]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \axlen_reg[0] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arlen[0]),
        .Q(\axlen_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axlen_reg[1] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arlen[1]),
        .Q(\axlen_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_reg[2] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arlen[2]),
        .Q(\axlen_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_reg[3] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arlen[3]),
        .Q(\axlen_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axlen_reg[4] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arlen[4]),
        .Q(\axlen_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \axlen_reg[5] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arlen[5]),
        .Q(\axlen_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \axlen_reg[6] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arlen[6]),
        .Q(\axlen_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \axlen_reg[7] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arlen[7]),
        .Q(\axlen_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \axqos_reg[0] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arqos[0]),
        .Q(axqos[0]),
        .R(1'b0));
  FDRE \axqos_reg[1] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arqos[1]),
        .Q(axqos[1]),
        .R(1'b0));
  FDRE \axqos_reg[2] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arqos[2]),
        .Q(axqos[2]),
        .R(1'b0));
  FDRE \axqos_reg[3] 
       (.C(sel_first_r_reg),
        .CE(E),
        .D(s_axi_arqos[3]),
        .Q(axqos[3]),
        .R(1'b0));
  FDRE axvalid_reg
       (.C(sel_first_r_reg),
        .CE(1'b1),
        .D(arvalid_int),
        .Q(axvalid),
        .R(areset_d1));
  FDRE r_push_reg
       (.C(sel_first_r_reg),
        .CE(1'b1),
        .D(next),
        .Q(r_push),
        .R(1'b0));
  FDRE r_rlast_reg
       (.C(sel_first_r_reg),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_18),
        .Q(in[0]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_aw_channel" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_aw_channel
   (axready_reg,
    awvalid_int,
    b_push,
    w_ignore_begin,
    D,
    wr_cmd_byte_addr,
    SR,
    \RD_PRI_REG.rd_cmd_hold4 ,
    in,
    w_ignore_end,
    areset_d1,
    sel_first_r_reg,
    s_axi_awburst,
    int_addr1,
    int_next_pending_r_reg,
    s_axi_awvalid,
    s_axi_awlen,
    s_axi_awaddr,
    cmd_byte_addr_i,
    \app_addr_r1_reg[5] ,
    \RD_PRI_REG.wr_wait_limit_reg[4] ,
    wr_cmd_en,
    app_rdy,
    Q,
    s_axi_awqos,
    s_axi_awid);
  output axready_reg;
  output awvalid_int;
  output b_push;
  output w_ignore_begin;
  output [2:0]D;
  output [19:0]wr_cmd_byte_addr;
  output [0:0]SR;
  output \RD_PRI_REG.rd_cmd_hold4 ;
  output [3:0]in;
  output w_ignore_end;
  input areset_d1;
  input sel_first_r_reg;
  input [0:0]s_axi_awburst;
  input int_addr1;
  input int_next_pending_r_reg;
  input s_axi_awvalid;
  input [7:0]s_axi_awlen;
  input [26:0]s_axi_awaddr;
  input [2:0]cmd_byte_addr_i;
  input \app_addr_r1_reg[5] ;
  input [0:0]\RD_PRI_REG.wr_wait_limit_reg[4] ;
  input wr_cmd_en;
  input app_rdy;
  input [0:0]Q;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awid;

  wire [2:0]D;
  wire [0:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold4 ;
  wire [0:0]\RD_PRI_REG.wr_wait_limit_reg[4] ;
  wire [0:0]SR;
  wire \app_addr_r1_reg[5] ;
  wire app_rdy;
  wire areset_d1;
  wire aw_cmd_fsm_0_n_1;
  wire aw_cmd_fsm_0_n_10;
  wire aw_cmd_fsm_0_n_11;
  wire aw_cmd_fsm_0_n_12;
  wire aw_cmd_fsm_0_n_13;
  wire aw_cmd_fsm_0_n_14;
  wire aw_cmd_fsm_0_n_16;
  wire aw_cmd_fsm_0_n_17;
  wire aw_cmd_fsm_0_n_18;
  wire aw_cmd_fsm_0_n_19;
  wire aw_cmd_fsm_0_n_2;
  wire aw_cmd_fsm_0_n_21;
  wire aw_cmd_fsm_0_n_22;
  wire aw_cmd_fsm_0_n_23;
  wire aw_cmd_fsm_0_n_24;
  wire aw_cmd_fsm_0_n_25;
  wire aw_cmd_fsm_0_n_26;
  wire aw_cmd_fsm_0_n_27;
  wire aw_cmd_fsm_0_n_28;
  wire aw_cmd_fsm_0_n_29;
  wire aw_cmd_fsm_0_n_3;
  wire aw_cmd_fsm_0_n_30;
  wire aw_cmd_fsm_0_n_31;
  wire aw_cmd_fsm_0_n_32;
  wire aw_cmd_fsm_0_n_33;
  wire aw_cmd_fsm_0_n_34;
  wire aw_cmd_fsm_0_n_35;
  wire aw_cmd_fsm_0_n_36;
  wire aw_cmd_fsm_0_n_37;
  wire aw_cmd_fsm_0_n_38;
  wire aw_cmd_fsm_0_n_39;
  wire aw_cmd_fsm_0_n_40;
  wire aw_cmd_fsm_0_n_41;
  wire aw_cmd_fsm_0_n_42;
  wire aw_cmd_fsm_0_n_43;
  wire aw_cmd_fsm_0_n_44;
  wire aw_cmd_fsm_0_n_45;
  wire aw_cmd_fsm_0_n_46;
  wire aw_cmd_fsm_0_n_47;
  wire aw_cmd_fsm_0_n_49;
  wire aw_cmd_fsm_0_n_50;
  wire aw_cmd_fsm_0_n_6;
  wire aw_cmd_fsm_0_n_7;
  wire aw_cmd_fsm_0_n_8;
  wire aw_cmd_fsm_0_n_9;
  wire awvalid_int;
  wire [26:0]axaddr;
  wire [26:7]axaddr_incr;
  wire [6:6]axaddr_int;
  wire [1:1]axburst;
  wire axi_mc_cmd_translator_0_n_53;
  wire axi_mc_cmd_translator_0_n_54;
  wire axi_mc_cmd_translator_0_n_55;
  wire axi_mc_cmd_translator_0_n_56;
  wire axi_mc_cmd_translator_0_n_57;
  wire axi_mc_cmd_translator_0_n_58;
  wire axi_mc_cmd_translator_0_n_59;
  wire axi_mc_cmd_translator_0_n_60;
  wire axi_mc_cmd_translator_0_n_61;
  wire axi_mc_cmd_translator_0_n_65;
  wire axi_mc_cmd_translator_0_n_66;
  wire axi_mc_cmd_translator_0_n_67;
  wire axi_mc_cmd_translator_0_n_68;
  wire \axi_mc_incr_cmd_0/axaddr_incr1 ;
  wire \axi_mc_incr_cmd_0/axlen_cnt ;
  wire \axi_mc_incr_cmd_0/int_next_pending_r ;
  wire [26:0]\axi_mc_incr_cmd_0/p_0_in ;
  wire \axi_mc_incr_cmd_0/sel_first_r ;
  wire \axi_mc_wrap_cmd_0/axlen_cnt ;
  wire \axi_mc_wrap_cmd_0/int_next_pending_r ;
  wire \axi_mc_wrap_cmd_0/sel_first_r ;
  wire [5:4]axi_mc_wrap_cmd_byte_addr;
  wire [3:0]axid;
  wire [7:0]axlen;
  wire [3:3]axlen_int;
  wire [3:0]axqos;
  wire axready_reg;
  wire axvalid;
  wire b_push;
  wire [2:0]cmd_byte_addr_i;
  wire [3:0]in;
  wire int_addr1;
  wire int_next_pending_r_reg;
  wire [26:0]s_axi_awaddr;
  wire [0:0]s_axi_awburst;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [3:0]s_axi_awqos;
  wire s_axi_awvalid;
  wire sel_first_r_reg;
  wire w_ignore_begin;
  wire w_ignore_end;
  wire [19:0]wr_cmd_byte_addr;
  wire wr_cmd_en;

  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_wr_cmd_fsm aw_cmd_fsm_0
       (.D({aw_cmd_fsm_0_n_6,aw_cmd_fsm_0_n_7,aw_cmd_fsm_0_n_8,aw_cmd_fsm_0_n_9,aw_cmd_fsm_0_n_10,aw_cmd_fsm_0_n_11,aw_cmd_fsm_0_n_12,aw_cmd_fsm_0_n_13}),
        .E(\axi_mc_incr_cmd_0/axlen_cnt ),
        .Q({axi_mc_cmd_translator_0_n_54,axi_mc_cmd_translator_0_n_55,axi_mc_cmd_translator_0_n_56,axi_mc_cmd_translator_0_n_57,axi_mc_cmd_translator_0_n_58,axi_mc_cmd_translator_0_n_59,axi_mc_cmd_translator_0_n_60,axi_mc_cmd_translator_0_n_61}),
        .\RD_PRI_REG.rd_cmd_hold4 (\RD_PRI_REG.rd_cmd_hold4 ),
        .\RD_PRI_REG.rd_cmd_hold_reg (Q),
        .\RD_PRI_REG.wr_wait_limit_reg[4] (\RD_PRI_REG.wr_wait_limit_reg[4] ),
        .SR(SR),
        .\app_addr_r1_reg[25] (axaddr_incr),
        .app_rdy(app_rdy),
        .areset_d1(areset_d1),
        .awvalid_int(awvalid_int),
        .axaddr(axaddr),
        .axaddr_incr1(\axi_mc_incr_cmd_0/axaddr_incr1 ),
        .axburst(axburst),
        .axid(axid),
        .axlen(axlen),
        .\axlen_cnt_reg[3] ({aw_cmd_fsm_0_n_16,aw_cmd_fsm_0_n_17,aw_cmd_fsm_0_n_18,aw_cmd_fsm_0_n_19}),
        .\axlen_cnt_reg[3]_0 ({axi_mc_cmd_translator_0_n_65,axi_mc_cmd_translator_0_n_66,axi_mc_cmd_translator_0_n_67,axi_mc_cmd_translator_0_n_68}),
        .axqos(axqos),
        .axready_reg_0(axready_reg),
        .axready_reg_1(sel_first_r_reg),
        .axvalid(axvalid),
        .b_push(b_push),
        .in(in),
        .int_addr1(int_addr1),
        .\int_addr_reg[1] ({aw_cmd_fsm_0_n_49,aw_cmd_fsm_0_n_50}),
        .\int_addr_reg[2] (axi_mc_wrap_cmd_byte_addr),
        .int_next_pending_r(\axi_mc_incr_cmd_0/int_next_pending_r ),
        .int_next_pending_r_0(\axi_mc_wrap_cmd_0/int_next_pending_r ),
        .int_next_pending_r_reg(aw_cmd_fsm_0_n_1),
        .int_next_pending_r_reg_0(aw_cmd_fsm_0_n_3),
        .int_next_pending_r_reg_1(int_next_pending_r_reg),
        .int_next_pending_r_reg_2(axi_mc_cmd_translator_0_n_53),
        .out(\axi_mc_incr_cmd_0/p_0_in ),
        .s_axi_awaddr(s_axi_awaddr),
        .\s_axi_awaddr[26] ({aw_cmd_fsm_0_n_21,aw_cmd_fsm_0_n_22,aw_cmd_fsm_0_n_23,aw_cmd_fsm_0_n_24,aw_cmd_fsm_0_n_25,aw_cmd_fsm_0_n_26,aw_cmd_fsm_0_n_27,aw_cmd_fsm_0_n_28,aw_cmd_fsm_0_n_29,aw_cmd_fsm_0_n_30,aw_cmd_fsm_0_n_31,aw_cmd_fsm_0_n_32,aw_cmd_fsm_0_n_33,aw_cmd_fsm_0_n_34,aw_cmd_fsm_0_n_35,aw_cmd_fsm_0_n_36,aw_cmd_fsm_0_n_37,aw_cmd_fsm_0_n_38,aw_cmd_fsm_0_n_39,aw_cmd_fsm_0_n_40,aw_cmd_fsm_0_n_41,aw_cmd_fsm_0_n_42,aw_cmd_fsm_0_n_43,aw_cmd_fsm_0_n_44,aw_cmd_fsm_0_n_45,aw_cmd_fsm_0_n_46,aw_cmd_fsm_0_n_47}),
        .\s_axi_awaddr[6] (axaddr_int),
        .s_axi_awburst(s_axi_awburst),
        .\s_axi_awburst[1] (aw_cmd_fsm_0_n_2),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .\s_axi_awlen[3] (axlen_int),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_0(aw_cmd_fsm_0_n_14),
        .s_axi_awvalid_1(\axi_mc_wrap_cmd_0/axlen_cnt ),
        .sel_first_r(\axi_mc_wrap_cmd_0/sel_first_r ),
        .sel_first_r_1(\axi_mc_incr_cmd_0/sel_first_r ),
        .w_ignore_begin(w_ignore_begin),
        .w_ignore_end(w_ignore_end),
        .wr_cmd_byte_addr(wr_cmd_byte_addr),
        .wr_cmd_en(wr_cmd_en));
  FDRE \axaddr_reg[0] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[0]),
        .Q(axaddr[0]),
        .R(1'b0));
  FDRE \axaddr_reg[10] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[10]),
        .Q(axaddr[10]),
        .R(1'b0));
  FDRE \axaddr_reg[11] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[11]),
        .Q(axaddr[11]),
        .R(1'b0));
  FDRE \axaddr_reg[12] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[12]),
        .Q(axaddr[12]),
        .R(1'b0));
  FDRE \axaddr_reg[13] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[13]),
        .Q(axaddr[13]),
        .R(1'b0));
  FDRE \axaddr_reg[14] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[14]),
        .Q(axaddr[14]),
        .R(1'b0));
  FDRE \axaddr_reg[15] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[15]),
        .Q(axaddr[15]),
        .R(1'b0));
  FDRE \axaddr_reg[16] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[16]),
        .Q(axaddr[16]),
        .R(1'b0));
  FDRE \axaddr_reg[17] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[17]),
        .Q(axaddr[17]),
        .R(1'b0));
  FDRE \axaddr_reg[18] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[18]),
        .Q(axaddr[18]),
        .R(1'b0));
  FDRE \axaddr_reg[19] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[19]),
        .Q(axaddr[19]),
        .R(1'b0));
  FDRE \axaddr_reg[1] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[1]),
        .Q(axaddr[1]),
        .R(1'b0));
  FDRE \axaddr_reg[20] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[20]),
        .Q(axaddr[20]),
        .R(1'b0));
  FDRE \axaddr_reg[21] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[21]),
        .Q(axaddr[21]),
        .R(1'b0));
  FDRE \axaddr_reg[22] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[22]),
        .Q(axaddr[22]),
        .R(1'b0));
  FDRE \axaddr_reg[23] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[23]),
        .Q(axaddr[23]),
        .R(1'b0));
  FDRE \axaddr_reg[24] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[24]),
        .Q(axaddr[24]),
        .R(1'b0));
  FDRE \axaddr_reg[25] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[25]),
        .Q(axaddr[25]),
        .R(1'b0));
  FDRE \axaddr_reg[26] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[26]),
        .Q(axaddr[26]),
        .R(1'b0));
  FDRE \axaddr_reg[2] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[2]),
        .Q(axaddr[2]),
        .R(1'b0));
  FDRE \axaddr_reg[3] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[3]),
        .Q(axaddr[3]),
        .R(1'b0));
  FDRE \axaddr_reg[4] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[4]),
        .Q(axaddr[4]),
        .R(1'b0));
  FDRE \axaddr_reg[5] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[5]),
        .Q(axaddr[5]),
        .R(1'b0));
  FDRE \axaddr_reg[6] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[6]),
        .Q(axaddr[6]),
        .R(1'b0));
  FDRE \axaddr_reg[7] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[7]),
        .Q(axaddr[7]),
        .R(1'b0));
  FDRE \axaddr_reg[8] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[8]),
        .Q(axaddr[8]),
        .R(1'b0));
  FDRE \axaddr_reg[9] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awaddr[9]),
        .Q(axaddr[9]),
        .R(1'b0));
  FDRE \axburst_reg[1] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awburst),
        .Q(axburst),
        .R(1'b0));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_cmd_translator axi_mc_cmd_translator_0
       (.D(D),
        .E(\axi_mc_incr_cmd_0/axlen_cnt ),
        .Q(axaddr_incr),
        .\app_addr_r1_reg[5] (\app_addr_r1_reg[5] ),
        .\app_addr_r1_reg[5]_0 (aw_cmd_fsm_0_n_2),
        .areset_d1(areset_d1),
        .axaddr_incr1(\axi_mc_incr_cmd_0/axaddr_incr1 ),
        .\axaddr_incr_reg[26] ({aw_cmd_fsm_0_n_21,aw_cmd_fsm_0_n_22,aw_cmd_fsm_0_n_23,aw_cmd_fsm_0_n_24,aw_cmd_fsm_0_n_25,aw_cmd_fsm_0_n_26,aw_cmd_fsm_0_n_27,aw_cmd_fsm_0_n_28,aw_cmd_fsm_0_n_29,aw_cmd_fsm_0_n_30,aw_cmd_fsm_0_n_31,aw_cmd_fsm_0_n_32,aw_cmd_fsm_0_n_33,aw_cmd_fsm_0_n_34,aw_cmd_fsm_0_n_35,aw_cmd_fsm_0_n_36,aw_cmd_fsm_0_n_37,aw_cmd_fsm_0_n_38,aw_cmd_fsm_0_n_39,aw_cmd_fsm_0_n_40,aw_cmd_fsm_0_n_41,aw_cmd_fsm_0_n_42,aw_cmd_fsm_0_n_43,aw_cmd_fsm_0_n_44,aw_cmd_fsm_0_n_45,aw_cmd_fsm_0_n_46,aw_cmd_fsm_0_n_47}),
        .axlen(axlen[7]),
        .\axlen_cnt_reg[3] ({axi_mc_cmd_translator_0_n_65,axi_mc_cmd_translator_0_n_66,axi_mc_cmd_translator_0_n_67,axi_mc_cmd_translator_0_n_68}),
        .\axlen_cnt_reg[3]_0 ({aw_cmd_fsm_0_n_16,aw_cmd_fsm_0_n_17,aw_cmd_fsm_0_n_18,aw_cmd_fsm_0_n_19}),
        .\axlen_cnt_reg[6] (axi_mc_cmd_translator_0_n_53),
        .\axlen_cnt_reg[7] ({axi_mc_cmd_translator_0_n_54,axi_mc_cmd_translator_0_n_55,axi_mc_cmd_translator_0_n_56,axi_mc_cmd_translator_0_n_57,axi_mc_cmd_translator_0_n_58,axi_mc_cmd_translator_0_n_59,axi_mc_cmd_translator_0_n_60,axi_mc_cmd_translator_0_n_61}),
        .\axlen_cnt_reg[7]_0 ({aw_cmd_fsm_0_n_6,aw_cmd_fsm_0_n_7,aw_cmd_fsm_0_n_8,aw_cmd_fsm_0_n_9,aw_cmd_fsm_0_n_10,aw_cmd_fsm_0_n_11,aw_cmd_fsm_0_n_12,aw_cmd_fsm_0_n_13}),
        .cmd_byte_addr_i(cmd_byte_addr_i),
        .int_addr1(int_addr1),
        .\int_addr_reg[2] (axi_mc_wrap_cmd_byte_addr),
        .\int_addr_reg[2]_0 ({aw_cmd_fsm_0_n_49,aw_cmd_fsm_0_n_50}),
        .\int_addr_reg[3] (axaddr_int),
        .\int_addr_reg[3]_0 (axlen_int),
        .int_next_pending_r(\axi_mc_incr_cmd_0/int_next_pending_r ),
        .int_next_pending_r_1(\axi_mc_wrap_cmd_0/int_next_pending_r ),
        .int_next_pending_r_i_2(axready_reg),
        .int_next_pending_r_i_2_0(aw_cmd_fsm_0_n_14),
        .int_next_pending_r_reg(aw_cmd_fsm_0_n_1),
        .int_next_pending_r_reg_0(aw_cmd_fsm_0_n_3),
        .out(\axi_mc_incr_cmd_0/p_0_in ),
        .s_axi_awlen(s_axi_awlen[7]),
        .sel_first_r(\axi_mc_incr_cmd_0/sel_first_r ),
        .sel_first_r_0(\axi_mc_wrap_cmd_0/sel_first_r ),
        .sel_first_r_reg(sel_first_r_reg),
        .sel_first_r_reg_0(\axi_mc_wrap_cmd_0/axlen_cnt ));
  FDRE \axid_reg[0] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awid[0]),
        .Q(axid[0]),
        .R(1'b0));
  FDRE \axid_reg[1] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awid[1]),
        .Q(axid[1]),
        .R(1'b0));
  FDRE \axid_reg[2] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awid[2]),
        .Q(axid[2]),
        .R(1'b0));
  FDRE \axid_reg[3] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awid[3]),
        .Q(axid[3]),
        .R(1'b0));
  FDRE \axlen_reg[0] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awlen[0]),
        .Q(axlen[0]),
        .R(1'b0));
  FDRE \axlen_reg[1] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awlen[1]),
        .Q(axlen[1]),
        .R(1'b0));
  FDRE \axlen_reg[2] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awlen[2]),
        .Q(axlen[2]),
        .R(1'b0));
  FDRE \axlen_reg[3] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awlen[3]),
        .Q(axlen[3]),
        .R(1'b0));
  FDRE \axlen_reg[4] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awlen[4]),
        .Q(axlen[4]),
        .R(1'b0));
  FDRE \axlen_reg[5] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awlen[5]),
        .Q(axlen[5]),
        .R(1'b0));
  FDRE \axlen_reg[6] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awlen[6]),
        .Q(axlen[6]),
        .R(1'b0));
  FDRE \axlen_reg[7] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awlen[7]),
        .Q(axlen[7]),
        .R(1'b0));
  FDRE \axqos_reg[0] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awqos[0]),
        .Q(axqos[0]),
        .R(1'b0));
  FDRE \axqos_reg[1] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awqos[1]),
        .Q(axqos[1]),
        .R(1'b0));
  FDRE \axqos_reg[2] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awqos[2]),
        .Q(axqos[2]),
        .R(1'b0));
  FDRE \axqos_reg[3] 
       (.C(sel_first_r_reg),
        .CE(axready_reg),
        .D(s_axi_awqos[3]),
        .Q(axqos[3]),
        .R(1'b0));
  FDRE axvalid_reg
       (.C(sel_first_r_reg),
        .CE(1'b1),
        .D(awvalid_int),
        .Q(axvalid),
        .R(areset_d1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_b_channel" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_b_channel
   (s_axi_bvalid,
    app_rdy_r_reg,
    wr_cmd_en,
    int_addr1,
    s_axi_bid,
    areset_d1,
    \cnt_read_reg[0] ,
    b_push,
    app_rdy,
    mc_app_wdf_last_reg_reg,
    s_axi_bready,
    awvalid_int,
    w_data_rdy,
    s_axi_awvalid,
    s_axi_awburst,
    sel_first_r_reg,
    in);
  output s_axi_bvalid;
  output app_rdy_r_reg;
  output wr_cmd_en;
  output int_addr1;
  output [3:0]s_axi_bid;
  input areset_d1;
  input \cnt_read_reg[0] ;
  input b_push;
  input app_rdy;
  input mc_app_wdf_last_reg_reg;
  input s_axi_bready;
  input awvalid_int;
  input w_data_rdy;
  input s_axi_awvalid;
  input [0:0]s_axi_awburst;
  input sel_first_r_reg;
  input [3:0]in;

  wire app_rdy;
  wire app_rdy_r_reg;
  wire areset_d1;
  wire awvalid_int;
  wire b_push;
  wire bhandshake;
  wire bid_fifo_0_n_3;
  wire [3:0]bid_i;
  wire \cnt_read_reg[0] ;
  wire [3:0]in;
  wire int_addr1;
  wire mc_app_wdf_last_reg_reg;
  wire [0:0]s_axi_awburst;
  wire s_axi_awvalid;
  wire [3:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire sel_first_r_reg;
  wire w_data_rdy;
  wire wr_cmd_en;

  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_fifo bid_fifo_0
       (.app_rdy(app_rdy),
        .app_rdy_r_reg(app_rdy_r_reg),
        .areset_d1(areset_d1),
        .awvalid_int(awvalid_int),
        .b_push(b_push),
        .bhandshake(bhandshake),
        .\cnt_read_reg[0]_0 (\cnt_read_reg[0] ),
        .\cnt_read_reg[3]_0 (bid_fifo_0_n_3),
        .in(in),
        .int_addr1(int_addr1),
        .mc_app_wdf_last_reg_reg(mc_app_wdf_last_reg_reg),
        .out(bid_i),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .sel_first_r_reg(sel_first_r_reg),
        .w_data_rdy(w_data_rdy),
        .wr_cmd_en(wr_cmd_en));
  FDRE \bid_t_reg[0] 
       (.C(\cnt_read_reg[0] ),
        .CE(bhandshake),
        .D(bid_i[0]),
        .Q(s_axi_bid[0]),
        .R(areset_d1));
  FDRE \bid_t_reg[1] 
       (.C(\cnt_read_reg[0] ),
        .CE(bhandshake),
        .D(bid_i[1]),
        .Q(s_axi_bid[1]),
        .R(areset_d1));
  FDRE \bid_t_reg[2] 
       (.C(\cnt_read_reg[0] ),
        .CE(bhandshake),
        .D(bid_i[2]),
        .Q(s_axi_bid[2]),
        .R(areset_d1));
  FDRE \bid_t_reg[3] 
       (.C(\cnt_read_reg[0] ),
        .CE(bhandshake),
        .D(bid_i[3]),
        .Q(s_axi_bid[3]),
        .R(areset_d1));
  FDRE bvalid_i_reg
       (.C(\cnt_read_reg[0] ),
        .CE(bhandshake),
        .D(bid_fifo_0_n_3),
        .Q(s_axi_bvalid),
        .R(areset_d1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_cmd_arbiter" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_cmd_arbiter
   (\RD_PRI_REG.wr_cmd_hold_reg_0 ,
    SS,
    D,
    Q,
    SR,
    \RD_PRI_REG.wr_starve_cnt_reg[8]_0 ,
    areset_d1,
    \RD_PRI_REG.rd_wait_limit_reg[4]_0 ,
    b_push,
    \RD_PRI_REG.wr_cmd_hold4 ,
    wr_cmd_byte_addr,
    cmd_byte_addr_i,
    rd_cmd_en_last,
    \RD_PRI_REG.rd_cmd_hold4 ,
    app_rdy,
    rd_cmd_en,
    wr_cmd_en,
    awvalid_int,
    arvalid_int,
    \RD_PRI_REG.wr_wait_limit_reg[4]_0 ,
    \RD_PRI_REG.rd_wait_limit_reg[4]_1 );
  output \RD_PRI_REG.wr_cmd_hold_reg_0 ;
  output [0:0]SS;
  output [19:0]D;
  output [0:0]Q;
  output [0:0]SR;
  output [0:0]\RD_PRI_REG.wr_starve_cnt_reg[8]_0 ;
  input areset_d1;
  input \RD_PRI_REG.rd_wait_limit_reg[4]_0 ;
  input b_push;
  input \RD_PRI_REG.wr_cmd_hold4 ;
  input [19:0]wr_cmd_byte_addr;
  input [19:0]cmd_byte_addr_i;
  input rd_cmd_en_last;
  input \RD_PRI_REG.rd_cmd_hold4 ;
  input app_rdy;
  input rd_cmd_en;
  input wr_cmd_en;
  input awvalid_int;
  input arvalid_int;
  input [0:0]\RD_PRI_REG.wr_wait_limit_reg[4]_0 ;
  input [0:0]\RD_PRI_REG.rd_wait_limit_reg[4]_1 ;

  wire [19:0]D;
  wire [0:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold ;
  wire \RD_PRI_REG.rd_cmd_hold0 ;
  wire \RD_PRI_REG.rd_cmd_hold4 ;
  wire \RD_PRI_REG.rd_starve_cnt ;
  wire \RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[7] ;
  wire [4:4]\RD_PRI_REG.rd_wait_limit_reg ;
  wire \RD_PRI_REG.rd_wait_limit_reg[4]_0 ;
  wire [0:0]\RD_PRI_REG.rd_wait_limit_reg[4]_1 ;
  wire \RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ;
  wire \RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ;
  wire \RD_PRI_REG.rd_wait_limit_reg_n_0_[3] ;
  wire \RD_PRI_REG.rnw_i ;
  wire \RD_PRI_REG.wr_cmd_hold ;
  wire \RD_PRI_REG.wr_cmd_hold0 ;
  wire \RD_PRI_REG.wr_cmd_hold4 ;
  wire \RD_PRI_REG.wr_cmd_hold_reg_0 ;
  wire \RD_PRI_REG.wr_starve_cnt ;
  wire \RD_PRI_REG.wr_starve_cnt[8]_i_4_n_0 ;
  wire [0:0]\RD_PRI_REG.wr_starve_cnt_reg[8]_0 ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[7] ;
  wire [4:4]\RD_PRI_REG.wr_wait_limit_reg ;
  wire [0:0]\RD_PRI_REG.wr_wait_limit_reg[4]_0 ;
  wire \RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ;
  wire \RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ;
  wire \RD_PRI_REG.wr_wait_limit_reg_n_0_[3] ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire app_rdy;
  wire areset_d1;
  wire arvalid_int;
  wire awvalid_int;
  wire b_push;
  wire [19:0]cmd_byte_addr_i;
  wire [8:1]p_0_in__3;
  wire [4:1]p_0_in__4;
  wire [8:1]p_0_in__5;
  wire [4:1]p_0_in__6;
  wire rd_cmd_en;
  wire rd_cmd_en_last;
  wire [19:0]wr_cmd_byte_addr;
  wire wr_cmd_en;

  LUT5 #(
    .INIT(32'h00000EEE)) 
    \RD_PRI_REG.rd_cmd_hold_i_1 
       (.I0(\RD_PRI_REG.rd_cmd_hold ),
        .I1(\RD_PRI_REG.wr_cmd_hold_reg_0 ),
        .I2(rd_cmd_en_last),
        .I3(\RD_PRI_REG.rd_cmd_hold4 ),
        .I4(\RD_PRI_REG.rd_wait_limit_reg ),
        .O(\RD_PRI_REG.rd_cmd_hold0 ));
  FDRE \RD_PRI_REG.rd_cmd_hold_reg 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(1'b1),
        .D(\RD_PRI_REG.rd_cmd_hold0 ),
        .Q(\RD_PRI_REG.rd_cmd_hold ),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.rd_starve_cnt[1]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .O(p_0_in__5[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.rd_starve_cnt[2]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RD_PRI_REG.rd_starve_cnt[3]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RD_PRI_REG.rd_starve_cnt[4]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .O(p_0_in__5[4]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RD_PRI_REG.rd_starve_cnt[5]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .I4(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ),
        .O(p_0_in__5[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RD_PRI_REG.rd_starve_cnt[6]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .I4(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ),
        .I5(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ),
        .O(p_0_in__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.rd_starve_cnt[7]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[7] ),
        .O(p_0_in__5[7]));
  LUT2 #(
    .INIT(4'h7)) 
    \RD_PRI_REG.rd_starve_cnt[8]_i_1 
       (.I0(\RD_PRI_REG.wr_cmd_hold_reg_0 ),
        .I1(\RD_PRI_REG.rd_cmd_hold ),
        .O(SS));
  LUT3 #(
    .INIT(8'h20)) 
    \RD_PRI_REG.rd_starve_cnt[8]_i_2 
       (.I0(app_rdy),
        .I1(Q),
        .I2(rd_cmd_en),
        .O(\RD_PRI_REG.rd_starve_cnt ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RD_PRI_REG.rd_starve_cnt[8]_i_3 
       (.I0(\RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[7] ),
        .O(p_0_in__5[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RD_PRI_REG.rd_starve_cnt[8]_i_4 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I4(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .I5(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ),
        .O(\RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[1] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.rd_starve_cnt ),
        .D(p_0_in__5[1]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .R(SS));
  FDSE \RD_PRI_REG.rd_starve_cnt_reg[2] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.rd_starve_cnt ),
        .D(p_0_in__5[2]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .S(SS));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[3] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.rd_starve_cnt ),
        .D(p_0_in__5[3]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .R(SS));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[4] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.rd_starve_cnt ),
        .D(p_0_in__5[4]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .R(SS));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[5] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.rd_starve_cnt ),
        .D(p_0_in__5[5]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ),
        .R(SS));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[6] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.rd_starve_cnt ),
        .D(p_0_in__5[6]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ),
        .R(SS));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[7] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.rd_starve_cnt ),
        .D(p_0_in__5[7]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[7] ),
        .R(SS));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[8] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.rd_starve_cnt ),
        .D(p_0_in__5[8]),
        .Q(Q),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.rd_wait_limit[1]_i_1 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.rd_wait_limit[2]_i_1 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RD_PRI_REG.rd_wait_limit[3]_i_1 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ),
        .I2(\RD_PRI_REG.rd_wait_limit_reg_n_0_[3] ),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RD_PRI_REG.rd_wait_limit[4]_i_2 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ),
        .I1(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.rd_wait_limit_reg_n_0_[3] ),
        .I3(\RD_PRI_REG.rd_wait_limit_reg ),
        .O(p_0_in__6[4]));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[1] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(app_rdy),
        .D(p_0_in__6[1]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .R(\RD_PRI_REG.rd_wait_limit_reg[4]_1 ));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[2] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(app_rdy),
        .D(p_0_in__6[2]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ),
        .R(\RD_PRI_REG.rd_wait_limit_reg[4]_1 ));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[3] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(app_rdy),
        .D(p_0_in__6[3]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg_n_0_[3] ),
        .R(\RD_PRI_REG.rd_wait_limit_reg[4]_1 ));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[4] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(app_rdy),
        .D(p_0_in__6[4]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg ),
        .R(\RD_PRI_REG.rd_wait_limit_reg[4]_1 ));
  LUT5 #(
    .INIT(32'hF3337070)) 
    \RD_PRI_REG.rnw_i_i_1 
       (.I0(\RD_PRI_REG.wr_cmd_hold ),
        .I1(awvalid_int),
        .I2(arvalid_int),
        .I3(\RD_PRI_REG.rd_cmd_hold ),
        .I4(\RD_PRI_REG.rnw_i ),
        .O(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  FDSE \RD_PRI_REG.rnw_i_reg 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(1'b1),
        .D(\RD_PRI_REG.wr_cmd_hold_reg_0 ),
        .Q(\RD_PRI_REG.rnw_i ),
        .S(areset_d1));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    \RD_PRI_REG.wr_cmd_hold_i_1 
       (.I0(\RD_PRI_REG.wr_cmd_hold_reg_0 ),
        .I1(\RD_PRI_REG.wr_cmd_hold ),
        .I2(b_push),
        .I3(\RD_PRI_REG.wr_cmd_hold4 ),
        .I4(\RD_PRI_REG.wr_wait_limit_reg ),
        .O(\RD_PRI_REG.wr_cmd_hold0 ));
  FDRE \RD_PRI_REG.wr_cmd_hold_reg 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(1'b1),
        .D(\RD_PRI_REG.wr_cmd_hold0 ),
        .Q(\RD_PRI_REG.wr_cmd_hold ),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.wr_starve_cnt[1]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .O(p_0_in__3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.wr_starve_cnt[2]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RD_PRI_REG.wr_starve_cnt[3]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RD_PRI_REG.wr_starve_cnt[4]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .I3(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .O(p_0_in__3[4]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RD_PRI_REG.wr_starve_cnt[5]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .I4(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ),
        .O(p_0_in__3[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RD_PRI_REG.wr_starve_cnt[6]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I3(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .I4(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ),
        .I5(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.wr_starve_cnt[7]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt[8]_i_4_n_0 ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[7] ),
        .O(p_0_in__3[7]));
  LUT2 #(
    .INIT(4'hB)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_1 
       (.I0(\RD_PRI_REG.wr_cmd_hold_reg_0 ),
        .I1(\RD_PRI_REG.wr_cmd_hold ),
        .O(SR));
  LUT3 #(
    .INIT(8'h20)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_2 
       (.I0(app_rdy),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg[8]_0 ),
        .I2(wr_cmd_en),
        .O(\RD_PRI_REG.wr_starve_cnt ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_3 
       (.I0(\RD_PRI_REG.wr_starve_cnt[8]_i_4_n_0 ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[7] ),
        .O(p_0_in__3[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_4 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I4(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .I5(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ),
        .O(\RD_PRI_REG.wr_starve_cnt[8]_i_4_n_0 ));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[1] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.wr_starve_cnt ),
        .D(p_0_in__3[1]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .R(SR));
  FDSE \RD_PRI_REG.wr_starve_cnt_reg[2] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.wr_starve_cnt ),
        .D(p_0_in__3[2]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .S(SR));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[3] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.wr_starve_cnt ),
        .D(p_0_in__3[3]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[4] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.wr_starve_cnt ),
        .D(p_0_in__3[4]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[5] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.wr_starve_cnt ),
        .D(p_0_in__3[5]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[6] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.wr_starve_cnt ),
        .D(p_0_in__3[6]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[7] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.wr_starve_cnt ),
        .D(p_0_in__3[7]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[8] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(\RD_PRI_REG.wr_starve_cnt ),
        .D(p_0_in__3[8]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg[8]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.wr_wait_limit[1]_i_1 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.wr_wait_limit[2]_i_1 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RD_PRI_REG.wr_wait_limit[3]_i_1 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ),
        .I2(\RD_PRI_REG.wr_wait_limit_reg_n_0_[3] ),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RD_PRI_REG.wr_wait_limit[4]_i_2 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ),
        .I1(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.wr_wait_limit_reg_n_0_[3] ),
        .I3(\RD_PRI_REG.wr_wait_limit_reg ),
        .O(p_0_in__4[4]));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[1] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(app_rdy),
        .D(p_0_in__4[1]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .R(\RD_PRI_REG.wr_wait_limit_reg[4]_0 ));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[2] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(app_rdy),
        .D(p_0_in__4[2]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ),
        .R(\RD_PRI_REG.wr_wait_limit_reg[4]_0 ));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[3] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(app_rdy),
        .D(p_0_in__4[3]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg_n_0_[3] ),
        .R(\RD_PRI_REG.wr_wait_limit_reg[4]_0 ));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[4] 
       (.C(\RD_PRI_REG.rd_wait_limit_reg[4]_0 ),
        .CE(app_rdy),
        .D(p_0_in__4[4]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg ),
        .R(\RD_PRI_REG.wr_wait_limit_reg[4]_0 ));
  MUXF7 \app_addr_r1_reg[10]_i_1 
       (.I0(wr_cmd_byte_addr[4]),
        .I1(cmd_byte_addr_i[4]),
        .O(D[4]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[11]_i_1 
       (.I0(wr_cmd_byte_addr[5]),
        .I1(cmd_byte_addr_i[5]),
        .O(D[5]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[12]_i_1 
       (.I0(wr_cmd_byte_addr[6]),
        .I1(cmd_byte_addr_i[6]),
        .O(D[6]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[13]_i_1 
       (.I0(wr_cmd_byte_addr[7]),
        .I1(cmd_byte_addr_i[7]),
        .O(D[7]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[14]_i_1 
       (.I0(wr_cmd_byte_addr[8]),
        .I1(cmd_byte_addr_i[8]),
        .O(D[8]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[15]_i_1 
       (.I0(wr_cmd_byte_addr[9]),
        .I1(cmd_byte_addr_i[9]),
        .O(D[9]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[16]_i_1 
       (.I0(wr_cmd_byte_addr[10]),
        .I1(cmd_byte_addr_i[10]),
        .O(D[10]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[17]_i_1 
       (.I0(wr_cmd_byte_addr[11]),
        .I1(cmd_byte_addr_i[11]),
        .O(D[11]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[18]_i_1 
       (.I0(wr_cmd_byte_addr[12]),
        .I1(cmd_byte_addr_i[12]),
        .O(D[12]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[19]_i_1 
       (.I0(wr_cmd_byte_addr[13]),
        .I1(cmd_byte_addr_i[13]),
        .O(D[13]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[20]_i_1 
       (.I0(wr_cmd_byte_addr[14]),
        .I1(cmd_byte_addr_i[14]),
        .O(D[14]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[21]_i_1 
       (.I0(wr_cmd_byte_addr[15]),
        .I1(cmd_byte_addr_i[15]),
        .O(D[15]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[22]_i_1 
       (.I0(wr_cmd_byte_addr[16]),
        .I1(cmd_byte_addr_i[16]),
        .O(D[16]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[23]_i_1 
       (.I0(wr_cmd_byte_addr[17]),
        .I1(cmd_byte_addr_i[17]),
        .O(D[17]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[24]_i_1 
       (.I0(wr_cmd_byte_addr[18]),
        .I1(cmd_byte_addr_i[18]),
        .O(D[18]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[25]_i_2 
       (.I0(wr_cmd_byte_addr[19]),
        .I1(cmd_byte_addr_i[19]),
        .O(D[19]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[6]_i_1 
       (.I0(wr_cmd_byte_addr[0]),
        .I1(cmd_byte_addr_i[0]),
        .O(D[0]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[7]_i_1 
       (.I0(wr_cmd_byte_addr[1]),
        .I1(cmd_byte_addr_i[1]),
        .O(D[1]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[8]_i_1 
       (.I0(wr_cmd_byte_addr[2]),
        .I1(cmd_byte_addr_i[2]),
        .O(D[2]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[9]_i_1 
       (.I0(wr_cmd_byte_addr[3]),
        .I1(cmd_byte_addr_i[3]),
        .O(D[3]),
        .S(\RD_PRI_REG.wr_cmd_hold_reg_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_cmd_fsm" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_cmd_fsm
   (axready_reg_0,
    int_next_pending_r_reg,
    axready_reg_1,
    arvalid_int,
    D,
    s_axi_arvalid_0,
    axaddr_incr1,
    \axlen_cnt_reg[3] ,
    \s_axi_arburst[1] ,
    \s_axi_araddr[26] ,
    rd_cmd_en_last,
    \s_axi_araddr[6] ,
    r_ignore_begin,
    cmd_byte_addr_i,
    axi_mc_incr_cmd_byte_addr__0,
    S,
    in0,
    SR,
    \RD_PRI_REG.wr_cmd_hold4 ,
    E,
    s_axi_arvalid_1,
    r_ignore_end,
    areset_d1,
    axready_reg_2,
    next,
    int_next_pending_r,
    int_next_pending_r_reg_0,
    s_axi_araddr,
    int_next_pending_r_0,
    s_axi_arvalid,
    axvalid,
    Q,
    int_addr1,
    \axlen_cnt_reg[3]_0 ,
    s_axi_arburst,
    axburst,
    s_axi_arlen,
    \axlen_cnt_reg[6] ,
    \axlen_cnt_reg[5] ,
    \axlen_cnt_reg[4] ,
    \axlen_cnt_reg[3]_1 ,
    \axlen_cnt_reg[0] ,
    \axaddr_incr_reg[26] ,
    out,
    \axaddr_incr_reg[25] ,
    \axaddr_incr_reg[24] ,
    \axaddr_incr_reg[23] ,
    \axaddr_incr_reg[22] ,
    \axaddr_incr_reg[21] ,
    \axaddr_incr_reg[20] ,
    \axaddr_incr_reg[19] ,
    \axaddr_incr_reg[18] ,
    \axaddr_incr_reg[17] ,
    \axaddr_incr_reg[16] ,
    \axaddr_incr_reg[15] ,
    \axaddr_incr_reg[14] ,
    \axaddr_incr_reg[13] ,
    \axaddr_incr_reg[12] ,
    \axaddr_incr_reg[11] ,
    \axaddr_incr_reg[10] ,
    \axaddr_incr_reg[9] ,
    \axaddr_incr_reg[8] ,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[6] ,
    \axaddr_incr_reg[5] ,
    \axaddr_incr_reg[4] ,
    \axaddr_incr_reg[2] ,
    \axaddr_incr_reg[1] ,
    \axaddr_incr_reg[0] ,
    r_rlast_reg,
    \app_addr_r1_reg[5] ,
    sel_first_r,
    sel_first_r_1,
    \app_addr_r1_reg[25] ,
    int_next_pending_r_reg_1,
    \axlen_cnt_reg[3]_2 ,
    SS,
    rd_cmd_en,
    app_rdy,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    axqos,
    s_axi_arqos,
    \int_addr_reg[2] );
  output axready_reg_0;
  output int_next_pending_r_reg;
  output axready_reg_1;
  output arvalid_int;
  output [7:0]D;
  output s_axi_arvalid_0;
  output axaddr_incr1;
  output [3:0]\axlen_cnt_reg[3] ;
  output \s_axi_arburst[1] ;
  output [26:0]\s_axi_araddr[26] ;
  output rd_cmd_en_last;
  output [2:0]\s_axi_araddr[6] ;
  output r_ignore_begin;
  output [22:0]cmd_byte_addr_i;
  output [22:0]axi_mc_incr_cmd_byte_addr__0;
  output [0:0]S;
  output [2:0]in0;
  output [0:0]SR;
  output \RD_PRI_REG.wr_cmd_hold4 ;
  output [0:0]E;
  output [0:0]s_axi_arvalid_1;
  output r_ignore_end;
  input areset_d1;
  input axready_reg_2;
  input next;
  input int_next_pending_r;
  input int_next_pending_r_reg_0;
  input [26:0]s_axi_araddr;
  input int_next_pending_r_0;
  input s_axi_arvalid;
  input axvalid;
  input [7:0]Q;
  input int_addr1;
  input [3:0]\axlen_cnt_reg[3]_0 ;
  input [0:0]s_axi_arburst;
  input [0:0]axburst;
  input [7:0]s_axi_arlen;
  input \axlen_cnt_reg[6] ;
  input \axlen_cnt_reg[5] ;
  input \axlen_cnt_reg[4] ;
  input \axlen_cnt_reg[3]_1 ;
  input \axlen_cnt_reg[0] ;
  input \axaddr_incr_reg[26] ;
  input [26:0]out;
  input \axaddr_incr_reg[25] ;
  input \axaddr_incr_reg[24] ;
  input \axaddr_incr_reg[23] ;
  input \axaddr_incr_reg[22] ;
  input \axaddr_incr_reg[21] ;
  input \axaddr_incr_reg[20] ;
  input \axaddr_incr_reg[19] ;
  input \axaddr_incr_reg[18] ;
  input \axaddr_incr_reg[17] ;
  input \axaddr_incr_reg[16] ;
  input \axaddr_incr_reg[15] ;
  input \axaddr_incr_reg[14] ;
  input \axaddr_incr_reg[13] ;
  input \axaddr_incr_reg[12] ;
  input \axaddr_incr_reg[11] ;
  input \axaddr_incr_reg[10] ;
  input \axaddr_incr_reg[9] ;
  input \axaddr_incr_reg[8] ;
  input \axaddr_incr_reg[7] ;
  input \axaddr_incr_reg[6] ;
  input \axaddr_incr_reg[5] ;
  input \axaddr_incr_reg[4] ;
  input \axaddr_incr_reg[2] ;
  input \axaddr_incr_reg[1] ;
  input \axaddr_incr_reg[0] ;
  input r_rlast_reg;
  input [2:0]\app_addr_r1_reg[5] ;
  input sel_first_r;
  input sel_first_r_1;
  input [26:0]\app_addr_r1_reg[25] ;
  input int_next_pending_r_reg_1;
  input \axlen_cnt_reg[3]_2 ;
  input [0:0]SS;
  input rd_cmd_en;
  input app_rdy;
  input [0:0]\RD_PRI_REG.wr_cmd_hold_reg ;
  input [3:0]axqos;
  input [3:0]s_axi_arqos;
  input \int_addr_reg[2] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \RD_PRI_REG.wr_cmd_hold4 ;
  wire \RD_PRI_REG.wr_cmd_hold_i_3_n_0 ;
  wire \RD_PRI_REG.wr_cmd_hold_i_4_n_0 ;
  wire [0:0]\RD_PRI_REG.wr_cmd_hold_reg ;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [26:0]\app_addr_r1_reg[25] ;
  wire [2:0]\app_addr_r1_reg[5] ;
  wire app_rdy;
  wire areset_d1;
  wire arvalid_int;
  wire axaddr_incr1;
  wire \axaddr_incr_reg[0] ;
  wire \axaddr_incr_reg[10] ;
  wire \axaddr_incr_reg[11] ;
  wire \axaddr_incr_reg[12] ;
  wire \axaddr_incr_reg[13] ;
  wire \axaddr_incr_reg[14] ;
  wire \axaddr_incr_reg[15] ;
  wire \axaddr_incr_reg[16] ;
  wire \axaddr_incr_reg[17] ;
  wire \axaddr_incr_reg[18] ;
  wire \axaddr_incr_reg[19] ;
  wire \axaddr_incr_reg[1] ;
  wire \axaddr_incr_reg[20] ;
  wire \axaddr_incr_reg[21] ;
  wire \axaddr_incr_reg[22] ;
  wire \axaddr_incr_reg[23] ;
  wire \axaddr_incr_reg[24] ;
  wire \axaddr_incr_reg[25] ;
  wire \axaddr_incr_reg[26] ;
  wire \axaddr_incr_reg[2] ;
  wire \axaddr_incr_reg[4] ;
  wire \axaddr_incr_reg[5] ;
  wire \axaddr_incr_reg[6] ;
  wire \axaddr_incr_reg[7] ;
  wire \axaddr_incr_reg[8] ;
  wire \axaddr_incr_reg[9] ;
  wire [6:3]axaddr_int;
  wire [0:0]axburst;
  wire \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/extra_cmd__0 ;
  wire \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending ;
  wire \axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending ;
  wire [6:4]\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr ;
  wire \axi_mc_cmd_translator_0/incr_next_pending ;
  wire \axi_mc_cmd_translator_0/wrap_axhandshake ;
  wire \axi_mc_cmd_translator_0/wrap_next ;
  wire \axi_mc_cmd_translator_0/wrap_next_pending ;
  wire [22:0]axi_mc_incr_cmd_byte_addr__0;
  wire \axlen_cnt[2]_i_2__0_n_0 ;
  wire \axlen_cnt[3]_i_2__0_n_0 ;
  wire \axlen_cnt[3]_i_2__1_n_0 ;
  wire \axlen_cnt[3]_i_3__1_n_0 ;
  wire \axlen_cnt[4]_i_2__0_n_0 ;
  wire \axlen_cnt[4]_i_3__0_n_0 ;
  wire \axlen_cnt[5]_i_2__0_n_0 ;
  wire \axlen_cnt[5]_i_3__0_n_0 ;
  wire \axlen_cnt[7]_i_2_n_0 ;
  wire \axlen_cnt[7]_i_3__0_n_0 ;
  wire \axlen_cnt_reg[0] ;
  wire [3:0]\axlen_cnt_reg[3] ;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[3]_1 ;
  wire \axlen_cnt_reg[3]_2 ;
  wire \axlen_cnt_reg[4] ;
  wire \axlen_cnt_reg[5] ;
  wire \axlen_cnt_reg[6] ;
  wire [3:0]axlen_int;
  wire [3:0]axqos;
  wire axready_i_1__0_n_0;
  wire axready_reg_0;
  wire axready_reg_1;
  wire axready_reg_2;
  wire axvalid;
  wire [22:0]cmd_byte_addr_i;
  wire [2:0]in0;
  wire int_addr1;
  wire \int_addr_reg[2] ;
  wire int_next_pending_r;
  wire int_next_pending_r_0;
  wire int_next_pending_r_i_4__0_n_0;
  wire int_next_pending_r_reg;
  wire int_next_pending_r_reg_0;
  wire int_next_pending_r_reg_1;
  wire next;
  wire [26:0]out;
  wire r_ignore_begin;
  wire r_ignore_end;
  wire r_ignore_end_r_i_2_n_0;
  wire r_rlast_reg;
  wire rd_cmd_en;
  wire rd_cmd_en_last;
  wire [26:0]s_axi_araddr;
  wire [26:0]\s_axi_araddr[26] ;
  wire [2:0]\s_axi_araddr[6] ;
  wire [0:0]s_axi_arburst;
  wire \s_axi_arburst[1] ;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arvalid;
  wire s_axi_arvalid_0;
  wire [0:0]s_axi_arvalid_1;
  wire sel_first_r;
  wire sel_first_r_1;

  LUT6 #(
    .INIT(64'hEEEFFFEFAAAAAAAA)) 
    \RD_PRI_REG.rd_wait_limit[4]_i_1 
       (.I0(SS),
        .I1(rd_cmd_en),
        .I2(axvalid),
        .I3(axready_reg_0),
        .I4(s_axi_arvalid),
        .I5(app_rdy),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0EEE000)) 
    \RD_PRI_REG.wr_cmd_hold_i_2 
       (.I0(\RD_PRI_REG.wr_cmd_hold_i_3_n_0 ),
        .I1(\RD_PRI_REG.wr_cmd_hold_i_4_n_0 ),
        .I2(s_axi_arvalid),
        .I3(axready_reg_0),
        .I4(axvalid),
        .I5(\RD_PRI_REG.wr_cmd_hold_reg ),
        .O(\RD_PRI_REG.wr_cmd_hold4 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \RD_PRI_REG.wr_cmd_hold_i_3 
       (.I0(axqos[0]),
        .I1(s_axi_arqos[0]),
        .I2(axqos[1]),
        .I3(axready_reg_0),
        .I4(s_axi_arqos[1]),
        .O(\RD_PRI_REG.wr_cmd_hold_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \RD_PRI_REG.wr_cmd_hold_i_4 
       (.I0(axqos[2]),
        .I1(s_axi_arqos[2]),
        .I2(axqos[3]),
        .I3(axready_reg_0),
        .I4(s_axi_arqos[3]),
        .O(\RD_PRI_REG.wr_cmd_hold_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[10]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[11]),
        .I2(\axaddr_incr_reg[11] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [11]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[7]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[11]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[12]),
        .I2(\axaddr_incr_reg[12] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [12]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[8]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[12]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[13]),
        .I2(\axaddr_incr_reg[13] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [13]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[9]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[13]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[14]),
        .I2(\axaddr_incr_reg[14] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [14]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[10]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[14]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[15]),
        .I2(\axaddr_incr_reg[15] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [15]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[11]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[15]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[16]),
        .I2(\axaddr_incr_reg[16] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [16]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[12]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[16]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[17]),
        .I2(\axaddr_incr_reg[17] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [17]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[13]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[17]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[18]),
        .I2(\axaddr_incr_reg[18] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [18]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[14]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[18]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[19]),
        .I2(\axaddr_incr_reg[19] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [19]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[15]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[19]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[20]),
        .I2(\axaddr_incr_reg[20] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [20]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[16]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[20]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[21]),
        .I2(\axaddr_incr_reg[21] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [21]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[17]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[21]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[22]),
        .I2(\axaddr_incr_reg[22] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [22]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[18]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[22]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[23]),
        .I2(\axaddr_incr_reg[23] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [23]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[19]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[23]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[24]),
        .I2(\axaddr_incr_reg[24] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [24]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[20]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[24]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[25]),
        .I2(\axaddr_incr_reg[25] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [25]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[21]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[25]_i_6 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[26]),
        .I2(\axaddr_incr_reg[26] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [26]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[22]));
  LUT6 #(
    .INIT(64'hEF20EF20EF2FE020)) 
    \app_addr_r1[3]_i_2 
       (.I0(\app_addr_r1_reg[5] [0]),
        .I1(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I2(r_ignore_end_r_i_2_n_0),
        .I3(axaddr_int[4]),
        .I4(\app_addr_r1_reg[25] [4]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[0]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \app_addr_r1[3]_i_3 
       (.I0(s_axi_araddr[4]),
        .I1(\axaddr_incr_reg[4] ),
        .I2(axready_reg_0),
        .O(axaddr_int[4]));
  LUT6 #(
    .INIT(64'hEF20EF20EF2FE020)) 
    \app_addr_r1[4]_i_2 
       (.I0(\app_addr_r1_reg[5] [1]),
        .I1(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I2(r_ignore_end_r_i_2_n_0),
        .I3(axaddr_int[5]),
        .I4(\app_addr_r1_reg[25] [5]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[1]));
  LUT6 #(
    .INIT(64'hEF20EF20EF2FE020)) 
    \app_addr_r1[5]_i_2 
       (.I0(\app_addr_r1_reg[5] [2]),
        .I1(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I2(r_ignore_end_r_i_2_n_0),
        .I3(axaddr_int[6]),
        .I4(\app_addr_r1_reg[25] [6]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[2]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[6]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[7]),
        .I2(\axaddr_incr_reg[7] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [7]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[3]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[7]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[8]),
        .I2(\axaddr_incr_reg[8] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [8]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[4]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[8]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[9]),
        .I2(\axaddr_incr_reg[9] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [9]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[5]));
  LUT6 #(
    .INIT(64'hCCF0CCF0DDF588A0)) 
    \app_addr_r1[9]_i_3 
       (.I0(r_ignore_end_r_i_2_n_0),
        .I1(s_axi_araddr[10]),
        .I2(\axaddr_incr_reg[10] ),
        .I3(axready_reg_0),
        .I4(\app_addr_r1_reg[25] [10]),
        .I5(s_axi_arvalid_0),
        .O(cmd_byte_addr_i[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[0]_i_1__0 
       (.I0(s_axi_araddr[0]),
        .I1(\axaddr_incr_reg[0] ),
        .I2(axready_reg_0),
        .I3(out[0]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[10]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(\axaddr_incr_reg[10] ),
        .I2(axready_reg_0),
        .I3(out[10]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [10]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[11]_i_1__0 
       (.I0(s_axi_araddr[11]),
        .I1(\axaddr_incr_reg[11] ),
        .I2(axready_reg_0),
        .I3(out[11]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [11]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[12]_i_1__0 
       (.I0(s_axi_araddr[12]),
        .I1(\axaddr_incr_reg[12] ),
        .I2(axready_reg_0),
        .I3(out[12]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [12]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[13]_i_1__0 
       (.I0(s_axi_araddr[13]),
        .I1(\axaddr_incr_reg[13] ),
        .I2(axready_reg_0),
        .I3(out[13]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [13]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[14]_i_1__0 
       (.I0(s_axi_araddr[14]),
        .I1(\axaddr_incr_reg[14] ),
        .I2(axready_reg_0),
        .I3(out[14]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [14]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[15]_i_1__0 
       (.I0(s_axi_araddr[15]),
        .I1(\axaddr_incr_reg[15] ),
        .I2(axready_reg_0),
        .I3(out[15]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [15]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[16]_i_1__0 
       (.I0(s_axi_araddr[16]),
        .I1(\axaddr_incr_reg[16] ),
        .I2(axready_reg_0),
        .I3(out[16]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [16]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[17]_i_1__0 
       (.I0(s_axi_araddr[17]),
        .I1(\axaddr_incr_reg[17] ),
        .I2(axready_reg_0),
        .I3(out[17]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [17]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[18]_i_1__0 
       (.I0(s_axi_araddr[18]),
        .I1(\axaddr_incr_reg[18] ),
        .I2(axready_reg_0),
        .I3(out[18]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [18]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[19]_i_1__0 
       (.I0(s_axi_araddr[19]),
        .I1(\axaddr_incr_reg[19] ),
        .I2(axready_reg_0),
        .I3(out[19]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [19]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[1]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(\axaddr_incr_reg[1] ),
        .I2(axready_reg_0),
        .I3(out[1]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[20]_i_1__0 
       (.I0(s_axi_araddr[20]),
        .I1(\axaddr_incr_reg[20] ),
        .I2(axready_reg_0),
        .I3(out[20]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [20]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[21]_i_1__0 
       (.I0(s_axi_araddr[21]),
        .I1(\axaddr_incr_reg[21] ),
        .I2(axready_reg_0),
        .I3(out[21]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [21]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[22]_i_1__0 
       (.I0(s_axi_araddr[22]),
        .I1(\axaddr_incr_reg[22] ),
        .I2(axready_reg_0),
        .I3(out[22]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [22]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[23]_i_1__0 
       (.I0(s_axi_araddr[23]),
        .I1(\axaddr_incr_reg[23] ),
        .I2(axready_reg_0),
        .I3(out[23]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [23]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[24]_i_1__0 
       (.I0(s_axi_araddr[24]),
        .I1(\axaddr_incr_reg[24] ),
        .I2(axready_reg_0),
        .I3(out[24]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [24]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[25]_i_1__0 
       (.I0(s_axi_araddr[25]),
        .I1(\axaddr_incr_reg[25] ),
        .I2(axready_reg_0),
        .I3(out[25]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [25]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT5 #(
    .INIT(32'h303F2020)) 
    \axaddr_incr[26]_i_1__0 
       (.I0(s_axi_arvalid),
        .I1(s_axi_arburst),
        .I2(axready_reg_0),
        .I3(axburst),
        .I4(next),
        .O(E));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[26]_i_2__0 
       (.I0(s_axi_araddr[26]),
        .I1(\axaddr_incr_reg[26] ),
        .I2(axready_reg_0),
        .I3(out[26]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [26]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[2]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(\axaddr_incr_reg[2] ),
        .I2(axready_reg_0),
        .I3(out[2]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [2]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[3]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(int_next_pending_r_reg_0),
        .I2(axready_reg_0),
        .I3(out[3]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [3]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[4]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(\axaddr_incr_reg[4] ),
        .I2(axready_reg_0),
        .I3(out[4]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [4]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[5]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(\axaddr_incr_reg[5] ),
        .I2(axready_reg_0),
        .I3(out[5]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [5]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[6]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(\axaddr_incr_reg[6] ),
        .I2(axready_reg_0),
        .I3(out[6]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[7]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(\axaddr_incr_reg[7] ),
        .I2(axready_reg_0),
        .I3(out[7]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[8]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(\axaddr_incr_reg[8] ),
        .I2(axready_reg_0),
        .I3(out[8]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [8]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[9]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(\axaddr_incr_reg[9] ),
        .I2(axready_reg_0),
        .I3(out[9]),
        .I4(axaddr_incr1),
        .O(\s_axi_araddr[26] [9]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_inferred_i_1
       (.I0(s_axi_araddr[2]),
        .I1(\axaddr_incr_reg[2] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [2]),
        .I4(s_axi_arvalid_0),
        .O(in0[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_inferred_i_2
       (.I0(s_axi_araddr[1]),
        .I1(\axaddr_incr_reg[1] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [1]),
        .I4(s_axi_arvalid_0),
        .O(in0[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_inferred_i_3
       (.I0(s_axi_araddr[0]),
        .I1(\axaddr_incr_reg[0] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [0]),
        .I4(s_axi_arvalid_0),
        .O(in0[0]));
  LUT3 #(
    .INIT(8'h08)) 
    axaddr_incr_p_inferred_i_4
       (.I0(s_axi_arvalid),
        .I1(axready_reg_0),
        .I2(s_axi_arburst),
        .O(s_axi_arvalid_0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__0_i_1
       (.I0(s_axi_araddr[10]),
        .I1(\axaddr_incr_reg[10] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [10]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__0_i_2
       (.I0(s_axi_araddr[9]),
        .I1(\axaddr_incr_reg[9] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [9]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__0_i_3
       (.I0(s_axi_araddr[8]),
        .I1(\axaddr_incr_reg[8] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [8]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__0_i_4
       (.I0(s_axi_araddr[7]),
        .I1(\axaddr_incr_reg[7] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [7]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__1_i_1
       (.I0(s_axi_araddr[14]),
        .I1(\axaddr_incr_reg[14] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [14]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[10]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__1_i_2
       (.I0(s_axi_araddr[13]),
        .I1(\axaddr_incr_reg[13] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [13]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[9]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__1_i_3
       (.I0(s_axi_araddr[12]),
        .I1(\axaddr_incr_reg[12] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [12]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[8]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__1_i_4
       (.I0(s_axi_araddr[11]),
        .I1(\axaddr_incr_reg[11] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [11]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__2_i_1
       (.I0(s_axi_araddr[18]),
        .I1(\axaddr_incr_reg[18] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [18]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[14]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__2_i_2
       (.I0(s_axi_araddr[17]),
        .I1(\axaddr_incr_reg[17] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [17]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[13]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__2_i_3
       (.I0(s_axi_araddr[16]),
        .I1(\axaddr_incr_reg[16] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [16]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[12]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__2_i_4
       (.I0(s_axi_araddr[15]),
        .I1(\axaddr_incr_reg[15] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [15]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[11]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__3_i_1
       (.I0(s_axi_araddr[22]),
        .I1(\axaddr_incr_reg[22] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [22]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[18]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__3_i_2
       (.I0(s_axi_araddr[21]),
        .I1(\axaddr_incr_reg[21] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [21]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[17]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__3_i_3
       (.I0(s_axi_araddr[20]),
        .I1(\axaddr_incr_reg[20] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [20]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[16]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__3_i_4
       (.I0(s_axi_araddr[19]),
        .I1(\axaddr_incr_reg[19] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [19]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[15]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__4_i_1
       (.I0(s_axi_araddr[26]),
        .I1(\axaddr_incr_reg[26] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [26]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[22]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__4_i_2
       (.I0(s_axi_araddr[25]),
        .I1(\axaddr_incr_reg[25] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [25]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[21]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__4_i_3
       (.I0(s_axi_araddr[24]),
        .I1(\axaddr_incr_reg[24] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [24]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[20]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry__4_i_4
       (.I0(s_axi_araddr[23]),
        .I1(\axaddr_incr_reg[23] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [23]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[19]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry_i_1
       (.I0(s_axi_araddr[6]),
        .I1(\axaddr_incr_reg[6] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [6]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry_i_2
       (.I0(s_axi_araddr[5]),
        .I1(\axaddr_incr_reg[5] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [5]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[1]));
  LUT5 #(
    .INIT(32'h111BB1BB)) 
    axaddr_incr_p_reg0_carry_i_3
       (.I0(s_axi_arvalid_0),
        .I1(\app_addr_r1_reg[25] [4]),
        .I2(axready_reg_0),
        .I3(\axaddr_incr_reg[4] ),
        .I4(s_axi_araddr[4]),
        .O(S));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    axaddr_incr_p_reg0_carry_i_4
       (.I0(s_axi_araddr[3]),
        .I1(int_next_pending_r_reg_0),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[25] [3]),
        .I4(s_axi_arvalid_0),
        .O(axi_mc_incr_cmd_byte_addr__0[0]));
  LUT6 #(
    .INIT(64'hACACACAC535300FF)) 
    \axlen_cnt[0]_i_1__1 
       (.I0(s_axi_arlen[1]),
        .I1(\axlen_cnt_reg[0] ),
        .I2(axready_reg_0),
        .I3(Q[0]),
        .I4(s_axi_arvalid_0),
        .I5(axaddr_incr1),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hABABAB5151AB5151)) 
    \axlen_cnt[0]_i_1__2 
       (.I0(int_addr1),
        .I1(\axlen_cnt_reg[3]_0 [0]),
        .I2(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I3(axready_reg_0),
        .I4(\axlen_cnt_reg[0] ),
        .I5(s_axi_arlen[1]),
        .O(\axlen_cnt_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFF0000CAC53A35)) 
    \axlen_cnt[1]_i_1__1 
       (.I0(Q[0]),
        .I1(axlen_int[1]),
        .I2(s_axi_arvalid_0),
        .I3(Q[1]),
        .I4(axlen_int[2]),
        .I5(axaddr_incr1),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFAFAEEBB05054411)) 
    \axlen_cnt[1]_i_1__2 
       (.I0(int_addr1),
        .I1(\axlen_cnt_reg[3]_0 [0]),
        .I2(axlen_int[1]),
        .I3(\axlen_cnt_reg[3]_0 [1]),
        .I4(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I5(axlen_int[2]),
        .O(\axlen_cnt_reg[3] [1]));
  LUT5 #(
    .INIT(32'hFF00A965)) 
    \axlen_cnt[2]_i_1__1 
       (.I0(\axlen_cnt[2]_i_2__0_n_0 ),
        .I1(s_axi_arvalid_0),
        .I2(Q[2]),
        .I3(axlen_int[3]),
        .I4(axaddr_incr1),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hEEEB1141)) 
    \axlen_cnt[2]_i_1__2 
       (.I0(int_addr1),
        .I1(\axlen_cnt[3]_i_2__1_n_0 ),
        .I2(\axlen_cnt_reg[3]_0 [2]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(axlen_int[3]),
        .O(\axlen_cnt_reg[3] [2]));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \axlen_cnt[2]_i_2__0 
       (.I0(Q[0]),
        .I1(axlen_int[1]),
        .I2(s_axi_arvalid_0),
        .I3(Q[1]),
        .I4(axlen_int[2]),
        .O(\axlen_cnt[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hACACACACFF0000FF)) 
    \axlen_cnt[3]_i_1__0 
       (.I0(s_axi_arlen[4]),
        .I1(\axlen_cnt_reg[3]_1 ),
        .I2(axready_reg_0),
        .I3(\axlen_cnt[3]_i_2__0_n_0 ),
        .I4(\axlen_cnt[3]_i_3__1_n_0 ),
        .I5(axaddr_incr1),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0404040104540451)) 
    \axlen_cnt[3]_i_1__2 
       (.I0(int_addr1),
        .I1(\axlen_cnt_reg[3]_0 [3]),
        .I2(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I3(\axlen_cnt[3]_i_2__1_n_0 ),
        .I4(\axlen_cnt_reg[3]_0 [2]),
        .I5(axlen_int[3]),
        .O(\axlen_cnt_reg[3] [3]));
  LUT6 #(
    .INIT(64'hFEFEFEBABAFEBABA)) 
    \axlen_cnt[3]_i_2__0 
       (.I0(\axlen_cnt[2]_i_2__0_n_0 ),
        .I1(s_axi_arvalid_0),
        .I2(Q[2]),
        .I3(axready_reg_0),
        .I4(\axlen_cnt_reg[3]_2 ),
        .I5(s_axi_arlen[3]),
        .O(\axlen_cnt[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \axlen_cnt[3]_i_2__1 
       (.I0(\axlen_cnt_reg[3]_0 [0]),
        .I1(axlen_int[1]),
        .I2(\axlen_cnt_reg[3]_0 [1]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(axlen_int[2]),
        .O(\axlen_cnt[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axlen_cnt[3]_i_3__1 
       (.I0(s_axi_arlen[4]),
        .I1(\axlen_cnt_reg[3]_1 ),
        .I2(axready_reg_0),
        .I3(Q[3]),
        .I4(s_axi_arvalid_0),
        .O(\axlen_cnt[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACACFF0000FF)) 
    \axlen_cnt[4]_i_1__0 
       (.I0(s_axi_arlen[5]),
        .I1(\axlen_cnt_reg[4] ),
        .I2(axready_reg_0),
        .I3(\axlen_cnt[4]_i_2__0_n_0 ),
        .I4(\axlen_cnt[4]_i_3__0_n_0 ),
        .I5(axaddr_incr1),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFEFEFEBABAFEBABA)) 
    \axlen_cnt[4]_i_2__0 
       (.I0(\axlen_cnt[3]_i_2__0_n_0 ),
        .I1(s_axi_arvalid_0),
        .I2(Q[3]),
        .I3(axready_reg_0),
        .I4(\axlen_cnt_reg[3]_1 ),
        .I5(s_axi_arlen[4]),
        .O(\axlen_cnt[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axlen_cnt[4]_i_3__0 
       (.I0(s_axi_arlen[5]),
        .I1(\axlen_cnt_reg[4] ),
        .I2(axready_reg_0),
        .I3(Q[4]),
        .I4(s_axi_arvalid_0),
        .O(\axlen_cnt[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hACACACACFF0000FF)) 
    \axlen_cnt[5]_i_1__0 
       (.I0(s_axi_arlen[6]),
        .I1(\axlen_cnt_reg[5] ),
        .I2(axready_reg_0),
        .I3(\axlen_cnt[5]_i_2__0_n_0 ),
        .I4(\axlen_cnt[5]_i_3__0_n_0 ),
        .I5(axaddr_incr1),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFEFEFEBABAFEBABA)) 
    \axlen_cnt[5]_i_2__0 
       (.I0(\axlen_cnt[4]_i_2__0_n_0 ),
        .I1(s_axi_arvalid_0),
        .I2(Q[4]),
        .I3(axready_reg_0),
        .I4(\axlen_cnt_reg[4] ),
        .I5(s_axi_arlen[5]),
        .O(\axlen_cnt[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axlen_cnt[5]_i_3__0 
       (.I0(s_axi_arlen[6]),
        .I1(\axlen_cnt_reg[5] ),
        .I2(axready_reg_0),
        .I3(Q[5]),
        .I4(s_axi_arvalid_0),
        .O(\axlen_cnt[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hACACACACFF0000FF)) 
    \axlen_cnt[6]_i_1__0 
       (.I0(s_axi_arlen[7]),
        .I1(\axlen_cnt_reg[6] ),
        .I2(axready_reg_0),
        .I3(\axlen_cnt[7]_i_2_n_0 ),
        .I4(\axlen_cnt[7]_i_3__0_n_0 ),
        .I5(axaddr_incr1),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0000222D)) 
    \axlen_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(s_axi_arvalid_0),
        .I2(\axlen_cnt[7]_i_2_n_0 ),
        .I3(\axlen_cnt[7]_i_3__0_n_0 ),
        .I4(axaddr_incr1),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \axlen_cnt[7]_i_2 
       (.I0(\axlen_cnt[4]_i_3__0_n_0 ),
        .I1(\axlen_cnt[4]_i_2__0_n_0 ),
        .I2(\axlen_cnt[5]_i_3__0_n_0 ),
        .O(\axlen_cnt[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axlen_cnt[7]_i_3__0 
       (.I0(s_axi_arlen[7]),
        .I1(\axlen_cnt_reg[6] ),
        .I2(axready_reg_0),
        .I3(Q[6]),
        .I4(s_axi_arvalid_0),
        .O(\axlen_cnt[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    axready_i_1__0
       (.I0(rd_cmd_en_last),
        .I1(axvalid),
        .I2(axready_reg_0),
        .I3(s_axi_arvalid),
        .O(axready_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00022202AAA222A2)) 
    axready_i_2
       (.I0(next),
        .I1(\axi_mc_cmd_translator_0/incr_next_pending ),
        .I2(axburst),
        .I3(axready_reg_0),
        .I4(s_axi_arburst),
        .I5(\axi_mc_cmd_translator_0/wrap_next_pending ),
        .O(rd_cmd_en_last));
  FDRE axready_reg
       (.C(axready_reg_2),
        .CE(1'b1),
        .D(axready_i_1__0_n_0),
        .Q(axready_reg_0),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    axvalid_i_1__0
       (.I0(s_axi_arvalid),
        .I1(axready_reg_0),
        .I2(axvalid),
        .O(arvalid_int));
  LUT6 #(
    .INIT(64'hAC00ACFFACFFAC00)) 
    \int_addr[1]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(\axaddr_incr_reg[4] ),
        .I2(axready_reg_0),
        .I3(int_addr1),
        .I4(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]),
        .I5(axlen_int[1]),
        .O(\s_axi_araddr[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \int_addr[1]_i_2__0 
       (.I0(s_axi_arlen[1]),
        .I1(\axlen_cnt_reg[0] ),
        .I2(axready_reg_0),
        .O(axlen_int[1]));
  LUT6 #(
    .INIT(64'hBFBFBFEA40154040)) 
    \int_addr[2]_i_1__0 
       (.I0(int_addr1),
        .I1(axlen_int[2]),
        .I2(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(\app_addr_r1_reg[5] [1]),
        .I5(axaddr_int[5]),
        .O(\s_axi_araddr[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \int_addr[2]_i_2__0 
       (.I0(s_axi_arlen[2]),
        .I1(\int_addr_reg[2] ),
        .I2(axready_reg_0),
        .O(axlen_int[2]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_addr[2]_i_3__0 
       (.I0(s_axi_arburst),
        .I1(axready_reg_0),
        .I2(s_axi_arvalid),
        .O(\axi_mc_cmd_translator_0/wrap_axhandshake ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \int_addr[2]_i_4 
       (.I0(s_axi_araddr[5]),
        .I1(\axaddr_incr_reg[5] ),
        .I2(axready_reg_0),
        .O(axaddr_int[5]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT5 #(
    .INIT(32'hE0CCE000)) 
    \int_addr[3]_i_1__0 
       (.I0(s_axi_arvalid),
        .I1(next),
        .I2(s_axi_arburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .O(s_axi_arvalid_1));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    \int_addr[3]_i_2__0 
       (.I0(axaddr_int[6]),
        .I1(int_addr1),
        .I2(axlen_int[3]),
        .I3(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]),
        .I4(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [5]),
        .I5(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [6]),
        .O(\s_axi_araddr[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \int_addr[3]_i_3__0 
       (.I0(s_axi_araddr[6]),
        .I1(\axaddr_incr_reg[6] ),
        .I2(axready_reg_0),
        .O(axaddr_int[6]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \int_addr[3]_i_4__0 
       (.I0(s_axi_arlen[3]),
        .I1(\axlen_cnt_reg[3]_2 ),
        .I2(axready_reg_0),
        .O(axlen_int[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \int_addr[3]_i_5 
       (.I0(s_axi_araddr[4]),
        .I1(\axaddr_incr_reg[4] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[5] [0]),
        .I4(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \int_addr[3]_i_6 
       (.I0(s_axi_araddr[5]),
        .I1(\axaddr_incr_reg[5] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[5] [1]),
        .I4(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \int_addr[3]_i_7 
       (.I0(s_axi_araddr[6]),
        .I1(\axaddr_incr_reg[6] ),
        .I2(axready_reg_0),
        .I3(\app_addr_r1_reg[5] [2]),
        .I4(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [6]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_next_pending_r_i_1__1
       (.I0(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending ),
        .I1(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/extra_cmd__0 ),
        .I2(r_ignore_end_r_i_2_n_0),
        .I3(next),
        .I4(int_next_pending_r),
        .O(int_next_pending_r_reg));
  LUT6 #(
    .INIT(64'hABEFFFFFA8200000)) 
    int_next_pending_r_i_1__2
       (.I0(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending ),
        .I1(axready_reg_0),
        .I2(int_next_pending_r_reg_0),
        .I3(s_axi_araddr[3]),
        .I4(\axi_mc_cmd_translator_0/wrap_next ),
        .I5(int_next_pending_r_0),
        .O(axready_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_next_pending_r_i_2__1
       (.I0(int_next_pending_r_i_4__0_n_0),
        .I1(\axlen_cnt[3]_i_3__1_n_0 ),
        .I2(\axlen_cnt[2]_i_2__0_n_0 ),
        .I3(int_next_pending_r_reg_1),
        .I4(\axlen_cnt[4]_i_3__0_n_0 ),
        .I5(\axlen_cnt[5]_i_3__0_n_0 ),
        .O(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending ));
  LUT5 #(
    .INIT(32'hFFAFFEAE)) 
    int_next_pending_r_i_2__2
       (.I0(\axlen_cnt[3]_i_2__1_n_0 ),
        .I1(\axlen_cnt_reg[3]_0 [3]),
        .I2(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I3(axlen_int[3]),
        .I4(\axlen_cnt_reg[3]_0 [2]),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    int_next_pending_r_i_3__0
       (.I0(int_next_pending_r_reg_0),
        .I1(s_axi_araddr[3]),
        .I2(axready_reg_0),
        .I3(r_rlast_reg),
        .I4(s_axi_arlen[0]),
        .O(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/extra_cmd__0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    int_next_pending_r_i_3__1
       (.I0(axburst),
        .I1(axready_reg_0),
        .I2(s_axi_arburst),
        .I3(next),
        .O(\axi_mc_cmd_translator_0/wrap_next ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    int_next_pending_r_i_4__0
       (.I0(s_axi_arlen[3]),
        .I1(\axlen_cnt_reg[3]_2 ),
        .I2(axready_reg_0),
        .I3(Q[2]),
        .I4(s_axi_arvalid_0),
        .O(int_next_pending_r_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFE000000000)) 
    r_ignore_begin_r_i_1
       (.I0(sel_first_r),
        .I1(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I2(r_ignore_end_r_i_2_n_0),
        .I3(sel_first_r_1),
        .I4(s_axi_arvalid_0),
        .I5(axaddr_int[3]),
        .O(r_ignore_begin));
  LUT5 #(
    .INIT(32'h47440003)) 
    r_ignore_end_r_i_1
       (.I0(int_next_pending_r_0),
        .I1(r_ignore_end_r_i_2_n_0),
        .I2(\axi_mc_cmd_translator_0/incr_next_pending ),
        .I3(axlen_int[0]),
        .I4(axaddr_int[3]),
        .O(r_ignore_end));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    r_ignore_end_r_i_2
       (.I0(s_axi_arburst),
        .I1(axready_reg_0),
        .I2(axburst),
        .O(r_ignore_end_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hBBBFFBFF88800800)) 
    r_ignore_end_r_i_3
       (.I0(int_next_pending_r),
        .I1(axaddr_int[3]),
        .I2(axready_reg_0),
        .I3(r_rlast_reg),
        .I4(s_axi_arlen[0]),
        .I5(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending ),
        .O(\axi_mc_cmd_translator_0/incr_next_pending ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    r_ignore_end_r_i_4
       (.I0(s_axi_arlen[0]),
        .I1(r_rlast_reg),
        .I2(axready_reg_0),
        .O(axlen_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    r_ignore_end_r_i_5
       (.I0(s_axi_araddr[3]),
        .I1(int_next_pending_r_reg_0),
        .I2(axready_reg_0),
        .O(axaddr_int[3]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT5 #(
    .INIT(32'h4540757F)) 
    r_rlast_i_1
       (.I0(\axi_mc_cmd_translator_0/wrap_next_pending ),
        .I1(s_axi_arburst),
        .I2(axready_reg_0),
        .I3(axburst),
        .I4(\axi_mc_cmd_translator_0/incr_next_pending ),
        .O(\s_axi_arburst[1] ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    r_rlast_i_2
       (.I0(int_next_pending_r_0),
        .I1(s_axi_araddr[3]),
        .I2(int_next_pending_r_reg_0),
        .I3(axready_reg_0),
        .I4(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending ),
        .O(\axi_mc_cmd_translator_0/wrap_next_pending ));
  LUT4 #(
    .INIT(16'h0020)) 
    sel_first_r_i_1__1
       (.I0(s_axi_arvalid),
        .I1(s_axi_arburst),
        .I2(axready_reg_0),
        .I3(next),
        .O(axaddr_incr1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_cmd_translator" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_cmd_translator
   (Q,
    out,
    sel_first_r,
    sel_first_r_0,
    int_next_pending_r,
    int_next_pending_r_1,
    \int_addr_reg[2] ,
    \axlen_cnt_reg[6] ,
    \axlen_cnt_reg[7] ,
    D,
    \axlen_cnt_reg[3] ,
    areset_d1,
    E,
    axaddr_incr1,
    sel_first_r_reg,
    sel_first_r_reg_0,
    int_addr1,
    int_next_pending_r_reg,
    int_next_pending_r_reg_0,
    \int_addr_reg[3] ,
    \int_addr_reg[3]_0 ,
    int_next_pending_r_i_2,
    axlen,
    s_axi_awlen,
    int_next_pending_r_i_2_0,
    cmd_byte_addr_i,
    \app_addr_r1_reg[5] ,
    \app_addr_r1_reg[5]_0 ,
    \int_addr_reg[2]_0 ,
    \axaddr_incr_reg[26] ,
    \axlen_cnt_reg[7]_0 ,
    \axlen_cnt_reg[3]_0 );
  output [19:0]Q;
  output [26:0]out;
  output sel_first_r;
  output sel_first_r_0;
  output int_next_pending_r;
  output int_next_pending_r_1;
  output [1:0]\int_addr_reg[2] ;
  output \axlen_cnt_reg[6] ;
  output [7:0]\axlen_cnt_reg[7] ;
  output [2:0]D;
  output [3:0]\axlen_cnt_reg[3] ;
  input areset_d1;
  input [0:0]E;
  input axaddr_incr1;
  input sel_first_r_reg;
  input [0:0]sel_first_r_reg_0;
  input int_addr1;
  input int_next_pending_r_reg;
  input int_next_pending_r_reg_0;
  input [0:0]\int_addr_reg[3] ;
  input [0:0]\int_addr_reg[3]_0 ;
  input int_next_pending_r_i_2;
  input [0:0]axlen;
  input [0:0]s_axi_awlen;
  input int_next_pending_r_i_2_0;
  input [2:0]cmd_byte_addr_i;
  input \app_addr_r1_reg[5] ;
  input \app_addr_r1_reg[5]_0 ;
  input [1:0]\int_addr_reg[2]_0 ;
  input [26:0]\axaddr_incr_reg[26] ;
  input [7:0]\axlen_cnt_reg[7]_0 ;
  input [3:0]\axlen_cnt_reg[3]_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire \app_addr_r1_reg[5] ;
  wire \app_addr_r1_reg[5]_0 ;
  wire areset_d1;
  wire [6:4]axaddr_incr;
  wire axaddr_incr1;
  wire [26:0]\axaddr_incr_reg[26] ;
  wire [0:0]axlen;
  wire [3:0]\axlen_cnt_reg[3] ;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[6] ;
  wire [7:0]\axlen_cnt_reg[7] ;
  wire [7:0]\axlen_cnt_reg[7]_0 ;
  wire [2:0]cmd_byte_addr_i;
  wire int_addr1;
  wire [1:0]\int_addr_reg[2] ;
  wire [1:0]\int_addr_reg[2]_0 ;
  wire [0:0]\int_addr_reg[3] ;
  wire [0:0]\int_addr_reg[3]_0 ;
  wire int_next_pending_r;
  wire int_next_pending_r_1;
  wire int_next_pending_r_i_2;
  wire int_next_pending_r_i_2_0;
  wire int_next_pending_r_reg;
  wire int_next_pending_r_reg_0;
  wire [26:0]out;
  wire [0:0]s_axi_awlen;
  wire sel_first_r;
  wire sel_first_r_0;
  wire sel_first_r_reg;
  wire [0:0]sel_first_r_reg_0;

  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_incr_cmd axi_mc_incr_cmd_0
       (.E(E),
        .Q({Q,axaddr_incr}),
        .areset_d1(areset_d1),
        .axaddr_incr1(axaddr_incr1),
        .\axaddr_incr_reg[26]_0 (\axaddr_incr_reg[26] ),
        .axlen(axlen),
        .\axlen_cnt_reg[6]_0 (\axlen_cnt_reg[6] ),
        .\axlen_cnt_reg[7]_0 (\axlen_cnt_reg[7] ),
        .\axlen_cnt_reg[7]_1 (\axlen_cnt_reg[7]_0 ),
        .int_next_pending_r(int_next_pending_r),
        .int_next_pending_r_i_2(int_next_pending_r_i_2),
        .int_next_pending_r_i_2_0(int_next_pending_r_i_2_0),
        .int_next_pending_r_reg_0(int_next_pending_r_reg),
        .out(out),
        .s_axi_awlen(s_axi_awlen),
        .sel_first_r(sel_first_r),
        .sel_first_r_reg_0(sel_first_r_reg));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_wrap_cmd axi_mc_wrap_cmd_0
       (.D(D),
        .Q(axaddr_incr),
        .\app_addr_r1_reg[5] (\app_addr_r1_reg[5] ),
        .\app_addr_r1_reg[5]_0 (\app_addr_r1_reg[5]_0 ),
        .areset_d1(areset_d1),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[3]_1 (\axlen_cnt_reg[3]_0 ),
        .cmd_byte_addr_i(cmd_byte_addr_i),
        .int_addr1(int_addr1),
        .\int_addr_reg[2]_0 (\int_addr_reg[2] ),
        .\int_addr_reg[2]_1 (\int_addr_reg[2]_0 ),
        .\int_addr_reg[3]_0 (\int_addr_reg[3] ),
        .\int_addr_reg[3]_1 (\int_addr_reg[3]_0 ),
        .int_next_pending_r_1(int_next_pending_r_1),
        .int_next_pending_r_reg_0(int_next_pending_r_reg_0),
        .sel_first_r_0(sel_first_r_0),
        .sel_first_r_reg_0(sel_first_r_reg_0),
        .sel_first_r_reg_1(sel_first_r_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_cmd_translator" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_cmd_translator__parameterized0
   (out,
    sel_first_r,
    sel_first_r_0,
    int_next_pending_r,
    int_next_pending_r_1,
    \axlen_cnt_reg[6] ,
    Q,
    \int_addr_reg[3] ,
    \axaddr_incr_reg[26] ,
    \axlen_cnt_reg[3] ,
    in0,
    areset_d1,
    E,
    axaddr_incr1,
    sel_first_r_reg,
    sel_first_r_reg_0,
    int_addr1,
    int_next_pending_r_reg,
    int_next_pending_r_reg_0,
    axi_mc_incr_cmd_byte_addr__0,
    S,
    int_next_pending_r_i_2__1,
    int_next_pending_r_i_2__1_0,
    s_axi_arlen,
    int_next_pending_r_i_2__1_1,
    D,
    \axaddr_incr_reg[26]_0 ,
    \axlen_cnt_reg[7] ,
    \axlen_cnt_reg[3]_0 );
  output [26:0]out;
  output sel_first_r;
  output sel_first_r_0;
  output int_next_pending_r;
  output int_next_pending_r_1;
  output \axlen_cnt_reg[6] ;
  output [7:0]Q;
  output [2:0]\int_addr_reg[3] ;
  output [26:0]\axaddr_incr_reg[26] ;
  output [3:0]\axlen_cnt_reg[3] ;
  input [2:0]in0;
  input areset_d1;
  input [0:0]E;
  input axaddr_incr1;
  input sel_first_r_reg;
  input [0:0]sel_first_r_reg_0;
  input int_addr1;
  input int_next_pending_r_reg;
  input int_next_pending_r_reg_0;
  input [22:0]axi_mc_incr_cmd_byte_addr__0;
  input [0:0]S;
  input int_next_pending_r_i_2__1;
  input int_next_pending_r_i_2__1_0;
  input [0:0]s_axi_arlen;
  input int_next_pending_r_i_2__1_1;
  input [2:0]D;
  input [26:0]\axaddr_incr_reg[26]_0 ;
  input [7:0]\axlen_cnt_reg[7] ;
  input [3:0]\axlen_cnt_reg[3]_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire areset_d1;
  wire axaddr_incr1;
  wire [26:0]\axaddr_incr_reg[26] ;
  wire [26:0]\axaddr_incr_reg[26]_0 ;
  wire [22:0]axi_mc_incr_cmd_byte_addr__0;
  wire [3:0]\axlen_cnt_reg[3] ;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[6] ;
  wire [7:0]\axlen_cnt_reg[7] ;
  wire [2:0]in0;
  wire int_addr1;
  wire [2:0]\int_addr_reg[3] ;
  wire int_next_pending_r;
  wire int_next_pending_r_1;
  wire int_next_pending_r_i_2__1;
  wire int_next_pending_r_i_2__1_0;
  wire int_next_pending_r_i_2__1_1;
  wire int_next_pending_r_reg;
  wire int_next_pending_r_reg_0;
  wire [26:0]out;
  wire [0:0]s_axi_arlen;
  wire sel_first_r;
  wire sel_first_r_0;
  wire sel_first_r_reg;
  wire [0:0]sel_first_r_reg_0;

  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 axi_mc_incr_cmd_0
       (.E(E),
        .Q(Q),
        .S(S),
        .areset_d1(areset_d1),
        .axaddr_incr1(axaddr_incr1),
        .\axaddr_incr_reg[26]_0 (\axaddr_incr_reg[26] ),
        .\axaddr_incr_reg[26]_1 (\axaddr_incr_reg[26]_0 ),
        .axi_mc_incr_cmd_byte_addr__0(axi_mc_incr_cmd_byte_addr__0),
        .\axlen_cnt_reg[6]_0 (\axlen_cnt_reg[6] ),
        .\axlen_cnt_reg[7]_0 (\axlen_cnt_reg[7] ),
        .in0(in0),
        .int_next_pending_r(int_next_pending_r),
        .int_next_pending_r_i_2__1(int_next_pending_r_i_2__1),
        .int_next_pending_r_i_2__1_0(int_next_pending_r_i_2__1_0),
        .int_next_pending_r_i_2__1_1(int_next_pending_r_i_2__1_1),
        .int_next_pending_r_reg_0(int_next_pending_r_reg),
        .out(out),
        .s_axi_arlen(s_axi_arlen),
        .sel_first_r(sel_first_r),
        .sel_first_r_reg_0(sel_first_r_reg));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 axi_mc_wrap_cmd_0
       (.D(D),
        .areset_d1(areset_d1),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[3]_1 (\axlen_cnt_reg[3]_0 ),
        .int_addr1(int_addr1),
        .\int_addr_reg[3]_0 (\int_addr_reg[3] ),
        .int_next_pending_r_1(int_next_pending_r_1),
        .int_next_pending_r_reg_0(int_next_pending_r_reg_0),
        .sel_first_r_0(sel_first_r_0),
        .sel_first_r_reg_0(sel_first_r_reg_0),
        .sel_first_r_reg_1(sel_first_r_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_fifo" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_fifo
   (bhandshake,
    app_rdy_r_reg,
    wr_cmd_en,
    \cnt_read_reg[3]_0 ,
    int_addr1,
    out,
    b_push,
    app_rdy,
    mc_app_wdf_last_reg_reg,
    s_axi_bready,
    s_axi_bvalid,
    awvalid_int,
    w_data_rdy,
    s_axi_awvalid,
    s_axi_awburst,
    sel_first_r_reg,
    in,
    \cnt_read_reg[0]_0 ,
    areset_d1);
  output bhandshake;
  output app_rdy_r_reg;
  output wr_cmd_en;
  output \cnt_read_reg[3]_0 ;
  output int_addr1;
  output [3:0]out;
  input b_push;
  input app_rdy;
  input mc_app_wdf_last_reg_reg;
  input s_axi_bready;
  input s_axi_bvalid;
  input awvalid_int;
  input w_data_rdy;
  input s_axi_awvalid;
  input [0:0]s_axi_awburst;
  input sel_first_r_reg;
  input [3:0]in;
  input \cnt_read_reg[0]_0 ;
  input areset_d1;

  wire app_rdy;
  wire app_rdy_r_reg;
  wire areset_d1;
  wire awvalid_int;
  wire b_push;
  wire bhandshake;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read[2]_i_1_n_0 ;
  wire \cnt_read[3]_i_1_n_0 ;
  wire \cnt_read[3]_i_2_n_0 ;
  wire [2:0]cnt_read_reg;
  wire \cnt_read_reg[0]_0 ;
  wire \cnt_read_reg[3]_0 ;
  wire [3:3]cnt_read_reg__0;
  wire [3:0]in;
  wire int_addr1;
  wire mc_app_wdf_last_reg_reg;
  wire [3:0]out;
  wire [0:0]s_axi_awburst;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire sel_first_r_reg;
  wire w_data_rdy;
  wire wr_cmd_en;

  LUT6 #(
    .INIT(64'h8888088888888888)) 
    \app_addr_r1[25]_i_4 
       (.I0(awvalid_int),
        .I1(w_data_rdy),
        .I2(cnt_read_reg[2]),
        .I3(cnt_read_reg[1]),
        .I4(cnt_read_reg__0),
        .I5(cnt_read_reg[0]),
        .O(wr_cmd_en));
  LUT2 #(
    .INIT(4'hB)) 
    \bid_t[3]_i_1 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid),
        .O(bhandshake));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    bvalid_i_i_1
       (.I0(cnt_read_reg__0),
        .I1(cnt_read_reg[2]),
        .I2(cnt_read_reg[1]),
        .I3(cnt_read_reg[0]),
        .O(\cnt_read_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1 
       (.I0(cnt_read_reg[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h43C3C3C369696969)) 
    \cnt_read[1]_i_1 
       (.I0(b_push),
        .I1(cnt_read_reg[0]),
        .I2(cnt_read_reg[1]),
        .I3(cnt_read_reg[2]),
        .I4(cnt_read_reg__0),
        .I5(bhandshake),
        .O(\cnt_read[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F770088CCEE3311)) 
    \cnt_read[2]_i_1 
       (.I0(b_push),
        .I1(cnt_read_reg[0]),
        .I2(cnt_read_reg__0),
        .I3(bhandshake),
        .I4(cnt_read_reg[2]),
        .I5(cnt_read_reg[1]),
        .O(\cnt_read[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA666666666666666)) 
    \cnt_read[3]_i_1 
       (.I0(b_push),
        .I1(bhandshake),
        .I2(cnt_read_reg__0),
        .I3(cnt_read_reg[2]),
        .I4(cnt_read_reg[1]),
        .I5(cnt_read_reg[0]),
        .O(\cnt_read[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FFF4000FFDC0023)) 
    \cnt_read[3]_i_2 
       (.I0(bhandshake),
        .I1(cnt_read_reg[0]),
        .I2(b_push),
        .I3(cnt_read_reg[1]),
        .I4(cnt_read_reg__0),
        .I5(cnt_read_reg[2]),
        .O(\cnt_read[3]_i_2_n_0 ));
  FDSE \cnt_read_reg[0] 
       (.C(\cnt_read_reg[0]_0 ),
        .CE(\cnt_read[3]_i_1_n_0 ),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read_reg[0]),
        .S(areset_d1));
  FDSE \cnt_read_reg[1] 
       (.C(\cnt_read_reg[0]_0 ),
        .CE(\cnt_read[3]_i_1_n_0 ),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read_reg[1]),
        .S(areset_d1));
  FDSE \cnt_read_reg[2] 
       (.C(\cnt_read_reg[0]_0 ),
        .CE(\cnt_read[3]_i_1_n_0 ),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(cnt_read_reg[2]),
        .S(areset_d1));
  FDSE \cnt_read_reg[3] 
       (.C(\cnt_read_reg[0]_0 ),
        .CE(\cnt_read[3]_i_1_n_0 ),
        .D(\cnt_read[3]_i_2_n_0 ),
        .Q(cnt_read_reg__0),
        .S(areset_d1));
  LUT3 #(
    .INIT(8'h08)) 
    mc_app_wdf_last_reg_i_1
       (.I0(wr_cmd_en),
        .I1(app_rdy),
        .I2(mc_app_wdf_last_reg_reg),
        .O(app_rdy_r_reg));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[7][0]_srl8 
       (.A0(cnt_read_reg[0]),
        .A1(cnt_read_reg[1]),
        .A2(cnt_read_reg[2]),
        .A3(1'b0),
        .CE(b_push),
        .CLK(\cnt_read_reg[0]_0 ),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[7][1]_srl8 
       (.A0(cnt_read_reg[0]),
        .A1(cnt_read_reg[1]),
        .A2(cnt_read_reg[2]),
        .A3(1'b0),
        .CE(b_push),
        .CLK(\cnt_read_reg[0]_0 ),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[7][2]_srl8 
       (.A0(cnt_read_reg[0]),
        .A1(cnt_read_reg[1]),
        .A2(cnt_read_reg[2]),
        .A3(1'b0),
        .CE(b_push),
        .CLK(\cnt_read_reg[0]_0 ),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[7][3]_srl8 
       (.A0(cnt_read_reg[0]),
        .A1(cnt_read_reg[1]),
        .A2(cnt_read_reg[2]),
        .A3(1'b0),
        .CE(b_push),
        .CLK(\cnt_read_reg[0]_0 ),
        .D(in[3]),
        .Q(out[3]));
  LUT4 #(
    .INIT(16'h2000)) 
    sel_first_r_i_1__0
       (.I0(s_axi_awvalid),
        .I1(app_rdy_r_reg),
        .I2(s_axi_awburst),
        .I3(sel_first_r_reg),
        .O(int_addr1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_fifo" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_fifo__parameterized0
   (\trans_buf_out_r_reg[0] ,
    s_axi_rvalid,
    \cnt_read_reg[3]_0 ,
    p_4_in,
    s_axi_rdata,
    Q,
    s_axi_rready,
    rd_last_r,
    rd_data_en,
    in,
    \cnt_read_reg[6]_0 ,
    areset_d1);
  output \trans_buf_out_r_reg[0] ;
  output s_axi_rvalid;
  output \cnt_read_reg[3]_0 ;
  output p_4_in;
  output [63:0]s_axi_rdata;
  input [1:0]Q;
  input s_axi_rready;
  input rd_last_r;
  input rd_data_en;
  input [63:0]in;
  input \cnt_read_reg[6]_0 ;
  input areset_d1;

  wire [1:0]Q;
  wire areset_d1;
  wire \cnt_read[0]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_2_n_0 ;
  wire \cnt_read[4]_i_3_n_0 ;
  wire \cnt_read[4]_i_4_n_0 ;
  wire \cnt_read[4]_i_5_n_0 ;
  wire \cnt_read[4]_i_6_n_0 ;
  wire \cnt_read[6]_i_1_n_0 ;
  wire \cnt_read[6]_i_4_n_0 ;
  wire \cnt_read[6]_i_5_n_0 ;
  wire [5:0]cnt_read_reg;
  wire \cnt_read_reg[3]_0 ;
  wire \cnt_read_reg[4]_i_1_n_0 ;
  wire \cnt_read_reg[4]_i_1_n_1 ;
  wire \cnt_read_reg[4]_i_1_n_2 ;
  wire \cnt_read_reg[4]_i_1_n_3 ;
  wire \cnt_read_reg[4]_i_1_n_4 ;
  wire \cnt_read_reg[4]_i_1_n_5 ;
  wire \cnt_read_reg[4]_i_1_n_6 ;
  wire \cnt_read_reg[4]_i_1_n_7 ;
  wire \cnt_read_reg[6]_0 ;
  wire \cnt_read_reg[6]_i_2_n_3 ;
  wire \cnt_read_reg[6]_i_2_n_6 ;
  wire \cnt_read_reg[6]_i_2_n_7 ;
  wire [6:6]cnt_read_reg__0;
  wire [63:0]in;
  wire \memory_reg[63][0]_srl32__0_n_0 ;
  wire \memory_reg[63][0]_srl32_n_0 ;
  wire \memory_reg[63][0]_srl32_n_1 ;
  wire \memory_reg[63][10]_srl32__0_n_0 ;
  wire \memory_reg[63][10]_srl32_n_0 ;
  wire \memory_reg[63][10]_srl32_n_1 ;
  wire \memory_reg[63][11]_srl32__0_n_0 ;
  wire \memory_reg[63][11]_srl32_n_0 ;
  wire \memory_reg[63][11]_srl32_n_1 ;
  wire \memory_reg[63][12]_srl32__0_n_0 ;
  wire \memory_reg[63][12]_srl32_n_0 ;
  wire \memory_reg[63][12]_srl32_n_1 ;
  wire \memory_reg[63][13]_srl32__0_n_0 ;
  wire \memory_reg[63][13]_srl32_n_0 ;
  wire \memory_reg[63][13]_srl32_n_1 ;
  wire \memory_reg[63][14]_srl32__0_n_0 ;
  wire \memory_reg[63][14]_srl32_n_0 ;
  wire \memory_reg[63][14]_srl32_n_1 ;
  wire \memory_reg[63][15]_srl32__0_n_0 ;
  wire \memory_reg[63][15]_srl32_n_0 ;
  wire \memory_reg[63][15]_srl32_n_1 ;
  wire \memory_reg[63][16]_srl32__0_n_0 ;
  wire \memory_reg[63][16]_srl32_n_0 ;
  wire \memory_reg[63][16]_srl32_n_1 ;
  wire \memory_reg[63][17]_srl32__0_n_0 ;
  wire \memory_reg[63][17]_srl32_n_0 ;
  wire \memory_reg[63][17]_srl32_n_1 ;
  wire \memory_reg[63][18]_srl32__0_n_0 ;
  wire \memory_reg[63][18]_srl32_n_0 ;
  wire \memory_reg[63][18]_srl32_n_1 ;
  wire \memory_reg[63][19]_srl32__0_n_0 ;
  wire \memory_reg[63][19]_srl32_n_0 ;
  wire \memory_reg[63][19]_srl32_n_1 ;
  wire \memory_reg[63][1]_srl32__0_n_0 ;
  wire \memory_reg[63][1]_srl32_n_0 ;
  wire \memory_reg[63][1]_srl32_n_1 ;
  wire \memory_reg[63][20]_srl32__0_n_0 ;
  wire \memory_reg[63][20]_srl32_n_0 ;
  wire \memory_reg[63][20]_srl32_n_1 ;
  wire \memory_reg[63][21]_srl32__0_n_0 ;
  wire \memory_reg[63][21]_srl32_n_0 ;
  wire \memory_reg[63][21]_srl32_n_1 ;
  wire \memory_reg[63][22]_srl32__0_n_0 ;
  wire \memory_reg[63][22]_srl32_n_0 ;
  wire \memory_reg[63][22]_srl32_n_1 ;
  wire \memory_reg[63][23]_srl32__0_n_0 ;
  wire \memory_reg[63][23]_srl32_n_0 ;
  wire \memory_reg[63][23]_srl32_n_1 ;
  wire \memory_reg[63][24]_srl32__0_n_0 ;
  wire \memory_reg[63][24]_srl32_n_0 ;
  wire \memory_reg[63][24]_srl32_n_1 ;
  wire \memory_reg[63][25]_srl32__0_n_0 ;
  wire \memory_reg[63][25]_srl32_n_0 ;
  wire \memory_reg[63][25]_srl32_n_1 ;
  wire \memory_reg[63][26]_srl32__0_n_0 ;
  wire \memory_reg[63][26]_srl32_n_0 ;
  wire \memory_reg[63][26]_srl32_n_1 ;
  wire \memory_reg[63][27]_srl32__0_n_0 ;
  wire \memory_reg[63][27]_srl32_n_0 ;
  wire \memory_reg[63][27]_srl32_n_1 ;
  wire \memory_reg[63][28]_srl32__0_n_0 ;
  wire \memory_reg[63][28]_srl32_n_0 ;
  wire \memory_reg[63][28]_srl32_n_1 ;
  wire \memory_reg[63][29]_srl32__0_n_0 ;
  wire \memory_reg[63][29]_srl32_n_0 ;
  wire \memory_reg[63][29]_srl32_n_1 ;
  wire \memory_reg[63][2]_srl32__0_n_0 ;
  wire \memory_reg[63][2]_srl32_n_0 ;
  wire \memory_reg[63][2]_srl32_n_1 ;
  wire \memory_reg[63][30]_srl32__0_n_0 ;
  wire \memory_reg[63][30]_srl32_n_0 ;
  wire \memory_reg[63][30]_srl32_n_1 ;
  wire \memory_reg[63][31]_srl32__0_n_0 ;
  wire \memory_reg[63][31]_srl32_n_0 ;
  wire \memory_reg[63][31]_srl32_n_1 ;
  wire \memory_reg[63][32]_srl32__0_n_0 ;
  wire \memory_reg[63][32]_srl32_n_0 ;
  wire \memory_reg[63][32]_srl32_n_1 ;
  wire \memory_reg[63][33]_srl32__0_n_0 ;
  wire \memory_reg[63][33]_srl32_n_0 ;
  wire \memory_reg[63][33]_srl32_n_1 ;
  wire \memory_reg[63][34]_srl32__0_n_0 ;
  wire \memory_reg[63][34]_srl32_n_0 ;
  wire \memory_reg[63][34]_srl32_n_1 ;
  wire \memory_reg[63][35]_srl32__0_n_0 ;
  wire \memory_reg[63][35]_srl32_n_0 ;
  wire \memory_reg[63][35]_srl32_n_1 ;
  wire \memory_reg[63][36]_srl32__0_n_0 ;
  wire \memory_reg[63][36]_srl32_n_0 ;
  wire \memory_reg[63][36]_srl32_n_1 ;
  wire \memory_reg[63][37]_srl32__0_n_0 ;
  wire \memory_reg[63][37]_srl32_n_0 ;
  wire \memory_reg[63][37]_srl32_n_1 ;
  wire \memory_reg[63][38]_srl32__0_n_0 ;
  wire \memory_reg[63][38]_srl32_n_0 ;
  wire \memory_reg[63][38]_srl32_n_1 ;
  wire \memory_reg[63][39]_srl32__0_n_0 ;
  wire \memory_reg[63][39]_srl32_n_0 ;
  wire \memory_reg[63][39]_srl32_n_1 ;
  wire \memory_reg[63][3]_srl32__0_n_0 ;
  wire \memory_reg[63][3]_srl32_n_0 ;
  wire \memory_reg[63][3]_srl32_n_1 ;
  wire \memory_reg[63][40]_srl32__0_n_0 ;
  wire \memory_reg[63][40]_srl32_n_0 ;
  wire \memory_reg[63][40]_srl32_n_1 ;
  wire \memory_reg[63][41]_srl32__0_n_0 ;
  wire \memory_reg[63][41]_srl32_n_0 ;
  wire \memory_reg[63][41]_srl32_n_1 ;
  wire \memory_reg[63][42]_srl32__0_n_0 ;
  wire \memory_reg[63][42]_srl32_n_0 ;
  wire \memory_reg[63][42]_srl32_n_1 ;
  wire \memory_reg[63][43]_srl32__0_n_0 ;
  wire \memory_reg[63][43]_srl32_n_0 ;
  wire \memory_reg[63][43]_srl32_n_1 ;
  wire \memory_reg[63][44]_srl32__0_n_0 ;
  wire \memory_reg[63][44]_srl32_n_0 ;
  wire \memory_reg[63][44]_srl32_n_1 ;
  wire \memory_reg[63][45]_srl32__0_n_0 ;
  wire \memory_reg[63][45]_srl32_n_0 ;
  wire \memory_reg[63][45]_srl32_n_1 ;
  wire \memory_reg[63][46]_srl32__0_n_0 ;
  wire \memory_reg[63][46]_srl32_n_0 ;
  wire \memory_reg[63][46]_srl32_n_1 ;
  wire \memory_reg[63][47]_srl32__0_n_0 ;
  wire \memory_reg[63][47]_srl32_n_0 ;
  wire \memory_reg[63][47]_srl32_n_1 ;
  wire \memory_reg[63][48]_srl32__0_n_0 ;
  wire \memory_reg[63][48]_srl32_n_0 ;
  wire \memory_reg[63][48]_srl32_n_1 ;
  wire \memory_reg[63][49]_srl32__0_n_0 ;
  wire \memory_reg[63][49]_srl32_n_0 ;
  wire \memory_reg[63][49]_srl32_n_1 ;
  wire \memory_reg[63][4]_srl32__0_n_0 ;
  wire \memory_reg[63][4]_srl32_n_0 ;
  wire \memory_reg[63][4]_srl32_n_1 ;
  wire \memory_reg[63][50]_srl32__0_n_0 ;
  wire \memory_reg[63][50]_srl32_n_0 ;
  wire \memory_reg[63][50]_srl32_n_1 ;
  wire \memory_reg[63][51]_srl32__0_n_0 ;
  wire \memory_reg[63][51]_srl32_n_0 ;
  wire \memory_reg[63][51]_srl32_n_1 ;
  wire \memory_reg[63][52]_srl32__0_n_0 ;
  wire \memory_reg[63][52]_srl32_n_0 ;
  wire \memory_reg[63][52]_srl32_n_1 ;
  wire \memory_reg[63][53]_srl32__0_n_0 ;
  wire \memory_reg[63][53]_srl32_n_0 ;
  wire \memory_reg[63][53]_srl32_n_1 ;
  wire \memory_reg[63][54]_srl32__0_n_0 ;
  wire \memory_reg[63][54]_srl32_n_0 ;
  wire \memory_reg[63][54]_srl32_n_1 ;
  wire \memory_reg[63][55]_srl32__0_n_0 ;
  wire \memory_reg[63][55]_srl32_n_0 ;
  wire \memory_reg[63][55]_srl32_n_1 ;
  wire \memory_reg[63][56]_srl32__0_n_0 ;
  wire \memory_reg[63][56]_srl32_n_0 ;
  wire \memory_reg[63][56]_srl32_n_1 ;
  wire \memory_reg[63][57]_srl32__0_n_0 ;
  wire \memory_reg[63][57]_srl32_n_0 ;
  wire \memory_reg[63][57]_srl32_n_1 ;
  wire \memory_reg[63][58]_srl32__0_n_0 ;
  wire \memory_reg[63][58]_srl32_n_0 ;
  wire \memory_reg[63][58]_srl32_n_1 ;
  wire \memory_reg[63][59]_srl32__0_n_0 ;
  wire \memory_reg[63][59]_srl32_n_0 ;
  wire \memory_reg[63][59]_srl32_n_1 ;
  wire \memory_reg[63][5]_srl32__0_n_0 ;
  wire \memory_reg[63][5]_srl32_n_0 ;
  wire \memory_reg[63][5]_srl32_n_1 ;
  wire \memory_reg[63][60]_srl32__0_n_0 ;
  wire \memory_reg[63][60]_srl32_n_0 ;
  wire \memory_reg[63][60]_srl32_n_1 ;
  wire \memory_reg[63][61]_srl32__0_n_0 ;
  wire \memory_reg[63][61]_srl32_n_0 ;
  wire \memory_reg[63][61]_srl32_n_1 ;
  wire \memory_reg[63][62]_srl32__0_n_0 ;
  wire \memory_reg[63][62]_srl32_n_0 ;
  wire \memory_reg[63][62]_srl32_n_1 ;
  wire \memory_reg[63][63]_srl32__0_n_0 ;
  wire \memory_reg[63][63]_srl32_n_0 ;
  wire \memory_reg[63][63]_srl32_n_1 ;
  wire \memory_reg[63][6]_srl32__0_n_0 ;
  wire \memory_reg[63][6]_srl32_n_0 ;
  wire \memory_reg[63][6]_srl32_n_1 ;
  wire \memory_reg[63][7]_srl32__0_n_0 ;
  wire \memory_reg[63][7]_srl32_n_0 ;
  wire \memory_reg[63][7]_srl32_n_1 ;
  wire \memory_reg[63][8]_srl32__0_n_0 ;
  wire \memory_reg[63][8]_srl32_n_0 ;
  wire \memory_reg[63][8]_srl32_n_1 ;
  wire \memory_reg[63][9]_srl32__0_n_0 ;
  wire \memory_reg[63][9]_srl32_n_0 ;
  wire \memory_reg[63][9]_srl32_n_1 ;
  wire next_cnt_read10_out;
  wire p_4_in;
  wire rd_data_en;
  wire rd_empty;
  wire rd_last_r;
  wire [63:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_INST_0_i_1_n_0;
  wire \trans_buf_out_r_reg[0] ;
  wire [3:1]\NLW_cnt_read_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_read_reg[6]_i_2_O_UNCONNECTED ;
  wire \NLW_memory_reg[63][0]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][10]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][11]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][12]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][13]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][14]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][15]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][16]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][17]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][18]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][19]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][1]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][20]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][21]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][22]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][23]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][24]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][25]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][26]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][27]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][28]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][29]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][2]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][30]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][31]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][32]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][33]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][34]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][35]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][36]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][37]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][38]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][39]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][3]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][40]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][41]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][42]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][43]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][44]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][45]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][46]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][47]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][48]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][49]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][4]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][50]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][51]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][52]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][53]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][54]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][55]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][56]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][57]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][58]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][59]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][5]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][60]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][61]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][62]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][63]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][6]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][7]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][8]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][9]_srl32__0_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \app_addr_r1[25]_i_8 
       (.I0(cnt_read_reg[3]),
        .I1(cnt_read_reg[5]),
        .I2(cnt_read_reg[1]),
        .I3(cnt_read_reg[2]),
        .I4(cnt_read_reg[4]),
        .I5(cnt_read_reg__0),
        .O(\cnt_read_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1__0 
       (.I0(cnt_read_reg[0]),
        .O(\cnt_read[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[4]_i_2 
       (.I0(cnt_read_reg[1]),
        .O(\cnt_read[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_read[4]_i_3 
       (.I0(cnt_read_reg[3]),
        .I1(cnt_read_reg[4]),
        .O(\cnt_read[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_read[4]_i_4 
       (.I0(cnt_read_reg[2]),
        .I1(cnt_read_reg[3]),
        .O(\cnt_read[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_read[4]_i_5 
       (.I0(cnt_read_reg[1]),
        .I1(cnt_read_reg[2]),
        .O(\cnt_read[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_read[4]_i_6 
       (.I0(cnt_read_reg[1]),
        .I1(next_cnt_read10_out),
        .O(\cnt_read[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888A8A888A888A)) 
    \cnt_read[4]_i_7 
       (.I0(rd_data_en),
        .I1(rd_empty),
        .I2(s_axi_rready),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(rd_last_r),
        .O(next_cnt_read10_out));
  LUT6 #(
    .INIT(64'hAAAAAAAA5555596A)) 
    \cnt_read[6]_i_1 
       (.I0(rd_data_en),
        .I1(rd_last_r),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(s_axi_rready),
        .I5(rd_empty),
        .O(\cnt_read[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cnt_read[6]_i_3 
       (.I0(cnt_read_reg[0]),
        .I1(cnt_read_reg__0),
        .I2(s_axi_rvalid_INST_0_i_1_n_0),
        .O(rd_empty));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_read[6]_i_4 
       (.I0(cnt_read_reg[5]),
        .I1(cnt_read_reg__0),
        .O(\cnt_read[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_read[6]_i_5 
       (.I0(cnt_read_reg[4]),
        .I1(cnt_read_reg[5]),
        .O(\cnt_read[6]_i_5_n_0 ));
  FDSE \cnt_read_reg[0] 
       (.C(\cnt_read_reg[6]_0 ),
        .CE(\cnt_read[6]_i_1_n_0 ),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(cnt_read_reg[0]),
        .S(areset_d1));
  FDSE \cnt_read_reg[1] 
       (.C(\cnt_read_reg[6]_0 ),
        .CE(\cnt_read[6]_i_1_n_0 ),
        .D(\cnt_read_reg[4]_i_1_n_7 ),
        .Q(cnt_read_reg[1]),
        .S(areset_d1));
  FDSE \cnt_read_reg[2] 
       (.C(\cnt_read_reg[6]_0 ),
        .CE(\cnt_read[6]_i_1_n_0 ),
        .D(\cnt_read_reg[4]_i_1_n_6 ),
        .Q(cnt_read_reg[2]),
        .S(areset_d1));
  FDSE \cnt_read_reg[3] 
       (.C(\cnt_read_reg[6]_0 ),
        .CE(\cnt_read[6]_i_1_n_0 ),
        .D(\cnt_read_reg[4]_i_1_n_5 ),
        .Q(cnt_read_reg[3]),
        .S(areset_d1));
  FDSE \cnt_read_reg[4] 
       (.C(\cnt_read_reg[6]_0 ),
        .CE(\cnt_read[6]_i_1_n_0 ),
        .D(\cnt_read_reg[4]_i_1_n_4 ),
        .Q(cnt_read_reg[4]),
        .S(areset_d1));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cnt_read_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\cnt_read_reg[4]_i_1_n_0 ,\cnt_read_reg[4]_i_1_n_1 ,\cnt_read_reg[4]_i_1_n_2 ,\cnt_read_reg[4]_i_1_n_3 }),
        .CYINIT(cnt_read_reg[0]),
        .DI({cnt_read_reg[3:1],\cnt_read[4]_i_2_n_0 }),
        .O({\cnt_read_reg[4]_i_1_n_4 ,\cnt_read_reg[4]_i_1_n_5 ,\cnt_read_reg[4]_i_1_n_6 ,\cnt_read_reg[4]_i_1_n_7 }),
        .S({\cnt_read[4]_i_3_n_0 ,\cnt_read[4]_i_4_n_0 ,\cnt_read[4]_i_5_n_0 ,\cnt_read[4]_i_6_n_0 }));
  FDSE \cnt_read_reg[5] 
       (.C(\cnt_read_reg[6]_0 ),
        .CE(\cnt_read[6]_i_1_n_0 ),
        .D(\cnt_read_reg[6]_i_2_n_7 ),
        .Q(cnt_read_reg[5]),
        .S(areset_d1));
  FDSE \cnt_read_reg[6] 
       (.C(\cnt_read_reg[6]_0 ),
        .CE(\cnt_read[6]_i_1_n_0 ),
        .D(\cnt_read_reg[6]_i_2_n_6 ),
        .Q(cnt_read_reg__0),
        .S(areset_d1));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cnt_read_reg[6]_i_2 
       (.CI(\cnt_read_reg[4]_i_1_n_0 ),
        .CO({\NLW_cnt_read_reg[6]_i_2_CO_UNCONNECTED [3:1],\cnt_read_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,cnt_read_reg[4]}),
        .O({\NLW_cnt_read_reg[6]_i_2_O_UNCONNECTED [3:2],\cnt_read_reg[6]_i_2_n_6 ,\cnt_read_reg[6]_i_2_n_7 }),
        .S({1'b0,1'b0,\cnt_read[6]_i_4_n_0 ,\cnt_read[6]_i_5_n_0 }));
  MUXF7 \memory_reg[63][0]_mux 
       (.I0(\memory_reg[63][0]_srl32_n_0 ),
        .I1(\memory_reg[63][0]_srl32__0_n_0 ),
        .O(s_axi_rdata[0]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][0]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[0]),
        .Q(\memory_reg[63][0]_srl32_n_0 ),
        .Q31(\memory_reg[63][0]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][0]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][0]_srl32_n_1 ),
        .Q(\memory_reg[63][0]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][0]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][10]_mux 
       (.I0(\memory_reg[63][10]_srl32_n_0 ),
        .I1(\memory_reg[63][10]_srl32__0_n_0 ),
        .O(s_axi_rdata[10]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][10]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[10]),
        .Q(\memory_reg[63][10]_srl32_n_0 ),
        .Q31(\memory_reg[63][10]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][10]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][10]_srl32_n_1 ),
        .Q(\memory_reg[63][10]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][10]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][11]_mux 
       (.I0(\memory_reg[63][11]_srl32_n_0 ),
        .I1(\memory_reg[63][11]_srl32__0_n_0 ),
        .O(s_axi_rdata[11]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][11]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[11]),
        .Q(\memory_reg[63][11]_srl32_n_0 ),
        .Q31(\memory_reg[63][11]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][11]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][11]_srl32_n_1 ),
        .Q(\memory_reg[63][11]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][11]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][12]_mux 
       (.I0(\memory_reg[63][12]_srl32_n_0 ),
        .I1(\memory_reg[63][12]_srl32__0_n_0 ),
        .O(s_axi_rdata[12]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][12]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[12]),
        .Q(\memory_reg[63][12]_srl32_n_0 ),
        .Q31(\memory_reg[63][12]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][12]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][12]_srl32_n_1 ),
        .Q(\memory_reg[63][12]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][12]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][13]_mux 
       (.I0(\memory_reg[63][13]_srl32_n_0 ),
        .I1(\memory_reg[63][13]_srl32__0_n_0 ),
        .O(s_axi_rdata[13]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][13]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[13]),
        .Q(\memory_reg[63][13]_srl32_n_0 ),
        .Q31(\memory_reg[63][13]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][13]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][13]_srl32_n_1 ),
        .Q(\memory_reg[63][13]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][13]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][14]_mux 
       (.I0(\memory_reg[63][14]_srl32_n_0 ),
        .I1(\memory_reg[63][14]_srl32__0_n_0 ),
        .O(s_axi_rdata[14]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][14]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[14]),
        .Q(\memory_reg[63][14]_srl32_n_0 ),
        .Q31(\memory_reg[63][14]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][14]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][14]_srl32_n_1 ),
        .Q(\memory_reg[63][14]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][14]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][15]_mux 
       (.I0(\memory_reg[63][15]_srl32_n_0 ),
        .I1(\memory_reg[63][15]_srl32__0_n_0 ),
        .O(s_axi_rdata[15]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][15]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[15]),
        .Q(\memory_reg[63][15]_srl32_n_0 ),
        .Q31(\memory_reg[63][15]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][15]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][15]_srl32_n_1 ),
        .Q(\memory_reg[63][15]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][15]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][16]_mux 
       (.I0(\memory_reg[63][16]_srl32_n_0 ),
        .I1(\memory_reg[63][16]_srl32__0_n_0 ),
        .O(s_axi_rdata[16]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][16]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[16]),
        .Q(\memory_reg[63][16]_srl32_n_0 ),
        .Q31(\memory_reg[63][16]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][16]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][16]_srl32_n_1 ),
        .Q(\memory_reg[63][16]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][16]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][17]_mux 
       (.I0(\memory_reg[63][17]_srl32_n_0 ),
        .I1(\memory_reg[63][17]_srl32__0_n_0 ),
        .O(s_axi_rdata[17]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][17]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[17]),
        .Q(\memory_reg[63][17]_srl32_n_0 ),
        .Q31(\memory_reg[63][17]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][17]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][17]_srl32_n_1 ),
        .Q(\memory_reg[63][17]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][17]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][18]_mux 
       (.I0(\memory_reg[63][18]_srl32_n_0 ),
        .I1(\memory_reg[63][18]_srl32__0_n_0 ),
        .O(s_axi_rdata[18]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][18]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[18]),
        .Q(\memory_reg[63][18]_srl32_n_0 ),
        .Q31(\memory_reg[63][18]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][18]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][18]_srl32_n_1 ),
        .Q(\memory_reg[63][18]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][18]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][19]_mux 
       (.I0(\memory_reg[63][19]_srl32_n_0 ),
        .I1(\memory_reg[63][19]_srl32__0_n_0 ),
        .O(s_axi_rdata[19]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][19]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[19]),
        .Q(\memory_reg[63][19]_srl32_n_0 ),
        .Q31(\memory_reg[63][19]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][19]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][19]_srl32_n_1 ),
        .Q(\memory_reg[63][19]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][19]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][1]_mux 
       (.I0(\memory_reg[63][1]_srl32_n_0 ),
        .I1(\memory_reg[63][1]_srl32__0_n_0 ),
        .O(s_axi_rdata[1]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][1]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[1]),
        .Q(\memory_reg[63][1]_srl32_n_0 ),
        .Q31(\memory_reg[63][1]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][1]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][1]_srl32_n_1 ),
        .Q(\memory_reg[63][1]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][1]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][20]_mux 
       (.I0(\memory_reg[63][20]_srl32_n_0 ),
        .I1(\memory_reg[63][20]_srl32__0_n_0 ),
        .O(s_axi_rdata[20]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][20]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[20]),
        .Q(\memory_reg[63][20]_srl32_n_0 ),
        .Q31(\memory_reg[63][20]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][20]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][20]_srl32_n_1 ),
        .Q(\memory_reg[63][20]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][20]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][21]_mux 
       (.I0(\memory_reg[63][21]_srl32_n_0 ),
        .I1(\memory_reg[63][21]_srl32__0_n_0 ),
        .O(s_axi_rdata[21]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][21]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[21]),
        .Q(\memory_reg[63][21]_srl32_n_0 ),
        .Q31(\memory_reg[63][21]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][21]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][21]_srl32_n_1 ),
        .Q(\memory_reg[63][21]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][21]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][22]_mux 
       (.I0(\memory_reg[63][22]_srl32_n_0 ),
        .I1(\memory_reg[63][22]_srl32__0_n_0 ),
        .O(s_axi_rdata[22]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][22]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[22]),
        .Q(\memory_reg[63][22]_srl32_n_0 ),
        .Q31(\memory_reg[63][22]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][22]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][22]_srl32_n_1 ),
        .Q(\memory_reg[63][22]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][22]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][23]_mux 
       (.I0(\memory_reg[63][23]_srl32_n_0 ),
        .I1(\memory_reg[63][23]_srl32__0_n_0 ),
        .O(s_axi_rdata[23]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][23]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[23]),
        .Q(\memory_reg[63][23]_srl32_n_0 ),
        .Q31(\memory_reg[63][23]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][23]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][23]_srl32_n_1 ),
        .Q(\memory_reg[63][23]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][23]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][24]_mux 
       (.I0(\memory_reg[63][24]_srl32_n_0 ),
        .I1(\memory_reg[63][24]_srl32__0_n_0 ),
        .O(s_axi_rdata[24]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][24]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[24]),
        .Q(\memory_reg[63][24]_srl32_n_0 ),
        .Q31(\memory_reg[63][24]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][24]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][24]_srl32_n_1 ),
        .Q(\memory_reg[63][24]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][24]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][25]_mux 
       (.I0(\memory_reg[63][25]_srl32_n_0 ),
        .I1(\memory_reg[63][25]_srl32__0_n_0 ),
        .O(s_axi_rdata[25]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][25]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[25]),
        .Q(\memory_reg[63][25]_srl32_n_0 ),
        .Q31(\memory_reg[63][25]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][25]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][25]_srl32_n_1 ),
        .Q(\memory_reg[63][25]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][25]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][26]_mux 
       (.I0(\memory_reg[63][26]_srl32_n_0 ),
        .I1(\memory_reg[63][26]_srl32__0_n_0 ),
        .O(s_axi_rdata[26]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][26]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[26]),
        .Q(\memory_reg[63][26]_srl32_n_0 ),
        .Q31(\memory_reg[63][26]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][26]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][26]_srl32_n_1 ),
        .Q(\memory_reg[63][26]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][26]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][27]_mux 
       (.I0(\memory_reg[63][27]_srl32_n_0 ),
        .I1(\memory_reg[63][27]_srl32__0_n_0 ),
        .O(s_axi_rdata[27]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][27]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[27]),
        .Q(\memory_reg[63][27]_srl32_n_0 ),
        .Q31(\memory_reg[63][27]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][27]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][27]_srl32_n_1 ),
        .Q(\memory_reg[63][27]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][27]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][28]_mux 
       (.I0(\memory_reg[63][28]_srl32_n_0 ),
        .I1(\memory_reg[63][28]_srl32__0_n_0 ),
        .O(s_axi_rdata[28]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][28]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[28]),
        .Q(\memory_reg[63][28]_srl32_n_0 ),
        .Q31(\memory_reg[63][28]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][28]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][28]_srl32_n_1 ),
        .Q(\memory_reg[63][28]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][28]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][29]_mux 
       (.I0(\memory_reg[63][29]_srl32_n_0 ),
        .I1(\memory_reg[63][29]_srl32__0_n_0 ),
        .O(s_axi_rdata[29]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][29]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[29]),
        .Q(\memory_reg[63][29]_srl32_n_0 ),
        .Q31(\memory_reg[63][29]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][29]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][29]_srl32_n_1 ),
        .Q(\memory_reg[63][29]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][29]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][2]_mux 
       (.I0(\memory_reg[63][2]_srl32_n_0 ),
        .I1(\memory_reg[63][2]_srl32__0_n_0 ),
        .O(s_axi_rdata[2]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][2]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[2]),
        .Q(\memory_reg[63][2]_srl32_n_0 ),
        .Q31(\memory_reg[63][2]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][2]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][2]_srl32_n_1 ),
        .Q(\memory_reg[63][2]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][2]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][30]_mux 
       (.I0(\memory_reg[63][30]_srl32_n_0 ),
        .I1(\memory_reg[63][30]_srl32__0_n_0 ),
        .O(s_axi_rdata[30]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][30]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[30]),
        .Q(\memory_reg[63][30]_srl32_n_0 ),
        .Q31(\memory_reg[63][30]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][30]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][30]_srl32_n_1 ),
        .Q(\memory_reg[63][30]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][30]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][31]_mux 
       (.I0(\memory_reg[63][31]_srl32_n_0 ),
        .I1(\memory_reg[63][31]_srl32__0_n_0 ),
        .O(s_axi_rdata[31]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][31]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[31]),
        .Q(\memory_reg[63][31]_srl32_n_0 ),
        .Q31(\memory_reg[63][31]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][31]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][31]_srl32_n_1 ),
        .Q(\memory_reg[63][31]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][31]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][32]_mux 
       (.I0(\memory_reg[63][32]_srl32_n_0 ),
        .I1(\memory_reg[63][32]_srl32__0_n_0 ),
        .O(s_axi_rdata[32]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][32]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[32]),
        .Q(\memory_reg[63][32]_srl32_n_0 ),
        .Q31(\memory_reg[63][32]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][32]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][32]_srl32_n_1 ),
        .Q(\memory_reg[63][32]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][32]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][33]_mux 
       (.I0(\memory_reg[63][33]_srl32_n_0 ),
        .I1(\memory_reg[63][33]_srl32__0_n_0 ),
        .O(s_axi_rdata[33]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][33]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[33]),
        .Q(\memory_reg[63][33]_srl32_n_0 ),
        .Q31(\memory_reg[63][33]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][33]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][33]_srl32_n_1 ),
        .Q(\memory_reg[63][33]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][33]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][34]_mux 
       (.I0(\memory_reg[63][34]_srl32_n_0 ),
        .I1(\memory_reg[63][34]_srl32__0_n_0 ),
        .O(s_axi_rdata[34]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][34]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[34]),
        .Q(\memory_reg[63][34]_srl32_n_0 ),
        .Q31(\memory_reg[63][34]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][34]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][34]_srl32_n_1 ),
        .Q(\memory_reg[63][34]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][34]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][35]_mux 
       (.I0(\memory_reg[63][35]_srl32_n_0 ),
        .I1(\memory_reg[63][35]_srl32__0_n_0 ),
        .O(s_axi_rdata[35]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][35]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[35]),
        .Q(\memory_reg[63][35]_srl32_n_0 ),
        .Q31(\memory_reg[63][35]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][35]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][35]_srl32_n_1 ),
        .Q(\memory_reg[63][35]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][35]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][36]_mux 
       (.I0(\memory_reg[63][36]_srl32_n_0 ),
        .I1(\memory_reg[63][36]_srl32__0_n_0 ),
        .O(s_axi_rdata[36]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][36]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[36]),
        .Q(\memory_reg[63][36]_srl32_n_0 ),
        .Q31(\memory_reg[63][36]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][36]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][36]_srl32_n_1 ),
        .Q(\memory_reg[63][36]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][36]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][37]_mux 
       (.I0(\memory_reg[63][37]_srl32_n_0 ),
        .I1(\memory_reg[63][37]_srl32__0_n_0 ),
        .O(s_axi_rdata[37]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][37]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[37]),
        .Q(\memory_reg[63][37]_srl32_n_0 ),
        .Q31(\memory_reg[63][37]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][37]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][37]_srl32_n_1 ),
        .Q(\memory_reg[63][37]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][37]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][38]_mux 
       (.I0(\memory_reg[63][38]_srl32_n_0 ),
        .I1(\memory_reg[63][38]_srl32__0_n_0 ),
        .O(s_axi_rdata[38]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][38]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[38]),
        .Q(\memory_reg[63][38]_srl32_n_0 ),
        .Q31(\memory_reg[63][38]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][38]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][38]_srl32_n_1 ),
        .Q(\memory_reg[63][38]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][38]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][39]_mux 
       (.I0(\memory_reg[63][39]_srl32_n_0 ),
        .I1(\memory_reg[63][39]_srl32__0_n_0 ),
        .O(s_axi_rdata[39]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][39]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[39]),
        .Q(\memory_reg[63][39]_srl32_n_0 ),
        .Q31(\memory_reg[63][39]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][39]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][39]_srl32_n_1 ),
        .Q(\memory_reg[63][39]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][39]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][3]_mux 
       (.I0(\memory_reg[63][3]_srl32_n_0 ),
        .I1(\memory_reg[63][3]_srl32__0_n_0 ),
        .O(s_axi_rdata[3]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][3]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[3]),
        .Q(\memory_reg[63][3]_srl32_n_0 ),
        .Q31(\memory_reg[63][3]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][3]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][3]_srl32_n_1 ),
        .Q(\memory_reg[63][3]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][3]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][40]_mux 
       (.I0(\memory_reg[63][40]_srl32_n_0 ),
        .I1(\memory_reg[63][40]_srl32__0_n_0 ),
        .O(s_axi_rdata[40]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][40]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[40]),
        .Q(\memory_reg[63][40]_srl32_n_0 ),
        .Q31(\memory_reg[63][40]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][40]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][40]_srl32_n_1 ),
        .Q(\memory_reg[63][40]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][40]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][41]_mux 
       (.I0(\memory_reg[63][41]_srl32_n_0 ),
        .I1(\memory_reg[63][41]_srl32__0_n_0 ),
        .O(s_axi_rdata[41]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][41]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[41]),
        .Q(\memory_reg[63][41]_srl32_n_0 ),
        .Q31(\memory_reg[63][41]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][41]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][41]_srl32_n_1 ),
        .Q(\memory_reg[63][41]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][41]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][42]_mux 
       (.I0(\memory_reg[63][42]_srl32_n_0 ),
        .I1(\memory_reg[63][42]_srl32__0_n_0 ),
        .O(s_axi_rdata[42]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][42]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[42]),
        .Q(\memory_reg[63][42]_srl32_n_0 ),
        .Q31(\memory_reg[63][42]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][42]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][42]_srl32_n_1 ),
        .Q(\memory_reg[63][42]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][42]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][43]_mux 
       (.I0(\memory_reg[63][43]_srl32_n_0 ),
        .I1(\memory_reg[63][43]_srl32__0_n_0 ),
        .O(s_axi_rdata[43]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][43]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[43]),
        .Q(\memory_reg[63][43]_srl32_n_0 ),
        .Q31(\memory_reg[63][43]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][43]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][43]_srl32_n_1 ),
        .Q(\memory_reg[63][43]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][43]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][44]_mux 
       (.I0(\memory_reg[63][44]_srl32_n_0 ),
        .I1(\memory_reg[63][44]_srl32__0_n_0 ),
        .O(s_axi_rdata[44]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][44]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[44]),
        .Q(\memory_reg[63][44]_srl32_n_0 ),
        .Q31(\memory_reg[63][44]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][44]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][44]_srl32_n_1 ),
        .Q(\memory_reg[63][44]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][44]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][45]_mux 
       (.I0(\memory_reg[63][45]_srl32_n_0 ),
        .I1(\memory_reg[63][45]_srl32__0_n_0 ),
        .O(s_axi_rdata[45]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][45]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[45]),
        .Q(\memory_reg[63][45]_srl32_n_0 ),
        .Q31(\memory_reg[63][45]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][45]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][45]_srl32_n_1 ),
        .Q(\memory_reg[63][45]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][45]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][46]_mux 
       (.I0(\memory_reg[63][46]_srl32_n_0 ),
        .I1(\memory_reg[63][46]_srl32__0_n_0 ),
        .O(s_axi_rdata[46]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][46]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[46]),
        .Q(\memory_reg[63][46]_srl32_n_0 ),
        .Q31(\memory_reg[63][46]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][46]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][46]_srl32_n_1 ),
        .Q(\memory_reg[63][46]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][46]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][47]_mux 
       (.I0(\memory_reg[63][47]_srl32_n_0 ),
        .I1(\memory_reg[63][47]_srl32__0_n_0 ),
        .O(s_axi_rdata[47]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][47]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[47]),
        .Q(\memory_reg[63][47]_srl32_n_0 ),
        .Q31(\memory_reg[63][47]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][47]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][47]_srl32_n_1 ),
        .Q(\memory_reg[63][47]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][47]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][48]_mux 
       (.I0(\memory_reg[63][48]_srl32_n_0 ),
        .I1(\memory_reg[63][48]_srl32__0_n_0 ),
        .O(s_axi_rdata[48]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][48]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[48]),
        .Q(\memory_reg[63][48]_srl32_n_0 ),
        .Q31(\memory_reg[63][48]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][48]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][48]_srl32_n_1 ),
        .Q(\memory_reg[63][48]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][48]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][49]_mux 
       (.I0(\memory_reg[63][49]_srl32_n_0 ),
        .I1(\memory_reg[63][49]_srl32__0_n_0 ),
        .O(s_axi_rdata[49]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][49]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[49]),
        .Q(\memory_reg[63][49]_srl32_n_0 ),
        .Q31(\memory_reg[63][49]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][49]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][49]_srl32_n_1 ),
        .Q(\memory_reg[63][49]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][49]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][4]_mux 
       (.I0(\memory_reg[63][4]_srl32_n_0 ),
        .I1(\memory_reg[63][4]_srl32__0_n_0 ),
        .O(s_axi_rdata[4]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][4]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[4]),
        .Q(\memory_reg[63][4]_srl32_n_0 ),
        .Q31(\memory_reg[63][4]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][4]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][4]_srl32_n_1 ),
        .Q(\memory_reg[63][4]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][4]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][50]_mux 
       (.I0(\memory_reg[63][50]_srl32_n_0 ),
        .I1(\memory_reg[63][50]_srl32__0_n_0 ),
        .O(s_axi_rdata[50]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][50]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[50]),
        .Q(\memory_reg[63][50]_srl32_n_0 ),
        .Q31(\memory_reg[63][50]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][50]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][50]_srl32_n_1 ),
        .Q(\memory_reg[63][50]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][50]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][51]_mux 
       (.I0(\memory_reg[63][51]_srl32_n_0 ),
        .I1(\memory_reg[63][51]_srl32__0_n_0 ),
        .O(s_axi_rdata[51]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][51]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[51]),
        .Q(\memory_reg[63][51]_srl32_n_0 ),
        .Q31(\memory_reg[63][51]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][51]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][51]_srl32_n_1 ),
        .Q(\memory_reg[63][51]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][51]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][52]_mux 
       (.I0(\memory_reg[63][52]_srl32_n_0 ),
        .I1(\memory_reg[63][52]_srl32__0_n_0 ),
        .O(s_axi_rdata[52]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][52]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[52]),
        .Q(\memory_reg[63][52]_srl32_n_0 ),
        .Q31(\memory_reg[63][52]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][52]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][52]_srl32_n_1 ),
        .Q(\memory_reg[63][52]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][52]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][53]_mux 
       (.I0(\memory_reg[63][53]_srl32_n_0 ),
        .I1(\memory_reg[63][53]_srl32__0_n_0 ),
        .O(s_axi_rdata[53]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][53]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[53]),
        .Q(\memory_reg[63][53]_srl32_n_0 ),
        .Q31(\memory_reg[63][53]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][53]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][53]_srl32_n_1 ),
        .Q(\memory_reg[63][53]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][53]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][54]_mux 
       (.I0(\memory_reg[63][54]_srl32_n_0 ),
        .I1(\memory_reg[63][54]_srl32__0_n_0 ),
        .O(s_axi_rdata[54]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][54]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[54]),
        .Q(\memory_reg[63][54]_srl32_n_0 ),
        .Q31(\memory_reg[63][54]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][54]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][54]_srl32_n_1 ),
        .Q(\memory_reg[63][54]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][54]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][55]_mux 
       (.I0(\memory_reg[63][55]_srl32_n_0 ),
        .I1(\memory_reg[63][55]_srl32__0_n_0 ),
        .O(s_axi_rdata[55]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][55]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[55]),
        .Q(\memory_reg[63][55]_srl32_n_0 ),
        .Q31(\memory_reg[63][55]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][55]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][55]_srl32_n_1 ),
        .Q(\memory_reg[63][55]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][55]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][56]_mux 
       (.I0(\memory_reg[63][56]_srl32_n_0 ),
        .I1(\memory_reg[63][56]_srl32__0_n_0 ),
        .O(s_axi_rdata[56]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][56]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[56]),
        .Q(\memory_reg[63][56]_srl32_n_0 ),
        .Q31(\memory_reg[63][56]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][56]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][56]_srl32_n_1 ),
        .Q(\memory_reg[63][56]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][56]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][57]_mux 
       (.I0(\memory_reg[63][57]_srl32_n_0 ),
        .I1(\memory_reg[63][57]_srl32__0_n_0 ),
        .O(s_axi_rdata[57]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][57]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[57]),
        .Q(\memory_reg[63][57]_srl32_n_0 ),
        .Q31(\memory_reg[63][57]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][57]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][57]_srl32_n_1 ),
        .Q(\memory_reg[63][57]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][57]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][58]_mux 
       (.I0(\memory_reg[63][58]_srl32_n_0 ),
        .I1(\memory_reg[63][58]_srl32__0_n_0 ),
        .O(s_axi_rdata[58]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][58]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[58]),
        .Q(\memory_reg[63][58]_srl32_n_0 ),
        .Q31(\memory_reg[63][58]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][58]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][58]_srl32_n_1 ),
        .Q(\memory_reg[63][58]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][58]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][59]_mux 
       (.I0(\memory_reg[63][59]_srl32_n_0 ),
        .I1(\memory_reg[63][59]_srl32__0_n_0 ),
        .O(s_axi_rdata[59]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][59]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[59]),
        .Q(\memory_reg[63][59]_srl32_n_0 ),
        .Q31(\memory_reg[63][59]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][59]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][59]_srl32_n_1 ),
        .Q(\memory_reg[63][59]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][59]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][5]_mux 
       (.I0(\memory_reg[63][5]_srl32_n_0 ),
        .I1(\memory_reg[63][5]_srl32__0_n_0 ),
        .O(s_axi_rdata[5]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][5]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[5]),
        .Q(\memory_reg[63][5]_srl32_n_0 ),
        .Q31(\memory_reg[63][5]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][5]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][5]_srl32_n_1 ),
        .Q(\memory_reg[63][5]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][5]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][60]_mux 
       (.I0(\memory_reg[63][60]_srl32_n_0 ),
        .I1(\memory_reg[63][60]_srl32__0_n_0 ),
        .O(s_axi_rdata[60]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][60]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[60]),
        .Q(\memory_reg[63][60]_srl32_n_0 ),
        .Q31(\memory_reg[63][60]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][60]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][60]_srl32_n_1 ),
        .Q(\memory_reg[63][60]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][60]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][61]_mux 
       (.I0(\memory_reg[63][61]_srl32_n_0 ),
        .I1(\memory_reg[63][61]_srl32__0_n_0 ),
        .O(s_axi_rdata[61]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][61]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[61]),
        .Q(\memory_reg[63][61]_srl32_n_0 ),
        .Q31(\memory_reg[63][61]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][61]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][61]_srl32_n_1 ),
        .Q(\memory_reg[63][61]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][61]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][62]_mux 
       (.I0(\memory_reg[63][62]_srl32_n_0 ),
        .I1(\memory_reg[63][62]_srl32__0_n_0 ),
        .O(s_axi_rdata[62]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][62]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][62]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[62]),
        .Q(\memory_reg[63][62]_srl32_n_0 ),
        .Q31(\memory_reg[63][62]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][62]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][62]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][62]_srl32_n_1 ),
        .Q(\memory_reg[63][62]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][62]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][63]_mux 
       (.I0(\memory_reg[63][63]_srl32_n_0 ),
        .I1(\memory_reg[63][63]_srl32__0_n_0 ),
        .O(s_axi_rdata[63]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][63]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[63]),
        .Q(\memory_reg[63][63]_srl32_n_0 ),
        .Q31(\memory_reg[63][63]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][63]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][63]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][63]_srl32_n_1 ),
        .Q(\memory_reg[63][63]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][63]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][6]_mux 
       (.I0(\memory_reg[63][6]_srl32_n_0 ),
        .I1(\memory_reg[63][6]_srl32__0_n_0 ),
        .O(s_axi_rdata[6]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][6]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[6]),
        .Q(\memory_reg[63][6]_srl32_n_0 ),
        .Q31(\memory_reg[63][6]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][6]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][6]_srl32_n_1 ),
        .Q(\memory_reg[63][6]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][6]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][7]_mux 
       (.I0(\memory_reg[63][7]_srl32_n_0 ),
        .I1(\memory_reg[63][7]_srl32__0_n_0 ),
        .O(s_axi_rdata[7]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][7]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[7]),
        .Q(\memory_reg[63][7]_srl32_n_0 ),
        .Q31(\memory_reg[63][7]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][7]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][7]_srl32_n_1 ),
        .Q(\memory_reg[63][7]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][7]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][8]_mux 
       (.I0(\memory_reg[63][8]_srl32_n_0 ),
        .I1(\memory_reg[63][8]_srl32__0_n_0 ),
        .O(s_axi_rdata[8]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][8]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[8]),
        .Q(\memory_reg[63][8]_srl32_n_0 ),
        .Q31(\memory_reg[63][8]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][8]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][8]_srl32_n_1 ),
        .Q(\memory_reg[63][8]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][8]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][9]_mux 
       (.I0(\memory_reg[63][9]_srl32_n_0 ),
        .I1(\memory_reg[63][9]_srl32__0_n_0 ),
        .O(s_axi_rdata[9]),
        .S(cnt_read_reg[5]));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][9]_srl32 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(in[9]),
        .Q(\memory_reg[63][9]_srl32_n_0 ),
        .Q31(\memory_reg[63][9]_srl32_n_1 ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][9]_srl32__0 
       (.A(cnt_read_reg[4:0]),
        .CE(rd_data_en),
        .CLK(\cnt_read_reg[6]_0 ),
        .D(\memory_reg[63][9]_srl32_n_1 ),
        .Q(\memory_reg[63][9]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][9]_srl32__0_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT5 #(
    .INIT(32'hF0F50F0C)) 
    rd_last_r_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rd_empty),
        .I3(s_axi_rready),
        .I4(rd_last_r),
        .O(\trans_buf_out_r_reg[0] ));
  LUT6 #(
    .INIT(64'h0027272727272727)) 
    s_axi_rvalid_INST_0
       (.I0(rd_last_r),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(s_axi_rvalid_INST_0_i_1_n_0),
        .I4(cnt_read_reg__0),
        .I5(cnt_read_reg[0]),
        .O(s_axi_rvalid));
  LUT5 #(
    .INIT(32'h80000000)) 
    s_axi_rvalid_INST_0_i_1
       (.I0(cnt_read_reg[4]),
        .I1(cnt_read_reg[2]),
        .I2(cnt_read_reg[1]),
        .I3(cnt_read_reg[5]),
        .I4(cnt_read_reg[3]),
        .O(s_axi_rvalid_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT4 #(
    .INIT(16'h0A08)) 
    \trans_buf_out_r[6]_i_4 
       (.I0(rd_last_r),
        .I1(Q[0]),
        .I2(rd_empty),
        .I3(s_axi_rready),
        .O(p_4_in));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_fifo" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_fifo__parameterized1
   (E,
    app_rdy_r_reg,
    s_axi_arvalid_0,
    app_en,
    next,
    \FSM_sequential_state_reg[1] ,
    D,
    out,
    int_addr1,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    state,
    r_push,
    app_en_r1_reg,
    wr_cmd_en,
    app_rdy,
    p_4_in,
    Q,
    arvalid_int,
    \app_addr_r1_reg[3] ,
    s_axi_arvalid,
    s_axi_arburst,
    sel_first_r_reg,
    in,
    \cnt_read_reg[0]_0 ,
    areset_d1);
  output [0:0]E;
  output [0:0]app_rdy_r_reg;
  output s_axi_arvalid_0;
  output app_en;
  output next;
  output [0:0]\FSM_sequential_state_reg[1] ;
  output [6:0]D;
  output [6:0]out;
  output int_addr1;
  output \FSM_sequential_state_reg[0] ;
  output \FSM_sequential_state_reg[0]_0 ;
  input [1:0]state;
  input r_push;
  input app_en_r1_reg;
  input wr_cmd_en;
  input app_rdy;
  input p_4_in;
  input [6:0]Q;
  input arvalid_int;
  input \app_addr_r1_reg[3] ;
  input s_axi_arvalid;
  input [0:0]s_axi_arburst;
  input sel_first_r_reg;
  input [6:0]in;
  input \cnt_read_reg[0]_0 ;
  input areset_d1;

  wire [6:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [6:0]Q;
  wire \app_addr_r1[25]_i_7_n_0 ;
  wire \app_addr_r1_reg[3] ;
  wire app_en;
  wire app_en_r1_reg;
  wire app_rdy;
  wire [0:0]app_rdy_r_reg;
  wire areset_d1;
  wire arvalid_int;
  wire \cnt_read[0]_i_1__1_n_0 ;
  wire \cnt_read[1]_i_1__0_n_0 ;
  wire \cnt_read[2]_i_1__0_n_0 ;
  wire \cnt_read[3]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_1_n_0 ;
  wire \cnt_read[5]_i_1_n_0 ;
  wire \cnt_read[5]_i_2_n_0 ;
  wire \cnt_read[5]_i_3_n_0 ;
  wire [4:0]cnt_read_reg;
  wire \cnt_read_reg[0]_0 ;
  wire [5:5]cnt_read_reg__0;
  wire [6:0]in;
  wire int_addr1;
  wire next;
  wire next_cnt_read10_out;
  wire [6:0]out;
  wire p_4_in;
  wire r_push;
  wire [0:0]s_axi_arburst;
  wire s_axi_arvalid;
  wire s_axi_arvalid_0;
  wire sel_first_r_reg;
  wire [1:0]state;
  wire tr_empty;
  wire wr_cmd_en;
  wire \NLW_memory_reg[29][0]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][1]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][2]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][3]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][4]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][5]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][6]_srl30_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT4 #(
    .INIT(16'hCCF8)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(tr_empty),
        .I1(state[0]),
        .I2(p_4_in),
        .I3(state[1]),
        .O(\FSM_sequential_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT4 #(
    .INIT(16'hBB80)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(tr_empty),
        .I1(state[0]),
        .I2(p_4_in),
        .I3(state[1]),
        .O(\FSM_sequential_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \app_addr_r1[25]_i_1 
       (.I0(s_axi_arvalid_0),
        .I1(app_en_r1_reg),
        .I2(wr_cmd_en),
        .I3(app_rdy),
        .O(app_rdy_r_reg));
  LUT3 #(
    .INIT(8'h02)) 
    \app_addr_r1[25]_i_3 
       (.I0(arvalid_int),
        .I1(\app_addr_r1[25]_i_7_n_0 ),
        .I2(\app_addr_r1_reg[3] ),
        .O(s_axi_arvalid_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    \app_addr_r1[25]_i_7 
       (.I0(cnt_read_reg[4]),
        .I1(cnt_read_reg[2]),
        .I2(cnt_read_reg[3]),
        .I3(cnt_read_reg[1]),
        .I4(cnt_read_reg__0),
        .O(\app_addr_r1[25]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    app_en_r1_i_1
       (.I0(s_axi_arvalid_0),
        .I1(app_en_r1_reg),
        .I2(wr_cmd_en),
        .O(app_en));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1__1 
       (.I0(cnt_read_reg[0]),
        .O(\cnt_read[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT5 #(
    .INIT(32'h6A669599)) 
    \cnt_read[1]_i_1__0 
       (.I0(cnt_read_reg[0]),
        .I1(r_push),
        .I2(tr_empty),
        .I3(state[0]),
        .I4(cnt_read_reg[1]),
        .O(\cnt_read[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \cnt_read[2]_i_1__0 
       (.I0(cnt_read_reg[0]),
        .I1(next_cnt_read10_out),
        .I2(cnt_read_reg[2]),
        .I3(cnt_read_reg[1]),
        .O(\cnt_read[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \cnt_read[3]_i_1__0 
       (.I0(next_cnt_read10_out),
        .I1(cnt_read_reg[0]),
        .I2(cnt_read_reg[1]),
        .I3(cnt_read_reg[3]),
        .I4(cnt_read_reg[2]),
        .O(\cnt_read[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \cnt_read[4]_i_1 
       (.I0(cnt_read_reg[1]),
        .I1(cnt_read_reg[0]),
        .I2(next_cnt_read10_out),
        .I3(cnt_read_reg[2]),
        .I4(cnt_read_reg[4]),
        .I5(cnt_read_reg[3]),
        .O(\cnt_read[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \cnt_read[4]_i_2__0 
       (.I0(r_push),
        .I1(tr_empty),
        .I2(state[0]),
        .O(next_cnt_read10_out));
  LUT3 #(
    .INIT(8'hA6)) 
    \cnt_read[5]_i_1 
       (.I0(r_push),
        .I1(state[0]),
        .I2(tr_empty),
        .O(\cnt_read[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \cnt_read[5]_i_2 
       (.I0(cnt_read_reg[2]),
        .I1(\cnt_read[5]_i_3_n_0 ),
        .I2(cnt_read_reg[1]),
        .I3(cnt_read_reg[3]),
        .I4(cnt_read_reg__0),
        .I5(cnt_read_reg[4]),
        .O(\cnt_read[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT5 #(
    .INIT(32'hF7555100)) 
    \cnt_read[5]_i_3 
       (.I0(cnt_read_reg[1]),
        .I1(state[0]),
        .I2(tr_empty),
        .I3(r_push),
        .I4(cnt_read_reg[0]),
        .O(\cnt_read[5]_i_3_n_0 ));
  FDSE \cnt_read_reg[0] 
       (.C(\cnt_read_reg[0]_0 ),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(cnt_read_reg[0]),
        .S(areset_d1));
  FDSE \cnt_read_reg[1] 
       (.C(\cnt_read_reg[0]_0 ),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[1]_i_1__0_n_0 ),
        .Q(cnt_read_reg[1]),
        .S(areset_d1));
  FDSE \cnt_read_reg[2] 
       (.C(\cnt_read_reg[0]_0 ),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(cnt_read_reg[2]),
        .S(areset_d1));
  FDSE \cnt_read_reg[3] 
       (.C(\cnt_read_reg[0]_0 ),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(cnt_read_reg[3]),
        .S(areset_d1));
  FDSE \cnt_read_reg[4] 
       (.C(\cnt_read_reg[0]_0 ),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(cnt_read_reg[4]),
        .S(areset_d1));
  FDSE \cnt_read_reg[5] 
       (.C(\cnt_read_reg[0]_0 ),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[5]_i_2_n_0 ),
        .Q(cnt_read_reg__0),
        .S(areset_d1));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][0]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][0]_srl30 
       (.A(cnt_read_reg),
        .CE(r_push),
        .CLK(\cnt_read_reg[0]_0 ),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_memory_reg[29][0]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][1]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][1]_srl30 
       (.A(cnt_read_reg),
        .CE(r_push),
        .CLK(\cnt_read_reg[0]_0 ),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_memory_reg[29][1]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][2]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][2]_srl30 
       (.A(cnt_read_reg),
        .CE(r_push),
        .CLK(\cnt_read_reg[0]_0 ),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_memory_reg[29][2]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][3]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][3]_srl30 
       (.A(cnt_read_reg),
        .CE(r_push),
        .CLK(\cnt_read_reg[0]_0 ),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_memory_reg[29][3]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][4]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][4]_srl30 
       (.A(cnt_read_reg),
        .CE(r_push),
        .CLK(\cnt_read_reg[0]_0 ),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_memory_reg[29][4]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][5]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][5]_srl30 
       (.A(cnt_read_reg),
        .CE(r_push),
        .CLK(\cnt_read_reg[0]_0 ),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_memory_reg[29][5]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][6]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][6]_srl30 
       (.A(cnt_read_reg),
        .CE(r_push),
        .CLK(\cnt_read_reg[0]_0 ),
        .D(in[6]),
        .Q(out[6]),
        .Q31(\NLW_memory_reg[29][6]_srl30_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'h80)) 
    r_push_i_1
       (.I0(s_axi_arvalid_0),
        .I1(app_rdy),
        .I2(app_en_r1_reg),
        .O(next));
  LUT4 #(
    .INIT(16'h2000)) 
    sel_first_r_i_1__2
       (.I0(s_axi_arvalid),
        .I1(next),
        .I2(s_axi_arburst),
        .I3(sel_first_r_reg),
        .O(int_addr1));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trans_buf_out_r1[6]_i_1 
       (.I0(state[0]),
        .I1(tr_empty),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \trans_buf_out_r[0]_i_1 
       (.I0(Q[0]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(out[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \trans_buf_out_r[1]_i_1 
       (.I0(Q[1]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(out[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \trans_buf_out_r[2]_i_1 
       (.I0(Q[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(out[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \trans_buf_out_r[3]_i_1 
       (.I0(Q[3]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(out[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \trans_buf_out_r[4]_i_1 
       (.I0(Q[4]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(out[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \trans_buf_out_r[5]_i_1 
       (.I0(Q[5]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(out[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT4 #(
    .INIT(16'h1D08)) 
    \trans_buf_out_r[6]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(tr_empty),
        .I3(p_4_in),
        .O(\FSM_sequential_state_reg[1] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \trans_buf_out_r[6]_i_2 
       (.I0(Q[6]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(out[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trans_buf_out_r[6]_i_3 
       (.I0(cnt_read_reg__0),
        .I1(cnt_read_reg[0]),
        .I2(cnt_read_reg[3]),
        .I3(cnt_read_reg[2]),
        .I4(cnt_read_reg[4]),
        .I5(cnt_read_reg[1]),
        .O(tr_empty));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_incr_cmd" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_incr_cmd
   (Q,
    out,
    sel_first_r,
    int_next_pending_r,
    \axlen_cnt_reg[6]_0 ,
    \axlen_cnt_reg[7]_0 ,
    areset_d1,
    E,
    axaddr_incr1,
    sel_first_r_reg_0,
    int_next_pending_r_reg_0,
    int_next_pending_r_i_2,
    axlen,
    s_axi_awlen,
    int_next_pending_r_i_2_0,
    \axaddr_incr_reg[26]_0 ,
    \axlen_cnt_reg[7]_1 );
  output [22:0]Q;
  output [26:0]out;
  output sel_first_r;
  output int_next_pending_r;
  output \axlen_cnt_reg[6]_0 ;
  output [7:0]\axlen_cnt_reg[7]_0 ;
  input areset_d1;
  input [0:0]E;
  input axaddr_incr1;
  input sel_first_r_reg_0;
  input int_next_pending_r_reg_0;
  input int_next_pending_r_i_2;
  input [0:0]axlen;
  input [0:0]s_axi_awlen;
  input int_next_pending_r_i_2_0;
  input [26:0]\axaddr_incr_reg[26]_0 ;
  input [7:0]\axlen_cnt_reg[7]_1 ;

  wire [0:0]E;
  wire [22:0]Q;
  wire areset_d1;
  wire [3:3]axaddr_incr;
  wire axaddr_incr1;
  (* RTL_KEEP = "true" *) wire [26:0]axaddr_incr_p;
  wire axaddr_incr_p_reg0_carry__0_n_0;
  wire axaddr_incr_p_reg0_carry__0_n_1;
  wire axaddr_incr_p_reg0_carry__0_n_2;
  wire axaddr_incr_p_reg0_carry__0_n_3;
  wire axaddr_incr_p_reg0_carry__1_n_0;
  wire axaddr_incr_p_reg0_carry__1_n_1;
  wire axaddr_incr_p_reg0_carry__1_n_2;
  wire axaddr_incr_p_reg0_carry__1_n_3;
  wire axaddr_incr_p_reg0_carry__2_n_0;
  wire axaddr_incr_p_reg0_carry__2_n_1;
  wire axaddr_incr_p_reg0_carry__2_n_2;
  wire axaddr_incr_p_reg0_carry__2_n_3;
  wire axaddr_incr_p_reg0_carry__3_n_0;
  wire axaddr_incr_p_reg0_carry__3_n_1;
  wire axaddr_incr_p_reg0_carry__3_n_2;
  wire axaddr_incr_p_reg0_carry__3_n_3;
  wire axaddr_incr_p_reg0_carry__4_n_1;
  wire axaddr_incr_p_reg0_carry__4_n_2;
  wire axaddr_incr_p_reg0_carry__4_n_3;
  wire axaddr_incr_p_reg0_carry_i_1__0_n_0;
  wire axaddr_incr_p_reg0_carry_n_0;
  wire axaddr_incr_p_reg0_carry_n_1;
  wire axaddr_incr_p_reg0_carry_n_2;
  wire axaddr_incr_p_reg0_carry_n_3;
  wire [26:0]\axaddr_incr_reg[26]_0 ;
  wire [0:0]axlen;
  wire \axlen_cnt_reg[6]_0 ;
  wire [7:0]\axlen_cnt_reg[7]_0 ;
  wire [7:0]\axlen_cnt_reg[7]_1 ;
  wire int_next_pending_r;
  wire int_next_pending_r_i_2;
  wire int_next_pending_r_i_2_0;
  wire int_next_pending_r_reg_0;
  wire [0:0]s_axi_awlen;
  wire sel_first_r;
  wire sel_first_r_reg_0;
  wire [3:3]NLW_axaddr_incr_p_reg0_carry__4_CO_UNCONNECTED;

  assign out[26:0] = axaddr_incr_p;
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 axaddr_incr_p_reg0_carry
       (.CI(1'b0),
        .CO({axaddr_incr_p_reg0_carry_n_0,axaddr_incr_p_reg0_carry_n_1,axaddr_incr_p_reg0_carry_n_2,axaddr_incr_p_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[0],1'b0}),
        .O(axaddr_incr_p[6:3]),
        .S({Q[2:1],axaddr_incr_p_reg0_carry_i_1__0_n_0,axaddr_incr}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 axaddr_incr_p_reg0_carry__0
       (.CI(axaddr_incr_p_reg0_carry_n_0),
        .CO({axaddr_incr_p_reg0_carry__0_n_0,axaddr_incr_p_reg0_carry__0_n_1,axaddr_incr_p_reg0_carry__0_n_2,axaddr_incr_p_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[10:7]),
        .S(Q[6:3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 axaddr_incr_p_reg0_carry__1
       (.CI(axaddr_incr_p_reg0_carry__0_n_0),
        .CO({axaddr_incr_p_reg0_carry__1_n_0,axaddr_incr_p_reg0_carry__1_n_1,axaddr_incr_p_reg0_carry__1_n_2,axaddr_incr_p_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[14:11]),
        .S(Q[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 axaddr_incr_p_reg0_carry__2
       (.CI(axaddr_incr_p_reg0_carry__1_n_0),
        .CO({axaddr_incr_p_reg0_carry__2_n_0,axaddr_incr_p_reg0_carry__2_n_1,axaddr_incr_p_reg0_carry__2_n_2,axaddr_incr_p_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[18:15]),
        .S(Q[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 axaddr_incr_p_reg0_carry__3
       (.CI(axaddr_incr_p_reg0_carry__2_n_0),
        .CO({axaddr_incr_p_reg0_carry__3_n_0,axaddr_incr_p_reg0_carry__3_n_1,axaddr_incr_p_reg0_carry__3_n_2,axaddr_incr_p_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[22:19]),
        .S(Q[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 axaddr_incr_p_reg0_carry__4
       (.CI(axaddr_incr_p_reg0_carry__3_n_0),
        .CO({NLW_axaddr_incr_p_reg0_carry__4_CO_UNCONNECTED[3],axaddr_incr_p_reg0_carry__4_n_1,axaddr_incr_p_reg0_carry__4_n_2,axaddr_incr_p_reg0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[26:23]),
        .S(Q[22:19]));
  LUT1 #(
    .INIT(2'h1)) 
    axaddr_incr_p_reg0_carry_i_1__0
       (.I0(Q[0]),
        .O(axaddr_incr_p_reg0_carry_i_1__0_n_0));
  FDRE \axaddr_incr_reg[0] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [0]),
        .Q(axaddr_incr_p[0]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[10] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [10]),
        .Q(Q[6]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[11] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [11]),
        .Q(Q[7]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[12] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [12]),
        .Q(Q[8]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[13] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [13]),
        .Q(Q[9]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[14] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [14]),
        .Q(Q[10]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[15] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [15]),
        .Q(Q[11]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[16] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [16]),
        .Q(Q[12]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[17] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [17]),
        .Q(Q[13]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[18] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [18]),
        .Q(Q[14]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[19] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [19]),
        .Q(Q[15]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[1] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [1]),
        .Q(axaddr_incr_p[1]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[20] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [20]),
        .Q(Q[16]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[21] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [21]),
        .Q(Q[17]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[22] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [22]),
        .Q(Q[18]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[23] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [23]),
        .Q(Q[19]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[24] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [24]),
        .Q(Q[20]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[25] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [25]),
        .Q(Q[21]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[26] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [26]),
        .Q(Q[22]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[2] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [2]),
        .Q(axaddr_incr_p[2]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[3] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [3]),
        .Q(axaddr_incr),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[4] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [4]),
        .Q(Q[0]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[5] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [5]),
        .Q(Q[1]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[6] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [6]),
        .Q(Q[2]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[7] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [7]),
        .Q(Q[3]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[8] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [8]),
        .Q(Q[4]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[9] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_0 [9]),
        .Q(Q[5]),
        .R(areset_d1));
  FDSE \axlen_cnt_reg[0] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [0]),
        .Q(\axlen_cnt_reg[7]_0 [0]),
        .S(areset_d1));
  FDSE \axlen_cnt_reg[1] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [1]),
        .Q(\axlen_cnt_reg[7]_0 [1]),
        .S(areset_d1));
  FDSE \axlen_cnt_reg[2] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [2]),
        .Q(\axlen_cnt_reg[7]_0 [2]),
        .S(areset_d1));
  FDSE \axlen_cnt_reg[3] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [3]),
        .Q(\axlen_cnt_reg[7]_0 [3]),
        .S(areset_d1));
  FDRE \axlen_cnt_reg[4] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [4]),
        .Q(\axlen_cnt_reg[7]_0 [4]),
        .R(areset_d1));
  FDRE \axlen_cnt_reg[5] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [5]),
        .Q(\axlen_cnt_reg[7]_0 [5]),
        .R(areset_d1));
  FDRE \axlen_cnt_reg[6] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [6]),
        .Q(\axlen_cnt_reg[7]_0 [6]),
        .R(areset_d1));
  FDRE \axlen_cnt_reg[7] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [7]),
        .Q(\axlen_cnt_reg[7]_0 [7]),
        .R(areset_d1));
  LUT6 #(
    .INIT(64'hFC30FFFFFC30AAAA)) 
    int_next_pending_r_i_5
       (.I0(\axlen_cnt_reg[7]_0 [6]),
        .I1(int_next_pending_r_i_2),
        .I2(axlen),
        .I3(s_axi_awlen),
        .I4(int_next_pending_r_i_2_0),
        .I5(\axlen_cnt_reg[7]_0 [7]),
        .O(\axlen_cnt_reg[6]_0 ));
  FDSE int_next_pending_r_reg
       (.C(sel_first_r_reg_0),
        .CE(1'b1),
        .D(int_next_pending_r_reg_0),
        .Q(int_next_pending_r),
        .S(areset_d1));
  FDRE sel_first_r_reg
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(axaddr_incr1),
        .Q(sel_first_r),
        .R(areset_d1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_incr_cmd" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_incr_cmd__parameterized0
   (out,
    sel_first_r,
    int_next_pending_r,
    \axlen_cnt_reg[6]_0 ,
    Q,
    \axaddr_incr_reg[26]_0 ,
    in0,
    areset_d1,
    E,
    axaddr_incr1,
    sel_first_r_reg_0,
    int_next_pending_r_reg_0,
    axi_mc_incr_cmd_byte_addr__0,
    S,
    int_next_pending_r_i_2__1,
    int_next_pending_r_i_2__1_0,
    s_axi_arlen,
    int_next_pending_r_i_2__1_1,
    \axaddr_incr_reg[26]_1 ,
    \axlen_cnt_reg[7]_0 );
  output [26:0]out;
  output sel_first_r;
  output int_next_pending_r;
  output \axlen_cnt_reg[6]_0 ;
  output [7:0]Q;
  output [26:0]\axaddr_incr_reg[26]_0 ;
  input [2:0]in0;
  input areset_d1;
  input [0:0]E;
  input axaddr_incr1;
  input sel_first_r_reg_0;
  input int_next_pending_r_reg_0;
  input [22:0]axi_mc_incr_cmd_byte_addr__0;
  input [0:0]S;
  input int_next_pending_r_i_2__1;
  input int_next_pending_r_i_2__1_0;
  input [0:0]s_axi_arlen;
  input int_next_pending_r_i_2__1_1;
  input [26:0]\axaddr_incr_reg[26]_1 ;
  input [7:0]\axlen_cnt_reg[7]_0 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire areset_d1;
  wire axaddr_incr1;
  (* RTL_KEEP = "true" *) wire [26:0]axaddr_incr_p;
  wire axaddr_incr_p_reg0_carry__0_n_0;
  wire axaddr_incr_p_reg0_carry__0_n_1;
  wire axaddr_incr_p_reg0_carry__0_n_2;
  wire axaddr_incr_p_reg0_carry__0_n_3;
  wire axaddr_incr_p_reg0_carry__1_n_0;
  wire axaddr_incr_p_reg0_carry__1_n_1;
  wire axaddr_incr_p_reg0_carry__1_n_2;
  wire axaddr_incr_p_reg0_carry__1_n_3;
  wire axaddr_incr_p_reg0_carry__2_n_0;
  wire axaddr_incr_p_reg0_carry__2_n_1;
  wire axaddr_incr_p_reg0_carry__2_n_2;
  wire axaddr_incr_p_reg0_carry__2_n_3;
  wire axaddr_incr_p_reg0_carry__3_n_0;
  wire axaddr_incr_p_reg0_carry__3_n_1;
  wire axaddr_incr_p_reg0_carry__3_n_2;
  wire axaddr_incr_p_reg0_carry__3_n_3;
  wire axaddr_incr_p_reg0_carry__4_n_1;
  wire axaddr_incr_p_reg0_carry__4_n_2;
  wire axaddr_incr_p_reg0_carry__4_n_3;
  wire axaddr_incr_p_reg0_carry_n_0;
  wire axaddr_incr_p_reg0_carry_n_1;
  wire axaddr_incr_p_reg0_carry_n_2;
  wire axaddr_incr_p_reg0_carry_n_3;
  wire [26:0]\axaddr_incr_reg[26]_0 ;
  wire [26:0]\axaddr_incr_reg[26]_1 ;
  wire [22:0]axi_mc_incr_cmd_byte_addr__0;
  wire \axlen_cnt_reg[6]_0 ;
  wire [7:0]\axlen_cnt_reg[7]_0 ;
  wire int_next_pending_r;
  wire int_next_pending_r_i_2__1;
  wire int_next_pending_r_i_2__1_0;
  wire int_next_pending_r_i_2__1_1;
  wire int_next_pending_r_reg_0;
  wire [0:0]s_axi_arlen;
  wire sel_first_r;
  wire sel_first_r_reg_0;
  wire [3:3]NLW_axaddr_incr_p_reg0_carry__4_CO_UNCONNECTED;

  assign axaddr_incr_p[2:0] = in0[2:0];
  assign out[26:0] = axaddr_incr_p;
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 axaddr_incr_p_reg0_carry
       (.CI(1'b0),
        .CO({axaddr_incr_p_reg0_carry_n_0,axaddr_incr_p_reg0_carry_n_1,axaddr_incr_p_reg0_carry_n_2,axaddr_incr_p_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O(axaddr_incr_p[6:3]),
        .S({axi_mc_incr_cmd_byte_addr__0[2:1],S,axi_mc_incr_cmd_byte_addr__0[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 axaddr_incr_p_reg0_carry__0
       (.CI(axaddr_incr_p_reg0_carry_n_0),
        .CO({axaddr_incr_p_reg0_carry__0_n_0,axaddr_incr_p_reg0_carry__0_n_1,axaddr_incr_p_reg0_carry__0_n_2,axaddr_incr_p_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[10:7]),
        .S(axi_mc_incr_cmd_byte_addr__0[6:3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 axaddr_incr_p_reg0_carry__1
       (.CI(axaddr_incr_p_reg0_carry__0_n_0),
        .CO({axaddr_incr_p_reg0_carry__1_n_0,axaddr_incr_p_reg0_carry__1_n_1,axaddr_incr_p_reg0_carry__1_n_2,axaddr_incr_p_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[14:11]),
        .S(axi_mc_incr_cmd_byte_addr__0[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 axaddr_incr_p_reg0_carry__2
       (.CI(axaddr_incr_p_reg0_carry__1_n_0),
        .CO({axaddr_incr_p_reg0_carry__2_n_0,axaddr_incr_p_reg0_carry__2_n_1,axaddr_incr_p_reg0_carry__2_n_2,axaddr_incr_p_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[18:15]),
        .S(axi_mc_incr_cmd_byte_addr__0[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 axaddr_incr_p_reg0_carry__3
       (.CI(axaddr_incr_p_reg0_carry__2_n_0),
        .CO({axaddr_incr_p_reg0_carry__3_n_0,axaddr_incr_p_reg0_carry__3_n_1,axaddr_incr_p_reg0_carry__3_n_2,axaddr_incr_p_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[22:19]),
        .S(axi_mc_incr_cmd_byte_addr__0[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 axaddr_incr_p_reg0_carry__4
       (.CI(axaddr_incr_p_reg0_carry__3_n_0),
        .CO({NLW_axaddr_incr_p_reg0_carry__4_CO_UNCONNECTED[3],axaddr_incr_p_reg0_carry__4_n_1,axaddr_incr_p_reg0_carry__4_n_2,axaddr_incr_p_reg0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[26:23]),
        .S(axi_mc_incr_cmd_byte_addr__0[22:19]));
  FDRE \axaddr_incr_reg[0] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [0]),
        .Q(\axaddr_incr_reg[26]_0 [0]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[10] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [10]),
        .Q(\axaddr_incr_reg[26]_0 [10]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[11] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [11]),
        .Q(\axaddr_incr_reg[26]_0 [11]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[12] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [12]),
        .Q(\axaddr_incr_reg[26]_0 [12]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[13] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [13]),
        .Q(\axaddr_incr_reg[26]_0 [13]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[14] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [14]),
        .Q(\axaddr_incr_reg[26]_0 [14]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[15] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [15]),
        .Q(\axaddr_incr_reg[26]_0 [15]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[16] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [16]),
        .Q(\axaddr_incr_reg[26]_0 [16]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[17] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [17]),
        .Q(\axaddr_incr_reg[26]_0 [17]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[18] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [18]),
        .Q(\axaddr_incr_reg[26]_0 [18]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[19] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [19]),
        .Q(\axaddr_incr_reg[26]_0 [19]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[1] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [1]),
        .Q(\axaddr_incr_reg[26]_0 [1]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[20] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [20]),
        .Q(\axaddr_incr_reg[26]_0 [20]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[21] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [21]),
        .Q(\axaddr_incr_reg[26]_0 [21]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[22] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [22]),
        .Q(\axaddr_incr_reg[26]_0 [22]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[23] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [23]),
        .Q(\axaddr_incr_reg[26]_0 [23]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[24] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [24]),
        .Q(\axaddr_incr_reg[26]_0 [24]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[25] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [25]),
        .Q(\axaddr_incr_reg[26]_0 [25]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[26] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [26]),
        .Q(\axaddr_incr_reg[26]_0 [26]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[2] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [2]),
        .Q(\axaddr_incr_reg[26]_0 [2]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[3] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [3]),
        .Q(\axaddr_incr_reg[26]_0 [3]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[4] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [4]),
        .Q(\axaddr_incr_reg[26]_0 [4]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[5] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [5]),
        .Q(\axaddr_incr_reg[26]_0 [5]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[6] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [6]),
        .Q(\axaddr_incr_reg[26]_0 [6]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[7] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [7]),
        .Q(\axaddr_incr_reg[26]_0 [7]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[8] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [8]),
        .Q(\axaddr_incr_reg[26]_0 [8]),
        .R(areset_d1));
  FDRE \axaddr_incr_reg[9] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axaddr_incr_reg[26]_1 [9]),
        .Q(\axaddr_incr_reg[26]_0 [9]),
        .R(areset_d1));
  FDSE \axlen_cnt_reg[0] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_0 [0]),
        .Q(Q[0]),
        .S(areset_d1));
  FDSE \axlen_cnt_reg[1] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_0 [1]),
        .Q(Q[1]),
        .S(areset_d1));
  FDSE \axlen_cnt_reg[2] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_0 [2]),
        .Q(Q[2]),
        .S(areset_d1));
  FDSE \axlen_cnt_reg[3] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_0 [3]),
        .Q(Q[3]),
        .S(areset_d1));
  FDRE \axlen_cnt_reg[4] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(areset_d1));
  FDRE \axlen_cnt_reg[5] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(areset_d1));
  FDRE \axlen_cnt_reg[6] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(areset_d1));
  FDRE \axlen_cnt_reg[7] 
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(\axlen_cnt_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(areset_d1));
  LUT6 #(
    .INIT(64'hFC30FFFFFC30AAAA)) 
    int_next_pending_r_i_5__0
       (.I0(Q[6]),
        .I1(int_next_pending_r_i_2__1),
        .I2(int_next_pending_r_i_2__1_0),
        .I3(s_axi_arlen),
        .I4(int_next_pending_r_i_2__1_1),
        .I5(Q[7]),
        .O(\axlen_cnt_reg[6]_0 ));
  FDSE int_next_pending_r_reg
       (.C(sel_first_r_reg_0),
        .CE(1'b1),
        .D(int_next_pending_r_reg_0),
        .Q(int_next_pending_r),
        .S(areset_d1));
  FDRE sel_first_r_reg
       (.C(sel_first_r_reg_0),
        .CE(E),
        .D(axaddr_incr1),
        .Q(sel_first_r),
        .R(areset_d1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_r_channel" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_r_channel
   (s_axi_rvalid,
    E,
    rd_cmd_en,
    app_en,
    next,
    s_axi_rlast,
    int_addr1,
    s_axi_rdata,
    s_axi_rid,
    r_ignore_end,
    \cnt_read_reg[0] ,
    r_ignore_begin,
    areset_d1,
    s_axi_rready,
    r_push,
    app_en_r1_reg,
    wr_cmd_en,
    app_rdy,
    rd_data_en,
    arvalid_int,
    s_axi_arvalid,
    s_axi_arburst,
    sel_first_r_reg,
    in,
    \trans_buf_out_r1_reg[6]_0 );
  output s_axi_rvalid;
  output [0:0]E;
  output rd_cmd_en;
  output app_en;
  output next;
  output s_axi_rlast;
  output int_addr1;
  output [63:0]s_axi_rdata;
  output [3:0]s_axi_rid;
  input r_ignore_end;
  input \cnt_read_reg[0] ;
  input r_ignore_begin;
  input areset_d1;
  input s_axi_rready;
  input r_push;
  input app_en_r1_reg;
  input wr_cmd_en;
  input app_rdy;
  input rd_data_en;
  input arvalid_int;
  input s_axi_arvalid;
  input [0:0]s_axi_arburst;
  input sel_first_r_reg;
  input [63:0]in;
  input [4:0]\trans_buf_out_r1_reg[6]_0 ;

  wire [0:0]E;
  wire app_en;
  wire app_en_r1_reg;
  wire app_rdy;
  wire areset_d1;
  wire arvalid_int;
  wire \cnt_read_reg[0] ;
  wire ignore_begin;
  wire [63:0]in;
  wire int_addr1;
  wire load_stage1;
  wire next;
  wire p_4_in;
  wire r_ignore_begin;
  wire r_ignore_end;
  wire r_push;
  wire rd_cmd_en;
  wire rd_data_en;
  wire rd_data_fifo_0_n_0;
  wire rd_data_fifo_0_n_2;
  wire rd_last_r;
  wire [0:0]s_axi_arburst;
  wire s_axi_arvalid;
  wire [63:0]s_axi_rdata;
  wire [3:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire sel_first_r_reg;
  wire [1:0]state;
  wire [6:0]trans_buf_out_r1;
  wire [4:0]\trans_buf_out_r1_reg[6]_0 ;
  wire \trans_buf_out_r_reg_n_0_[0] ;
  wire \trans_buf_out_r_reg_n_0_[2] ;
  wire [1:0]trans_in;
  wire [6:0]trans_out;
  wire transaction_fifo_0_n_0;
  wire transaction_fifo_0_n_10;
  wire transaction_fifo_0_n_11;
  wire transaction_fifo_0_n_12;
  wire transaction_fifo_0_n_21;
  wire transaction_fifo_0_n_22;
  wire transaction_fifo_0_n_6;
  wire transaction_fifo_0_n_7;
  wire transaction_fifo_0_n_8;
  wire transaction_fifo_0_n_9;
  wire wr_cmd_en;

  (* FSM_ENCODED_STATES = "TWO:00,ZERO:11,iSTATE:10,ONE:01" *) 
  FDSE \FSM_sequential_state_reg[0] 
       (.C(\cnt_read_reg[0] ),
        .CE(1'b1),
        .D(transaction_fifo_0_n_22),
        .Q(state[0]),
        .S(areset_d1));
  (* FSM_ENCODED_STATES = "TWO:00,ZERO:11,iSTATE:10,ONE:01" *) 
  FDSE \FSM_sequential_state_reg[1] 
       (.C(\cnt_read_reg[0] ),
        .CE(1'b1),
        .D(transaction_fifo_0_n_21),
        .Q(state[1]),
        .S(areset_d1));
  FDRE r_ignore_begin_r_reg
       (.C(\cnt_read_reg[0] ),
        .CE(1'b1),
        .D(r_ignore_begin),
        .Q(trans_in[1]),
        .R(1'b0));
  FDRE r_ignore_end_r_reg
       (.C(\cnt_read_reg[0] ),
        .CE(1'b1),
        .D(r_ignore_end),
        .Q(trans_in[0]),
        .R(1'b0));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_fifo__parameterized0 rd_data_fifo_0
       (.Q({ignore_begin,\trans_buf_out_r_reg_n_0_[0] }),
        .areset_d1(areset_d1),
        .\cnt_read_reg[3]_0 (rd_data_fifo_0_n_2),
        .\cnt_read_reg[6]_0 (\cnt_read_reg[0] ),
        .in(in),
        .p_4_in(p_4_in),
        .rd_data_en(rd_data_en),
        .rd_last_r(rd_last_r),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .\trans_buf_out_r_reg[0] (rd_data_fifo_0_n_0));
  FDRE rd_last_r_reg
       (.C(\cnt_read_reg[0] ),
        .CE(1'b1),
        .D(rd_data_fifo_0_n_0),
        .Q(rd_last_r),
        .R(areset_d1));
  LUT3 #(
    .INIT(8'h28)) 
    s_axi_rlast_INST_0
       (.I0(\trans_buf_out_r_reg_n_0_[2] ),
        .I1(rd_last_r),
        .I2(\trans_buf_out_r_reg_n_0_[0] ),
        .O(s_axi_rlast));
  FDRE \trans_buf_out_r1_reg[0] 
       (.C(\cnt_read_reg[0] ),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[0]),
        .Q(trans_buf_out_r1[0]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[1] 
       (.C(\cnt_read_reg[0] ),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[1]),
        .Q(trans_buf_out_r1[1]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[2] 
       (.C(\cnt_read_reg[0] ),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[2]),
        .Q(trans_buf_out_r1[2]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[3] 
       (.C(\cnt_read_reg[0] ),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[3]),
        .Q(trans_buf_out_r1[3]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[4] 
       (.C(\cnt_read_reg[0] ),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[4]),
        .Q(trans_buf_out_r1[4]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[5] 
       (.C(\cnt_read_reg[0] ),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[5]),
        .Q(trans_buf_out_r1[5]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[6] 
       (.C(\cnt_read_reg[0] ),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[6]),
        .Q(trans_buf_out_r1[6]),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[0] 
       (.C(\cnt_read_reg[0] ),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_12),
        .Q(\trans_buf_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[1] 
       (.C(\cnt_read_reg[0] ),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_11),
        .Q(ignore_begin),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[2] 
       (.C(\cnt_read_reg[0] ),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_10),
        .Q(\trans_buf_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[3] 
       (.C(\cnt_read_reg[0] ),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_9),
        .Q(s_axi_rid[0]),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[4] 
       (.C(\cnt_read_reg[0] ),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_8),
        .Q(s_axi_rid[1]),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[5] 
       (.C(\cnt_read_reg[0] ),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_7),
        .Q(s_axi_rid[2]),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[6] 
       (.C(\cnt_read_reg[0] ),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_6),
        .Q(s_axi_rid[3]),
        .R(1'b0));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_fifo__parameterized1 transaction_fifo_0
       (.D({transaction_fifo_0_n_6,transaction_fifo_0_n_7,transaction_fifo_0_n_8,transaction_fifo_0_n_9,transaction_fifo_0_n_10,transaction_fifo_0_n_11,transaction_fifo_0_n_12}),
        .E(transaction_fifo_0_n_0),
        .\FSM_sequential_state_reg[0] (transaction_fifo_0_n_21),
        .\FSM_sequential_state_reg[0]_0 (transaction_fifo_0_n_22),
        .\FSM_sequential_state_reg[1] (load_stage1),
        .Q(trans_buf_out_r1),
        .\app_addr_r1_reg[3] (rd_data_fifo_0_n_2),
        .app_en(app_en),
        .app_en_r1_reg(app_en_r1_reg),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(E),
        .areset_d1(areset_d1),
        .arvalid_int(arvalid_int),
        .\cnt_read_reg[0]_0 (\cnt_read_reg[0] ),
        .in({\trans_buf_out_r1_reg[6]_0 ,trans_in}),
        .int_addr1(int_addr1),
        .next(next),
        .out(trans_out),
        .p_4_in(p_4_in),
        .r_push(r_push),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_0(rd_cmd_en),
        .sel_first_r_reg(sel_first_r_reg),
        .state(state),
        .wr_cmd_en(wr_cmd_en));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_w_channel" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_w_channel
   (wready_reg_0,
    mc_app_wdf_last_reg,
    \gen_bc2.state_reg_0 ,
    next_mc_app_wdf_mask,
    w_data_rdy,
    next_mc_app_wdf_data,
    areset_d1,
    valid_reg_0,
    w_ignore_end,
    app_wdf_rdy,
    mc_app_wdf_last_reg_reg_0,
    s_axi_wvalid,
    app_wdf_rdy_r_copy2,
    app_wdf_wren_r1,
    s_axi_wstrb,
    w_ignore_begin,
    awvalid_int,
    s_axi_wdata);
  output wready_reg_0;
  output mc_app_wdf_last_reg;
  output \gen_bc2.state_reg_0 ;
  output [7:0]next_mc_app_wdf_mask;
  output w_data_rdy;
  output [63:0]next_mc_app_wdf_data;
  input areset_d1;
  input valid_reg_0;
  input w_ignore_end;
  input app_wdf_rdy;
  input mc_app_wdf_last_reg_reg_0;
  input s_axi_wvalid;
  input app_wdf_rdy_r_copy2;
  input app_wdf_wren_r1;
  input [7:0]s_axi_wstrb;
  input w_ignore_begin;
  input awvalid_int;
  input [63:0]s_axi_wdata;

  wire app_wdf_rdy;
  wire app_wdf_rdy_r_copy2;
  wire app_wdf_wren_r1;
  wire areset_d1;
  wire assert_wren__2;
  wire awvalid_int;
  wire disable_data__2;
  wire \gen_bc2.next_state ;
  wire \gen_bc2.state ;
  wire \gen_bc2.state_reg_0 ;
  wire \gen_bc2.w_ignore_end_r ;
  wire [63:0]mc_app_wdf_data_reg;
  wire mc_app_wdf_last_reg;
  wire mc_app_wdf_last_reg_reg_0;
  wire [7:0]mc_app_wdf_mask_reg;
  wire \mc_app_wdf_mask_reg[0]_i_1_n_0 ;
  wire \mc_app_wdf_mask_reg[1]_i_1_n_0 ;
  wire \mc_app_wdf_mask_reg[2]_i_1_n_0 ;
  wire \mc_app_wdf_mask_reg[3]_i_1_n_0 ;
  wire \mc_app_wdf_mask_reg[4]_i_1_n_0 ;
  wire \mc_app_wdf_mask_reg[5]_i_1_n_0 ;
  wire \mc_app_wdf_mask_reg[6]_i_1_n_0 ;
  wire \mc_app_wdf_mask_reg[7]_i_1_n_0 ;
  wire mc_app_wdf_wren_reg;
  wire [63:0]next_mc_app_wdf_data;
  wire [7:0]next_mc_app_wdf_mask;
  wire [63:0]next_wdf_data;
  wire [7:0]next_wdf_mask0;
  wire [63:0]s_axi_wdata;
  wire [7:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire valid;
  wire valid_reg_0;
  wire w_data_rdy;
  wire w_ignore_begin;
  wire w_ignore_end;
  wire [63:0]wdf_data;
  wire [7:0]wdf_mask;
  wire wready0;
  wire wready_reg_0;
  wire wvalid_int;

  LUT6 #(
    .INIT(64'hAAAAA80800000000)) 
    \app_addr_r1[25]_i_9 
       (.I0(\gen_bc2.state ),
        .I1(valid),
        .I2(wready_reg_0),
        .I3(s_axi_wvalid),
        .I4(\gen_bc2.w_ignore_end_r ),
        .I5(app_wdf_rdy),
        .O(w_data_rdy));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(wdf_data[0]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[0]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[10]_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(wdf_data[10]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[10]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[10]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[11]_i_1 
       (.I0(s_axi_wdata[11]),
        .I1(wdf_data[11]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[11]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[11]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[12]_i_1 
       (.I0(s_axi_wdata[12]),
        .I1(wdf_data[12]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[12]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[12]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[13]_i_1 
       (.I0(s_axi_wdata[13]),
        .I1(wdf_data[13]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[13]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[13]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[14]_i_1 
       (.I0(s_axi_wdata[14]),
        .I1(wdf_data[14]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[14]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[14]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[15]_i_1 
       (.I0(s_axi_wdata[15]),
        .I1(wdf_data[15]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[15]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[15]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[16]_i_1 
       (.I0(s_axi_wdata[16]),
        .I1(wdf_data[16]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[16]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[16]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[17]_i_1 
       (.I0(s_axi_wdata[17]),
        .I1(wdf_data[17]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[17]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[17]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[18]_i_1 
       (.I0(s_axi_wdata[18]),
        .I1(wdf_data[18]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[18]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[18]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[19]_i_1 
       (.I0(s_axi_wdata[19]),
        .I1(wdf_data[19]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[19]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[19]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(wdf_data[1]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[1]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[20]_i_1 
       (.I0(s_axi_wdata[20]),
        .I1(wdf_data[20]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[20]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[20]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[21]_i_1 
       (.I0(s_axi_wdata[21]),
        .I1(wdf_data[21]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[21]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[21]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[22]_i_1 
       (.I0(s_axi_wdata[22]),
        .I1(wdf_data[22]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[22]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[22]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[23]_i_1 
       (.I0(s_axi_wdata[23]),
        .I1(wdf_data[23]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[23]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[23]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[24]_i_1 
       (.I0(s_axi_wdata[24]),
        .I1(wdf_data[24]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[24]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[24]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[25]_i_1 
       (.I0(s_axi_wdata[25]),
        .I1(wdf_data[25]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[25]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[25]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[26]_i_1 
       (.I0(s_axi_wdata[26]),
        .I1(wdf_data[26]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[26]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[26]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[27]_i_1 
       (.I0(s_axi_wdata[27]),
        .I1(wdf_data[27]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[27]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[27]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[28]_i_1 
       (.I0(s_axi_wdata[28]),
        .I1(wdf_data[28]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[28]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[28]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[29]_i_1 
       (.I0(s_axi_wdata[29]),
        .I1(wdf_data[29]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[29]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[29]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(wdf_data[2]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[2]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[30]_i_1 
       (.I0(s_axi_wdata[30]),
        .I1(wdf_data[30]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[30]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[30]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[31]_i_1 
       (.I0(s_axi_wdata[31]),
        .I1(wdf_data[31]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[31]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[31]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[32]_i_1 
       (.I0(s_axi_wdata[32]),
        .I1(wdf_data[32]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[32]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[32]));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[33]_i_1 
       (.I0(s_axi_wdata[33]),
        .I1(wdf_data[33]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[33]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[33]));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[34]_i_1 
       (.I0(s_axi_wdata[34]),
        .I1(wdf_data[34]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[34]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[34]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[35]_i_1 
       (.I0(s_axi_wdata[35]),
        .I1(wdf_data[35]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[35]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[35]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[36]_i_1 
       (.I0(s_axi_wdata[36]),
        .I1(wdf_data[36]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[36]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[36]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[37]_i_1 
       (.I0(s_axi_wdata[37]),
        .I1(wdf_data[37]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[37]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[37]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[38]_i_1 
       (.I0(s_axi_wdata[38]),
        .I1(wdf_data[38]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[38]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[38]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[39]_i_1 
       (.I0(s_axi_wdata[39]),
        .I1(wdf_data[39]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[39]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[39]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[3]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(wdf_data[3]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[3]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[40]_i_1 
       (.I0(s_axi_wdata[40]),
        .I1(wdf_data[40]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[40]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[40]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[41]_i_1 
       (.I0(s_axi_wdata[41]),
        .I1(wdf_data[41]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[41]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[41]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[42]_i_1 
       (.I0(s_axi_wdata[42]),
        .I1(wdf_data[42]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[42]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[42]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[43]_i_1 
       (.I0(s_axi_wdata[43]),
        .I1(wdf_data[43]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[43]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[43]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[44]_i_1 
       (.I0(s_axi_wdata[44]),
        .I1(wdf_data[44]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[44]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[44]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[45]_i_1 
       (.I0(s_axi_wdata[45]),
        .I1(wdf_data[45]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[45]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[45]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[46]_i_1 
       (.I0(s_axi_wdata[46]),
        .I1(wdf_data[46]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[46]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[46]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[47]_i_1 
       (.I0(s_axi_wdata[47]),
        .I1(wdf_data[47]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[47]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[47]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[48]_i_1 
       (.I0(s_axi_wdata[48]),
        .I1(wdf_data[48]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[48]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[48]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[49]_i_1 
       (.I0(s_axi_wdata[49]),
        .I1(wdf_data[49]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[49]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[49]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[4]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(wdf_data[4]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[4]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[4]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[50]_i_1 
       (.I0(s_axi_wdata[50]),
        .I1(wdf_data[50]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[50]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[50]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[51]_i_1 
       (.I0(s_axi_wdata[51]),
        .I1(wdf_data[51]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[51]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[51]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[52]_i_1 
       (.I0(s_axi_wdata[52]),
        .I1(wdf_data[52]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[52]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[52]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[53]_i_1 
       (.I0(s_axi_wdata[53]),
        .I1(wdf_data[53]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[53]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[53]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[54]_i_1 
       (.I0(s_axi_wdata[54]),
        .I1(wdf_data[54]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[54]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[54]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[55]_i_1 
       (.I0(s_axi_wdata[55]),
        .I1(wdf_data[55]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[55]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[55]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[56]_i_1 
       (.I0(s_axi_wdata[56]),
        .I1(wdf_data[56]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[56]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[56]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[57]_i_1 
       (.I0(s_axi_wdata[57]),
        .I1(wdf_data[57]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[57]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[57]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[58]_i_1 
       (.I0(s_axi_wdata[58]),
        .I1(wdf_data[58]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[58]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[58]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[59]_i_1 
       (.I0(s_axi_wdata[59]),
        .I1(wdf_data[59]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[59]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[59]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[5]_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(wdf_data[5]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[5]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[60]_i_1 
       (.I0(s_axi_wdata[60]),
        .I1(wdf_data[60]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[60]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[60]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[61]_i_1 
       (.I0(s_axi_wdata[61]),
        .I1(wdf_data[61]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[61]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[61]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[62]_i_1 
       (.I0(s_axi_wdata[62]),
        .I1(wdf_data[62]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[62]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[62]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[63]_i_1 
       (.I0(s_axi_wdata[63]),
        .I1(wdf_data[63]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[63]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[63]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[6]_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(wdf_data[6]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[6]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[7]_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(wdf_data[7]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[7]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[7]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[8]_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(wdf_data[8]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[8]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[8]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \app_wdf_data_r1[9]_i_1 
       (.I0(s_axi_wdata[9]),
        .I1(wdf_data[9]),
        .I2(wready_reg_0),
        .I3(mc_app_wdf_data_reg[9]),
        .I4(app_wdf_rdy),
        .O(next_mc_app_wdf_data[9]));
  LUT6 #(
    .INIT(64'hBAFEFFFFBAFE0000)) 
    \app_wdf_mask_r1[0]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[0]),
        .I3(s_axi_wstrb[0]),
        .I4(app_wdf_rdy),
        .I5(mc_app_wdf_mask_reg[0]),
        .O(next_mc_app_wdf_mask[0]));
  LUT6 #(
    .INIT(64'hBAFEFFFFBAFE0000)) 
    \app_wdf_mask_r1[1]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[1]),
        .I3(s_axi_wstrb[1]),
        .I4(app_wdf_rdy),
        .I5(mc_app_wdf_mask_reg[1]),
        .O(next_mc_app_wdf_mask[1]));
  LUT6 #(
    .INIT(64'hBAFEFFFFBAFE0000)) 
    \app_wdf_mask_r1[2]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[2]),
        .I3(s_axi_wstrb[2]),
        .I4(app_wdf_rdy),
        .I5(mc_app_wdf_mask_reg[2]),
        .O(next_mc_app_wdf_mask[2]));
  LUT6 #(
    .INIT(64'hBAFEFFFFBAFE0000)) 
    \app_wdf_mask_r1[3]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[3]),
        .I3(s_axi_wstrb[3]),
        .I4(app_wdf_rdy),
        .I5(mc_app_wdf_mask_reg[3]),
        .O(next_mc_app_wdf_mask[3]));
  LUT6 #(
    .INIT(64'hBAFEFFFFBAFE0000)) 
    \app_wdf_mask_r1[4]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[4]),
        .I3(s_axi_wstrb[4]),
        .I4(app_wdf_rdy),
        .I5(mc_app_wdf_mask_reg[4]),
        .O(next_mc_app_wdf_mask[4]));
  LUT6 #(
    .INIT(64'hBAFEFFFFBAFE0000)) 
    \app_wdf_mask_r1[5]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[5]),
        .I3(s_axi_wstrb[5]),
        .I4(app_wdf_rdy),
        .I5(mc_app_wdf_mask_reg[5]),
        .O(next_mc_app_wdf_mask[5]));
  LUT6 #(
    .INIT(64'hBAFEFFFFBAFE0000)) 
    \app_wdf_mask_r1[6]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[6]),
        .I3(s_axi_wstrb[6]),
        .I4(app_wdf_rdy),
        .I5(mc_app_wdf_mask_reg[6]),
        .O(next_mc_app_wdf_mask[6]));
  LUT6 #(
    .INIT(64'hBAFEFFFFBAFE0000)) 
    \app_wdf_mask_r1[7]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[7]),
        .I3(s_axi_wstrb[7]),
        .I4(app_wdf_rdy),
        .I5(mc_app_wdf_mask_reg[7]),
        .O(next_mc_app_wdf_mask[7]));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    app_wdf_wren_r1_i_1
       (.I0(\gen_bc2.next_state ),
        .I1(\gen_bc2.state ),
        .I2(app_wdf_rdy),
        .I3(mc_app_wdf_wren_reg),
        .I4(app_wdf_rdy_r_copy2),
        .I5(app_wdf_wren_r1),
        .O(\gen_bc2.state_reg_0 ));
  LUT5 #(
    .INIT(32'h74444444)) 
    \gen_bc2.state_i_1 
       (.I0(mc_app_wdf_last_reg_reg_0),
        .I1(\gen_bc2.state ),
        .I2(awvalid_int),
        .I3(wvalid_int),
        .I4(app_wdf_rdy),
        .O(\gen_bc2.next_state ));
  FDRE \gen_bc2.state_reg 
       (.C(valid_reg_0),
        .CE(1'b1),
        .D(\gen_bc2.next_state ),
        .Q(\gen_bc2.state ),
        .R(areset_d1));
  FDRE \gen_bc2.w_ignore_end_r_reg 
       (.C(valid_reg_0),
        .CE(1'b1),
        .D(w_ignore_end),
        .Q(\gen_bc2.w_ignore_end_r ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(wdf_data[0]),
        .I2(wready_reg_0),
        .O(next_wdf_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[10]_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(wdf_data[10]),
        .I2(wready_reg_0),
        .O(next_wdf_data[10]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[11]_i_1 
       (.I0(s_axi_wdata[11]),
        .I1(wdf_data[11]),
        .I2(wready_reg_0),
        .O(next_wdf_data[11]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[12]_i_1 
       (.I0(s_axi_wdata[12]),
        .I1(wdf_data[12]),
        .I2(wready_reg_0),
        .O(next_wdf_data[12]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[13]_i_1 
       (.I0(s_axi_wdata[13]),
        .I1(wdf_data[13]),
        .I2(wready_reg_0),
        .O(next_wdf_data[13]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[14]_i_1 
       (.I0(s_axi_wdata[14]),
        .I1(wdf_data[14]),
        .I2(wready_reg_0),
        .O(next_wdf_data[14]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[15]_i_1 
       (.I0(s_axi_wdata[15]),
        .I1(wdf_data[15]),
        .I2(wready_reg_0),
        .O(next_wdf_data[15]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[16]_i_1 
       (.I0(s_axi_wdata[16]),
        .I1(wdf_data[16]),
        .I2(wready_reg_0),
        .O(next_wdf_data[16]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[17]_i_1 
       (.I0(s_axi_wdata[17]),
        .I1(wdf_data[17]),
        .I2(wready_reg_0),
        .O(next_wdf_data[17]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[18]_i_1 
       (.I0(s_axi_wdata[18]),
        .I1(wdf_data[18]),
        .I2(wready_reg_0),
        .O(next_wdf_data[18]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[19]_i_1 
       (.I0(s_axi_wdata[19]),
        .I1(wdf_data[19]),
        .I2(wready_reg_0),
        .O(next_wdf_data[19]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(wdf_data[1]),
        .I2(wready_reg_0),
        .O(next_wdf_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[20]_i_1 
       (.I0(s_axi_wdata[20]),
        .I1(wdf_data[20]),
        .I2(wready_reg_0),
        .O(next_wdf_data[20]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[21]_i_1 
       (.I0(s_axi_wdata[21]),
        .I1(wdf_data[21]),
        .I2(wready_reg_0),
        .O(next_wdf_data[21]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[22]_i_1 
       (.I0(s_axi_wdata[22]),
        .I1(wdf_data[22]),
        .I2(wready_reg_0),
        .O(next_wdf_data[22]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[23]_i_1 
       (.I0(s_axi_wdata[23]),
        .I1(wdf_data[23]),
        .I2(wready_reg_0),
        .O(next_wdf_data[23]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[24]_i_1 
       (.I0(s_axi_wdata[24]),
        .I1(wdf_data[24]),
        .I2(wready_reg_0),
        .O(next_wdf_data[24]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[25]_i_1 
       (.I0(s_axi_wdata[25]),
        .I1(wdf_data[25]),
        .I2(wready_reg_0),
        .O(next_wdf_data[25]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[26]_i_1 
       (.I0(s_axi_wdata[26]),
        .I1(wdf_data[26]),
        .I2(wready_reg_0),
        .O(next_wdf_data[26]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[27]_i_1 
       (.I0(s_axi_wdata[27]),
        .I1(wdf_data[27]),
        .I2(wready_reg_0),
        .O(next_wdf_data[27]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[28]_i_1 
       (.I0(s_axi_wdata[28]),
        .I1(wdf_data[28]),
        .I2(wready_reg_0),
        .O(next_wdf_data[28]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[29]_i_1 
       (.I0(s_axi_wdata[29]),
        .I1(wdf_data[29]),
        .I2(wready_reg_0),
        .O(next_wdf_data[29]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(wdf_data[2]),
        .I2(wready_reg_0),
        .O(next_wdf_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[30]_i_1 
       (.I0(s_axi_wdata[30]),
        .I1(wdf_data[30]),
        .I2(wready_reg_0),
        .O(next_wdf_data[30]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[31]_i_1 
       (.I0(s_axi_wdata[31]),
        .I1(wdf_data[31]),
        .I2(wready_reg_0),
        .O(next_wdf_data[31]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[32]_i_1 
       (.I0(s_axi_wdata[32]),
        .I1(wdf_data[32]),
        .I2(wready_reg_0),
        .O(next_wdf_data[32]));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[33]_i_1 
       (.I0(s_axi_wdata[33]),
        .I1(wdf_data[33]),
        .I2(wready_reg_0),
        .O(next_wdf_data[33]));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[34]_i_1 
       (.I0(s_axi_wdata[34]),
        .I1(wdf_data[34]),
        .I2(wready_reg_0),
        .O(next_wdf_data[34]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[35]_i_1 
       (.I0(s_axi_wdata[35]),
        .I1(wdf_data[35]),
        .I2(wready_reg_0),
        .O(next_wdf_data[35]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[36]_i_1 
       (.I0(s_axi_wdata[36]),
        .I1(wdf_data[36]),
        .I2(wready_reg_0),
        .O(next_wdf_data[36]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[37]_i_1 
       (.I0(s_axi_wdata[37]),
        .I1(wdf_data[37]),
        .I2(wready_reg_0),
        .O(next_wdf_data[37]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[38]_i_1 
       (.I0(s_axi_wdata[38]),
        .I1(wdf_data[38]),
        .I2(wready_reg_0),
        .O(next_wdf_data[38]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[39]_i_1 
       (.I0(s_axi_wdata[39]),
        .I1(wdf_data[39]),
        .I2(wready_reg_0),
        .O(next_wdf_data[39]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[3]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(wdf_data[3]),
        .I2(wready_reg_0),
        .O(next_wdf_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[40]_i_1 
       (.I0(s_axi_wdata[40]),
        .I1(wdf_data[40]),
        .I2(wready_reg_0),
        .O(next_wdf_data[40]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[41]_i_1 
       (.I0(s_axi_wdata[41]),
        .I1(wdf_data[41]),
        .I2(wready_reg_0),
        .O(next_wdf_data[41]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[42]_i_1 
       (.I0(s_axi_wdata[42]),
        .I1(wdf_data[42]),
        .I2(wready_reg_0),
        .O(next_wdf_data[42]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[43]_i_1 
       (.I0(s_axi_wdata[43]),
        .I1(wdf_data[43]),
        .I2(wready_reg_0),
        .O(next_wdf_data[43]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[44]_i_1 
       (.I0(s_axi_wdata[44]),
        .I1(wdf_data[44]),
        .I2(wready_reg_0),
        .O(next_wdf_data[44]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[45]_i_1 
       (.I0(s_axi_wdata[45]),
        .I1(wdf_data[45]),
        .I2(wready_reg_0),
        .O(next_wdf_data[45]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[46]_i_1 
       (.I0(s_axi_wdata[46]),
        .I1(wdf_data[46]),
        .I2(wready_reg_0),
        .O(next_wdf_data[46]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[47]_i_1 
       (.I0(s_axi_wdata[47]),
        .I1(wdf_data[47]),
        .I2(wready_reg_0),
        .O(next_wdf_data[47]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[48]_i_1 
       (.I0(s_axi_wdata[48]),
        .I1(wdf_data[48]),
        .I2(wready_reg_0),
        .O(next_wdf_data[48]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[49]_i_1 
       (.I0(s_axi_wdata[49]),
        .I1(wdf_data[49]),
        .I2(wready_reg_0),
        .O(next_wdf_data[49]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[4]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(wdf_data[4]),
        .I2(wready_reg_0),
        .O(next_wdf_data[4]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[50]_i_1 
       (.I0(s_axi_wdata[50]),
        .I1(wdf_data[50]),
        .I2(wready_reg_0),
        .O(next_wdf_data[50]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[51]_i_1 
       (.I0(s_axi_wdata[51]),
        .I1(wdf_data[51]),
        .I2(wready_reg_0),
        .O(next_wdf_data[51]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[52]_i_1 
       (.I0(s_axi_wdata[52]),
        .I1(wdf_data[52]),
        .I2(wready_reg_0),
        .O(next_wdf_data[52]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[53]_i_1 
       (.I0(s_axi_wdata[53]),
        .I1(wdf_data[53]),
        .I2(wready_reg_0),
        .O(next_wdf_data[53]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[54]_i_1 
       (.I0(s_axi_wdata[54]),
        .I1(wdf_data[54]),
        .I2(wready_reg_0),
        .O(next_wdf_data[54]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[55]_i_1 
       (.I0(s_axi_wdata[55]),
        .I1(wdf_data[55]),
        .I2(wready_reg_0),
        .O(next_wdf_data[55]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[56]_i_1 
       (.I0(s_axi_wdata[56]),
        .I1(wdf_data[56]),
        .I2(wready_reg_0),
        .O(next_wdf_data[56]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[57]_i_1 
       (.I0(s_axi_wdata[57]),
        .I1(wdf_data[57]),
        .I2(wready_reg_0),
        .O(next_wdf_data[57]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[58]_i_1 
       (.I0(s_axi_wdata[58]),
        .I1(wdf_data[58]),
        .I2(wready_reg_0),
        .O(next_wdf_data[58]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[59]_i_1 
       (.I0(s_axi_wdata[59]),
        .I1(wdf_data[59]),
        .I2(wready_reg_0),
        .O(next_wdf_data[59]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[5]_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(wdf_data[5]),
        .I2(wready_reg_0),
        .O(next_wdf_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[60]_i_1 
       (.I0(s_axi_wdata[60]),
        .I1(wdf_data[60]),
        .I2(wready_reg_0),
        .O(next_wdf_data[60]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[61]_i_1 
       (.I0(s_axi_wdata[61]),
        .I1(wdf_data[61]),
        .I2(wready_reg_0),
        .O(next_wdf_data[61]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[62]_i_1 
       (.I0(s_axi_wdata[62]),
        .I1(wdf_data[62]),
        .I2(wready_reg_0),
        .O(next_wdf_data[62]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[63]_i_1 
       (.I0(s_axi_wdata[63]),
        .I1(wdf_data[63]),
        .I2(wready_reg_0),
        .O(next_wdf_data[63]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[6]_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(wdf_data[6]),
        .I2(wready_reg_0),
        .O(next_wdf_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[7]_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(wdf_data[7]),
        .I2(wready_reg_0),
        .O(next_wdf_data[7]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[8]_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(wdf_data[8]),
        .I2(wready_reg_0),
        .O(next_wdf_data[8]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mc_app_wdf_data_reg[9]_i_1 
       (.I0(s_axi_wdata[9]),
        .I1(wdf_data[9]),
        .I2(wready_reg_0),
        .O(next_wdf_data[9]));
  FDRE \mc_app_wdf_data_reg_reg[0] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[0]),
        .Q(mc_app_wdf_data_reg[0]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[10] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[10]),
        .Q(mc_app_wdf_data_reg[10]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[11] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[11]),
        .Q(mc_app_wdf_data_reg[11]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[12] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[12]),
        .Q(mc_app_wdf_data_reg[12]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[13] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[13]),
        .Q(mc_app_wdf_data_reg[13]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[14] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[14]),
        .Q(mc_app_wdf_data_reg[14]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[15] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[15]),
        .Q(mc_app_wdf_data_reg[15]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[16] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[16]),
        .Q(mc_app_wdf_data_reg[16]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[17] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[17]),
        .Q(mc_app_wdf_data_reg[17]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[18] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[18]),
        .Q(mc_app_wdf_data_reg[18]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[19] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[19]),
        .Q(mc_app_wdf_data_reg[19]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[1] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[1]),
        .Q(mc_app_wdf_data_reg[1]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[20] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[20]),
        .Q(mc_app_wdf_data_reg[20]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[21] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[21]),
        .Q(mc_app_wdf_data_reg[21]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[22] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[22]),
        .Q(mc_app_wdf_data_reg[22]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[23] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[23]),
        .Q(mc_app_wdf_data_reg[23]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[24] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[24]),
        .Q(mc_app_wdf_data_reg[24]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[25] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[25]),
        .Q(mc_app_wdf_data_reg[25]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[26] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[26]),
        .Q(mc_app_wdf_data_reg[26]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[27] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[27]),
        .Q(mc_app_wdf_data_reg[27]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[28] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[28]),
        .Q(mc_app_wdf_data_reg[28]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[29] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[29]),
        .Q(mc_app_wdf_data_reg[29]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[2] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[2]),
        .Q(mc_app_wdf_data_reg[2]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[30] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[30]),
        .Q(mc_app_wdf_data_reg[30]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[31] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[31]),
        .Q(mc_app_wdf_data_reg[31]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[32] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[32]),
        .Q(mc_app_wdf_data_reg[32]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[33] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[33]),
        .Q(mc_app_wdf_data_reg[33]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[34] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[34]),
        .Q(mc_app_wdf_data_reg[34]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[35] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[35]),
        .Q(mc_app_wdf_data_reg[35]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[36] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[36]),
        .Q(mc_app_wdf_data_reg[36]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[37] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[37]),
        .Q(mc_app_wdf_data_reg[37]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[38] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[38]),
        .Q(mc_app_wdf_data_reg[38]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[39] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[39]),
        .Q(mc_app_wdf_data_reg[39]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[3] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[3]),
        .Q(mc_app_wdf_data_reg[3]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[40] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[40]),
        .Q(mc_app_wdf_data_reg[40]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[41] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[41]),
        .Q(mc_app_wdf_data_reg[41]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[42] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[42]),
        .Q(mc_app_wdf_data_reg[42]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[43] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[43]),
        .Q(mc_app_wdf_data_reg[43]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[44] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[44]),
        .Q(mc_app_wdf_data_reg[44]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[45] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[45]),
        .Q(mc_app_wdf_data_reg[45]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[46] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[46]),
        .Q(mc_app_wdf_data_reg[46]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[47] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[47]),
        .Q(mc_app_wdf_data_reg[47]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[48] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[48]),
        .Q(mc_app_wdf_data_reg[48]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[49] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[49]),
        .Q(mc_app_wdf_data_reg[49]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[4] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[4]),
        .Q(mc_app_wdf_data_reg[4]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[50] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[50]),
        .Q(mc_app_wdf_data_reg[50]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[51] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[51]),
        .Q(mc_app_wdf_data_reg[51]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[52] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[52]),
        .Q(mc_app_wdf_data_reg[52]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[53] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[53]),
        .Q(mc_app_wdf_data_reg[53]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[54] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[54]),
        .Q(mc_app_wdf_data_reg[54]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[55] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[55]),
        .Q(mc_app_wdf_data_reg[55]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[56] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[56]),
        .Q(mc_app_wdf_data_reg[56]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[57] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[57]),
        .Q(mc_app_wdf_data_reg[57]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[58] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[58]),
        .Q(mc_app_wdf_data_reg[58]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[59] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[59]),
        .Q(mc_app_wdf_data_reg[59]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[5] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[5]),
        .Q(mc_app_wdf_data_reg[5]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[60] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[60]),
        .Q(mc_app_wdf_data_reg[60]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[61] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[61]),
        .Q(mc_app_wdf_data_reg[61]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[62] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[62]),
        .Q(mc_app_wdf_data_reg[62]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[63] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[63]),
        .Q(mc_app_wdf_data_reg[63]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[6] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[6]),
        .Q(mc_app_wdf_data_reg[6]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[7] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[7]),
        .Q(mc_app_wdf_data_reg[7]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[8] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[8]),
        .Q(mc_app_wdf_data_reg[8]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[9] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(next_wdf_data[9]),
        .Q(mc_app_wdf_data_reg[9]),
        .R(1'b0));
  FDRE mc_app_wdf_last_reg_reg
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(mc_app_wdf_last_reg_reg_0),
        .Q(mc_app_wdf_last_reg),
        .R(areset_d1));
  LUT4 #(
    .INIT(16'hBAFE)) 
    \mc_app_wdf_mask_reg[0]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[0]),
        .I3(s_axi_wstrb[0]),
        .O(\mc_app_wdf_mask_reg[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFE)) 
    \mc_app_wdf_mask_reg[1]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[1]),
        .I3(s_axi_wstrb[1]),
        .O(\mc_app_wdf_mask_reg[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFE)) 
    \mc_app_wdf_mask_reg[2]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[2]),
        .I3(s_axi_wstrb[2]),
        .O(\mc_app_wdf_mask_reg[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFE)) 
    \mc_app_wdf_mask_reg[3]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[3]),
        .I3(s_axi_wstrb[3]),
        .O(\mc_app_wdf_mask_reg[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFE)) 
    \mc_app_wdf_mask_reg[4]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[4]),
        .I3(s_axi_wstrb[4]),
        .O(\mc_app_wdf_mask_reg[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFE)) 
    \mc_app_wdf_mask_reg[5]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[5]),
        .I3(s_axi_wstrb[5]),
        .O(\mc_app_wdf_mask_reg[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFE)) 
    \mc_app_wdf_mask_reg[6]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[6]),
        .I3(s_axi_wstrb[6]),
        .O(\mc_app_wdf_mask_reg[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFE)) 
    \mc_app_wdf_mask_reg[7]_i_1 
       (.I0(disable_data__2),
        .I1(wready_reg_0),
        .I2(wdf_mask[7]),
        .I3(s_axi_wstrb[7]),
        .O(\mc_app_wdf_mask_reg[7]_i_1_n_0 ));
  FDRE \mc_app_wdf_mask_reg_reg[0] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(\mc_app_wdf_mask_reg[0]_i_1_n_0 ),
        .Q(mc_app_wdf_mask_reg[0]),
        .R(areset_d1));
  FDRE \mc_app_wdf_mask_reg_reg[1] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(\mc_app_wdf_mask_reg[1]_i_1_n_0 ),
        .Q(mc_app_wdf_mask_reg[1]),
        .R(areset_d1));
  FDRE \mc_app_wdf_mask_reg_reg[2] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(\mc_app_wdf_mask_reg[2]_i_1_n_0 ),
        .Q(mc_app_wdf_mask_reg[2]),
        .R(areset_d1));
  FDRE \mc_app_wdf_mask_reg_reg[3] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(\mc_app_wdf_mask_reg[3]_i_1_n_0 ),
        .Q(mc_app_wdf_mask_reg[3]),
        .R(areset_d1));
  FDRE \mc_app_wdf_mask_reg_reg[4] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(\mc_app_wdf_mask_reg[4]_i_1_n_0 ),
        .Q(mc_app_wdf_mask_reg[4]),
        .R(areset_d1));
  FDRE \mc_app_wdf_mask_reg_reg[5] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(\mc_app_wdf_mask_reg[5]_i_1_n_0 ),
        .Q(mc_app_wdf_mask_reg[5]),
        .R(areset_d1));
  FDRE \mc_app_wdf_mask_reg_reg[6] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(\mc_app_wdf_mask_reg[6]_i_1_n_0 ),
        .Q(mc_app_wdf_mask_reg[6]),
        .R(areset_d1));
  FDRE \mc_app_wdf_mask_reg_reg[7] 
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(\mc_app_wdf_mask_reg[7]_i_1_n_0 ),
        .Q(mc_app_wdf_mask_reg[7]),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mc_app_wdf_wren_reg_i_1
       (.I0(\gen_bc2.next_state ),
        .I1(\gen_bc2.state ),
        .O(assert_wren__2));
  FDRE mc_app_wdf_wren_reg_reg
       (.C(valid_reg_0),
        .CE(app_wdf_rdy),
        .D(assert_wren__2),
        .Q(mc_app_wdf_wren_reg),
        .R(areset_d1));
  LUT3 #(
    .INIT(8'hB8)) 
    valid_i_1
       (.I0(s_axi_wvalid),
        .I1(wready_reg_0),
        .I2(valid),
        .O(wvalid_int));
  FDRE valid_reg
       (.C(valid_reg_0),
        .CE(1'b1),
        .D(wvalid_int),
        .Q(valid),
        .R(areset_d1));
  FDRE \wdf_data_reg[0] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[0]),
        .Q(wdf_data[0]),
        .R(1'b0));
  FDRE \wdf_data_reg[10] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[10]),
        .Q(wdf_data[10]),
        .R(1'b0));
  FDRE \wdf_data_reg[11] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[11]),
        .Q(wdf_data[11]),
        .R(1'b0));
  FDRE \wdf_data_reg[12] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[12]),
        .Q(wdf_data[12]),
        .R(1'b0));
  FDRE \wdf_data_reg[13] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[13]),
        .Q(wdf_data[13]),
        .R(1'b0));
  FDRE \wdf_data_reg[14] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[14]),
        .Q(wdf_data[14]),
        .R(1'b0));
  FDRE \wdf_data_reg[15] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[15]),
        .Q(wdf_data[15]),
        .R(1'b0));
  FDRE \wdf_data_reg[16] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[16]),
        .Q(wdf_data[16]),
        .R(1'b0));
  FDRE \wdf_data_reg[17] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[17]),
        .Q(wdf_data[17]),
        .R(1'b0));
  FDRE \wdf_data_reg[18] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[18]),
        .Q(wdf_data[18]),
        .R(1'b0));
  FDRE \wdf_data_reg[19] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[19]),
        .Q(wdf_data[19]),
        .R(1'b0));
  FDRE \wdf_data_reg[1] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[1]),
        .Q(wdf_data[1]),
        .R(1'b0));
  FDRE \wdf_data_reg[20] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[20]),
        .Q(wdf_data[20]),
        .R(1'b0));
  FDRE \wdf_data_reg[21] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[21]),
        .Q(wdf_data[21]),
        .R(1'b0));
  FDRE \wdf_data_reg[22] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[22]),
        .Q(wdf_data[22]),
        .R(1'b0));
  FDRE \wdf_data_reg[23] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[23]),
        .Q(wdf_data[23]),
        .R(1'b0));
  FDRE \wdf_data_reg[24] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[24]),
        .Q(wdf_data[24]),
        .R(1'b0));
  FDRE \wdf_data_reg[25] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[25]),
        .Q(wdf_data[25]),
        .R(1'b0));
  FDRE \wdf_data_reg[26] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[26]),
        .Q(wdf_data[26]),
        .R(1'b0));
  FDRE \wdf_data_reg[27] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[27]),
        .Q(wdf_data[27]),
        .R(1'b0));
  FDRE \wdf_data_reg[28] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[28]),
        .Q(wdf_data[28]),
        .R(1'b0));
  FDRE \wdf_data_reg[29] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[29]),
        .Q(wdf_data[29]),
        .R(1'b0));
  FDRE \wdf_data_reg[2] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[2]),
        .Q(wdf_data[2]),
        .R(1'b0));
  FDRE \wdf_data_reg[30] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[30]),
        .Q(wdf_data[30]),
        .R(1'b0));
  FDRE \wdf_data_reg[31] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[31]),
        .Q(wdf_data[31]),
        .R(1'b0));
  FDRE \wdf_data_reg[32] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[32]),
        .Q(wdf_data[32]),
        .R(1'b0));
  FDRE \wdf_data_reg[33] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[33]),
        .Q(wdf_data[33]),
        .R(1'b0));
  FDRE \wdf_data_reg[34] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[34]),
        .Q(wdf_data[34]),
        .R(1'b0));
  FDRE \wdf_data_reg[35] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[35]),
        .Q(wdf_data[35]),
        .R(1'b0));
  FDRE \wdf_data_reg[36] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[36]),
        .Q(wdf_data[36]),
        .R(1'b0));
  FDRE \wdf_data_reg[37] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[37]),
        .Q(wdf_data[37]),
        .R(1'b0));
  FDRE \wdf_data_reg[38] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[38]),
        .Q(wdf_data[38]),
        .R(1'b0));
  FDRE \wdf_data_reg[39] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[39]),
        .Q(wdf_data[39]),
        .R(1'b0));
  FDRE \wdf_data_reg[3] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[3]),
        .Q(wdf_data[3]),
        .R(1'b0));
  FDRE \wdf_data_reg[40] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[40]),
        .Q(wdf_data[40]),
        .R(1'b0));
  FDRE \wdf_data_reg[41] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[41]),
        .Q(wdf_data[41]),
        .R(1'b0));
  FDRE \wdf_data_reg[42] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[42]),
        .Q(wdf_data[42]),
        .R(1'b0));
  FDRE \wdf_data_reg[43] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[43]),
        .Q(wdf_data[43]),
        .R(1'b0));
  FDRE \wdf_data_reg[44] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[44]),
        .Q(wdf_data[44]),
        .R(1'b0));
  FDRE \wdf_data_reg[45] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[45]),
        .Q(wdf_data[45]),
        .R(1'b0));
  FDRE \wdf_data_reg[46] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[46]),
        .Q(wdf_data[46]),
        .R(1'b0));
  FDRE \wdf_data_reg[47] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[47]),
        .Q(wdf_data[47]),
        .R(1'b0));
  FDRE \wdf_data_reg[48] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[48]),
        .Q(wdf_data[48]),
        .R(1'b0));
  FDRE \wdf_data_reg[49] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[49]),
        .Q(wdf_data[49]),
        .R(1'b0));
  FDRE \wdf_data_reg[4] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[4]),
        .Q(wdf_data[4]),
        .R(1'b0));
  FDRE \wdf_data_reg[50] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[50]),
        .Q(wdf_data[50]),
        .R(1'b0));
  FDRE \wdf_data_reg[51] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[51]),
        .Q(wdf_data[51]),
        .R(1'b0));
  FDRE \wdf_data_reg[52] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[52]),
        .Q(wdf_data[52]),
        .R(1'b0));
  FDRE \wdf_data_reg[53] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[53]),
        .Q(wdf_data[53]),
        .R(1'b0));
  FDRE \wdf_data_reg[54] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[54]),
        .Q(wdf_data[54]),
        .R(1'b0));
  FDRE \wdf_data_reg[55] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[55]),
        .Q(wdf_data[55]),
        .R(1'b0));
  FDRE \wdf_data_reg[56] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[56]),
        .Q(wdf_data[56]),
        .R(1'b0));
  FDRE \wdf_data_reg[57] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[57]),
        .Q(wdf_data[57]),
        .R(1'b0));
  FDRE \wdf_data_reg[58] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[58]),
        .Q(wdf_data[58]),
        .R(1'b0));
  FDRE \wdf_data_reg[59] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[59]),
        .Q(wdf_data[59]),
        .R(1'b0));
  FDRE \wdf_data_reg[5] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[5]),
        .Q(wdf_data[5]),
        .R(1'b0));
  FDRE \wdf_data_reg[60] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[60]),
        .Q(wdf_data[60]),
        .R(1'b0));
  FDRE \wdf_data_reg[61] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[61]),
        .Q(wdf_data[61]),
        .R(1'b0));
  FDRE \wdf_data_reg[62] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[62]),
        .Q(wdf_data[62]),
        .R(1'b0));
  FDRE \wdf_data_reg[63] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[63]),
        .Q(wdf_data[63]),
        .R(1'b0));
  FDRE \wdf_data_reg[6] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[6]),
        .Q(wdf_data[6]),
        .R(1'b0));
  FDRE \wdf_data_reg[7] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[7]),
        .Q(wdf_data[7]),
        .R(1'b0));
  FDRE \wdf_data_reg[8] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[8]),
        .Q(wdf_data[8]),
        .R(1'b0));
  FDRE \wdf_data_reg[9] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(s_axi_wdata[9]),
        .Q(wdf_data[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wdf_mask[0]_i_1 
       (.I0(s_axi_wstrb[0]),
        .O(next_wdf_mask0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \wdf_mask[1]_i_1 
       (.I0(s_axi_wstrb[1]),
        .O(next_wdf_mask0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \wdf_mask[2]_i_1 
       (.I0(s_axi_wstrb[2]),
        .O(next_wdf_mask0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \wdf_mask[3]_i_1 
       (.I0(s_axi_wstrb[3]),
        .O(next_wdf_mask0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \wdf_mask[4]_i_1 
       (.I0(s_axi_wstrb[4]),
        .O(next_wdf_mask0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wdf_mask[5]_i_1 
       (.I0(s_axi_wstrb[5]),
        .O(next_wdf_mask0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \wdf_mask[6]_i_1 
       (.I0(s_axi_wstrb[6]),
        .O(next_wdf_mask0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \wdf_mask[7]_i_1 
       (.I0(s_axi_wstrb[7]),
        .O(next_wdf_mask0[7]));
  FDRE \wdf_mask_reg[0] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(next_wdf_mask0[0]),
        .Q(wdf_mask[0]),
        .R(1'b0));
  FDRE \wdf_mask_reg[1] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(next_wdf_mask0[1]),
        .Q(wdf_mask[1]),
        .R(1'b0));
  FDRE \wdf_mask_reg[2] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(next_wdf_mask0[2]),
        .Q(wdf_mask[2]),
        .R(1'b0));
  FDRE \wdf_mask_reg[3] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(next_wdf_mask0[3]),
        .Q(wdf_mask[3]),
        .R(1'b0));
  FDRE \wdf_mask_reg[4] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(next_wdf_mask0[4]),
        .Q(wdf_mask[4]),
        .R(1'b0));
  FDRE \wdf_mask_reg[5] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(next_wdf_mask0[5]),
        .Q(wdf_mask[5]),
        .R(1'b0));
  FDRE \wdf_mask_reg[6] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(next_wdf_mask0[6]),
        .Q(wdf_mask[6]),
        .R(1'b0));
  FDRE \wdf_mask_reg[7] 
       (.C(valid_reg_0),
        .CE(wready_reg_0),
        .D(next_wdf_mask0[7]),
        .Q(wdf_mask[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h060606FFFFFF06FF)) 
    wready_i_1
       (.I0(\gen_bc2.next_state ),
        .I1(\gen_bc2.state ),
        .I2(disable_data__2),
        .I3(valid),
        .I4(wready_reg_0),
        .I5(s_axi_wvalid),
        .O(wready0));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    wready_i_2
       (.I0(w_ignore_begin),
        .I1(\gen_bc2.w_ignore_end_r ),
        .I2(\gen_bc2.state ),
        .O(disable_data__2));
  FDRE wready_reg
       (.C(valid_reg_0),
        .CE(1'b1),
        .D(wready0),
        .Q(wready_reg_0),
        .R(areset_d1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_wr_cmd_fsm" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_wr_cmd_fsm
   (axready_reg_0,
    int_next_pending_r_reg,
    \s_axi_awburst[1] ,
    int_next_pending_r_reg_0,
    \s_axi_awaddr[6] ,
    awvalid_int,
    D,
    s_axi_awvalid_0,
    axaddr_incr1,
    \axlen_cnt_reg[3] ,
    \s_axi_awlen[3] ,
    \s_axi_awaddr[26] ,
    b_push,
    \int_addr_reg[1] ,
    w_ignore_begin,
    wr_cmd_byte_addr,
    SR,
    \RD_PRI_REG.rd_cmd_hold4 ,
    in,
    w_ignore_end,
    E,
    s_axi_awvalid_1,
    areset_d1,
    axready_reg_1,
    int_next_pending_r_reg_1,
    int_next_pending_r,
    int_next_pending_r_0,
    s_axi_awvalid,
    axvalid,
    Q,
    int_addr1,
    \axlen_cnt_reg[3]_0 ,
    s_axi_awburst,
    s_axi_awlen,
    axlen,
    s_axi_awaddr,
    axaddr,
    out,
    axburst,
    \int_addr_reg[2] ,
    sel_first_r,
    sel_first_r_1,
    int_next_pending_r_reg_2,
    \app_addr_r1_reg[25] ,
    \RD_PRI_REG.wr_wait_limit_reg[4] ,
    wr_cmd_en,
    app_rdy,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    axqos,
    s_axi_awqos,
    s_axi_awid,
    axid);
  output axready_reg_0;
  output int_next_pending_r_reg;
  output \s_axi_awburst[1] ;
  output int_next_pending_r_reg_0;
  output [0:0]\s_axi_awaddr[6] ;
  output awvalid_int;
  output [7:0]D;
  output s_axi_awvalid_0;
  output axaddr_incr1;
  output [3:0]\axlen_cnt_reg[3] ;
  output [0:0]\s_axi_awlen[3] ;
  output [26:0]\s_axi_awaddr[26] ;
  output b_push;
  output [1:0]\int_addr_reg[1] ;
  output w_ignore_begin;
  output [19:0]wr_cmd_byte_addr;
  output [0:0]SR;
  output \RD_PRI_REG.rd_cmd_hold4 ;
  output [3:0]in;
  output w_ignore_end;
  output [0:0]E;
  output [0:0]s_axi_awvalid_1;
  input areset_d1;
  input axready_reg_1;
  input int_next_pending_r_reg_1;
  input int_next_pending_r;
  input int_next_pending_r_0;
  input s_axi_awvalid;
  input axvalid;
  input [7:0]Q;
  input int_addr1;
  input [3:0]\axlen_cnt_reg[3]_0 ;
  input [0:0]s_axi_awburst;
  input [7:0]s_axi_awlen;
  input [7:0]axlen;
  input [26:0]s_axi_awaddr;
  input [26:0]axaddr;
  input [26:0]out;
  input [0:0]axburst;
  input [1:0]\int_addr_reg[2] ;
  input sel_first_r;
  input sel_first_r_1;
  input int_next_pending_r_reg_2;
  input [19:0]\app_addr_r1_reg[25] ;
  input [0:0]\RD_PRI_REG.wr_wait_limit_reg[4] ;
  input wr_cmd_en;
  input app_rdy;
  input [0:0]\RD_PRI_REG.rd_cmd_hold_reg ;
  input [3:0]axqos;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awid;
  input [3:0]axid;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold4 ;
  wire \RD_PRI_REG.rd_cmd_hold_i_3_n_0 ;
  wire \RD_PRI_REG.rd_cmd_hold_i_4_n_0 ;
  wire [0:0]\RD_PRI_REG.rd_cmd_hold_reg ;
  wire [0:0]\RD_PRI_REG.wr_wait_limit_reg[4] ;
  wire [0:0]SR;
  wire [19:0]\app_addr_r1_reg[25] ;
  wire app_rdy;
  wire areset_d1;
  wire awvalid_int;
  wire [26:0]axaddr;
  wire axaddr_incr1;
  wire [5:3]axaddr_int;
  wire [0:0]axburst;
  wire \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/extra_cmd__0 ;
  wire \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending ;
  wire \axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending ;
  wire \axi_mc_cmd_translator_0/incr_next_pending ;
  wire \axi_mc_cmd_translator_0/wrap_axhandshake ;
  wire \axi_mc_cmd_translator_0/wrap_next_pending ;
  wire [3:0]axid;
  wire [7:0]axlen;
  wire \axlen_cnt[2]_i_2_n_0 ;
  wire \axlen_cnt[3]_i_2_n_0 ;
  wire \axlen_cnt[3]_i_3__0_n_0 ;
  wire \axlen_cnt[4]_i_2_n_0 ;
  wire \axlen_cnt[5]_i_2_n_0 ;
  wire \axlen_cnt[7]_i_3_n_0 ;
  wire [3:0]\axlen_cnt_reg[3] ;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire [6:2]axlen_cnt_t;
  wire [2:0]axlen_int;
  wire [3:0]axqos;
  wire axready_i_1_n_0;
  wire axready_reg_0;
  wire axready_reg_1;
  wire axvalid;
  wire b_push;
  wire [3:0]in;
  wire int_addr1;
  wire [1:0]\int_addr_reg[1] ;
  wire [1:0]\int_addr_reg[2] ;
  wire int_next_pending_r;
  wire int_next_pending_r_0;
  wire int_next_pending_r_reg;
  wire int_next_pending_r_reg_0;
  wire int_next_pending_r_reg_1;
  wire int_next_pending_r_reg_2;
  wire [26:0]out;
  wire [26:0]s_axi_awaddr;
  wire [26:0]\s_axi_awaddr[26] ;
  wire [0:0]\s_axi_awaddr[6] ;
  wire [0:0]s_axi_awburst;
  wire \s_axi_awburst[1] ;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]\s_axi_awlen[3] ;
  wire [3:0]s_axi_awqos;
  wire s_axi_awvalid;
  wire s_axi_awvalid_0;
  wire [0:0]s_axi_awvalid_1;
  wire sel_first_r;
  wire sel_first_r_1;
  wire w_ignore_begin;
  wire w_ignore_end;
  wire [19:0]wr_cmd_byte_addr;
  wire wr_cmd_en;

  LUT6 #(
    .INIT(64'hFFFFFFFFE0EEE000)) 
    \RD_PRI_REG.rd_cmd_hold_i_2 
       (.I0(\RD_PRI_REG.rd_cmd_hold_i_3_n_0 ),
        .I1(\RD_PRI_REG.rd_cmd_hold_i_4_n_0 ),
        .I2(s_axi_awvalid),
        .I3(axready_reg_0),
        .I4(axvalid),
        .I5(\RD_PRI_REG.rd_cmd_hold_reg ),
        .O(\RD_PRI_REG.rd_cmd_hold4 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \RD_PRI_REG.rd_cmd_hold_i_3 
       (.I0(axqos[0]),
        .I1(s_axi_awqos[0]),
        .I2(axqos[1]),
        .I3(axready_reg_0),
        .I4(s_axi_awqos[1]),
        .O(\RD_PRI_REG.rd_cmd_hold_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \RD_PRI_REG.rd_cmd_hold_i_4 
       (.I0(axqos[2]),
        .I1(s_axi_awqos[2]),
        .I2(axqos[3]),
        .I3(axready_reg_0),
        .I4(s_axi_awqos[3]),
        .O(\RD_PRI_REG.rd_cmd_hold_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFFFEFAAAAAAAA)) 
    \RD_PRI_REG.wr_wait_limit[4]_i_1 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg[4] ),
        .I1(wr_cmd_en),
        .I2(axvalid),
        .I3(axready_reg_0),
        .I4(s_axi_awvalid),
        .I5(app_rdy),
        .O(SR));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[10]_i_2 
       (.I0(s_axi_awaddr[11]),
        .I1(axaddr[11]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [4]),
        .O(wr_cmd_byte_addr[4]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[11]_i_2 
       (.I0(s_axi_awaddr[12]),
        .I1(axaddr[12]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [5]),
        .O(wr_cmd_byte_addr[5]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[12]_i_2 
       (.I0(s_axi_awaddr[13]),
        .I1(axaddr[13]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [6]),
        .O(wr_cmd_byte_addr[6]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[13]_i_2 
       (.I0(s_axi_awaddr[14]),
        .I1(axaddr[14]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [7]),
        .O(wr_cmd_byte_addr[7]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[14]_i_2 
       (.I0(s_axi_awaddr[15]),
        .I1(axaddr[15]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [8]),
        .O(wr_cmd_byte_addr[8]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[15]_i_2 
       (.I0(s_axi_awaddr[16]),
        .I1(axaddr[16]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [9]),
        .O(wr_cmd_byte_addr[9]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[16]_i_2 
       (.I0(s_axi_awaddr[17]),
        .I1(axaddr[17]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [10]),
        .O(wr_cmd_byte_addr[10]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[17]_i_2 
       (.I0(s_axi_awaddr[18]),
        .I1(axaddr[18]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [11]),
        .O(wr_cmd_byte_addr[11]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[18]_i_2 
       (.I0(s_axi_awaddr[19]),
        .I1(axaddr[19]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [12]),
        .O(wr_cmd_byte_addr[12]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[19]_i_2 
       (.I0(s_axi_awaddr[20]),
        .I1(axaddr[20]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [13]),
        .O(wr_cmd_byte_addr[13]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[20]_i_2 
       (.I0(s_axi_awaddr[21]),
        .I1(axaddr[21]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [14]),
        .O(wr_cmd_byte_addr[14]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[21]_i_2 
       (.I0(s_axi_awaddr[22]),
        .I1(axaddr[22]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [15]),
        .O(wr_cmd_byte_addr[15]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[22]_i_2 
       (.I0(s_axi_awaddr[23]),
        .I1(axaddr[23]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [16]),
        .O(wr_cmd_byte_addr[16]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[23]_i_2 
       (.I0(s_axi_awaddr[24]),
        .I1(axaddr[24]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [17]),
        .O(wr_cmd_byte_addr[17]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[24]_i_2 
       (.I0(s_axi_awaddr[25]),
        .I1(axaddr[25]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [18]),
        .O(wr_cmd_byte_addr[18]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[25]_i_5 
       (.I0(s_axi_awaddr[26]),
        .I1(axaddr[26]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [19]),
        .O(wr_cmd_byte_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_addr_r1[5]_i_3 
       (.I0(s_axi_awburst),
        .I1(axready_reg_0),
        .I2(axburst),
        .O(\s_axi_awburst[1] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[6]_i_2 
       (.I0(s_axi_awaddr[7]),
        .I1(axaddr[7]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [0]),
        .O(wr_cmd_byte_addr[0]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[7]_i_2 
       (.I0(s_axi_awaddr[8]),
        .I1(axaddr[8]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [1]),
        .O(wr_cmd_byte_addr[1]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[8]_i_2 
       (.I0(s_axi_awaddr[9]),
        .I1(axaddr[9]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [2]),
        .O(wr_cmd_byte_addr[2]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[9]_i_2 
       (.I0(s_axi_awaddr[10]),
        .I1(axaddr[10]),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .I5(\app_addr_r1_reg[25] [3]),
        .O(wr_cmd_byte_addr[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(axaddr[0]),
        .I2(axready_reg_0),
        .I3(out[0]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(axaddr[10]),
        .I2(axready_reg_0),
        .I3(out[10]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [10]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(axaddr[11]),
        .I2(axready_reg_0),
        .I3(out[11]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [11]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(axaddr[12]),
        .I2(axready_reg_0),
        .I3(out[12]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [12]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[13]_i_1 
       (.I0(s_axi_awaddr[13]),
        .I1(axaddr[13]),
        .I2(axready_reg_0),
        .I3(out[13]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [13]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(axaddr[14]),
        .I2(axready_reg_0),
        .I3(out[14]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [14]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[15]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(axaddr[15]),
        .I2(axready_reg_0),
        .I3(out[15]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [15]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(axaddr[16]),
        .I2(axready_reg_0),
        .I3(out[16]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [16]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(axaddr[17]),
        .I2(axready_reg_0),
        .I3(out[17]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [17]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(axaddr[18]),
        .I2(axready_reg_0),
        .I3(out[18]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [18]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(axaddr[19]),
        .I2(axready_reg_0),
        .I3(out[19]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [19]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(axaddr[1]),
        .I2(axready_reg_0),
        .I3(out[1]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(axaddr[20]),
        .I2(axready_reg_0),
        .I3(out[20]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [20]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(axaddr[21]),
        .I2(axready_reg_0),
        .I3(out[21]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [21]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(axaddr[22]),
        .I2(axready_reg_0),
        .I3(out[22]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [22]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(axaddr[23]),
        .I2(axready_reg_0),
        .I3(out[23]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [23]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(axaddr[24]),
        .I2(axready_reg_0),
        .I3(out[24]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [24]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(axaddr[25]),
        .I2(axready_reg_0),
        .I3(out[25]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [25]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT5 #(
    .INIT(32'h303F2020)) 
    \axaddr_incr[26]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_awburst),
        .I2(axready_reg_0),
        .I3(axburst),
        .I4(int_next_pending_r_reg_1),
        .O(E));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[26]_i_2 
       (.I0(s_axi_awaddr[26]),
        .I1(axaddr[26]),
        .I2(axready_reg_0),
        .I3(out[26]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [26]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(axaddr[2]),
        .I2(axready_reg_0),
        .I3(out[2]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(axaddr[3]),
        .I2(axready_reg_0),
        .I3(out[3]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(axaddr[4]),
        .I2(axready_reg_0),
        .I3(out[4]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [4]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(axaddr[5]),
        .I2(axready_reg_0),
        .I3(out[5]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [5]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(axaddr[6]),
        .I2(axready_reg_0),
        .I3(out[6]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(axaddr[7]),
        .I2(axready_reg_0),
        .I3(out[7]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(axaddr[8]),
        .I2(axready_reg_0),
        .I3(out[8]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [8]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axaddr_incr[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(axaddr[9]),
        .I2(axready_reg_0),
        .I3(out[9]),
        .I4(axaddr_incr1),
        .O(\s_axi_awaddr[26] [9]));
  LUT6 #(
    .INIT(64'hACACACAC535300FF)) 
    \axlen_cnt[0]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(axlen[1]),
        .I2(axready_reg_0),
        .I3(Q[0]),
        .I4(s_axi_awvalid_0),
        .I5(axaddr_incr1),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hABABAB5151AB5151)) 
    \axlen_cnt[0]_i_1__0 
       (.I0(int_addr1),
        .I1(\axlen_cnt_reg[3]_0 [0]),
        .I2(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I3(axready_reg_0),
        .I4(axlen[1]),
        .I5(s_axi_awlen[1]),
        .O(\axlen_cnt_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFF0000CAC53A35)) 
    \axlen_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(axlen_int[1]),
        .I2(s_axi_awvalid_0),
        .I3(Q[1]),
        .I4(axlen_int[2]),
        .I5(axaddr_incr1),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFAFAEEBB05054411)) 
    \axlen_cnt[1]_i_1__0 
       (.I0(int_addr1),
        .I1(\axlen_cnt_reg[3]_0 [0]),
        .I2(axlen_int[1]),
        .I3(\axlen_cnt_reg[3]_0 [1]),
        .I4(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I5(axlen_int[2]),
        .O(\axlen_cnt_reg[3] [1]));
  LUT5 #(
    .INIT(32'hFF00A965)) 
    \axlen_cnt[2]_i_1 
       (.I0(\axlen_cnt[2]_i_2_n_0 ),
        .I1(s_axi_awvalid_0),
        .I2(Q[2]),
        .I3(\s_axi_awlen[3] ),
        .I4(axaddr_incr1),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hEEEB1141)) 
    \axlen_cnt[2]_i_1__0 
       (.I0(int_addr1),
        .I1(\axlen_cnt[3]_i_3__0_n_0 ),
        .I2(\axlen_cnt_reg[3]_0 [2]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(\s_axi_awlen[3] ),
        .O(\axlen_cnt_reg[3] [2]));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \axlen_cnt[2]_i_2 
       (.I0(Q[0]),
        .I1(axlen_int[1]),
        .I2(s_axi_awvalid_0),
        .I3(Q[1]),
        .I4(axlen_int[2]),
        .O(\axlen_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACACACACFF0000FF)) 
    \axlen_cnt[3]_i_1 
       (.I0(s_axi_awlen[4]),
        .I1(axlen[4]),
        .I2(axready_reg_0),
        .I3(\axlen_cnt[3]_i_2_n_0 ),
        .I4(axlen_cnt_t[3]),
        .I5(axaddr_incr1),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0404040104540451)) 
    \axlen_cnt[3]_i_1__1 
       (.I0(int_addr1),
        .I1(\axlen_cnt_reg[3]_0 [3]),
        .I2(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I3(\axlen_cnt[3]_i_3__0_n_0 ),
        .I4(\axlen_cnt_reg[3]_0 [2]),
        .I5(\s_axi_awlen[3] ),
        .O(\axlen_cnt_reg[3] [3]));
  LUT6 #(
    .INIT(64'hFEFEFEBABAFEBABA)) 
    \axlen_cnt[3]_i_2 
       (.I0(\axlen_cnt[2]_i_2_n_0 ),
        .I1(s_axi_awvalid_0),
        .I2(Q[2]),
        .I3(axready_reg_0),
        .I4(axlen[3]),
        .I5(s_axi_awlen[3]),
        .O(\axlen_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axlen_cnt[3]_i_2__2 
       (.I0(s_axi_awburst),
        .I1(axready_reg_0),
        .I2(s_axi_awvalid),
        .O(\axi_mc_cmd_translator_0/wrap_axhandshake ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axlen_cnt[3]_i_3 
       (.I0(s_axi_awlen[4]),
        .I1(axlen[4]),
        .I2(axready_reg_0),
        .I3(Q[3]),
        .I4(s_axi_awvalid_0),
        .O(axlen_cnt_t[3]));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \axlen_cnt[3]_i_3__0 
       (.I0(\axlen_cnt_reg[3]_0 [0]),
        .I1(axlen_int[1]),
        .I2(\axlen_cnt_reg[3]_0 [1]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(axlen_int[2]),
        .O(\axlen_cnt[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hACACACACFF0000FF)) 
    \axlen_cnt[4]_i_1 
       (.I0(s_axi_awlen[5]),
        .I1(axlen[5]),
        .I2(axready_reg_0),
        .I3(\axlen_cnt[4]_i_2_n_0 ),
        .I4(axlen_cnt_t[4]),
        .I5(axaddr_incr1),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFEFEFEBABAFEBABA)) 
    \axlen_cnt[4]_i_2 
       (.I0(\axlen_cnt[3]_i_2_n_0 ),
        .I1(s_axi_awvalid_0),
        .I2(Q[3]),
        .I3(axready_reg_0),
        .I4(axlen[4]),
        .I5(s_axi_awlen[4]),
        .O(\axlen_cnt[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axlen_cnt[4]_i_3 
       (.I0(s_axi_awlen[5]),
        .I1(axlen[5]),
        .I2(axready_reg_0),
        .I3(Q[4]),
        .I4(s_axi_awvalid_0),
        .O(axlen_cnt_t[4]));
  LUT6 #(
    .INIT(64'hACACACACFF0000FF)) 
    \axlen_cnt[5]_i_1 
       (.I0(s_axi_awlen[6]),
        .I1(axlen[6]),
        .I2(axready_reg_0),
        .I3(\axlen_cnt[5]_i_2_n_0 ),
        .I4(axlen_cnt_t[5]),
        .I5(axaddr_incr1),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFEFEFEBABAFEBABA)) 
    \axlen_cnt[5]_i_2 
       (.I0(\axlen_cnt[4]_i_2_n_0 ),
        .I1(s_axi_awvalid_0),
        .I2(Q[4]),
        .I3(axready_reg_0),
        .I4(axlen[5]),
        .I5(s_axi_awlen[5]),
        .O(\axlen_cnt[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axlen_cnt[5]_i_3 
       (.I0(s_axi_awlen[6]),
        .I1(axlen[6]),
        .I2(axready_reg_0),
        .I3(Q[5]),
        .I4(s_axi_awvalid_0),
        .O(axlen_cnt_t[5]));
  LUT6 #(
    .INIT(64'hACACACACFF0000FF)) 
    \axlen_cnt[6]_i_1 
       (.I0(s_axi_awlen[7]),
        .I1(axlen[7]),
        .I2(axready_reg_0),
        .I3(\axlen_cnt[7]_i_3_n_0 ),
        .I4(axlen_cnt_t[6]),
        .I5(axaddr_incr1),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0000222D)) 
    \axlen_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(s_axi_awvalid_0),
        .I2(\axlen_cnt[7]_i_3_n_0 ),
        .I3(axlen_cnt_t[6]),
        .I4(axaddr_incr1),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \axlen_cnt[7]_i_2__0 
       (.I0(s_axi_awvalid),
        .I1(axready_reg_0),
        .I2(s_axi_awburst),
        .O(s_axi_awvalid_0));
  LUT3 #(
    .INIT(8'hFE)) 
    \axlen_cnt[7]_i_3 
       (.I0(axlen_cnt_t[4]),
        .I1(\axlen_cnt[4]_i_2_n_0 ),
        .I2(axlen_cnt_t[5]),
        .O(\axlen_cnt[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axlen_cnt[7]_i_4 
       (.I0(s_axi_awlen[7]),
        .I1(axlen[7]),
        .I2(axready_reg_0),
        .I3(Q[6]),
        .I4(s_axi_awvalid_0),
        .O(axlen_cnt_t[6]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    axready_i_1
       (.I0(b_push),
        .I1(axvalid),
        .I2(axready_reg_0),
        .I3(s_axi_awvalid),
        .O(axready_i_1_n_0));
  FDRE axready_reg
       (.C(axready_reg_1),
        .CE(1'b1),
        .D(axready_i_1_n_0),
        .Q(axready_reg_0),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    axvalid_i_1
       (.I0(s_axi_awvalid),
        .I1(axready_reg_0),
        .I2(axvalid),
        .O(awvalid_int));
  LUT5 #(
    .INIT(32'h47440003)) 
    \gen_bc2.w_ignore_end_r_i_1 
       (.I0(int_next_pending_r_0),
        .I1(\s_axi_awburst[1] ),
        .I2(\axi_mc_cmd_translator_0/incr_next_pending ),
        .I3(axlen_int[0]),
        .I4(axaddr_int[3]),
        .O(w_ignore_end));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_bc2.w_ignore_end_r_i_2 
       (.I0(s_axi_awlen[0]),
        .I1(axlen[0]),
        .I2(axready_reg_0),
        .O(axlen_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_bc2.w_ignore_end_r_i_3 
       (.I0(s_axi_awaddr[3]),
        .I1(axaddr[3]),
        .I2(axready_reg_0),
        .O(axaddr_int[3]));
  LUT6 #(
    .INIT(64'hAC00ACFFACFFAC00)) 
    \int_addr[1]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(axaddr[4]),
        .I2(axready_reg_0),
        .I3(int_addr1),
        .I4(\int_addr_reg[2] [0]),
        .I5(axlen_int[1]),
        .O(\int_addr_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \int_addr[1]_i_2 
       (.I0(s_axi_awlen[1]),
        .I1(axlen[1]),
        .I2(axready_reg_0),
        .O(axlen_int[1]));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    \int_addr[2]_i_1 
       (.I0(axaddr_int[5]),
        .I1(int_addr1),
        .I2(axlen_int[2]),
        .I3(\int_addr_reg[2] [0]),
        .I4(\int_addr_reg[2] [1]),
        .O(\int_addr_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \int_addr[2]_i_2 
       (.I0(s_axi_awaddr[5]),
        .I1(axaddr[5]),
        .I2(axready_reg_0),
        .O(axaddr_int[5]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \int_addr[2]_i_3 
       (.I0(s_axi_awlen[2]),
        .I1(axlen[2]),
        .I2(axready_reg_0),
        .O(axlen_int[2]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT5 #(
    .INIT(32'hE0CCE000)) 
    \int_addr[3]_i_1 
       (.I0(s_axi_awvalid),
        .I1(int_next_pending_r_reg_1),
        .I2(s_axi_awburst),
        .I3(axready_reg_0),
        .I4(axburst),
        .O(s_axi_awvalid_1));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \int_addr[3]_i_3 
       (.I0(s_axi_awaddr[6]),
        .I1(axaddr[6]),
        .I2(axready_reg_0),
        .O(\s_axi_awaddr[6] ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \int_addr[3]_i_4 
       (.I0(s_axi_awlen[3]),
        .I1(axlen[3]),
        .I2(axready_reg_0),
        .O(\s_axi_awlen[3] ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_next_pending_r_i_1
       (.I0(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending ),
        .I1(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/extra_cmd__0 ),
        .I2(\s_axi_awburst[1] ),
        .I3(int_next_pending_r_reg_1),
        .I4(int_next_pending_r),
        .O(int_next_pending_r_reg));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_next_pending_r_i_1__0
       (.I0(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending ),
        .I1(axaddr_int[3]),
        .I2(int_next_pending_r_reg_1),
        .I3(\s_axi_awburst[1] ),
        .I4(int_next_pending_r_0),
        .O(int_next_pending_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_next_pending_r_i_2
       (.I0(axlen_cnt_t[2]),
        .I1(axlen_cnt_t[3]),
        .I2(\axlen_cnt[2]_i_2_n_0 ),
        .I3(int_next_pending_r_reg_2),
        .I4(axlen_cnt_t[4]),
        .I5(axlen_cnt_t[5]),
        .O(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending ));
  LUT5 #(
    .INIT(32'hFFAFFEAE)) 
    int_next_pending_r_i_2__0
       (.I0(\axlen_cnt[3]_i_3__0_n_0 ),
        .I1(\axlen_cnt_reg[3]_0 [3]),
        .I2(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I3(\s_axi_awlen[3] ),
        .I4(\axlen_cnt_reg[3]_0 [2]),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    int_next_pending_r_i_3
       (.I0(axaddr[3]),
        .I1(s_axi_awaddr[3]),
        .I2(axready_reg_0),
        .I3(axlen[0]),
        .I4(s_axi_awlen[0]),
        .O(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/extra_cmd__0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    int_next_pending_r_i_4
       (.I0(s_axi_awlen[3]),
        .I1(axlen[3]),
        .I2(axready_reg_0),
        .I3(Q[2]),
        .I4(s_axi_awvalid_0),
        .O(axlen_cnt_t[2]));
  LUT6 #(
    .INIT(64'h00022202AAA222A2)) 
    \memory_reg[7][0]_srl8_i_1 
       (.I0(int_next_pending_r_reg_1),
        .I1(\axi_mc_cmd_translator_0/incr_next_pending ),
        .I2(axburst),
        .I3(axready_reg_0),
        .I4(s_axi_awburst),
        .I5(\axi_mc_cmd_translator_0/wrap_next_pending ),
        .O(b_push));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[7][0]_srl8_i_2 
       (.I0(s_axi_awid[0]),
        .I1(axready_reg_0),
        .I2(axid[0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hBBBFFBFF88800800)) 
    \memory_reg[7][0]_srl8_i_3 
       (.I0(int_next_pending_r),
        .I1(axaddr_int[3]),
        .I2(axready_reg_0),
        .I3(axlen[0]),
        .I4(s_axi_awlen[0]),
        .I5(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending ),
        .O(\axi_mc_cmd_translator_0/incr_next_pending ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \memory_reg[7][0]_srl8_i_4 
       (.I0(int_next_pending_r_0),
        .I1(s_axi_awaddr[3]),
        .I2(axaddr[3]),
        .I3(axready_reg_0),
        .I4(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending ),
        .O(\axi_mc_cmd_translator_0/wrap_next_pending ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[7][1]_srl8_i_1 
       (.I0(s_axi_awid[1]),
        .I1(axready_reg_0),
        .I2(axid[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[7][2]_srl8_i_1 
       (.I0(s_axi_awid[2]),
        .I1(axready_reg_0),
        .I2(axid[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[7][3]_srl8_i_1 
       (.I0(s_axi_awid[3]),
        .I1(axready_reg_0),
        .I2(axid[3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'h0020)) 
    sel_first_r_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_awburst),
        .I2(axready_reg_0),
        .I3(int_next_pending_r_reg_1),
        .O(axaddr_incr1));
  LUT6 #(
    .INIT(64'hFFB8B8B800000000)) 
    wready_i_3
       (.I0(sel_first_r),
        .I1(\s_axi_awburst[1] ),
        .I2(sel_first_r_1),
        .I3(axready_reg_0),
        .I4(awvalid_int),
        .I5(axaddr_int[3]),
        .O(w_ignore_begin));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_wrap_cmd" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_wrap_cmd
   (sel_first_r_0,
    int_next_pending_r_1,
    \int_addr_reg[2]_0 ,
    D,
    \axlen_cnt_reg[3]_0 ,
    areset_d1,
    sel_first_r_reg_0,
    int_addr1,
    sel_first_r_reg_1,
    int_next_pending_r_reg_0,
    \int_addr_reg[3]_0 ,
    \int_addr_reg[3]_1 ,
    cmd_byte_addr_i,
    \app_addr_r1_reg[5] ,
    \app_addr_r1_reg[5]_0 ,
    Q,
    \int_addr_reg[2]_1 ,
    \axlen_cnt_reg[3]_1 );
  output sel_first_r_0;
  output int_next_pending_r_1;
  output [1:0]\int_addr_reg[2]_0 ;
  output [2:0]D;
  output [3:0]\axlen_cnt_reg[3]_0 ;
  input areset_d1;
  input [0:0]sel_first_r_reg_0;
  input int_addr1;
  input sel_first_r_reg_1;
  input int_next_pending_r_reg_0;
  input [0:0]\int_addr_reg[3]_0 ;
  input [0:0]\int_addr_reg[3]_1 ;
  input [2:0]cmd_byte_addr_i;
  input \app_addr_r1_reg[5] ;
  input \app_addr_r1_reg[5]_0 ;
  input [2:0]Q;
  input [1:0]\int_addr_reg[2]_1 ;
  input [3:0]\axlen_cnt_reg[3]_1 ;

  wire [2:0]D;
  wire [2:0]Q;
  wire \app_addr_r1_reg[5] ;
  wire \app_addr_r1_reg[5]_0 ;
  wire areset_d1;
  wire [6:6]axi_mc_wrap_cmd_byte_addr;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire [3:0]\axlen_cnt_reg[3]_1 ;
  wire [2:0]cmd_byte_addr_i;
  wire int_addr1;
  wire \int_addr[3]_i_2_n_0 ;
  wire [1:0]\int_addr_reg[2]_0 ;
  wire [1:0]\int_addr_reg[2]_1 ;
  wire [0:0]\int_addr_reg[3]_0 ;
  wire [0:0]\int_addr_reg[3]_1 ;
  wire int_next_pending_r_1;
  wire int_next_pending_r_reg_0;
  wire sel_first_r_0;
  wire [0:0]sel_first_r_reg_0;
  wire sel_first_r_reg_1;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \app_addr_r1[3]_i_1 
       (.I0(cmd_byte_addr_i[0]),
        .I1(\app_addr_r1_reg[5] ),
        .I2(\int_addr_reg[2]_0 [0]),
        .I3(\app_addr_r1_reg[5]_0 ),
        .I4(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \app_addr_r1[4]_i_1 
       (.I0(cmd_byte_addr_i[1]),
        .I1(\app_addr_r1_reg[5] ),
        .I2(\int_addr_reg[2]_0 [1]),
        .I3(\app_addr_r1_reg[5]_0 ),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \app_addr_r1[5]_i_1 
       (.I0(cmd_byte_addr_i[2]),
        .I1(\app_addr_r1_reg[5] ),
        .I2(axi_mc_wrap_cmd_byte_addr),
        .I3(\app_addr_r1_reg[5]_0 ),
        .I4(Q[2]),
        .O(D[2]));
  FDSE \axlen_cnt_reg[0] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(\axlen_cnt_reg[3]_1 [0]),
        .Q(\axlen_cnt_reg[3]_0 [0]),
        .S(areset_d1));
  FDSE \axlen_cnt_reg[1] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(\axlen_cnt_reg[3]_1 [1]),
        .Q(\axlen_cnt_reg[3]_0 [1]),
        .S(areset_d1));
  FDSE \axlen_cnt_reg[2] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(\axlen_cnt_reg[3]_1 [2]),
        .Q(\axlen_cnt_reg[3]_0 [2]),
        .S(areset_d1));
  FDSE \axlen_cnt_reg[3] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(\axlen_cnt_reg[3]_1 [3]),
        .Q(\axlen_cnt_reg[3]_0 [3]),
        .S(areset_d1));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    \int_addr[3]_i_2 
       (.I0(\int_addr_reg[3]_0 ),
        .I1(int_addr1),
        .I2(\int_addr_reg[3]_1 ),
        .I3(\int_addr_reg[2]_0 [0]),
        .I4(\int_addr_reg[2]_0 [1]),
        .I5(axi_mc_wrap_cmd_byte_addr),
        .O(\int_addr[3]_i_2_n_0 ));
  FDRE \int_addr_reg[1] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(\int_addr_reg[2]_1 [0]),
        .Q(\int_addr_reg[2]_0 [0]),
        .R(areset_d1));
  FDRE \int_addr_reg[2] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(\int_addr_reg[2]_1 [1]),
        .Q(\int_addr_reg[2]_0 [1]),
        .R(areset_d1));
  FDRE \int_addr_reg[3] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(\int_addr[3]_i_2_n_0 ),
        .Q(axi_mc_wrap_cmd_byte_addr),
        .R(areset_d1));
  FDSE int_next_pending_r_reg
       (.C(sel_first_r_reg_1),
        .CE(1'b1),
        .D(int_next_pending_r_reg_0),
        .Q(int_next_pending_r_1),
        .S(areset_d1));
  FDRE sel_first_r_reg
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(int_addr1),
        .Q(sel_first_r_0),
        .R(areset_d1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_axi_mc_wrap_cmd" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0
   (sel_first_r_0,
    int_next_pending_r_1,
    \int_addr_reg[3]_0 ,
    \axlen_cnt_reg[3]_0 ,
    areset_d1,
    sel_first_r_reg_0,
    int_addr1,
    sel_first_r_reg_1,
    int_next_pending_r_reg_0,
    D,
    \axlen_cnt_reg[3]_1 );
  output sel_first_r_0;
  output int_next_pending_r_1;
  output [2:0]\int_addr_reg[3]_0 ;
  output [3:0]\axlen_cnt_reg[3]_0 ;
  input areset_d1;
  input [0:0]sel_first_r_reg_0;
  input int_addr1;
  input sel_first_r_reg_1;
  input int_next_pending_r_reg_0;
  input [2:0]D;
  input [3:0]\axlen_cnt_reg[3]_1 ;

  wire [2:0]D;
  wire areset_d1;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire [3:0]\axlen_cnt_reg[3]_1 ;
  wire int_addr1;
  wire [2:0]\int_addr_reg[3]_0 ;
  wire int_next_pending_r_1;
  wire int_next_pending_r_reg_0;
  wire sel_first_r_0;
  wire [0:0]sel_first_r_reg_0;
  wire sel_first_r_reg_1;

  FDSE \axlen_cnt_reg[0] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(\axlen_cnt_reg[3]_1 [0]),
        .Q(\axlen_cnt_reg[3]_0 [0]),
        .S(areset_d1));
  FDSE \axlen_cnt_reg[1] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(\axlen_cnt_reg[3]_1 [1]),
        .Q(\axlen_cnt_reg[3]_0 [1]),
        .S(areset_d1));
  FDSE \axlen_cnt_reg[2] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(\axlen_cnt_reg[3]_1 [2]),
        .Q(\axlen_cnt_reg[3]_0 [2]),
        .S(areset_d1));
  FDSE \axlen_cnt_reg[3] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(\axlen_cnt_reg[3]_1 [3]),
        .Q(\axlen_cnt_reg[3]_0 [3]),
        .S(areset_d1));
  FDRE \int_addr_reg[1] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(D[0]),
        .Q(\int_addr_reg[3]_0 [0]),
        .R(areset_d1));
  FDRE \int_addr_reg[2] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(D[1]),
        .Q(\int_addr_reg[3]_0 [1]),
        .R(areset_d1));
  FDRE \int_addr_reg[3] 
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(D[2]),
        .Q(\int_addr_reg[3]_0 [2]),
        .R(areset_d1));
  FDSE int_next_pending_r_reg
       (.C(sel_first_r_reg_1),
        .CE(1'b1),
        .D(int_next_pending_r_reg_0),
        .Q(int_next_pending_r_1),
        .S(areset_d1));
  FDRE sel_first_r_reg
       (.C(sel_first_r_reg_1),
        .CE(sel_first_r_reg_0),
        .D(int_addr1),
        .Q(sel_first_r_0),
        .R(areset_d1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl
   (E,
    req_periodic_rd_r,
    rd_wr_r,
    req_wr_r_lcl_reg,
    rb_hit_busy_r,
    bm_end_r1_reg,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    p_14_in,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    head_r_lcl_reg,
    col_wait_r,
    col_addr,
    ordered_r,
    override_demand_r,
    override_demand_r_reg,
    override_demand_r_reg_0,
    col_wait_r_reg,
    pass_open_bank_r_lcl_reg,
    idle_r_lcl_reg,
    \order_q_r_reg[0] ,
    rd_wr_r_lcl_reg,
    \order_q_r_reg[1] ,
    passing_open_bank,
    pre_bm_end_r_reg,
    \q_entry_r_reg[1] ,
    req_wr_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ,
    \q_entry_r_reg[2] ,
    auto_pre_r_lcl_reg,
    ras_timer_zero_r_reg,
    demand_act_priority_r_reg,
    \order_q_r_reg[1]_0 ,
    \req_row_r_lcl_reg[12] ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    act_wait_r_lcl_reg,
    pre_bm_end_r_reg_0,
    override_demand_r_reg_1,
    ofs_rdy_r0,
    \maint_controller.maint_hit_busies_r_reg[0] ,
    override_demand_r_reg_2,
    ofs_rdy_r0_0,
    override_demand_r_reg_3,
    ofs_rdy_r0_1,
    override_demand_r_reg_4,
    ofs_rdy_r0_2,
    pre_bm_end_r_reg_1,
    override_demand_r_reg_5,
    ofs_rdy_r0_3,
    ofs_rdy_r0_4,
    override_demand_r_reg_6,
    ofs_rdy_r0_5,
    auto_pre_r_lcl_reg_0,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \rd_this_rank_r_reg[0] ,
    periodic_rd_insert,
    req_wr_r_lcl0,
    req_priority_r_reg,
    rb_hit_busy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    in0,
    wait_for_maint_ns,
    S,
    phy_mc_cmd_full,
    phy_mc_ctl_full,
    override_demand_r_reg_7,
    rnk_config_strobe,
    rnk_config_valid_r_lcl_reg,
    rnk_config_valid_r_lcl_reg_0,
    \rtp_timer_r_reg[0] ,
    Q,
    \q_entry_r_reg[1]_0 ,
    adv_order_q,
    \grant_r[4]_i_4 ,
    inhbt_wr,
    inhbt_rd,
    \grant_r[7]_i_4__1 ,
    act_wait_r_lcl_reg_0,
    set_order_q,
    was_priority,
    accept_req,
    q_has_rd_r_reg,
    was_wr,
    col_wait_r_reg_0,
    pass_open_bank_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    rd_wr_r_lcl_reg_0,
    head_r_lcl_reg_0,
    head_r_lcl_reg_1,
    D,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[2]_0 ,
    \grant_r[2]_i_3__1 ,
    maint_rank_r,
    maint_sre_r,
    maint_zq_r,
    auto_pre_r_lcl_reg_1,
    row,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1]_1 ,
    ras_timer_zero_r_reg_0,
    \starve_limit_cntr_r_reg[0] ,
    \ras_timer_r[1]_i_10 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r[1]_i_5 ,
    \ras_timer_r[1]_i_5_0 ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[0]_4 ,
    \ras_timer_r[0]_i_4 ,
    \ras_timer_r[1]_i_5_1 ,
    \ras_timer_r[1]_i_5_2 ,
    \ras_timer_r[1]_i_5_3 ,
    demanded_prior_r_reg,
    phy_mc_data_full,
    \q_entry_r_reg[0] ,
    \compute_tail.tail_r_lcl_reg ,
    \grant_r[6]_i_8__0 ,
    demand_priority_r_6,
    ofs_rdy_r_reg,
    \maint_controller.maint_hit_busies_r_reg[0]_0 ,
    \maint_controller.maint_hit_busies_r_reg[0]_1 ,
    \grant_r[7]_i_11 ,
    demand_priority_r_7,
    \grant_r[7]_i_12 ,
    demand_priority_r_8,
    ofs_rdy_r_reg_0,
    \grant_r[7]_i_16__0 ,
    demand_priority_r_9,
    \compute_tail.tail_r_lcl_reg_0 ,
    \grant_r[7]_i_15 ,
    demand_priority_r_10,
    \grant_r[7]_i_17__0 ,
    demand_priority_r_11,
    ofs_rdy_r_reg_1,
    \grant_r_reg[0] ,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[0]_1 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    \req_bank_r_lcl_reg[2] ,
    \req_col_r_reg[9] ,
    \q_entry_r_reg[0]_0 ,
    \order_q_r_reg[2] ,
    \order_q_r_reg[2]_0 ,
    \order_q_r_reg[2]_1 ,
    \order_q_r_reg[1]_1 ,
    \order_q_r_reg[0]_0 );
  output [0:0]E;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r;
  output req_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1_reg;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output p_14_in;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output head_r_lcl_reg;
  output col_wait_r;
  output [7:0]col_addr;
  output [0:0]ordered_r;
  output override_demand_r;
  output override_demand_r_reg;
  output override_demand_r_reg_0;
  output col_wait_r_reg;
  output pass_open_bank_r_lcl_reg;
  output idle_r_lcl_reg;
  output [0:0]\order_q_r_reg[0] ;
  output [0:0]rd_wr_r_lcl_reg;
  output \order_q_r_reg[1] ;
  output [0:0]passing_open_bank;
  output pre_bm_end_r_reg;
  output \q_entry_r_reg[1] ;
  output req_wr_r_lcl_reg_0;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  output \q_entry_r_reg[2] ;
  output auto_pre_r_lcl_reg;
  output ras_timer_zero_r_reg;
  output demand_act_priority_r_reg;
  output \order_q_r_reg[1]_0 ;
  output [12:0]\req_row_r_lcl_reg[12] ;
  output \ras_timer_r_reg[1] ;
  output \ras_timer_r_reg[1]_0 ;
  output act_wait_r_lcl_reg;
  output pre_bm_end_r_reg_0;
  output override_demand_r_reg_1;
  output ofs_rdy_r0;
  output [0:0]\maint_controller.maint_hit_busies_r_reg[0] ;
  output override_demand_r_reg_2;
  output ofs_rdy_r0_0;
  output override_demand_r_reg_3;
  output ofs_rdy_r0_1;
  output override_demand_r_reg_4;
  output ofs_rdy_r0_2;
  output pre_bm_end_r_reg_1;
  output override_demand_r_reg_5;
  output ofs_rdy_r0_3;
  output ofs_rdy_r0_4;
  output override_demand_r_reg_6;
  output ofs_rdy_r0_5;
  output auto_pre_r_lcl_reg_0;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input \rd_this_rank_r_reg[0] ;
  input periodic_rd_insert;
  input req_wr_r_lcl0;
  input req_priority_r_reg;
  input rb_hit_busy_r_reg;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input in0;
  input wait_for_maint_ns;
  input [0:0]S;
  input phy_mc_cmd_full;
  input phy_mc_ctl_full;
  input override_demand_r_reg_7;
  input rnk_config_strobe;
  input rnk_config_valid_r_lcl_reg;
  input rnk_config_valid_r_lcl_reg_0;
  input \rtp_timer_r_reg[0] ;
  input [0:0]Q;
  input \q_entry_r_reg[1]_0 ;
  input adv_order_q;
  input \grant_r[4]_i_4 ;
  input inhbt_wr;
  input inhbt_rd;
  input \grant_r[7]_i_4__1 ;
  input act_wait_r_lcl_reg_0;
  input set_order_q;
  input was_priority;
  input accept_req;
  input q_has_rd_r_reg;
  input was_wr;
  input [0:0]col_wait_r_reg_0;
  input pass_open_bank_r_lcl_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input rd_wr_r_lcl_reg_0;
  input head_r_lcl_reg_0;
  input head_r_lcl_reg_1;
  input [0:0]D;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[2]_0 ;
  input \grant_r[2]_i_3__1 ;
  input maint_rank_r;
  input maint_sre_r;
  input maint_zq_r;
  input auto_pre_r_lcl_reg_1;
  input [12:0]row;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[1]_1 ;
  input ras_timer_zero_r_reg_0;
  input \starve_limit_cntr_r_reg[0] ;
  input [6:0]\ras_timer_r[1]_i_10 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r[1]_i_5 ;
  input \ras_timer_r[1]_i_5_0 ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[0]_4 ;
  input \ras_timer_r[0]_i_4 ;
  input \ras_timer_r[1]_i_5_1 ;
  input \ras_timer_r[1]_i_5_2 ;
  input \ras_timer_r[1]_i_5_3 ;
  input demanded_prior_r_reg;
  input phy_mc_data_full;
  input \q_entry_r_reg[0] ;
  input \compute_tail.tail_r_lcl_reg ;
  input \grant_r[6]_i_8__0 ;
  input demand_priority_r_6;
  input [4:0]ofs_rdy_r_reg;
  input \maint_controller.maint_hit_busies_r_reg[0]_0 ;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[0]_1 ;
  input \grant_r[7]_i_11 ;
  input demand_priority_r_7;
  input \grant_r[7]_i_12 ;
  input demand_priority_r_8;
  input ofs_rdy_r_reg_0;
  input \grant_r[7]_i_16__0 ;
  input demand_priority_r_9;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \grant_r[7]_i_15 ;
  input demand_priority_r_10;
  input \grant_r[7]_i_17__0 ;
  input demand_priority_r_11;
  input ofs_rdy_r_reg_1;
  input \grant_r_reg[0] ;
  input \grant_r_reg[0]_0 ;
  input \grant_r_reg[0]_1 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [6:0]\req_col_r_reg[9] ;
  input [0:0]\q_entry_r_reg[0]_0 ;
  input [0:0]\order_q_r_reg[2] ;
  input \order_q_r_reg[2]_0 ;
  input \order_q_r_reg[2]_1 ;
  input \order_q_r_reg[1]_1 ;
  input \order_q_r_reg[0]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire bank_compare0_n_23;
  wire bank_compare0_n_6;
  wire bank_compare0_n_9;
  wire bank_queue0_n_11;
  wire bank_queue0_n_28;
  wire bank_state0_n_18;
  wire bank_state0_n_22;
  wire [0:0]bm_end;
  wire bm_end_r1_reg;
  wire [7:0]col_addr;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire [0:0]col_wait_r_reg_0;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_r;
  wire demand_priority_r_10;
  wire demand_priority_r_11;
  wire demand_priority_r_6;
  wire demand_priority_r_7;
  wire demand_priority_r_8;
  wire demand_priority_r_9;
  wire demanded_prior_r;
  wire demanded_prior_r_reg;
  wire \grant_r[2]_i_3__1 ;
  wire \grant_r[4]_i_4 ;
  wire \grant_r[6]_i_8__0 ;
  wire \grant_r[7]_i_11 ;
  wire \grant_r[7]_i_12 ;
  wire \grant_r[7]_i_15 ;
  wire \grant_r[7]_i_16__0 ;
  wire \grant_r[7]_i_17__0 ;
  wire \grant_r[7]_i_4__1 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire [0:0]idle_ns;
  wire idle_r_lcl_reg;
  wire in0;
  wire inhbt_rd;
  wire inhbt_wr;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[0] ;
  wire \maint_controller.maint_hit_busies_r_reg[0]_0 ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[0]_1 ;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire ofs_rdy_r0_2;
  wire ofs_rdy_r0_3;
  wire ofs_rdy_r0_4;
  wire ofs_rdy_r0_5;
  wire [4:0]ofs_rdy_r_reg;
  wire ofs_rdy_r_reg_0;
  wire ofs_rdy_r_reg_1;
  wire [0:0]\order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire [0:0]\order_q_r_reg[2] ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire [0:0]ordered_r;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire override_demand_r_reg_0;
  wire override_demand_r_reg_1;
  wire override_demand_r_reg_2;
  wire override_demand_r_reg_3;
  wire override_demand_r_reg_4;
  wire override_demand_r_reg_5;
  wire override_demand_r_reg_6;
  wire override_demand_r_reg_7;
  wire p_14_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire [0:0]passing_open_bank;
  wire periodic_rd_insert;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire pre_wait_r;
  wire \q_entry_r_reg[0] ;
  wire [0:0]\q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[2] ;
  wire \q_entry_r_reg[2]_0 ;
  wire q_has_rd;
  wire q_has_rd_r_reg;
  wire [1:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_4 ;
  wire [6:0]\ras_timer_r[1]_i_10 ;
  wire \ras_timer_r[1]_i_5 ;
  wire \ras_timer_r[1]_i_5_0 ;
  wire \ras_timer_r[1]_i_5_1 ;
  wire \ras_timer_r[1]_i_5_2 ;
  wire \ras_timer_r[1]_i_5_3 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0] ;
  wire [0:0]rd_wr_r;
  wire [0:0]rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg;
  wire [12:0]\req_row_r_lcl_reg[12] ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg;
  wire req_wr_r_lcl_reg_0;
  wire rnk_config_strobe;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire [12:0]row;
  wire [0:0]row_cmd_wr;
  wire \rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_6 bank_compare0
       (.E(idle_ns),
        .Q(Q),
        .S(S),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg_1),
        .auto_pre_r_lcl_reg_0(wait_for_maint_r),
        .col_addr(col_addr[6:0]),
        .\grant_r[4]_i_4 (\grant_r[4]_i_4 ),
        .\grant_r[4]_i_4_0 (bank_state0_n_22),
        .\grant_r[4]_i_4_1 (col_wait_r_reg),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(bank_compare0_n_6),
        .ordered_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .periodic_rd_insert(periodic_rd_insert),
        .\ras_timer_r[1]_i_2 (bm_end_r1_reg),
        .\ras_timer_r[1]_i_2_0 (\rtp_timer_r_reg[0] ),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_2(bank_compare0_n_23),
        .rd_wr_r_lcl_reg_3(idle_r_lcl_reg),
        .rd_wr_r_lcl_reg_4(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (E),
        .\req_data_buf_addr_r_reg[3]_2 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_priority_r_reg_0(req_priority_r_reg),
        .\req_row_r_lcl_reg[12]_0 (\req_row_r_lcl_reg[12] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .req_wr_r_lcl_reg_1(req_wr_r_lcl_reg_0),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_9),
        .row_hit_r_reg_1(\rd_this_rank_r_reg[0] ),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue bank_queue0
       (.D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q),
        .accept_req(accept_req),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[7]),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_2(bank_state0_n_18),
        .auto_pre_r_lcl_reg_3(bank_compare0_n_9),
        .bm_end(bm_end),
        .bm_end_r1_reg(rd_wr_r),
        .bm_end_r1_reg_0(req_wr_r_lcl_reg),
        .col_wait_r_reg(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .\grant_r[2]_i_3__1 (\grant_r[2]_i_3__1 ),
        .\grant_r[5]_i_8__0 (row_cmd_wr),
        .\grant_r[7]_i_4__1 (\grant_r[7]_i_4__1 ),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .head_r_lcl_reg_2(head_r_lcl_reg_1),
        .idle_r_lcl_reg_0(E),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .idle_r_lcl_reg_2(bank_queue0_n_28),
        .in0(in0),
        .\maint_controller.maint_hit_busies_r_reg[0] (\maint_controller.maint_hit_busies_r_reg[0] ),
        .\maint_controller.maint_hit_busies_r_reg[0]_0 (\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .\maint_controller.maint_hit_busies_r_reg[0]_1 (\maint_controller.maint_hit_busies_r_reg[0]_1 ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1]_0 ),
        .\order_q_r_reg[1]_2 (act_wait_r_lcl_reg_0),
        .\order_q_r_reg[1]_3 (\order_q_r_reg[1]_1 ),
        .\order_q_r_reg[2]_0 (\order_q_r_reg[2] ),
        .\order_q_r_reg[2]_1 (\order_q_r_reg[2]_0 ),
        .\order_q_r_reg[2]_2 (\order_q_r_reg[2]_1 ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_6),
        .p_14_in(p_14_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg_0),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_2 ),
        .\q_entry_r_reg[2]_0 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2]_0 ),
        .\q_entry_r_reg[2]_2 (D),
        .q_has_priority_r_reg_0(bank_queue0_n_11),
        .q_has_priority_r_reg_1(\rd_this_rank_r_reg[0] ),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg_0(rb_hit_busy_r),
        .q_has_rd_r_reg_1(q_has_rd_r_reg),
        .\ras_timer_r[0]_i_4_0 (\ras_timer_r[0]_i_4 ),
        .\ras_timer_r[1]_i_10_0 (\ras_timer_r[1]_i_10 ),
        .\ras_timer_r[1]_i_5_0 (\ras_timer_r[1]_i_5 ),
        .\ras_timer_r[1]_i_5_1 (\ras_timer_r[1]_i_5_0 ),
        .\ras_timer_r[1]_i_5_2 (\ras_timer_r[1]_i_5_1 ),
        .\ras_timer_r[1]_i_5_3 (\ras_timer_r[1]_i_5_2 ),
        .\ras_timer_r[1]_i_5_4 (\ras_timer_r[1]_i_5_3 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[0]_3 (\ras_timer_r_reg[0]_2 ),
        .\ras_timer_r_reg[0]_4 (\ras_timer_r_reg[0]_3 ),
        .\ras_timer_r_reg[0]_5 (\ras_timer_r_reg[0]_4 ),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_2 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (\rtp_timer_r_reg[0] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .req_bank_rdy_r_reg(col_wait_r),
        .req_priority_r(req_priority_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_state bank_state0
       (.D(ras_timer_passed_ns),
        .E(E),
        .Q(Q),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_2(pre_bm_end_r_reg),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_0),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg_0),
        .bm_end(bm_end),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .col_wait_r_reg_0(col_wait_r),
        .col_wait_r_reg_1(col_wait_r_reg_0),
        .col_wait_r_reg_2(bank_queue0_n_28),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_r_10(demand_priority_r_10),
        .demand_priority_r_11(demand_priority_r_11),
        .demand_priority_r_6(demand_priority_r_6),
        .demand_priority_r_7(demand_priority_r_7),
        .demand_priority_r_8(demand_priority_r_8),
        .demand_priority_r_9(demand_priority_r_9),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(idle_r_lcl_reg),
        .demand_priority_r_reg_2(bank_queue0_n_11),
        .demand_priority_r_reg_3(req_wr_r_lcl_reg),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .\grant_r[6]_i_8__0 (\grant_r[6]_i_8__0 ),
        .\grant_r[7]_i_11 (\grant_r[7]_i_11 ),
        .\grant_r[7]_i_12 (\grant_r[7]_i_12 ),
        .\grant_r[7]_i_15 (\grant_r[7]_i_15 ),
        .\grant_r[7]_i_16__0 (\grant_r[7]_i_16__0 ),
        .\grant_r[7]_i_17__0 (\grant_r[7]_i_17__0 ),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[0]_1 (\grant_r_reg[0]_1 ),
        .granted_col_r_i_2(\grant_r[4]_i_4 ),
        .in0(in0),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .ofs_rdy_r0_0(ofs_rdy_r0_0),
        .ofs_rdy_r0_1(ofs_rdy_r0_1),
        .ofs_rdy_r0_2(ofs_rdy_r0_2),
        .ofs_rdy_r0_3(ofs_rdy_r0_3),
        .ofs_rdy_r0_4(ofs_rdy_r0_4),
        .ofs_rdy_r0_5(ofs_rdy_r0_5),
        .ofs_rdy_r_reg_0(ofs_rdy_r_reg),
        .ofs_rdy_r_reg_1(ofs_rdy_r_reg_0),
        .ofs_rdy_r_reg_2(ofs_rdy_r_reg_1),
        .override_demand_r_reg_0(override_demand_r),
        .override_demand_r_reg_1(override_demand_r_reg),
        .override_demand_r_reg_10(override_demand_r_reg_7),
        .override_demand_r_reg_2(override_demand_r_reg_0),
        .override_demand_r_reg_3(bank_state0_n_22),
        .override_demand_r_reg_4(override_demand_r_reg_1),
        .override_demand_r_reg_5(override_demand_r_reg_2),
        .override_demand_r_reg_6(override_demand_r_reg_3),
        .override_demand_r_reg_7(override_demand_r_reg_4),
        .override_demand_r_reg_8(override_demand_r_reg_5),
        .override_demand_r_reg_9(override_demand_r_reg_6),
        .p_14_in(p_14_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg(col_addr[7]),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_0 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(bank_compare0_n_23),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rb_hit_busy_r_reg(bank_state0_n_18),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (\rd_this_rank_r_reg[0] ),
        .\rd_this_rank_r_reg[0]_1 (rd_wr_r),
        .rnk_config_strobe(rnk_config_strobe),
        .rnk_config_valid_r_lcl_reg(col_wait_r_reg),
        .rnk_config_valid_r_lcl_reg_0(rnk_config_valid_r_lcl_reg),
        .rnk_config_valid_r_lcl_reg_1(rnk_config_valid_r_lcl_reg_0),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized0
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    req_wr_r_lcl_reg,
    rb_hit_busy_r,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    \order_q_r_reg[0] ,
    demand_priority_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    pass_open_bank_r_lcl_reg,
    pass_open_bank_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg_1,
    pass_open_bank_r_lcl_reg_2,
    pre_bm_end_r_reg,
    req_wr_r_lcl_reg_0,
    \grant_r_reg[1] ,
    rtc,
    demand_priority_r_reg,
    idle_r_lcl_reg,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    ras_timer_zero_r_reg,
    idle_r_lcl_reg_0,
    pre_passing_open_bank_r_reg,
    \q_entry_r_reg[2] ,
    act_wait_r_lcl_reg,
    demand_act_priority_r_reg,
    \req_row_r_lcl_reg[12] ,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[1]_1 ,
    demanded_prior_r_reg,
    \grant_r_reg[1]_2 ,
    \order_q_r_reg[0]_0 ,
    granted_row_ns,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \starve_limit_cntr_r_reg[3] ,
    periodic_rd_insert,
    req_wr_r_lcl0,
    req_priority_r_reg,
    rb_hit_busy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    in0,
    ofs_rdy_r0,
    wait_for_maint_ns,
    row_hit_r_reg,
    adv_order_q,
    pre_bm_end_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    Q,
    set_order_q,
    pre_wait_r_reg,
    \order_q_r_reg[0]_1 ,
    \order_q_r_reg[0]_2 ,
    \grant_r[7]_i_12__1 ,
    \order_q_r_reg[2] ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1] ,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    D,
    accept_req,
    \q_entry_r_reg[1] ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    head_r_lcl_reg_0,
    \q_entry_r_reg[0] ,
    head_r_lcl_reg_1,
    \q_entry_r_reg[0]_0 ,
    \grant_r[2]_i_3__1 ,
    \rnk_config_strobe_r[0]_i_6 ,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    \rnk_config_strobe_r[0]_i_6_0 ,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    was_priority,
    maint_hit,
    maint_req_r,
    pass_open_bank_r_lcl_reg_3,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    rd_wr_r_lcl_reg_0,
    was_wr,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    row,
    \starve_limit_cntr_r_reg[0] ,
    \ras_timer_r[0]_i_2__0 ,
    \ras_timer_r[0]_i_2__0_0 ,
    \ras_timer_r[0]_i_2__0_1 ,
    \ras_timer_r[1]_i_2__0 ,
    \ras_timer_r[1]_i_2__0_0 ,
    \ras_timer_r[1]_i_2__0_1 ,
    \ras_timer_r[1]_i_2__0_2 ,
    \ras_timer_r[1]_i_2__0_3 ,
    \ras_timer_r[1]_i_2__0_4 ,
    \ras_timer_r[0]_i_2__0_2 ,
    \ras_timer_r[0]_i_2__0_3 ,
    \ras_timer_r[0]_i_2__0_4 ,
    \compute_tail.tail_r_lcl_reg ,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    demanded_prior_r_reg_6,
    demanded_prior_r_reg_7,
    demand_priority_r_0,
    demanded_prior_r,
    demanded_prior_r_reg_8,
    demanded_prior_r_reg_9,
    \grant_r_reg[2] ,
    granted_row_r_reg,
    granted_row_r_reg_0,
    granted_row_r_reg_1,
    granted_row_r_reg_2,
    granted_row_r_reg_3,
    \grant_r_reg[1]_3 ,
    \grant_r_reg[1]_4 ,
    \grant_r_reg[1]_5 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    \req_bank_r_lcl_reg[2] ,
    \req_col_r_reg[9] ,
    \q_entry_r_reg[0]_1 ,
    \order_q_r_reg[2]_0 ,
    \order_q_r_reg[1] );
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r_lcl_reg;
  output req_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output \order_q_r_reg[0] ;
  output demand_priority_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output head_r_lcl_reg;
  output [7:0]col_addr;
  output [0:0]ordered_r;
  output pass_open_bank_r_lcl_reg;
  output pass_open_bank_r_lcl_reg_0;
  output pass_open_bank_r_lcl_reg_1;
  output pass_open_bank_r_lcl_reg_2;
  output pre_bm_end_r_reg;
  output req_wr_r_lcl_reg_0;
  output \grant_r_reg[1] ;
  output [0:0]rtc;
  output demand_priority_r_reg;
  output idle_r_lcl_reg;
  output bm_end_r1_reg;
  output bm_end_r1_reg_0;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  output ras_timer_zero_r_reg;
  output idle_r_lcl_reg_0;
  output [0:0]pre_passing_open_bank_r_reg;
  output \q_entry_r_reg[2] ;
  output act_wait_r_lcl_reg;
  output demand_act_priority_r_reg;
  output [12:0]\req_row_r_lcl_reg[12] ;
  output \grant_r_reg[1]_0 ;
  output \grant_r_reg[1]_1 ;
  output demanded_prior_r_reg;
  output \grant_r_reg[1]_2 ;
  output \order_q_r_reg[0]_0 ;
  output granted_row_ns;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input \starve_limit_cntr_r_reg[3] ;
  input periodic_rd_insert;
  input req_wr_r_lcl0;
  input req_priority_r_reg;
  input rb_hit_busy_r_reg;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input in0;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input [0:0]row_hit_r_reg;
  input adv_order_q;
  input [0:0]pre_bm_end_r_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input [1:0]Q;
  input set_order_q;
  input pre_wait_r_reg;
  input \order_q_r_reg[0]_1 ;
  input \order_q_r_reg[0]_2 ;
  input \grant_r[7]_i_12__1 ;
  input \order_q_r_reg[2] ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[1] ;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input [0:0]D;
  input accept_req;
  input \q_entry_r_reg[1] ;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input head_r_lcl_reg_0;
  input \q_entry_r_reg[0] ;
  input head_r_lcl_reg_1;
  input \q_entry_r_reg[0]_0 ;
  input \grant_r[2]_i_3__1 ;
  input \rnk_config_strobe_r[0]_i_6 ;
  input demanded_prior_r_reg_0;
  input demanded_prior_r_reg_1;
  input \rnk_config_strobe_r[0]_i_6_0 ;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg_3;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input rd_wr_r_lcl_reg_0;
  input was_wr;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input [12:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input \ras_timer_r[0]_i_2__0 ;
  input \ras_timer_r[0]_i_2__0_0 ;
  input \ras_timer_r[0]_i_2__0_1 ;
  input \ras_timer_r[1]_i_2__0 ;
  input \ras_timer_r[1]_i_2__0_0 ;
  input \ras_timer_r[1]_i_2__0_1 ;
  input \ras_timer_r[1]_i_2__0_2 ;
  input \ras_timer_r[1]_i_2__0_3 ;
  input \ras_timer_r[1]_i_2__0_4 ;
  input \ras_timer_r[0]_i_2__0_2 ;
  input \ras_timer_r[0]_i_2__0_3 ;
  input \ras_timer_r[0]_i_2__0_4 ;
  input \compute_tail.tail_r_lcl_reg ;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input demanded_prior_r_reg_6;
  input demanded_prior_r_reg_7;
  input demand_priority_r_0;
  input demanded_prior_r;
  input demanded_prior_r_reg_8;
  input demanded_prior_r_reg_9;
  input [0:0]\grant_r_reg[2] ;
  input granted_row_r_reg;
  input granted_row_r_reg_0;
  input granted_row_r_reg_1;
  input granted_row_r_reg_2;
  input granted_row_r_reg_3;
  input \grant_r_reg[1]_3 ;
  input \grant_r_reg[1]_4 ;
  input \grant_r_reg[1]_5 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [6:0]\req_col_r_reg[9] ;
  input [0:0]\q_entry_r_reg[0]_1 ;
  input \order_q_r_reg[2]_0 ;
  input \order_q_r_reg[1] ;

  wire [0:0]D;
  wire [1:0]Q;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire bank_compare0_n_22;
  wire bank_compare0_n_6;
  wire bank_compare0_n_8;
  wire bank_queue0_n_12;
  wire bank_queue0_n_18;
  wire bank_queue0_n_28;
  wire bank_queue0_n_29;
  wire bank_state0_n_22;
  wire [1:1]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire [7:0]col_addr;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire demanded_prior_r_reg_7;
  wire demanded_prior_r_reg_8;
  wire demanded_prior_r_reg_9;
  wire \grant_r[2]_i_3__1 ;
  wire \grant_r[7]_i_12__1 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[1]_4 ;
  wire \grant_r_reg[1]_5 ;
  wire [0:0]\grant_r_reg[2] ;
  wire granted_row_ns;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire granted_row_r_reg_1;
  wire granted_row_r_reg_2;
  wire granted_row_r_reg_3;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire [1:1]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire in0;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [0:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[2] ;
  wire \order_q_r_reg[2]_0 ;
  wire [0:0]ordered_r;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire [0:0]pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire pre_wait_r_reg;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire [0:0]\q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[2] ;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_2__0 ;
  wire \ras_timer_r[0]_i_2__0_0 ;
  wire \ras_timer_r[0]_i_2__0_1 ;
  wire \ras_timer_r[0]_i_2__0_2 ;
  wire \ras_timer_r[0]_i_2__0_3 ;
  wire \ras_timer_r[0]_i_2__0_4 ;
  wire \ras_timer_r[1]_i_2__0 ;
  wire \ras_timer_r[1]_i_2__0_0 ;
  wire \ras_timer_r[1]_i_2__0_1 ;
  wire \ras_timer_r[1]_i_2__0_2 ;
  wire \ras_timer_r[1]_i_2__0_3 ;
  wire \ras_timer_r[1]_i_2__0_4 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[1] ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg;
  wire [12:0]\req_row_r_lcl_reg[12] ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg;
  wire req_wr_r_lcl_reg_0;
  wire \rnk_config_strobe_r[0]_i_6 ;
  wire \rnk_config_strobe_r[0]_i_6_0 ;
  wire [12:0]row;
  wire [0:0]row_cmd_wr;
  wire [0:0]row_hit_r_reg;
  wire [0:0]rtc;
  wire rtp_timer_r;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire \starve_limit_cntr_r_reg[3] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_5 bank_compare0
       (.E(idle_ns),
        .Q(Q[0]),
        .auto_pre_r_lcl_reg(wait_for_maint_r),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg_0),
        .col_addr(col_addr[6:0]),
        .\grant_r_reg[1] (bank_compare0_n_6),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(pre_wait_r_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(bank_compare0_n_22),
        .rd_wr_r_lcl_reg_2(idle_r_lcl_reg),
        .rd_wr_r_lcl_reg_3(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9]_0 (\starve_limit_cntr_r_reg[3] ),
        .\req_col_r_reg[9]_1 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_priority_r_reg_0(req_priority_r_reg),
        .\req_row_r_lcl_reg[12]_0 (\req_row_r_lcl_reg[12] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .req_wr_r_lcl_reg_1(req_wr_r_lcl_reg_0),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_8),
        .row_hit_r_reg_1(row_hit_r_reg),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized0 bank_queue0
       (.D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q[0]),
        .accept_req(accept_req),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg(pre_bm_end_r_reg_0),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[7]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_22),
        .auto_pre_r_lcl_reg_2(bank_compare0_n_8),
        .bm_end(bm_end),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg(rd_wr_r_lcl_reg),
        .bm_end_r1_reg_0(req_wr_r_lcl_reg),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .head_r_lcl_reg_2(head_r_lcl_reg_1),
        .idle_r_lcl_reg_0(idle_r),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_0),
        .in0(in0),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (order_q_r),
        .\order_q_r_reg[0]_2 (bank_queue0_n_18),
        .\order_q_r_reg[0]_3 (\order_q_r_reg[0]_1 ),
        .\order_q_r_reg[0]_4 (\order_q_r_reg[0]_2 ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .\order_q_r_reg[2]_0 (bank_queue0_n_28),
        .\order_q_r_reg[2]_1 (\order_q_r_reg[2] ),
        .\order_q_r_reg[2]_2 (\order_q_r_reg[2]_0 ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_6),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg_1),
        .pass_open_bank_r_lcl_reg_3(pass_open_bank_r_lcl_reg_2),
        .pass_open_bank_r_lcl_reg_4(bank_queue0_n_29),
        .pass_open_bank_r_lcl_reg_5(pass_open_bank_r_lcl_reg_3),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_2 ),
        .\q_entry_r_reg[2]_0 (bank_queue0_n_12),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_2 (D),
        .q_has_priority_r_reg_0(pre_wait_r_reg),
        .q_has_priority_r_reg_1(rb_hit_busy_r),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg_0(\starve_limit_cntr_r_reg[3] ),
        .\ras_timer_r[0]_i_2__0_0 (\ras_timer_r[0]_i_2__0 ),
        .\ras_timer_r[0]_i_2__0_1 (\ras_timer_r[0]_i_2__0_0 ),
        .\ras_timer_r[0]_i_2__0_2 (\ras_timer_r[0]_i_2__0_1 ),
        .\ras_timer_r[0]_i_2__0_3 (\ras_timer_r[0]_i_2__0_2 ),
        .\ras_timer_r[0]_i_2__0_4 (\ras_timer_r[0]_i_2__0_3 ),
        .\ras_timer_r[0]_i_2__0_5 (\ras_timer_r[0]_i_2__0_4 ),
        .\ras_timer_r[1]_i_2__0_0 (\ras_timer_r[1]_i_2__0 ),
        .\ras_timer_r[1]_i_2__0_1 (\ras_timer_r[1]_i_2__0_0 ),
        .\ras_timer_r[1]_i_2__0_2 (\ras_timer_r[1]_i_2__0_1 ),
        .\ras_timer_r[1]_i_2__0_3 (\ras_timer_r[1]_i_2__0_2 ),
        .\ras_timer_r[1]_i_2__0_4 (\ras_timer_r[1]_i_2__0_3 ),
        .\ras_timer_r[1]_i_2__0_5 (\ras_timer_r[1]_i_2__0_4 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_0 (bm_end_r1_reg),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (bm_end_r1_reg_0),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .req_priority_r(req_priority_r),
        .rtp_timer_r(rtp_timer_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized0 bank_state0
       (.D(ras_timer_passed_ns),
        .Q(Q),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg),
        .adv_order_q(adv_order_q),
        .bm_end(bm_end),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .bm_end_r1_reg_1(bm_end_r1_reg_0),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(bank_queue0_n_12),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_22),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_r_0(demand_priority_r_0),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(demand_priority_r_reg),
        .demand_priority_r_reg_2(bank_queue0_n_18),
        .demand_priority_r_reg_3(idle_r_lcl_reg),
        .demand_priority_r_reg_4(req_wr_r_lcl_reg),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .demanded_prior_r_reg_1(demanded_prior_r_reg_0),
        .demanded_prior_r_reg_10(demanded_prior_r_reg_9),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_1),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_2),
        .demanded_prior_r_reg_4(demanded_prior_r_reg_3),
        .demanded_prior_r_reg_5(demanded_prior_r_reg_4),
        .demanded_prior_r_reg_6(demanded_prior_r_reg_5),
        .demanded_prior_r_reg_7(demanded_prior_r_reg_6),
        .demanded_prior_r_reg_8(demanded_prior_r_reg_7),
        .demanded_prior_r_reg_9(demanded_prior_r_reg_8),
        .\grant_r[2]_i_3__1 (\grant_r[2]_i_3__1 ),
        .\grant_r[2]_i_3__1_0 (idle_r_lcl_reg_0),
        .\grant_r[7]_i_12__1 (\grant_r[7]_i_12__1 ),
        .\grant_r[7]_i_12__1_0 (order_q_r),
        .\grant_r[7]_i_12__1_1 (bank_queue0_n_28),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[1]_1 (\grant_r_reg[1]_1 ),
        .\grant_r_reg[1]_2 (\grant_r_reg[1]_2 ),
        .\grant_r_reg[1]_3 (\grant_r_reg[1]_3 ),
        .\grant_r_reg[1]_4 (\grant_r_reg[1]_4 ),
        .\grant_r_reg[1]_5 (\grant_r_reg[1]_5 ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .granted_row_ns(granted_row_ns),
        .granted_row_r_reg(granted_row_r_reg),
        .granted_row_r_reg_0(granted_row_r_reg_0),
        .granted_row_r_reg_1(granted_row_r_reg_1),
        .granted_row_r_reg_2(granted_row_r_reg_2),
        .granted_row_r_reg_3(granted_row_r_reg_3),
        .idle_r(idle_r),
        .in0(in0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .\order_q_r_reg[0] (\order_q_r_reg[0]_0 ),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_0(col_addr[7]),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_3(bank_compare0_n_22),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r_lcl_reg),
        .req_bank_rdy_r_reg_0(\order_q_r_reg[0] ),
        .\rnk_config_strobe_r[0]_i_6 (\rnk_config_strobe_r[0]_i_6 ),
        .\rnk_config_strobe_r[0]_i_6_0 (\rnk_config_strobe_r[0]_i_6_0 ),
        .rtc(rtc),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0]_0 (bank_queue0_n_29),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .\starve_limit_cntr_r_reg[3]_0 (\starve_limit_cntr_r_reg[3] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized1
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    req_wr_r_lcl_reg,
    rb_hit_busy_r,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    p_14_in,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    idle_r_lcl_reg,
    rd_wr_r_lcl_reg_0,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0,
    ordered_r_lcl_reg_1,
    ordered_r_lcl_reg_2,
    ordered_r_lcl_reg_3,
    pre_bm_end_r_reg,
    pre_bm_end_r_reg_0,
    pre_bm_end_r_reg_1,
    D,
    rtc,
    demand_priority_r_reg,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    pre_passing_open_bank_r_reg,
    act_wait_r_lcl_reg,
    wait_for_maint_r_lcl_reg,
    demand_act_priority_r_reg,
    \req_row_r_lcl_reg[12] ,
    demanded_prior_r_reg,
    \q_entry_r_reg[2] ,
    \q_entry_r_reg[1] ,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    pre_bm_end_r_reg_4,
    col_wait_r_reg,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \rd_this_rank_r_reg[0] ,
    periodic_rd_insert,
    req_wr_r_lcl0,
    req_priority_r_reg,
    rb_hit_busy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    in0,
    ofs_rdy_r0,
    wait_for_maint_ns,
    row_hit_r_reg,
    row_hit_r_reg_0,
    pre_bm_end_r_reg_5,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    Q,
    pre_wait_r_reg,
    adv_order_q,
    \order_q_r_reg[0] ,
    set_order_q,
    \order_q_r_reg[0]_0 ,
    order_cnt_0,
    \order_q_r_reg[1] ,
    \order_q_r_reg[1]_0 ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[1]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    \maint_controller.maint_hit_busies_r_reg[2] ,
    \maint_controller.maint_hit_busies_r_reg[2]_0 ,
    \grant_r_reg[2] ,
    \order_q_r_reg[1]_1 ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1] ,
    passing_open_bank,
    head_r_lcl_reg_0,
    \q_entry_r_reg[2]_0 ,
    accept_req,
    \q_entry_r_reg[0] ,
    \q_entry_r_reg[0]_0 ,
    \q_entry_r_reg[1]_4 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    head_r_lcl_reg_1,
    \q_entry_r_reg[1]_5 ,
    \q_entry_r_reg[1]_6 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \rnk_config_strobe_r[0]_i_5 ,
    \rnk_config_strobe_r[0]_i_5_0 ,
    \rnk_config_strobe_r[0]_i_5_1 ,
    \rnk_config_strobe_r[0]_i_5_2 ,
    \rnk_config_strobe_r[0]_i_5_3 ,
    demanded_prior_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    rd_wr_r_lcl_reg_1,
    was_priority,
    maint_hit,
    maint_req_r,
    pass_open_bank_r_lcl_reg,
    ras_timer_zero_r_reg_1,
    was_wr,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    row,
    \starve_limit_cntr_r_reg[0] ,
    \ras_timer_r_reg[1]_3 ,
    \ras_timer_r_reg[1]_4 ,
    \ras_timer_r[1]_i_3__0 ,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[0]_4 ,
    \ras_timer_r[0]_i_3__0 ,
    \compute_tail.tail_r_lcl_reg ,
    \q_entry_r_reg[1]_7 ,
    \q_entry_r_reg[1]_8 ,
    \q_entry_r_reg[2]_1 ,
    \grant_r[5]_i_7__1 ,
    \grant_r_reg[6] ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[2]_2 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    \req_bank_r_lcl_reg[2] ,
    \req_col_r_reg[9] ,
    \q_entry_r_reg[0]_1 ,
    \order_q_r_reg[2] );
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg;
  output req_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output p_14_in;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output head_r_lcl_reg;
  output [7:0]col_addr;
  output [0:0]ordered_r;
  output idle_r_lcl_reg;
  output rd_wr_r_lcl_reg_0;
  output ordered_r_lcl_reg;
  output ordered_r_lcl_reg_0;
  output ordered_r_lcl_reg_1;
  output ordered_r_lcl_reg_2;
  output ordered_r_lcl_reg_3;
  output pre_bm_end_r_reg;
  output pre_bm_end_r_reg_0;
  output pre_bm_end_r_reg_1;
  output [0:0]D;
  output [0:0]rtc;
  output demand_priority_r_reg;
  output bm_end_r1_reg;
  output bm_end_r1_reg_0;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  output [0:0]pre_passing_open_bank_r_reg;
  output act_wait_r_lcl_reg;
  output wait_for_maint_r_lcl_reg;
  output demand_act_priority_r_reg;
  output [12:0]\req_row_r_lcl_reg[12] ;
  output demanded_prior_r_reg;
  output \q_entry_r_reg[2] ;
  output [0:0]\q_entry_r_reg[1] ;
  output pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  output pre_bm_end_r_reg_4;
  output col_wait_r_reg;
  output ras_timer_zero_r_reg;
  output ras_timer_zero_r_reg_0;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input \rd_this_rank_r_reg[0] ;
  input periodic_rd_insert;
  input req_wr_r_lcl0;
  input req_priority_r_reg;
  input rb_hit_busy_r_reg;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input in0;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input [2:0]row_hit_r_reg;
  input [0:0]row_hit_r_reg_0;
  input [0:0]pre_bm_end_r_reg_5;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input [0:0]Q;
  input pre_wait_r_reg;
  input adv_order_q;
  input \order_q_r_reg[0] ;
  input set_order_q;
  input \order_q_r_reg[0]_0 ;
  input [0:0]order_cnt_0;
  input \order_q_r_reg[1] ;
  input \order_q_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[1]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  input \maint_controller.maint_hit_busies_r_reg[2] ;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[2]_0 ;
  input \grant_r_reg[2] ;
  input \order_q_r_reg[1]_1 ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[1] ;
  input [6:0]passing_open_bank;
  input head_r_lcl_reg_0;
  input [0:0]\q_entry_r_reg[2]_0 ;
  input accept_req;
  input \q_entry_r_reg[0] ;
  input \q_entry_r_reg[0]_0 ;
  input \q_entry_r_reg[1]_4 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input head_r_lcl_reg_1;
  input \q_entry_r_reg[1]_5 ;
  input \q_entry_r_reg[1]_6 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \rnk_config_strobe_r[0]_i_5 ;
  input \rnk_config_strobe_r[0]_i_5_0 ;
  input \rnk_config_strobe_r[0]_i_5_1 ;
  input \rnk_config_strobe_r[0]_i_5_2 ;
  input \rnk_config_strobe_r[0]_i_5_3 ;
  input demanded_prior_r_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input rd_wr_r_lcl_reg_1;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg;
  input ras_timer_zero_r_reg_1;
  input was_wr;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input [12:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input \ras_timer_r_reg[1]_3 ;
  input \ras_timer_r_reg[1]_4 ;
  input \ras_timer_r[1]_i_3__0 ;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[0]_4 ;
  input \ras_timer_r[0]_i_3__0 ;
  input \compute_tail.tail_r_lcl_reg ;
  input \q_entry_r_reg[1]_7 ;
  input \q_entry_r_reg[1]_8 ;
  input \q_entry_r_reg[2]_1 ;
  input [0:0]\grant_r[5]_i_7__1 ;
  input \grant_r_reg[6] ;
  input \grant_r_reg[2]_0 ;
  input \grant_r_reg[2]_1 ;
  input \grant_r_reg[2]_2 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [6:0]\req_col_r_reg[9] ;
  input [0:0]\q_entry_r_reg[0]_1 ;
  input \order_q_r_reg[2] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire bank_compare0_n_11;
  wire bank_compare0_n_13;
  wire bank_queue0_n_10;
  wire bank_queue0_n_17;
  wire bank_queue0_n_26;
  wire bank_queue0_n_27;
  wire bank_state0_n_21;
  wire [2:2]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire [7:0]col_addr;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_r;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire [0:0]\grant_r[5]_i_7__1 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[6] ;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire [2:2]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire in0;
  wire \maint_controller.maint_hit_busies_r_reg[2] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[2]_0 ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [0:0]order_cnt_0;
  wire [0:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[2] ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire ordered_r_lcl_reg_2;
  wire ordered_r_lcl_reg_3;
  wire p_14_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire [0:0]pre_bm_end_r_reg_5;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire pre_wait_r_reg;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire [0:0]\q_entry_r_reg[0]_1 ;
  wire [0:0]\q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[1]_5 ;
  wire \q_entry_r_reg[1]_6 ;
  wire \q_entry_r_reg[1]_7 ;
  wire \q_entry_r_reg[1]_8 ;
  wire \q_entry_r_reg[2] ;
  wire [0:0]\q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_3__0 ;
  wire \ras_timer_r[1]_i_3__0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[1]_4 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0] ;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg;
  wire [12:0]\req_row_r_lcl_reg[12] ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg;
  wire \rnk_config_strobe_r[0]_i_5 ;
  wire \rnk_config_strobe_r[0]_i_5_0 ;
  wire \rnk_config_strobe_r[0]_i_5_1 ;
  wire \rnk_config_strobe_r[0]_i_5_2 ;
  wire \rnk_config_strobe_r[0]_i_5_3 ;
  wire [12:0]row;
  wire [0:0]row_cmd_wr;
  wire [2:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire [0:0]rtc;
  wire rtp_timer_r;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_reg;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_4 bank_compare0
       (.E(idle_ns),
        .Q(Q),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(wait_for_maint_r),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg_0),
        .col_addr(col_addr[6:0]),
        .\grant_r_reg[2] (bank_compare0_n_11),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .order_cnt_0(order_cnt_0),
        .\order_q_r_reg[1] (\order_q_r_reg[0] ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1]_0 ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg_0),
        .ordered_r_lcl_reg_1(ordered_r_lcl_reg_1),
        .ordered_r_lcl_reg_2(ordered_r_lcl_reg_2),
        .ordered_r_lcl_reg_3(ordered_r_lcl_reg_3),
        .ordered_r_lcl_reg_4(pre_wait_r_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_0),
        .rd_wr_r_lcl_reg_2(idle_r_lcl_reg),
        .rd_wr_r_lcl_reg_3(rd_wr_r_lcl_reg_1),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_priority_r_reg_0(req_priority_r_reg),
        .\req_row_r_lcl_reg[12]_0 (\req_row_r_lcl_reg[12] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_13),
        .row_hit_r_reg_1(\rd_this_rank_r_reg[0] ),
        .row_hit_r_reg_2(row_hit_r_reg),
        .row_hit_r_reg_3(row_hit_r_reg_0),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized1 bank_queue0
       (.D(D),
        .E(idle_ns),
        .Q(Q),
        .accept_req(accept_req),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg(pre_bm_end_r_reg_5),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[7]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_21),
        .auto_pre_r_lcl_reg_2(bank_compare0_n_13),
        .bm_end(bm_end),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg(req_wr_r_lcl_reg),
        .bm_end_r1_reg_0(rd_wr_r_lcl_reg),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .head_r_lcl_reg_2(head_r_lcl_reg_1),
        .idle_r_lcl_reg_0(idle_r),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .in0(in0),
        .\maint_controller.maint_hit_busies_r_reg[2] (\maint_controller.maint_hit_busies_r_reg[2] ),
        .\maint_controller.maint_hit_busies_r_reg[2]_0 (\maint_controller.maint_hit_busies_r_reg[2]_0 ),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .\order_q_r_reg[0]_0 (order_q_r),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_2 (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[1]_0 (bank_queue0_n_17),
        .\order_q_r_reg[1]_1 (bank_queue0_n_26),
        .\order_q_r_reg[1]_2 (\order_q_r_reg[1]_1 ),
        .\order_q_r_reg[1]_3 (ordered_r_lcl_reg_0),
        .\order_q_r_reg[2]_0 (\order_q_r_reg[2] ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_11),
        .p_14_in(p_14_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(bank_queue0_n_27),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_2),
        .pre_bm_end_r_reg_4(pre_bm_end_r_reg_3),
        .pre_bm_end_r_reg_5(pre_bm_end_r_reg_4),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_2 ),
        .\q_entry_r_reg[1]_4 (\q_entry_r_reg[1]_3 ),
        .\q_entry_r_reg[1]_5 (\q_entry_r_reg[1]_4 ),
        .\q_entry_r_reg[1]_6 (\q_entry_r_reg[1]_5 ),
        .\q_entry_r_reg[1]_7 (\q_entry_r_reg[1]_6 ),
        .\q_entry_r_reg[1]_8 (\q_entry_r_reg[1]_7 ),
        .\q_entry_r_reg[1]_9 (\q_entry_r_reg[1]_8 ),
        .\q_entry_r_reg[2]_0 (bank_queue0_n_10),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_2 (\q_entry_r_reg[2]_1 ),
        .\q_entry_r_reg[2]_3 (\q_entry_r_reg[2]_0 ),
        .q_has_priority_r_reg_0(\rd_this_rank_r_reg[0] ),
        .q_has_priority_r_reg_1(pre_wait_r_reg),
        .q_has_priority_r_reg_2(rb_hit_busy_r),
        .q_has_rd(q_has_rd),
        .\ras_timer_r[0]_i_3__0_0 (\ras_timer_r[0]_i_3__0 ),
        .\ras_timer_r[1]_i_3__0_0 (\ras_timer_r[1]_i_3__0 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_0 (bm_end_r1_reg),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[0]_3 (\ras_timer_r_reg[0]_2 ),
        .\ras_timer_r_reg[0]_4 (\ras_timer_r_reg[0]_3 ),
        .\ras_timer_r_reg[0]_5 (\ras_timer_r_reg[0]_4 ),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (bm_end_r1_reg_0),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_3 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[1]_4 (\ras_timer_r_reg[1]_3 ),
        .\ras_timer_r_reg[1]_5 (\ras_timer_r_reg[1]_4 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (ras_timer_passed_ns),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_3 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .req_priority_r(req_priority_r),
        .rtp_timer_r(rtp_timer_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .wait_for_maint_r_lcl_reg_1(wait_for_maint_r_lcl_reg),
        .was_priority(was_priority),
        .was_wr(was_wr));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized1 bank_state0
       (.D(ras_timer_passed_ns),
        .Q(Q),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg),
        .adv_order_q(adv_order_q),
        .bm_end(bm_end),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg_0(bm_end_r1_reg_0),
        .bm_end_r1_reg_1(bm_end_r1_reg),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg),
        .col_wait_r_reg_1(bank_queue0_n_10),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_21),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(demand_priority_r_reg),
        .demand_priority_r_reg_2(bank_queue0_n_17),
        .demand_priority_r_reg_3(idle_r_lcl_reg),
        .demand_priority_r_reg_4(req_wr_r_lcl_reg),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .demanded_prior_r_reg_1(demanded_prior_r_reg_0),
        .\grant_r[5]_i_7__1 (\grant_r[5]_i_7__1 ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (bank_queue0_n_26),
        .\grant_r_reg[2]_1 (order_q_r),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[2]_3 (\grant_r_reg[2]_1 ),
        .\grant_r_reg[2]_4 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[6] (\grant_r_reg[6] ),
        .idle_r(idle_r),
        .in0(in0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .p_14_in(p_14_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg(pre_bm_end_r_reg_5),
        .pre_bm_end_r_reg_0(col_addr[7]),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (\rd_this_rank_r_reg[0] ),
        .\rd_this_rank_r_reg[0]_1 (rd_wr_r_lcl_reg),
        .\rnk_config_strobe_r[0]_i_5 (\rnk_config_strobe_r[0]_i_5 ),
        .\rnk_config_strobe_r[0]_i_5_0 (\rnk_config_strobe_r[0]_i_5_0 ),
        .\rnk_config_strobe_r[0]_i_5_1 (\rnk_config_strobe_r[0]_i_5_1 ),
        .\rnk_config_strobe_r[0]_i_5_2 (\rnk_config_strobe_r[0]_i_5_2 ),
        .\rnk_config_strobe_r[0]_i_5_3 (\rnk_config_strobe_r[0]_i_5_3 ),
        .rtc(rtc),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0]_0 (bank_queue0_n_27),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized2
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    req_wr_r_lcl_reg,
    rb_hit_busy_r,
    act_wait_r_lcl_reg,
    demand_act_priority_r,
    act_this_rank_r,
    \order_q_r_reg[0] ,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    pre_bm_end_r_reg,
    pass_open_bank_r_lcl_reg,
    pass_open_bank_r_lcl_reg_0,
    pre_bm_end_r_reg_0,
    pass_open_bank_r_lcl_reg_1,
    \maint_controller.maint_hit_busies_r_reg[3] ,
    req_wr_r_lcl_reg_0,
    \grant_r_reg[3] ,
    \order_q_r_reg[0]_0 ,
    rtc,
    \rnk_config_strobe_r_reg[0] ,
    idle_r_lcl_reg,
    idle_r_lcl_reg_0,
    demanded_prior_r_reg,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \q_entry_r_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    pre_passing_open_bank_r_reg,
    idle_r_lcl_reg_1,
    demand_act_priority_r_reg,
    \req_row_r_lcl_reg[12] ,
    \q_entry_r_reg[2] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ,
    pre_bm_end_r_reg_1,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    \req_row_r_lcl_reg[10] ,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \starve_limit_cntr_r_reg[3] ,
    periodic_rd_insert,
    req_wr_r_lcl0,
    req_priority_r_reg,
    rb_hit_busy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    in0,
    ofs_rdy_r0,
    wait_for_maint_ns,
    row_hit_r_reg,
    adv_order_q,
    col_wait_r_reg,
    set_order_q,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ,
    Q,
    \maint_controller.maint_rdy_r1_i_2 ,
    pass_open_bank_r_lcl_reg_2,
    pre_wait_r_reg,
    rnk_config_valid_r_lcl_reg,
    rnk_config_valid_r_lcl_reg_0,
    rnk_config_strobe,
    rnk_config_valid_r_lcl_reg_1,
    \order_q_r_reg[0]_1 ,
    \order_q_r_reg[0]_2 ,
    accept_internal_r_i_2,
    accept_internal_r_i_2_0,
    accept_internal_r_i_2_1,
    demand_priority_r_0,
    demanded_prior_r_1,
    \grant_r[4]_i_4__1 ,
    \grant_r[4]_i_4__1_0 ,
    \order_q_r_reg[2] ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1] ,
    passing_open_bank,
    D,
    accept_req,
    \q_entry_r_reg[0] ,
    \q_entry_r_reg[0]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    head_r_lcl_reg_0,
    head_r_lcl_reg_1,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ,
    \ras_timer_r[0]_i_2__2 ,
    \ras_timer_r[0]_i_2__2_0 ,
    \ras_timer_r[0]_i_2__2_1 ,
    \ras_timer_r[1]_i_2__2 ,
    \ras_timer_r[1]_i_2__2_0 ,
    \ras_timer_r[1]_i_2__2_1 ,
    demanded_prior_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    was_priority,
    maint_hit,
    maint_req_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    rd_wr_r_lcl_reg_0,
    was_wr,
    pass_open_bank_r_lcl_reg_3,
    pass_open_bank_r_lcl_reg_4,
    row,
    ras_timer_zero_r_reg_1,
    \starve_limit_cntr_r_reg[0] ,
    \ras_timer_r[1]_i_2__2_2 ,
    \ras_timer_r[1]_i_2__2_3 ,
    \ras_timer_r[1]_i_2__2_4 ,
    \ras_timer_r[0]_i_2__2_2 ,
    \ras_timer_r[0]_i_2__2_3 ,
    \ras_timer_r[0]_i_2__2_4 ,
    \compute_tail.tail_r_lcl_reg ,
    \ras_timer_r_reg[0]_0 ,
    \grant_r_reg[0] ,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[3]_2 ,
    row_cmd_wr,
    \cmd_pipe_plus.mc_address[23]_i_4 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    \req_bank_r_lcl_reg[2] ,
    \req_col_r_reg[9] ,
    \q_entry_r_reg[0]_1 ,
    \order_q_r_reg[2]_0 ,
    \order_q_r_reg[1] );
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r_lcl_reg;
  output req_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output act_wait_r_lcl_reg;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output \order_q_r_reg[0] ;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output head_r_lcl_reg;
  output [7:0]col_addr;
  output [0:0]ordered_r;
  output pre_bm_end_r_reg;
  output pass_open_bank_r_lcl_reg;
  output pass_open_bank_r_lcl_reg_0;
  output pre_bm_end_r_reg_0;
  output pass_open_bank_r_lcl_reg_1;
  output \maint_controller.maint_hit_busies_r_reg[3] ;
  output req_wr_r_lcl_reg_0;
  output \grant_r_reg[3] ;
  output \order_q_r_reg[0]_0 ;
  output [0:0]rtc;
  output \rnk_config_strobe_r_reg[0] ;
  output idle_r_lcl_reg;
  output idle_r_lcl_reg_0;
  output demanded_prior_r_reg;
  output bm_end_r1_reg;
  output bm_end_r1_reg_0;
  output \q_entry_r_reg[1] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  output [0:0]pre_passing_open_bank_r_reg;
  output idle_r_lcl_reg_1;
  output demand_act_priority_r_reg;
  output [11:0]\req_row_r_lcl_reg[12] ;
  output \q_entry_r_reg[2] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  output pre_bm_end_r_reg_1;
  output ras_timer_zero_r_reg;
  output ras_timer_zero_r_reg_0;
  output \req_row_r_lcl_reg[10] ;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input \starve_limit_cntr_r_reg[3] ;
  input periodic_rd_insert;
  input req_wr_r_lcl0;
  input req_priority_r_reg;
  input rb_hit_busy_r_reg;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input in0;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input [0:0]row_hit_r_reg;
  input adv_order_q;
  input [1:0]col_wait_r_reg;
  input set_order_q;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  input [1:0]Q;
  input [0:0]\maint_controller.maint_rdy_r1_i_2 ;
  input pass_open_bank_r_lcl_reg_2;
  input pre_wait_r_reg;
  input [0:0]rnk_config_valid_r_lcl_reg;
  input rnk_config_valid_r_lcl_reg_0;
  input rnk_config_strobe;
  input rnk_config_valid_r_lcl_reg_1;
  input \order_q_r_reg[0]_1 ;
  input \order_q_r_reg[0]_2 ;
  input accept_internal_r_i_2;
  input accept_internal_r_i_2_0;
  input accept_internal_r_i_2_1;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input \grant_r[4]_i_4__1 ;
  input \grant_r[4]_i_4__1_0 ;
  input \order_q_r_reg[2] ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[1] ;
  input [6:0]passing_open_bank;
  input [1:0]D;
  input accept_req;
  input \q_entry_r_reg[0] ;
  input \q_entry_r_reg[0]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input head_r_lcl_reg_0;
  input head_r_lcl_reg_1;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  input \ras_timer_r[0]_i_2__2 ;
  input \ras_timer_r[0]_i_2__2_0 ;
  input \ras_timer_r[0]_i_2__2_1 ;
  input \ras_timer_r[1]_i_2__2 ;
  input \ras_timer_r[1]_i_2__2_0 ;
  input \ras_timer_r[1]_i_2__2_1 ;
  input demanded_prior_r_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input rd_wr_r_lcl_reg_0;
  input was_wr;
  input pass_open_bank_r_lcl_reg_3;
  input pass_open_bank_r_lcl_reg_4;
  input [12:0]row;
  input ras_timer_zero_r_reg_1;
  input \starve_limit_cntr_r_reg[0] ;
  input \ras_timer_r[1]_i_2__2_2 ;
  input \ras_timer_r[1]_i_2__2_3 ;
  input \ras_timer_r[1]_i_2__2_4 ;
  input \ras_timer_r[0]_i_2__2_2 ;
  input \ras_timer_r[0]_i_2__2_3 ;
  input \ras_timer_r[0]_i_2__2_4 ;
  input \compute_tail.tail_r_lcl_reg ;
  input [0:0]\ras_timer_r_reg[0]_0 ;
  input \grant_r_reg[0] ;
  input \grant_r_reg[3]_0 ;
  input \grant_r_reg[3]_1 ;
  input \grant_r_reg[3]_2 ;
  input [0:0]row_cmd_wr;
  input [0:0]\cmd_pipe_plus.mc_address[23]_i_4 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [6:0]\req_col_r_reg[9] ;
  input [0:0]\q_entry_r_reg[0]_1 ;
  input \order_q_r_reg[2]_0 ;
  input \order_q_r_reg[1] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire accept_internal_r_i_2;
  wire accept_internal_r_i_2_0;
  wire accept_internal_r_i_2_1;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg;
  wire adv_order_q;
  wire bank_compare0_n_21;
  wire bank_compare0_n_6;
  wire bank_compare0_n_8;
  wire bank_queue0_n_11;
  wire bank_queue0_n_23;
  wire bank_queue0_n_32;
  wire bank_queue0_n_4;
  wire bank_state0_n_18;
  wire [3:3]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire [0:0]\cmd_pipe_plus.mc_address[23]_i_4 ;
  wire [7:0]col_addr;
  wire col_wait_r;
  wire [1:0]col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire \grant_r[4]_i_4__1 ;
  wire \grant_r[4]_i_4__1_0 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire [3:3]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire in0;
  wire \maint_controller.maint_hit_busies_r_reg[3] ;
  wire [0:0]\maint_controller.maint_rdy_r1_i_2 ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[2] ;
  wire \order_q_r_reg[2]_0 ;
  wire [0:0]ordered_r;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire pre_wait_r_reg;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire [0:0]\q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[2] ;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_2__2 ;
  wire \ras_timer_r[0]_i_2__2_0 ;
  wire \ras_timer_r[0]_i_2__2_1 ;
  wire \ras_timer_r[0]_i_2__2_2 ;
  wire \ras_timer_r[0]_i_2__2_3 ;
  wire \ras_timer_r[0]_i_2__2_4 ;
  wire \ras_timer_r[1]_i_2__2 ;
  wire \ras_timer_r[1]_i_2__2_0 ;
  wire \ras_timer_r[1]_i_2__2_1 ;
  wire \ras_timer_r[1]_i_2__2_2 ;
  wire \ras_timer_r[1]_i_2__2_3 ;
  wire \ras_timer_r[1]_i_2__2_4 ;
  wire \ras_timer_r_reg[0] ;
  wire [0:0]\ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[1] ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg;
  wire \req_row_r_lcl_reg[10] ;
  wire [11:0]\req_row_r_lcl_reg[12] ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg;
  wire req_wr_r_lcl_reg_0;
  wire rnk_config_strobe;
  wire \rnk_config_strobe_r_reg[0] ;
  wire [0:0]rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rnk_config_valid_r_lcl_reg_1;
  wire [12:0]row;
  wire [0:0]row_cmd_wr;
  wire [0:0]row_hit_r_reg;
  wire [0:0]rtc;
  wire rtp_timer_r;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire \starve_limit_cntr_r_reg[3] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_3 bank_compare0
       (.E(idle_ns),
        .Q(Q[0]),
        .\cmd_pipe_plus.mc_address[23]_i_4 (act_wait_r_lcl_reg),
        .\cmd_pipe_plus.mc_address[23]_i_4_0 (col_wait_r_reg),
        .\cmd_pipe_plus.mc_address[23]_i_4_1 (\cmd_pipe_plus.mc_address[23]_i_4 ),
        .col_addr(col_addr[6:0]),
        .\grant_r_reg[3] (bank_compare0_n_6),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(pre_wait_r_reg),
        .pass_open_bank_r_lcl_reg(wait_for_maint_r),
        .pass_open_bank_r_lcl_reg_0(pass_open_bank_r_lcl_reg_3),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg_4),
        .periodic_rd_insert(periodic_rd_insert),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(bank_compare0_n_21),
        .rd_wr_r_lcl_reg_2(idle_r_lcl_reg_0),
        .rd_wr_r_lcl_reg_3(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9]_0 (\starve_limit_cntr_r_reg[3] ),
        .\req_col_r_reg[9]_1 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_priority_r_reg_0(req_priority_r_reg),
        .\req_row_r_lcl_reg[10]_0 (\req_row_r_lcl_reg[10] ),
        .\req_row_r_lcl_reg[12]_0 (\req_row_r_lcl_reg[12] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .req_wr_r_lcl_reg_1(req_wr_r_lcl_reg_0),
        .row(row),
        .row_cmd_wr(row_cmd_wr),
        .row_hit_r_reg_0(bank_compare0_n_8),
        .row_hit_r_reg_1(row_hit_r_reg),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized2 bank_queue0
       (.D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q[0]),
        .accept_internal_r_i_2(accept_internal_r_i_2),
        .accept_internal_r_i_2_0(accept_internal_r_i_2_0),
        .accept_internal_r_i_2_1(accept_internal_r_i_2_1),
        .accept_req(accept_req),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg(col_wait_r_reg[1]),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[7]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_18),
        .bm_end(bm_end),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg(rd_wr_r_lcl_reg),
        .bm_end_r1_reg_0(req_wr_r_lcl_reg),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\grant_r[4]_i_4__1 (\grant_r[4]_i_4__1 ),
        .\grant_r[4]_i_4__1_0 (\grant_r[4]_i_4__1_0 ),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .head_r_lcl_reg_2(head_r_lcl_reg_1),
        .idle_r_lcl_reg_0(idle_r),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_1),
        .in0(in0),
        .\maint_controller.maint_hit_busies_r_reg[3] (\maint_controller.maint_hit_busies_r_reg[3] ),
        .\maint_controller.maint_rdy_r1_i_2 (\maint_controller.maint_rdy_r1_i_2 ),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[0]_2 (bank_queue0_n_23),
        .\order_q_r_reg[0]_3 (\order_q_r_reg[0]_1 ),
        .\order_q_r_reg[0]_4 (\order_q_r_reg[0]_2 ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .\order_q_r_reg[2]_0 (\order_q_r_reg[2] ),
        .\order_q_r_reg[2]_1 (\order_q_r_reg[2]_0 ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_6),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(bank_queue0_n_4),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_3(pass_open_bank_r_lcl_reg_1),
        .pass_open_bank_r_lcl_reg_4(bank_queue0_n_32),
        .pass_open_bank_r_lcl_reg_5(pass_open_bank_r_lcl_reg_2),
        .pass_open_bank_r_lcl_reg_6(bank_compare0_n_8),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[2]_0 (bank_queue0_n_11),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_2 (D),
        .q_has_priority_r_reg_0(rb_hit_busy_r),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg_0(\starve_limit_cntr_r_reg[3] ),
        .\ras_timer_r[0]_i_2__2_0 (\ras_timer_r[0]_i_2__2 ),
        .\ras_timer_r[0]_i_2__2_1 (\ras_timer_r[0]_i_2__2_0 ),
        .\ras_timer_r[0]_i_2__2_2 (\ras_timer_r[0]_i_2__2_1 ),
        .\ras_timer_r[0]_i_2__2_3 (\ras_timer_r[0]_i_2__2_2 ),
        .\ras_timer_r[0]_i_2__2_4 (\ras_timer_r[0]_i_2__2_3 ),
        .\ras_timer_r[0]_i_2__2_5 (\ras_timer_r[0]_i_2__2_4 ),
        .\ras_timer_r[1]_i_2__2_0 (\ras_timer_r[1]_i_2__2 ),
        .\ras_timer_r[1]_i_2__2_1 (\ras_timer_r[1]_i_2__2_0 ),
        .\ras_timer_r[1]_i_2__2_2 (\ras_timer_r[1]_i_2__2_1 ),
        .\ras_timer_r[1]_i_2__2_3 (\ras_timer_r[1]_i_2__2_2 ),
        .\ras_timer_r[1]_i_2__2_4 (\ras_timer_r[1]_i_2__2_3 ),
        .\ras_timer_r[1]_i_2__2_5 (\ras_timer_r[1]_i_2__2_4 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_0 (bm_end_r1_reg),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (bm_end_r1_reg_0),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (pre_wait_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .req_priority_r(req_priority_r),
        .rnk_config_strobe(rnk_config_strobe),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0] ),
        .rnk_config_valid_r_lcl_reg(rnk_config_valid_r_lcl_reg),
        .rnk_config_valid_r_lcl_reg_0(rnk_config_valid_r_lcl_reg_0),
        .rnk_config_valid_r_lcl_reg_1(rnk_config_valid_r_lcl_reg_1),
        .rtc(rtc),
        .rtp_timer_r(rtp_timer_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized2 bank_state0
       (.D(ras_timer_passed_ns),
        .Q(Q),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .bm_end(bm_end),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .bm_end_r1_reg_1(bm_end_r1_reg_0),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg[1]),
        .col_wait_r_reg_1(bank_queue0_n_11),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_18),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_r_0(demand_priority_r_0),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(bank_queue0_n_23),
        .demand_priority_r_reg_2(idle_r_lcl_reg_0),
        .demand_priority_r_reg_3(req_wr_r_lcl_reg),
        .demanded_prior_r_1(demanded_prior_r_1),
        .demanded_prior_r_reg_0(demanded_prior_r),
        .demanded_prior_r_reg_1(demanded_prior_r_reg),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_0),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_1 ),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_2 ),
        .idle_r(idle_r),
        .in0(in0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg(col_addr[7]),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(bank_queue0_n_4),
        .pre_wait_r_reg_1(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0]_0 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_3(bank_compare0_n_21),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r_lcl_reg),
        .req_bank_rdy_r_reg_0(\order_q_r_reg[0] ),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0]_0 (bank_queue0_n_32),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .\starve_limit_cntr_r_reg[3]_0 (\starve_limit_cntr_r_reg[3] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized3
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    req_wr_r_lcl_reg,
    rb_hit_busy_r,
    act_wait_r_lcl_reg,
    demand_act_priority_r,
    act_this_rank_r,
    \order_q_r_reg[0] ,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    idle_r_lcl_reg,
    pre_bm_end_r_reg,
    \grant_r_reg[4] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    \order_q_r_reg[0]_2 ,
    D,
    idle_r_lcl_reg_0,
    pre_bm_end_r_reg_0,
    \grant_r_reg[4]_0 ,
    app_en_r2_reg,
    pre_bm_end_r_reg_1,
    pre_bm_end_r_reg_2,
    p_9_in,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    idle_r_lcl_reg_3,
    pre_bm_end_r_reg_3,
    \grant_r_reg[4]_1 ,
    app_en_r2_reg_0,
    pre_bm_end_r_reg_4,
    pre_bm_end_r_reg_5,
    pre_bm_end_r_reg_6,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    pre_passing_open_bank_r_reg,
    act_wait_r_lcl_reg_0,
    idle_r_lcl_reg_4,
    demand_act_priority_r_reg,
    ras_timer_zero_r_reg,
    \req_row_r_lcl_reg[12] ,
    pass_open_bank_r_lcl_reg,
    idle_r_lcl_reg_5,
    \q_entry_r_reg[2] ,
    pre_bm_end_r_reg_7,
    app_en_r2_reg_1,
    pre_bm_end_r_reg_8,
    \order_q_r_reg[0]_3 ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \rd_this_rank_r_reg[0] ,
    periodic_rd_insert,
    req_wr_r_lcl0,
    req_priority_r_reg,
    rb_hit_busy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    in0,
    ofs_rdy_r0,
    wait_for_maint_ns,
    row_hit_r_reg,
    adv_order_q,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    set_order_q,
    pre_wait_r_reg,
    Q,
    \q_entry_r_reg[1] ,
    \q_entry_r_reg[2]_0 ,
    \q_entry_r_reg[2]_1 ,
    rtc,
    p_12_in49_in,
    \grant_r_reg[1] ,
    \order_q_r_reg[0]_4 ,
    \order_q_r_reg[0]_5 ,
    \q_entry_r_reg[2]_2 ,
    \q_entry_r_reg[2]_3 ,
    \q_entry_r_reg[2]_4 ,
    \q_entry_r_reg[2]_5 ,
    accept_req,
    set_order_q_0,
    \q_entry_r_reg[2]_6 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    \compute_tail.tail_r_lcl_reg ,
    demanded_prior_r_reg,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    \q_entry_r_reg[2]_7 ,
    \q_entry_r_reg[2]_8 ,
    \q_entry_r_reg[2]_9 ,
    \q_entry_r_reg[2]_10 ,
    \q_entry_r_reg[2]_11 ,
    \q_entry_r_reg[2]_12 ,
    \q_entry_r_reg[2]_13 ,
    \q_entry_r_reg[2]_14 ,
    \q_entry_r_reg[2]_15 ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[2]_16 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ,
    accept_internal_r_reg,
    accept_internal_r_reg_0,
    accept_internal_r_reg_1,
    accept_internal_r_reg_2,
    accept_internal_r_reg_3,
    \q_entry_r_reg[2]_17 ,
    \q_entry_r_reg[2]_18 ,
    \q_entry_r_reg[2]_19 ,
    set_order_q_1,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    demanded_prior_r_reg_6,
    \q_entry_r_reg[2]_20 ,
    set_order_q_2,
    \q_entry_r_reg[2]_21 ,
    \q_entry_r_reg[2]_22 ,
    set_order_q_3,
    \q_entry_r_reg[2]_23 ,
    head_r_lcl_reg_0,
    \grant_r_reg[4]_2 ,
    \grant_r_reg[4]_3 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[0] ,
    col_wait_r_reg,
    act_wait_r_lcl_reg_1,
    passing_open_bank,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[2]_24 ,
    \q_entry_r_reg[2]_25 ,
    \q_entry_r_reg[2]_26 ,
    \q_entry_r_reg[0] ,
    \q_entry_r_reg[0]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    head_r_lcl_reg_1,
    \ras_timer_r[0]_i_2__3 ,
    \ras_timer_r[0]_i_2__3_0 ,
    \ras_timer_r[0]_i_2__3_1 ,
    \ras_timer_r[1]_i_2__3 ,
    \ras_timer_r[1]_i_2__3_0 ,
    \ras_timer_r[1]_i_2__3_1 ,
    demanded_prior_r_reg_7,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    was_priority,
    maint_hit,
    maint_req_r,
    pass_open_bank_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    rd_wr_r_lcl_reg_0,
    \rtp_timer_r_reg[0] ,
    was_wr,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    row,
    \starve_limit_cntr_r_reg[0] ,
    \ras_timer_r[1]_i_2__3_2 ,
    \ras_timer_r[1]_i_2__3_3 ,
    \ras_timer_r[1]_i_2__3_4 ,
    \ras_timer_r[0]_i_2__3_2 ,
    \ras_timer_r[0]_i_2__3_3 ,
    \ras_timer_r[0]_i_2__3_4 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \q_entry_r_reg[2]_27 ,
    \q_entry_r_reg[2]_28 ,
    \q_entry_r_reg[2]_29 ,
    \q_entry_r_reg[2]_30 ,
    \q_entry_r_reg[1]_2 ,
    head_r_lcl_reg_2,
    head_r_lcl_reg_3,
    head_r_lcl_reg_4,
    head_r_lcl_reg_5,
    \q_entry_r_reg[1]_3 ,
    \q_entry_r_reg[1]_4 ,
    \q_entry_r_reg[2]_31 ,
    \q_entry_r_reg[2]_32 ,
    head_r_lcl_reg_6,
    granted_row_r_reg,
    \grant_r_reg[4]_4 ,
    \grant_r_reg[4]_5 ,
    \grant_r_reg[4]_6 ,
    \q_entry_r_reg[2]_33 ,
    \q_entry_r[1]_i_3__3 ,
    E,
    \q_entry_r[1]_i_3__3_0 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    \req_bank_r_lcl_reg[2] ,
    \req_col_r_reg[9] ,
    \q_entry_r_reg[0]_1 ,
    \order_q_r_reg[2] ,
    \order_q_r_reg[1] );
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r_lcl_reg;
  output req_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output act_wait_r_lcl_reg;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output \order_q_r_reg[0] ;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output head_r_lcl_reg;
  output [7:0]col_addr;
  output [0:0]ordered_r;
  output idle_r_lcl_reg;
  output pre_bm_end_r_reg;
  output \grant_r_reg[4] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  output \order_q_r_reg[0]_0 ;
  output [0:0]\order_q_r_reg[0]_1 ;
  output \order_q_r_reg[0]_2 ;
  output [0:0]D;
  output idle_r_lcl_reg_0;
  output pre_bm_end_r_reg_0;
  output \grant_r_reg[4]_0 ;
  output [0:0]app_en_r2_reg;
  output pre_bm_end_r_reg_1;
  output pre_bm_end_r_reg_2;
  output p_9_in;
  output idle_r_lcl_reg_1;
  output idle_r_lcl_reg_2;
  output [0:0]idle_r_lcl_reg_3;
  output pre_bm_end_r_reg_3;
  output \grant_r_reg[4]_1 ;
  output app_en_r2_reg_0;
  output [0:0]pre_bm_end_r_reg_4;
  output [0:0]pre_bm_end_r_reg_5;
  output pre_bm_end_r_reg_6;
  output bm_end_r1_reg;
  output bm_end_r1_reg_0;
  output [0:0]pre_passing_open_bank_r_reg;
  output act_wait_r_lcl_reg_0;
  output idle_r_lcl_reg_4;
  output demand_act_priority_r_reg;
  output ras_timer_zero_r_reg;
  output [12:0]\req_row_r_lcl_reg[12] ;
  output [0:0]pass_open_bank_r_lcl_reg;
  output idle_r_lcl_reg_5;
  output \q_entry_r_reg[2] ;
  output pre_bm_end_r_reg_7;
  output [1:0]app_en_r2_reg_1;
  output pre_bm_end_r_reg_8;
  output \order_q_r_reg[0]_3 ;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input \rd_this_rank_r_reg[0] ;
  input periodic_rd_insert;
  input req_wr_r_lcl0;
  input req_priority_r_reg;
  input rb_hit_busy_r_reg;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input in0;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input [0:0]row_hit_r_reg;
  input adv_order_q;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input set_order_q;
  input pre_wait_r_reg;
  input [0:0]Q;
  input \q_entry_r_reg[1] ;
  input \q_entry_r_reg[2]_0 ;
  input \q_entry_r_reg[2]_1 ;
  input [4:0]rtc;
  input p_12_in49_in;
  input \grant_r_reg[1] ;
  input \order_q_r_reg[0]_4 ;
  input \order_q_r_reg[0]_5 ;
  input \q_entry_r_reg[2]_2 ;
  input \q_entry_r_reg[2]_3 ;
  input \q_entry_r_reg[2]_4 ;
  input \q_entry_r_reg[2]_5 ;
  input accept_req;
  input set_order_q_0;
  input \q_entry_r_reg[2]_6 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input \compute_tail.tail_r_lcl_reg ;
  input demanded_prior_r_reg;
  input demanded_prior_r_reg_0;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input \q_entry_r_reg[2]_7 ;
  input \q_entry_r_reg[2]_8 ;
  input \q_entry_r_reg[2]_9 ;
  input \q_entry_r_reg[2]_10 ;
  input \q_entry_r_reg[2]_11 ;
  input \q_entry_r_reg[2]_12 ;
  input \q_entry_r_reg[2]_13 ;
  input \q_entry_r_reg[2]_14 ;
  input \q_entry_r_reg[2]_15 ;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[2]_16 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  input accept_internal_r_reg;
  input accept_internal_r_reg_0;
  input accept_internal_r_reg_1;
  input accept_internal_r_reg_2;
  input accept_internal_r_reg_3;
  input \q_entry_r_reg[2]_17 ;
  input \q_entry_r_reg[2]_18 ;
  input \q_entry_r_reg[2]_19 ;
  input set_order_q_1;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input demanded_prior_r_reg_6;
  input \q_entry_r_reg[2]_20 ;
  input set_order_q_2;
  input \q_entry_r_reg[2]_21 ;
  input \q_entry_r_reg[2]_22 ;
  input set_order_q_3;
  input \q_entry_r_reg[2]_23 ;
  input head_r_lcl_reg_0;
  input \grant_r_reg[4]_2 ;
  input \grant_r_reg[4]_3 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[0] ;
  input [0:0]col_wait_r_reg;
  input act_wait_r_lcl_reg_1;
  input [6:0]passing_open_bank;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[2]_24 ;
  input \q_entry_r_reg[2]_25 ;
  input \q_entry_r_reg[2]_26 ;
  input \q_entry_r_reg[0] ;
  input \q_entry_r_reg[0]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input head_r_lcl_reg_1;
  input \ras_timer_r[0]_i_2__3 ;
  input \ras_timer_r[0]_i_2__3_0 ;
  input \ras_timer_r[0]_i_2__3_1 ;
  input \ras_timer_r[1]_i_2__3 ;
  input \ras_timer_r[1]_i_2__3_0 ;
  input \ras_timer_r[1]_i_2__3_1 ;
  input demanded_prior_r_reg_7;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input rd_wr_r_lcl_reg_0;
  input \rtp_timer_r_reg[0] ;
  input was_wr;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input [12:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input \ras_timer_r[1]_i_2__3_2 ;
  input \ras_timer_r[1]_i_2__3_3 ;
  input \ras_timer_r[1]_i_2__3_4 ;
  input \ras_timer_r[0]_i_2__3_2 ;
  input \ras_timer_r[0]_i_2__3_3 ;
  input \ras_timer_r[0]_i_2__3_4 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \q_entry_r_reg[2]_27 ;
  input \q_entry_r_reg[2]_28 ;
  input \q_entry_r_reg[2]_29 ;
  input \q_entry_r_reg[2]_30 ;
  input \q_entry_r_reg[1]_2 ;
  input head_r_lcl_reg_2;
  input head_r_lcl_reg_3;
  input head_r_lcl_reg_4;
  input head_r_lcl_reg_5;
  input \q_entry_r_reg[1]_3 ;
  input \q_entry_r_reg[1]_4 ;
  input \q_entry_r_reg[2]_31 ;
  input \q_entry_r_reg[2]_32 ;
  input head_r_lcl_reg_6;
  input granted_row_r_reg;
  input \grant_r_reg[4]_4 ;
  input \grant_r_reg[4]_5 ;
  input \grant_r_reg[4]_6 ;
  input \q_entry_r_reg[2]_33 ;
  input [4:0]\q_entry_r[1]_i_3__3 ;
  input [0:0]E;
  input [0:0]\q_entry_r[1]_i_3__3_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [6:0]\req_col_r_reg[9] ;
  input [0:0]\q_entry_r_reg[0]_1 ;
  input \order_q_r_reg[2] ;
  input \order_q_r_reg[1] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_internal_r_reg;
  wire accept_internal_r_reg_0;
  wire accept_internal_r_reg_1;
  wire accept_internal_r_reg_2;
  wire accept_internal_r_reg_3;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire adv_order_q;
  wire [0:0]app_en_r2_reg;
  wire app_en_r2_reg_0;
  wire [1:0]app_en_r2_reg_1;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire bank_compare0_n_11;
  wire bank_compare0_n_25;
  wire bank_compare0_n_26;
  wire bank_compare0_n_5;
  wire bank_compare0_n_6;
  wire bank_compare0_n_7;
  wire bank_compare0_n_8;
  wire bank_compare0_n_9;
  wire bank_queue0_n_27;
  wire bank_queue0_n_33;
  wire bank_queue0_n_36;
  wire bank_queue0_n_40;
  wire bank_state0_n_21;
  wire [4:4]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire [7:0]col_addr;
  wire col_wait_r;
  wire [0:0]col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_r;
  wire demanded_prior_r;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire demanded_prior_r_reg_7;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[4] ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[4]_2 ;
  wire \grant_r_reg[4]_3 ;
  wire \grant_r_reg[4]_4 ;
  wire \grant_r_reg[4]_5 ;
  wire \grant_r_reg[4]_6 ;
  wire granted_row_r_reg;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire head_r_lcl_reg_4;
  wire head_r_lcl_reg_5;
  wire head_r_lcl_reg_6;
  wire [4:4]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire [0:0]idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire in0;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire [0:0]\order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[0]_3 ;
  wire \order_q_r_reg[0]_4 ;
  wire \order_q_r_reg[0]_5 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[2] ;
  wire [0:0]ordered_r;
  wire p_12_in49_in;
  wire p_9_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire [0:0]pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire [0:0]pre_bm_end_r_reg_4;
  wire [0:0]pre_bm_end_r_reg_5;
  wire pre_bm_end_r_reg_6;
  wire pre_bm_end_r_reg_7;
  wire pre_bm_end_r_reg_8;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire pre_wait_r_reg;
  wire [4:0]\q_entry_r[1]_i_3__3 ;
  wire [0:0]\q_entry_r[1]_i_3__3_0 ;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire [0:0]\q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[2] ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire \q_entry_r_reg[2]_10 ;
  wire \q_entry_r_reg[2]_11 ;
  wire \q_entry_r_reg[2]_12 ;
  wire \q_entry_r_reg[2]_13 ;
  wire \q_entry_r_reg[2]_14 ;
  wire \q_entry_r_reg[2]_15 ;
  wire \q_entry_r_reg[2]_16 ;
  wire \q_entry_r_reg[2]_17 ;
  wire \q_entry_r_reg[2]_18 ;
  wire \q_entry_r_reg[2]_19 ;
  wire \q_entry_r_reg[2]_2 ;
  wire \q_entry_r_reg[2]_20 ;
  wire \q_entry_r_reg[2]_21 ;
  wire \q_entry_r_reg[2]_22 ;
  wire \q_entry_r_reg[2]_23 ;
  wire \q_entry_r_reg[2]_24 ;
  wire \q_entry_r_reg[2]_25 ;
  wire \q_entry_r_reg[2]_26 ;
  wire \q_entry_r_reg[2]_27 ;
  wire \q_entry_r_reg[2]_28 ;
  wire \q_entry_r_reg[2]_29 ;
  wire \q_entry_r_reg[2]_3 ;
  wire \q_entry_r_reg[2]_30 ;
  wire \q_entry_r_reg[2]_31 ;
  wire \q_entry_r_reg[2]_32 ;
  wire \q_entry_r_reg[2]_33 ;
  wire \q_entry_r_reg[2]_4 ;
  wire \q_entry_r_reg[2]_5 ;
  wire \q_entry_r_reg[2]_6 ;
  wire \q_entry_r_reg[2]_7 ;
  wire \q_entry_r_reg[2]_8 ;
  wire \q_entry_r_reg[2]_9 ;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_2__3 ;
  wire \ras_timer_r[0]_i_2__3_0 ;
  wire \ras_timer_r[0]_i_2__3_1 ;
  wire \ras_timer_r[0]_i_2__3_2 ;
  wire \ras_timer_r[0]_i_2__3_3 ;
  wire \ras_timer_r[0]_i_2__3_4 ;
  wire \ras_timer_r[1]_i_2__3 ;
  wire \ras_timer_r[1]_i_2__3_0 ;
  wire \ras_timer_r[1]_i_2__3_1 ;
  wire \ras_timer_r[1]_i_2__3_2 ;
  wire \ras_timer_r[1]_i_2__3_3 ;
  wire \ras_timer_r[1]_i_2__3_4 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[1] ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0] ;
  wire [0:0]rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg;
  wire [12:0]\req_row_r_lcl_reg[12] ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg;
  wire [12:0]row;
  wire [0:0]row_hit_r_reg;
  wire [4:0]rtc;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire set_order_q_0;
  wire set_order_q_1;
  wire set_order_q_2;
  wire set_order_q_3;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_2 bank_compare0
       (.E(idle_ns),
        .Q(Q),
        .auto_pre_r_lcl_reg(wait_for_maint_r),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg_0),
        .col_addr(col_addr[6:0]),
        .\grant_r_reg[4] (bank_compare0_n_9),
        .head_r_lcl_reg(\q_entry_r_reg[2]_0 ),
        .head_r_lcl_reg_0(\q_entry_r_reg[2]_1 ),
        .head_r_lcl_reg_1(head_r_lcl_reg_5),
        .head_r_lcl_reg_2(\q_entry_r_reg[1] ),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(pre_wait_r_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .\q_entry_r_reg[2] (bank_compare0_n_6),
        .\q_entry_r_reg[2]_0 (\q_entry_r_reg[2]_6 ),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2]_18 ),
        .\q_entry_r_reg[2]_2 (\q_entry_r_reg[2]_19 ),
        .\q_entry_r_reg[2]_3 (bank_queue0_n_27),
        .\q_entry_r_reg[2]_4 (\q_entry_r_reg[2]_20 ),
        .\q_entry_r_reg[2]_5 (\q_entry_r_reg[2]_21 ),
        .\q_entry_r_reg[2]_6 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ),
        .\q_entry_r_reg[2]_7 (\q_entry_r_reg[2]_22 ),
        .\q_entry_r_reg[2]_8 (\q_entry_r_reg[2]_23 ),
        .\q_entry_r_reg[2]_9 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(bank_compare0_n_5),
        .rb_hit_busy_r_reg_2(bank_compare0_n_7),
        .rb_hit_busy_r_reg_3(bank_compare0_n_8),
        .rb_hit_busy_r_reg_4(bank_compare0_n_26),
        .rb_hit_busy_r_reg_5(rb_hit_busy_r_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(bank_compare0_n_25),
        .rd_wr_r_lcl_reg_2(idle_r_lcl_reg_2),
        .rd_wr_r_lcl_reg_3(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_priority_r_reg_0(req_priority_r_reg),
        .\req_row_r_lcl_reg[12]_0 (\req_row_r_lcl_reg[12] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_11),
        .row_hit_r_reg_1(\rd_this_rank_r_reg[0] ),
        .row_hit_r_reg_2(row_hit_r_reg),
        .set_order_q(set_order_q),
        .set_order_q_0(set_order_q_0),
        .set_order_q_1(set_order_q_1),
        .set_order_q_2(set_order_q_2),
        .set_order_q_3(set_order_q_3),
        .start_wtp_timer0(start_wtp_timer0));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized3 bank_queue0
       (.D(D),
        .E(idle_ns),
        .Q(Q),
        .accept_internal_r_reg(accept_internal_r_reg),
        .accept_internal_r_reg_0(accept_internal_r_reg_0),
        .accept_internal_r_reg_1(accept_internal_r_reg_1),
        .accept_internal_r_reg_2(accept_internal_r_reg_2),
        .accept_internal_r_reg_3(accept_internal_r_reg_3),
        .accept_req(accept_req),
        .adv_order_q(adv_order_q),
        .app_en_r2_reg(app_en_r2_reg),
        .app_en_r2_reg_0(bank_queue0_n_27),
        .app_en_r2_reg_1(app_en_r2_reg_0),
        .app_en_r2_reg_2(app_en_r2_reg_1),
        .auto_pre_r_lcl_reg_0(col_addr[7]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_21),
        .auto_pre_r_lcl_reg_2(bank_compare0_n_11),
        .bm_end(bm_end),
        .bm_end_r1_reg(rd_wr_r_lcl_reg),
        .bm_end_r1_reg_0(req_wr_r_lcl_reg),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .\grant_r[4]_i_7 (act_wait_r_lcl_reg),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[4] (\grant_r_reg[4]_2 ),
        .\grant_r_reg[4]_0 (\grant_r_reg[4]_3 ),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .head_r_lcl_reg_2(head_r_lcl_reg_1),
        .head_r_lcl_reg_3(head_r_lcl_reg_2),
        .head_r_lcl_reg_4(head_r_lcl_reg_3),
        .head_r_lcl_reg_5(head_r_lcl_reg_4),
        .head_r_lcl_reg_6(bank_compare0_n_26),
        .head_r_lcl_reg_7(head_r_lcl_reg_6),
        .idle_r_lcl_reg_0(idle_r),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_6(idle_r_lcl_reg_4),
        .idle_r_lcl_reg_7(idle_r_lcl_reg_5),
        .in0(in0),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[0]_2 (\order_q_r_reg[0]_1 ),
        .\order_q_r_reg[0]_3 (\order_q_r_reg[0]_2 ),
        .\order_q_r_reg[0]_4 (bank_queue0_n_33),
        .\order_q_r_reg[0]_5 (\order_q_r_reg[0]_3 ),
        .\order_q_r_reg[0]_6 (\order_q_r_reg[0]_4 ),
        .\order_q_r_reg[0]_7 (\order_q_r_reg[0]_5 ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .\order_q_r_reg[2]_0 (act_wait_r_lcl_reg_1),
        .\order_q_r_reg[2]_1 (\order_q_r_reg[2] ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_9),
        .p_12_in49_in(p_12_in49_in),
        .p_9_in(p_9_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(bank_queue0_n_40),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg_0),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_2),
        .pre_bm_end_r_reg_4(pre_bm_end_r_reg_3),
        .pre_bm_end_r_reg_5(pre_bm_end_r_reg_4),
        .pre_bm_end_r_reg_6(pre_bm_end_r_reg_5),
        .pre_bm_end_r_reg_7(pre_bm_end_r_reg_6),
        .pre_bm_end_r_reg_8(pre_bm_end_r_reg_7),
        .pre_bm_end_r_reg_9(pre_bm_end_r_reg_8),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r[1]_i_3__3_0 (\q_entry_r[1]_i_3__3 ),
        .\q_entry_r[1]_i_3__3_1 (E),
        .\q_entry_r[1]_i_3__3_2 (\q_entry_r[1]_i_3__3_0 ),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_2 ),
        .\q_entry_r_reg[1]_4 (\q_entry_r_reg[1]_3 ),
        .\q_entry_r_reg[1]_5 (\q_entry_r_reg[1]_4 ),
        .\q_entry_r_reg[2]_0 (bank_queue0_n_36),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_10 (\q_entry_r_reg[2]_8 ),
        .\q_entry_r_reg[2]_11 (\q_entry_r_reg[2]_9 ),
        .\q_entry_r_reg[2]_12 (\q_entry_r_reg[2]_10 ),
        .\q_entry_r_reg[2]_13 (\q_entry_r_reg[2]_11 ),
        .\q_entry_r_reg[2]_14 (\q_entry_r_reg[2]_12 ),
        .\q_entry_r_reg[2]_15 (\q_entry_r_reg[2]_13 ),
        .\q_entry_r_reg[2]_16 (\q_entry_r_reg[2]_14 ),
        .\q_entry_r_reg[2]_17 (\q_entry_r_reg[2]_15 ),
        .\q_entry_r_reg[2]_18 (\q_entry_r_reg[2]_16 ),
        .\q_entry_r_reg[2]_19 (bank_compare0_n_6),
        .\q_entry_r_reg[2]_2 (\q_entry_r_reg[2]_0 ),
        .\q_entry_r_reg[2]_20 (\q_entry_r_reg[2]_17 ),
        .\q_entry_r_reg[2]_21 (bank_compare0_n_7),
        .\q_entry_r_reg[2]_22 (bank_compare0_n_8),
        .\q_entry_r_reg[2]_23 (\q_entry_r_reg[2]_24 ),
        .\q_entry_r_reg[2]_24 (\q_entry_r_reg[2]_25 ),
        .\q_entry_r_reg[2]_25 (\q_entry_r_reg[2]_26 ),
        .\q_entry_r_reg[2]_26 (\q_entry_r_reg[2]_27 ),
        .\q_entry_r_reg[2]_27 (\q_entry_r_reg[2]_28 ),
        .\q_entry_r_reg[2]_28 (\q_entry_r_reg[2]_29 ),
        .\q_entry_r_reg[2]_29 (\q_entry_r_reg[2]_30 ),
        .\q_entry_r_reg[2]_3 (\q_entry_r_reg[2]_1 ),
        .\q_entry_r_reg[2]_30 (\q_entry_r_reg[2]_31 ),
        .\q_entry_r_reg[2]_31 (\q_entry_r_reg[2]_32 ),
        .\q_entry_r_reg[2]_32 (\q_entry_r_reg[2]_33 ),
        .\q_entry_r_reg[2]_4 (\q_entry_r_reg[2]_2 ),
        .\q_entry_r_reg[2]_5 (\q_entry_r_reg[2]_3 ),
        .\q_entry_r_reg[2]_6 (bank_compare0_n_5),
        .\q_entry_r_reg[2]_7 (\q_entry_r_reg[2]_4 ),
        .\q_entry_r_reg[2]_8 (\q_entry_r_reg[2]_5 ),
        .\q_entry_r_reg[2]_9 (\q_entry_r_reg[2]_7 ),
        .q_has_priority_r_reg_0(\rd_this_rank_r_reg[0] ),
        .q_has_priority_r_reg_1(rb_hit_busy_r),
        .q_has_rd(q_has_rd),
        .\ras_timer_r[0]_i_2__3_0 (\ras_timer_r[0]_i_2__3 ),
        .\ras_timer_r[0]_i_2__3_1 (\ras_timer_r[0]_i_2__3_0 ),
        .\ras_timer_r[0]_i_2__3_2 (\ras_timer_r[0]_i_2__3_1 ),
        .\ras_timer_r[0]_i_2__3_3 (\ras_timer_r[0]_i_2__3_2 ),
        .\ras_timer_r[0]_i_2__3_4 (\ras_timer_r[0]_i_2__3_3 ),
        .\ras_timer_r[0]_i_2__3_5 (\ras_timer_r[0]_i_2__3_4 ),
        .\ras_timer_r[1]_i_2__3_0 (\ras_timer_r[1]_i_2__3 ),
        .\ras_timer_r[1]_i_2__3_1 (\ras_timer_r[1]_i_2__3_0 ),
        .\ras_timer_r[1]_i_2__3_2 (\ras_timer_r[1]_i_2__3_1 ),
        .\ras_timer_r[1]_i_2__3_3 (\ras_timer_r[1]_i_2__3_2 ),
        .\ras_timer_r[1]_i_2__3_4 (\ras_timer_r[1]_i_2__3_3 ),
        .\ras_timer_r[1]_i_2__3_5 (\ras_timer_r[1]_i_2__3_4 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_0 (bm_end_r1_reg_0),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (bm_end_r1_reg),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (pre_wait_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (ras_timer_passed_ns),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .req_priority_r(req_priority_r),
        .rtc(rtc),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0] (\rtp_timer_r_reg[0] ),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized3 bank_state0
       (.D(ras_timer_passed_ns),
        .Q(Q),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_2(pre_bm_end_r_reg),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_1),
        .bm_end(bm_end),
        .bm_end_r1_reg_0(bm_end_r1_reg_0),
        .bm_end_r1_reg_1(bm_end_r1_reg),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(bank_queue0_n_36),
        .col_wait_r_reg_1(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_21),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(bank_queue0_n_33),
        .demand_priority_r_reg_2(idle_r_lcl_reg_2),
        .demand_priority_r_reg_3(req_wr_r_lcl_reg),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .demanded_prior_r_reg_1(demanded_prior_r_reg_0),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_1),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_2),
        .demanded_prior_r_reg_4(demanded_prior_r_reg_3),
        .demanded_prior_r_reg_5(demanded_prior_r_reg_4),
        .demanded_prior_r_reg_6(demanded_prior_r_reg_5),
        .demanded_prior_r_reg_7(demanded_prior_r_reg_6),
        .demanded_prior_r_reg_8(demanded_prior_r_reg_7),
        .\grant_r_reg[4] (\grant_r_reg[4] ),
        .\grant_r_reg[4]_0 (\grant_r_reg[4]_0 ),
        .\grant_r_reg[4]_1 (\grant_r_reg[4]_1 ),
        .\grant_r_reg[4]_2 (\grant_r_reg[4]_4 ),
        .\grant_r_reg[4]_3 (\grant_r_reg[4]_5 ),
        .\grant_r_reg[4]_4 (\grant_r_reg[4]_6 ),
        .granted_row_r_reg(granted_row_r_reg),
        .idle_r(idle_r),
        .in0(in0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg(col_addr[7]),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_3(\rtp_timer_r_reg[0] ),
        .ras_timer_zero_r_reg_4(bank_compare0_n_25),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (\rd_this_rank_r_reg[0] ),
        .\rd_this_rank_r_reg[0]_1 (rd_wr_r_lcl_reg),
        .req_bank_rdy_r_reg_0(\order_q_r_reg[0] ),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0]_0 (bank_queue0_n_40),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized4
   (E,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    rb_hit_busy_r,
    row_hit_r,
    act_wait_r_lcl_reg,
    ras_timer_zero_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r_lcl_reg,
    head_r_lcl_reg,
    col_wait_r,
    col_addr,
    ordered_r,
    rb_hit_busy_r_reg,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    rb_hit_busy_r_reg_4,
    rb_hit_busy_r_reg_5,
    rd_wr_r_lcl_reg_0,
    ordered_r_lcl_reg,
    idle_r_lcl_reg,
    idle_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    pass_open_bank_r_lcl_reg,
    pre_bm_end_r_reg,
    pass_open_bank_r_lcl_reg_0,
    pre_bm_end_r_reg_0,
    pass_open_bank_r_lcl_reg_1,
    pass_open_bank_r_lcl_reg_2,
    demanded_prior_r_reg,
    idle_r_lcl_reg_1,
    pass_open_bank_r_lcl_reg_3,
    demanded_prior_r_reg_0,
    idle_r_lcl_reg_2,
    idle_r_lcl_reg_3,
    rb_hit_busy_r_reg_6,
    rb_hit_busy_r_reg_7,
    idle_r_lcl_reg_4,
    idle_r_lcl_reg_5,
    rb_hit_busy_r_reg_8,
    \order_q_r_reg[1] ,
    \order_q_r_reg[2] ,
    idle_r_lcl_reg_6,
    \order_q_r_reg[2]_0 ,
    \order_q_r_reg[2]_1 ,
    \ras_timer_r_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ,
    \ras_timer_r_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    idle_r_lcl_reg_7,
    act_wait_r_lcl_reg_0,
    demand_act_priority_r_reg,
    \order_q_r_reg[1]_0 ,
    pass_open_bank_r_lcl_reg_4,
    \req_row_r_lcl_reg[12] ,
    \grant_r_reg[5] ,
    \q_entry_r_reg[2] ,
    \q_entry_r_reg[0] ,
    \q_entry_r_reg[0]_0 ,
    pre_bm_end_r_reg_1,
    pre_bm_end_r_reg_2,
    pass_open_bank_r_lcl_reg_5,
    ofs_rdy_r_reg,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \starve_limit_cntr_r_reg[3] ,
    periodic_rd_insert,
    req_wr_r_lcl0,
    req_priority_r_reg,
    rb_hit_busy_r_reg_9,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    in0,
    ofs_rdy_r0,
    wait_for_maint_ns,
    row_hit_r_reg,
    row_hit_r_reg_0,
    head_r_lcl_reg_0,
    \q_entry_r_reg[0]_1 ,
    \q_entry_r_reg[0]_2 ,
    \q_entry_r_reg[0]_3 ,
    \q_entry_r_reg[0]_4 ,
    Q,
    \grant_r[5]_i_9 ,
    \grant_r[5]_i_9_0 ,
    \rtp_timer_r_reg[0] ,
    \q_entry_r_reg[1] ,
    \q_entry_r_reg[1]_0 ,
    \order_q_r_reg[0] ,
    \order_q_r_reg[0]_0 ,
    idle_r,
    D,
    \q_entry_r_reg[1]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    \q_entry_r_reg[0]_5 ,
    \q_entry_r_reg[1]_2 ,
    demand_priority_r_0,
    demanded_prior_r_1,
    \maint_controller.maint_hit_busies_r_reg[5] ,
    set_order_q,
    \maint_controller.maint_hit_busies_r_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    \compute_tail.tail_r_lcl_reg ,
    demanded_prior_r_2,
    demand_priority_r_3,
    \q_entry_r_reg[1]_3 ,
    accept_req,
    \q_entry_r_reg[0]_6 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    \q_entry_r_reg[0]_7 ,
    \grant_r[7]_i_9 ,
    adv_order_q,
    col_wait_r_reg,
    \grant_r[6]_i_8 ,
    \grant_r[6]_i_8_0 ,
    \grant_r[6]_i_8_1 ,
    \order_q_r_reg[0]_1 ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    passing_open_bank,
    \compute_tail.tail_r_lcl_reg_0 ,
    \q_entry_r_reg[1]_4 ,
    \q_entry_r_reg[1]_5 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[1]_3 ,
    \ras_timer_r_reg[1]_4 ,
    \ras_timer_r[1]_i_4__4 ,
    demanded_prior_r_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \ras_timer_r[1]_i_2__4 ,
    \ras_timer_r[1]_i_2__4_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \ras_timer_r[0]_i_3__3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ,
    \grant_r[5]_i_10__0 ,
    \grant_r[5]_i_10__0_0 ,
    was_priority,
    was_wr,
    q_has_rd_r_reg,
    auto_pre_r_lcl_reg,
    pass_open_bank_r_lcl_reg_6,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    rd_wr_r_lcl_reg_1,
    row,
    \starve_limit_cntr_r_reg[0] ,
    \ras_timer_r[0]_i_5__4 ,
    \ras_timer_r[0]_i_5__4_0 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    set_order_q_4,
    \q_entry_r_reg[0]_8 ,
    \compute_tail.tail_r_lcl_reg_2 ,
    \rnk_config_strobe_r_reg[0] ,
    rnk_config_kill_rts_col,
    \grant_r_reg[0] ,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[0]_1 ,
    \grant_r_reg[5]_0 ,
    \grant_r_reg[5]_1 ,
    \grant_r_reg[5]_2 ,
    \q_entry_r[1]_i_3__3 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    \req_bank_r_lcl_reg[2] ,
    \req_col_r_reg[9] ,
    \q_entry_r_reg[0]_9 ,
    \order_q_r_reg[1]_1 ,
    \order_q_r_reg[2]_2 ,
    \order_q_r_reg[2]_3 ,
    \order_q_r_reg[2]_4 );
  output [0:0]E;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output row_hit_r;
  output act_wait_r_lcl_reg;
  output ras_timer_zero_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r_lcl_reg;
  output head_r_lcl_reg;
  output col_wait_r;
  output [7:0]col_addr;
  output [0:0]ordered_r;
  output rb_hit_busy_r_reg;
  output rb_hit_busy_r_reg_0;
  output rb_hit_busy_r_reg_1;
  output rb_hit_busy_r_reg_2;
  output rb_hit_busy_r_reg_3;
  output rb_hit_busy_r_reg_4;
  output rb_hit_busy_r_reg_5;
  output rd_wr_r_lcl_reg_0;
  output ordered_r_lcl_reg;
  output idle_r_lcl_reg;
  output idle_r_lcl_reg_0;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  output pass_open_bank_r_lcl_reg;
  output pre_bm_end_r_reg;
  output pass_open_bank_r_lcl_reg_0;
  output pre_bm_end_r_reg_0;
  output pass_open_bank_r_lcl_reg_1;
  output pass_open_bank_r_lcl_reg_2;
  output demanded_prior_r_reg;
  output [0:0]idle_r_lcl_reg_1;
  output pass_open_bank_r_lcl_reg_3;
  output demanded_prior_r_reg_0;
  output idle_r_lcl_reg_2;
  output idle_r_lcl_reg_3;
  output rb_hit_busy_r_reg_6;
  output rb_hit_busy_r_reg_7;
  output idle_r_lcl_reg_4;
  output idle_r_lcl_reg_5;
  output rb_hit_busy_r_reg_8;
  output \order_q_r_reg[1] ;
  output \order_q_r_reg[2] ;
  output idle_r_lcl_reg_6;
  output \order_q_r_reg[2]_0 ;
  output \order_q_r_reg[2]_1 ;
  output \ras_timer_r_reg[1] ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  output \ras_timer_r_reg[1]_0 ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  output idle_r_lcl_reg_7;
  output act_wait_r_lcl_reg_0;
  output demand_act_priority_r_reg;
  output \order_q_r_reg[1]_0 ;
  output [0:0]pass_open_bank_r_lcl_reg_4;
  output [12:0]\req_row_r_lcl_reg[12] ;
  output \grant_r_reg[5] ;
  output \q_entry_r_reg[2] ;
  output \q_entry_r_reg[0] ;
  output [0:0]\q_entry_r_reg[0]_0 ;
  output pre_bm_end_r_reg_1;
  output pre_bm_end_r_reg_2;
  output pass_open_bank_r_lcl_reg_5;
  output ofs_rdy_r_reg;
  output ras_timer_zero_r_reg;
  output ras_timer_zero_r_reg_0;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input \starve_limit_cntr_r_reg[3] ;
  input periodic_rd_insert;
  input req_wr_r_lcl0;
  input req_priority_r_reg;
  input rb_hit_busy_r_reg_9;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input in0;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input [0:0]row_hit_r_reg;
  input [0:0]row_hit_r_reg_0;
  input head_r_lcl_reg_0;
  input \q_entry_r_reg[0]_1 ;
  input \q_entry_r_reg[0]_2 ;
  input \q_entry_r_reg[0]_3 ;
  input \q_entry_r_reg[0]_4 ;
  input [3:0]Q;
  input [0:0]\grant_r[5]_i_9 ;
  input \grant_r[5]_i_9_0 ;
  input \rtp_timer_r_reg[0] ;
  input \q_entry_r_reg[1] ;
  input [2:0]\q_entry_r_reg[1]_0 ;
  input \order_q_r_reg[0] ;
  input [2:0]\order_q_r_reg[0]_0 ;
  input [5:0]idle_r;
  input [0:0]D;
  input \q_entry_r_reg[1]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input \q_entry_r_reg[0]_5 ;
  input \q_entry_r_reg[1]_2 ;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input \maint_controller.maint_hit_busies_r_reg[5] ;
  input set_order_q;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input \compute_tail.tail_r_lcl_reg ;
  input demanded_prior_r_2;
  input demand_priority_r_3;
  input \q_entry_r_reg[1]_3 ;
  input accept_req;
  input \q_entry_r_reg[0]_6 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  input \q_entry_r_reg[0]_7 ;
  input \grant_r[7]_i_9 ;
  input adv_order_q;
  input [0:0]col_wait_r_reg;
  input \grant_r[6]_i_8 ;
  input \grant_r[6]_i_8_0 ;
  input \grant_r[6]_i_8_1 ;
  input \order_q_r_reg[0]_1 ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input [6:0]passing_open_bank;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \q_entry_r_reg[1]_4 ;
  input \q_entry_r_reg[1]_5 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input \ras_timer_r_reg[1]_4 ;
  input \ras_timer_r[1]_i_4__4 ;
  input demanded_prior_r_reg_1;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \ras_timer_r[1]_i_2__4 ;
  input \ras_timer_r[1]_i_2__4_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \ras_timer_r[0]_i_3__3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  input \grant_r[5]_i_10__0 ;
  input \grant_r[5]_i_10__0_0 ;
  input was_priority;
  input was_wr;
  input q_has_rd_r_reg;
  input auto_pre_r_lcl_reg;
  input pass_open_bank_r_lcl_reg_6;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input rd_wr_r_lcl_reg_1;
  input [12:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input \ras_timer_r[0]_i_5__4 ;
  input \ras_timer_r[0]_i_5__4_0 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input set_order_q_4;
  input [0:0]\q_entry_r_reg[0]_8 ;
  input \compute_tail.tail_r_lcl_reg_2 ;
  input \rnk_config_strobe_r_reg[0] ;
  input rnk_config_kill_rts_col;
  input \grant_r_reg[0] ;
  input \grant_r_reg[0]_0 ;
  input \grant_r_reg[0]_1 ;
  input \grant_r_reg[5]_0 ;
  input \grant_r_reg[5]_1 ;
  input \grant_r_reg[5]_2 ;
  input [0:0]\q_entry_r[1]_i_3__3 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [6:0]\req_col_r_reg[9] ;
  input [0:0]\q_entry_r_reg[0]_9 ;
  input \order_q_r_reg[1]_1 ;
  input [0:0]\order_q_r_reg[2]_2 ;
  input \order_q_r_reg[2]_3 ;
  input \order_q_r_reg[2]_4 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire bank_compare0_n_14;
  wire bank_compare0_n_18;
  wire bank_compare0_n_2;
  wire bank_compare0_n_22;
  wire bank_queue0_n_29;
  wire bank_queue0_n_47;
  wire bank_state0_n_17;
  wire bank_state0_n_20;
  wire bank_state0_n_21;
  wire [5:5]bm_end;
  wire [7:0]col_addr;
  wire col_wait_r;
  wire [0:0]col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \compute_tail.tail_r_lcl_reg_2 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_ns;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_3;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_2;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire \grant_r[5]_i_10__0 ;
  wire \grant_r[5]_i_10__0_0 ;
  wire [0:0]\grant_r[5]_i_9 ;
  wire \grant_r[5]_i_9_0 ;
  wire \grant_r[6]_i_8 ;
  wire \grant_r[6]_i_8_0 ;
  wire \grant_r[6]_i_8_1 ;
  wire \grant_r[7]_i_9 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[5] ;
  wire \grant_r_reg[5]_0 ;
  wire \grant_r_reg[5]_1 ;
  wire \grant_r_reg[5]_2 ;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire [5:5]idle_ns;
  wire [5:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire [0:0]idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire idle_r_lcl_reg_7;
  wire in0;
  wire \maint_controller.maint_hit_busies_r_reg[5] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[5]_0 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r_reg;
  wire \order_q_r_reg[0] ;
  wire [2:0]\order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[2] ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire [0:0]\order_q_r_reg[2]_2 ;
  wire \order_q_r_reg[2]_3 ;
  wire \order_q_r_reg[2]_4 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire p_14_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire [0:0]pass_open_bank_r_lcl_reg_4;
  wire pass_open_bank_r_lcl_reg_5;
  wire pass_open_bank_r_lcl_reg_6;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire [0:0]\q_entry_r[1]_i_3__3 ;
  wire \q_entry_r_reg[0] ;
  wire [0:0]\q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[0]_3 ;
  wire \q_entry_r_reg[0]_4 ;
  wire \q_entry_r_reg[0]_5 ;
  wire \q_entry_r_reg[0]_6 ;
  wire \q_entry_r_reg[0]_7 ;
  wire [0:0]\q_entry_r_reg[0]_8 ;
  wire [0:0]\q_entry_r_reg[0]_9 ;
  wire \q_entry_r_reg[1] ;
  wire [2:0]\q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[1]_5 ;
  wire \q_entry_r_reg[2] ;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_reg;
  wire [1:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_3__3 ;
  wire \ras_timer_r[0]_i_5__4 ;
  wire \ras_timer_r[0]_i_5__4_0 ;
  wire \ras_timer_r[1]_i_2__4 ;
  wire \ras_timer_r[1]_i_2__4_0 ;
  wire \ras_timer_r[1]_i_4__4 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[1]_4 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire rb_hit_busy_r_reg_7;
  wire rb_hit_busy_r_reg_8;
  wire rb_hit_busy_r_reg_9;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg;
  wire [12:0]\req_row_r_lcl_reg[12] ;
  wire req_wr_r_lcl0;
  wire rnk_config_kill_rts_col;
  wire \rnk_config_strobe_r_reg[0] ;
  wire [12:0]row;
  wire row_hit_r;
  wire [0:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire set_order_q_4;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire \starve_limit_cntr_r_reg[3] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_1 bank_compare0
       (.E(idle_ns),
        .Q(Q[3:2]),
        .accept_req(accept_req),
        .bm_end(bm_end),
        .col_addr(col_addr[6:0]),
        .\grant_r[5]_i_9 (\grant_r[5]_i_9 ),
        .\grant_r[5]_i_9_0 (\grant_r[5]_i_9_0 ),
        .\grant_r_reg[5] (bank_compare0_n_14),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(bank_compare0_n_18),
        .ordered_r_lcl_reg_0(\rtp_timer_r_reg[0] ),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .\q_entry_r_reg[0] (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_2 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_3 ),
        .\q_entry_r_reg[0]_3 (\q_entry_r_reg[0]_4 ),
        .\q_entry_r_reg[0]_4 (\q_entry_r_reg[0]_6 ),
        .\q_entry_r_reg[0]_5 (\q_entry_r_reg[0]_7 ),
        .\q_entry_r_reg[0]_6 (\q_entry_r_reg[0]_8 ),
        .\q_entry_r_reg[0]_7 (bank_queue0_n_47),
        .\q_entry_r_reg[0]_8 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\q_entry_r_reg[1] (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1]_0 ),
        .q_has_rd(q_has_rd),
        .q_has_rd_ns(q_has_rd_ns),
        .q_has_rd_r_reg(q_has_rd_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_10(rb_hit_busy_r_reg_8),
        .rb_hit_busy_r_reg_11(rb_hit_busy_r_reg_9),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_3(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_4(rb_hit_busy_r_reg_2),
        .rb_hit_busy_r_reg_5(rb_hit_busy_r_reg_3),
        .rb_hit_busy_r_reg_6(rb_hit_busy_r_reg_4),
        .rb_hit_busy_r_reg_7(rb_hit_busy_r_reg_5),
        .rb_hit_busy_r_reg_8(rb_hit_busy_r_reg_6),
        .rb_hit_busy_r_reg_9(rb_hit_busy_r_reg_7),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_0),
        .rd_wr_r_lcl_reg_2(bank_compare0_n_22),
        .rd_wr_r_lcl_reg_3(idle_r_lcl_reg_6),
        .rd_wr_r_lcl_reg_4(rd_wr_r_lcl_reg_1),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9]_0 (\starve_limit_cntr_r_reg[3] ),
        .\req_col_r_reg[9]_1 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (E),
        .\req_data_buf_addr_r_reg[3]_2 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_priority_r_reg_0(req_priority_r_reg),
        .\req_row_r_lcl_reg[12]_0 (\req_row_r_lcl_reg[12] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(bank_compare0_n_2),
        .row(row),
        .row_hit_r(row_hit_r),
        .row_hit_r_reg_0(row_hit_r_reg),
        .row_hit_r_reg_1(row_hit_r_reg_0),
        .set_order_q(set_order_q),
        .set_order_q_4(set_order_q_4),
        .start_wtp_timer0(start_wtp_timer0),
        .was_wr(was_wr));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized4 bank_queue0
       (.D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q[3]),
        .accept_req(accept_req),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_0(bank_state0_n_20),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[7]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_17),
        .auto_pre_r_lcl_reg_2(auto_pre_r_lcl_reg),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .\compute_tail.tail_r_lcl_reg_2 (\compute_tail.tail_r_lcl_reg_1 ),
        .\compute_tail.tail_r_lcl_reg_3 (\compute_tail.tail_r_lcl_reg_2 ),
        .demand_priority_ns(demand_priority_ns),
        .demand_priority_r_reg(col_wait_r_reg),
        .demand_priority_r_reg_0(act_wait_r_lcl_reg),
        .demand_priority_r_reg_1(demand_priority_r),
        .demand_priority_r_reg_2(bank_state0_n_21),
        .\grant_r[5]_i_10__0 (\grant_r[5]_i_10__0 ),
        .\grant_r[5]_i_10__0_0 (\grant_r[5]_i_10__0_0 ),
        .\grant_r[6]_i_8 (\grant_r[6]_i_8 ),
        .\grant_r[6]_i_8_0 (\grant_r[6]_i_8_0 ),
        .\grant_r[6]_i_8_1 (\grant_r[6]_i_8_1 ),
        .\grant_r[6]_i_8_2 (rd_wr_r_lcl_reg_0),
        .\grant_r[7]_i_9 (\grant_r[7]_i_9 ),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .idle_r(idle_r),
        .idle_r_lcl_reg_0(E),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_6(idle_r_lcl_reg_4),
        .idle_r_lcl_reg_7(idle_r_lcl_reg_5),
        .idle_r_lcl_reg_8(idle_r_lcl_reg_6),
        .idle_r_lcl_reg_9(idle_r_lcl_reg_7),
        .in0(in0),
        .\maint_controller.maint_hit_busies_r_reg[5] (\maint_controller.maint_hit_busies_r_reg[5] ),
        .\maint_controller.maint_hit_busies_r_reg[5]_0 (\maint_controller.maint_hit_busies_r_reg[5]_0 ),
        .\maint_controller.maint_hit_busies_r_reg[5]_1 (bank_compare0_n_2),
        .\maint_controller.maint_hit_busies_r_reg[5]_2 (rd_wr_r_lcl_reg),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[0]_2 (\order_q_r_reg[0]_1 ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1]_0 ),
        .\order_q_r_reg[1]_2 (\order_q_r_reg[1]_1 ),
        .\order_q_r_reg[2]_0 (\order_q_r_reg[2] ),
        .\order_q_r_reg[2]_1 (\order_q_r_reg[2]_0 ),
        .\order_q_r_reg[2]_2 (\order_q_r_reg[2]_1 ),
        .\order_q_r_reg[2]_3 (\order_q_r_reg[2]_2 ),
        .\order_q_r_reg[2]_4 (\order_q_r_reg[2]_3 ),
        .\order_q_r_reg[2]_5 (\order_q_r_reg[2]_4 ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(bank_compare0_n_18),
        .p_14_in(p_14_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg_1),
        .pass_open_bank_r_lcl_reg_3(pass_open_bank_r_lcl_reg_2),
        .pass_open_bank_r_lcl_reg_4(pass_open_bank_r_lcl_reg_3),
        .pass_open_bank_r_lcl_reg_5(pass_open_bank_r_lcl_reg_4),
        .pass_open_bank_r_lcl_reg_6(pass_open_bank_r_lcl_reg_5),
        .pass_open_bank_r_lcl_reg_7(pass_open_bank_r_lcl_reg_6),
        .pass_open_bank_r_lcl_reg_8(bank_compare0_n_14),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_2(bank_queue0_n_47),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_1),
        .pre_bm_end_r_reg_4(pre_bm_end_r_reg_2),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_ns(pre_wait_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg(ras_timer_zero_r),
        .\q_entry_r[1]_i_3__3 (\q_entry_r[1]_i_3__3 ),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_5 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_9 ),
        .\q_entry_r_reg[1]_0 (rb_hit_busy_r_reg_0),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_2 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_3 ),
        .\q_entry_r_reg[1]_4 (\q_entry_r_reg[1]_4 ),
        .\q_entry_r_reg[1]_5 (\q_entry_r_reg[1]_5 ),
        .\q_entry_r_reg[2]_0 (bank_queue0_n_29),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_2 (D),
        .q_has_priority_r_reg_0(\rtp_timer_r_reg[0] ),
        .q_has_priority_r_reg_1(rb_hit_busy_r),
        .q_has_rd(q_has_rd),
        .q_has_rd_ns(q_has_rd_ns),
        .q_has_rd_r_reg_0(\starve_limit_cntr_r_reg[3] ),
        .\ras_timer_r[0]_i_3__3_0 (\ras_timer_r[0]_i_3__3 ),
        .\ras_timer_r[0]_i_5__4_0 (\ras_timer_r[0]_i_5__4 ),
        .\ras_timer_r[0]_i_5__4_1 (\ras_timer_r[0]_i_5__4_0 ),
        .\ras_timer_r[1]_i_2__4_0 (\ras_timer_r[1]_i_2__4 ),
        .\ras_timer_r[1]_i_2__4_1 (\ras_timer_r[1]_i_2__4_0 ),
        .\ras_timer_r[1]_i_4__4_0 (\ras_timer_r[1]_i_4__4 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[0]_3 (\ras_timer_r_reg[0]_2 ),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_3 ),
        .\ras_timer_r_reg[1]_3 (\ras_timer_r_reg[1]_4 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_3 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_4 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .req_bank_rdy_r_reg(col_wait_r),
        .req_priority_r(req_priority_r),
        .rtp_timer_r(rtp_timer_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r_lcl_reg),
        .was_priority(was_priority));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized4 bank_state0
       (.D(ras_timer_passed_ns),
        .E(E),
        .Q({Q[3],Q[1:0]}),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .bm_end(bm_end),
        .bm_end_r1_reg_0(bank_state0_n_20),
        .col_addr(col_addr[7]),
        .col_wait_r_reg_0(col_wait_r),
        .col_wait_r_reg_1(bank_queue0_n_29),
        .col_wait_r_reg_2(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_17),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(wait_for_maint_r_lcl_reg),
        .demand_act_priority_r_reg_2(head_r_lcl_reg),
        .demand_priority_ns(demand_priority_ns),
        .demand_priority_r_0(demand_priority_r_0),
        .demand_priority_r_3(demand_priority_r_3),
        .demand_priority_r_i_2__4(bank_compare0_n_2),
        .demand_priority_r_reg_0(demand_priority_r),
        .demanded_prior_r_1(demanded_prior_r_1),
        .demanded_prior_r_2(demanded_prior_r_2),
        .demanded_prior_r_reg_0(demanded_prior_r),
        .demanded_prior_r_reg_1(demanded_prior_r_reg),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_0),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_1),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[0]_1 (\grant_r_reg[0]_1 ),
        .\grant_r_reg[5] (\grant_r_reg[5] ),
        .\grant_r_reg[5]_0 (\grant_r_reg[5]_0 ),
        .\grant_r_reg[5]_1 (\grant_r_reg[5]_1 ),
        .\grant_r_reg[5]_2 (\grant_r_reg[5]_2 ),
        .in0(in0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .ofs_rdy_r_reg_0(ofs_rdy_r_reg),
        .p_14_in(p_14_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_ns(pre_wait_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg(bank_state0_n_21),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_0 ),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_3(bank_compare0_n_22),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r_lcl_reg),
        .rnk_config_kill_rts_col(rnk_config_kill_rts_col),
        .\rnk_config_strobe_r_reg[0] (\order_q_r_reg[2] ),
        .\rnk_config_strobe_r_reg[0]_0 (\rnk_config_strobe_r_reg[0] ),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .\starve_limit_cntr_r_reg[3]_0 (\starve_limit_cntr_r_reg[3] ),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized5
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    req_wr_r_lcl_reg,
    rb_hit_busy_r,
    pre_bm_end_r_reg,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    \order_q_r_reg[0] ,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    pass_open_bank_r_lcl_reg,
    pre_bm_end_r_reg_0,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    \grant_r_reg[6] ,
    \q_entry_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ,
    \q_entry_r_reg[0]_0 ,
    rb_hit_busy_r_reg,
    pre_bm_end_r_reg_1,
    \grant_r_reg[6]_0 ,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    D,
    idle_r_lcl_reg,
    pass_open_bank_r_lcl_reg_0,
    pre_bm_end_r_reg_4,
    pass_open_bank_r_lcl_reg_1,
    \grant_r_reg[6]_1 ,
    idle_r_lcl_reg_0,
    rtc,
    demand_priority_r_reg,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    pre_passing_open_bank_r_reg,
    act_wait_r_lcl_reg,
    idle_r_lcl_reg_1,
    demand_act_priority_r_reg,
    \req_row_r_lcl_reg[12] ,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \rd_this_rank_r_reg[0] ,
    periodic_rd_insert,
    req_wr_r_lcl0,
    req_priority_r_reg,
    rb_hit_busy_r_reg_0,
    in0,
    ofs_rdy_r0,
    wait_for_maint_ns,
    row_hit_r_reg,
    adv_order_q,
    Q,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ,
    \order_q_r_reg[0]_2 ,
    set_order_q,
    \order_q_r_reg[0]_3 ,
    \q_entry_r_reg[2] ,
    \q_entry_r_reg[1] ,
    \q_entry_r_reg[2]_0 ,
    head_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ,
    demanded_prior_r_reg,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    \maint_controller.maint_hit_busies_r_reg[6] ,
    \maint_controller.maint_hit_busies_r_reg[6]_0 ,
    pre_wait_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ,
    \compute_tail.tail_r_lcl_reg ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    demanded_prior_r_reg_6,
    E,
    \compute_tail.tail_r_lcl_reg_0 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    \grant_r_reg[6]_2 ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1] ,
    pre_bm_end_r_reg_5,
    act_wait_r_lcl_reg_0,
    passing_open_bank,
    head_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    head_r_lcl_reg_2,
    head_r_lcl_reg_3,
    accept_req,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r[0]_i_3__4 ,
    \ras_timer_r[0]_i_3__4_0 ,
    \ras_timer_r[0]_i_4__5 ,
    \ras_timer_r[0]_i_4__5_0 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r[1]_i_4__5 ,
    \ras_timer_r[1]_i_4__5_0 ,
    \ras_timer_r[1]_i_4__5_1 ,
    \rnk_config_strobe_r[0]_i_7 ,
    demanded_prior_r_reg_7,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ,
    \ras_timer_r_reg[1]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ,
    was_priority,
    maint_hit,
    maint_req_r,
    pass_open_bank_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_3,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    rd_wr_r_lcl_reg_0,
    was_wr,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    row,
    \starve_limit_cntr_r_reg[0] ,
    \compute_tail.tail_r_lcl_reg_2 ,
    \grant_r_reg[2] ,
    granted_row_r_reg,
    \grant_r_reg[6]_3 ,
    \grant_r_reg[6]_4 ,
    \grant_r_reg[6]_5 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    \req_bank_r_lcl_reg[2] ,
    \req_col_r_reg[9] ,
    \q_entry_r_reg[0]_1 ,
    \q_entry_r_reg[2]_1 ,
    \order_q_r_reg[2] ,
    \order_q_r_reg[1] );
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg;
  output req_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output [0:0]pre_bm_end_r_reg;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output \order_q_r_reg[0] ;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output pass_open_bank_r_lcl_reg;
  output pre_bm_end_r_reg_0;
  output head_r_lcl_reg;
  output [7:0]col_addr;
  output [0:0]ordered_r;
  output \grant_r_reg[6] ;
  output \q_entry_r_reg[0] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ;
  output [0:0]\q_entry_r_reg[0]_0 ;
  output rb_hit_busy_r_reg;
  output pre_bm_end_r_reg_1;
  output \grant_r_reg[6]_0 ;
  output pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  output [0:0]D;
  output idle_r_lcl_reg;
  output pass_open_bank_r_lcl_reg_0;
  output pre_bm_end_r_reg_4;
  output pass_open_bank_r_lcl_reg_1;
  output \grant_r_reg[6]_1 ;
  output idle_r_lcl_reg_0;
  output [0:0]rtc;
  output demand_priority_r_reg;
  output bm_end_r1_reg;
  output bm_end_r1_reg_0;
  output [0:0]pre_passing_open_bank_r_reg;
  output act_wait_r_lcl_reg;
  output idle_r_lcl_reg_1;
  output demand_act_priority_r_reg;
  output [12:0]\req_row_r_lcl_reg[12] ;
  output \order_q_r_reg[0]_0 ;
  output \order_q_r_reg[0]_1 ;
  output ras_timer_zero_r_reg;
  output ras_timer_zero_r_reg_0;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input \rd_this_rank_r_reg[0] ;
  input periodic_rd_insert;
  input req_wr_r_lcl0;
  input req_priority_r_reg;
  input rb_hit_busy_r_reg_0;
  input in0;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input [0:0]row_hit_r_reg;
  input adv_order_q;
  input [0:0]Q;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  input \order_q_r_reg[0]_2 ;
  input set_order_q;
  input \order_q_r_reg[0]_3 ;
  input \q_entry_r_reg[2] ;
  input \q_entry_r_reg[1] ;
  input \q_entry_r_reg[2]_0 ;
  input head_r_lcl_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  input demanded_prior_r_reg;
  input demanded_prior_r_reg_0;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input \maint_controller.maint_hit_busies_r_reg[6] ;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[6]_0 ;
  input pre_wait_r_reg;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  input \compute_tail.tail_r_lcl_reg ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input demanded_prior_r_reg_6;
  input [0:0]E;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input \grant_r_reg[6]_2 ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[1] ;
  input [0:0]pre_bm_end_r_reg_5;
  input act_wait_r_lcl_reg_0;
  input [6:0]passing_open_bank;
  input head_r_lcl_reg_1;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input head_r_lcl_reg_2;
  input head_r_lcl_reg_3;
  input accept_req;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r[0]_i_3__4 ;
  input \ras_timer_r[0]_i_3__4_0 ;
  input \ras_timer_r[0]_i_4__5 ;
  input \ras_timer_r[0]_i_4__5_0 ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r[1]_i_4__5 ;
  input \ras_timer_r[1]_i_4__5_0 ;
  input \ras_timer_r[1]_i_4__5_1 ;
  input \rnk_config_strobe_r[0]_i_7 ;
  input demanded_prior_r_reg_7;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  input \ras_timer_r_reg[1]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_3;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input rd_wr_r_lcl_reg_0;
  input was_wr;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input [12:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input \compute_tail.tail_r_lcl_reg_2 ;
  input [1:0]\grant_r_reg[2] ;
  input granted_row_r_reg;
  input \grant_r_reg[6]_3 ;
  input \grant_r_reg[6]_4 ;
  input \grant_r_reg[6]_5 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [6:0]\req_col_r_reg[9] ;
  input [0:0]\q_entry_r_reg[0]_1 ;
  input [2:0]\q_entry_r_reg[2]_1 ;
  input \order_q_r_reg[2] ;
  input \order_q_r_reg[1] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire bank_compare0_n_21;
  wire bank_compare0_n_5;
  wire bank_compare0_n_7;
  wire bank_queue0_n_27;
  wire bank_queue0_n_30;
  wire bank_queue0_n_33;
  wire bank_queue0_n_34;
  wire bank_state0_n_23;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire [7:0]col_addr;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \compute_tail.tail_r_lcl_reg_2 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_r;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire demanded_prior_r_reg_7;
  wire [1:0]\grant_r_reg[2] ;
  wire \grant_r_reg[6] ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[6]_2 ;
  wire \grant_r_reg[6]_3 ;
  wire \grant_r_reg[6]_4 ;
  wire \grant_r_reg[6]_5 ;
  wire granted_row_r_reg;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire [6:6]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire in0;
  wire \maint_controller.maint_hit_busies_r_reg[6] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[6]_0 ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [0:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[0]_3 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[2] ;
  wire [0:0]ordered_r;
  wire pass_open_bank_ns;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire [0:0]pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire [0:0]pre_bm_end_r_reg_5;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire pre_wait_r_reg;
  wire \q_entry_r_reg[0] ;
  wire [0:0]\q_entry_r_reg[0]_0 ;
  wire [0:0]\q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[2] ;
  wire \q_entry_r_reg[2]_0 ;
  wire [2:0]\q_entry_r_reg[2]_1 ;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_3__4 ;
  wire \ras_timer_r[0]_i_3__4_0 ;
  wire \ras_timer_r[0]_i_4__5 ;
  wire \ras_timer_r[0]_i_4__5_0 ;
  wire \ras_timer_r[1]_i_4__5 ;
  wire \ras_timer_r[1]_i_4__5_0 ;
  wire \ras_timer_r[1]_i_4__5_1 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0] ;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg;
  wire [12:0]\req_row_r_lcl_reg[12] ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg;
  wire \rnk_config_strobe_r[0]_i_7 ;
  wire [12:0]row;
  wire [0:0]row_cmd_wr;
  wire [0:0]row_hit_r_reg;
  wire [0:0]rtc;
  wire rtp_timer_r;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_0 bank_compare0
       (.E(idle_ns),
        .Q(Q),
        .auto_pre_r_lcl_reg(wait_for_maint_r),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg_0),
        .col_addr(col_addr[6:0]),
        .\grant_r_reg[6] (bank_compare0_n_5),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(pre_wait_r_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_0),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(bank_compare0_n_21),
        .rd_wr_r_lcl_reg_2(idle_r_lcl_reg),
        .rd_wr_r_lcl_reg_3(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_priority_r_reg_0(req_priority_r_reg),
        .\req_row_r_lcl_reg[12]_0 (\req_row_r_lcl_reg[12] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_7),
        .row_hit_r_reg_1(\rd_this_rank_r_reg[0] ),
        .row_hit_r_reg_2(row_hit_r_reg),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized5 bank_queue0
       (.D(D),
        .E(idle_ns),
        .Q(Q),
        .accept_req(accept_req),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[7]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_23),
        .auto_pre_r_lcl_reg_2(bank_compare0_n_7),
        .bm_end_r1_reg(rd_wr_r_lcl_reg),
        .bm_end_r1_reg_0(req_wr_r_lcl_reg),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (E),
        .\compute_tail.tail_r_lcl_reg_2 (\compute_tail.tail_r_lcl_reg_0 ),
        .\compute_tail.tail_r_lcl_reg_3 (\compute_tail.tail_r_lcl_reg_1 ),
        .\compute_tail.tail_r_lcl_reg_4 (\compute_tail.tail_r_lcl_reg_2 ),
        .\grant_r[6]_i_11__0__0 (row_cmd_wr),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .head_r_lcl_reg_2(head_r_lcl_reg_1),
        .head_r_lcl_reg_3(head_r_lcl_reg_2),
        .head_r_lcl_reg_4(head_r_lcl_reg_3),
        .idle_r_lcl_reg_0(idle_r),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_1),
        .in0(in0),
        .\maint_controller.maint_hit_busies_r_reg[6] (\maint_controller.maint_hit_busies_r_reg[6] ),
        .\maint_controller.maint_hit_busies_r_reg[6]_0 (\maint_controller.maint_hit_busies_r_reg[6]_0 ),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (order_q_r),
        .\order_q_r_reg[0]_2 (bank_queue0_n_27),
        .\order_q_r_reg[0]_3 (\order_q_r_reg[0]_2 ),
        .\order_q_r_reg[0]_4 (\order_q_r_reg[0]_3 ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .\order_q_r_reg[2]_0 (bank_queue0_n_33),
        .\order_q_r_reg[2]_1 (act_wait_r_lcl_reg_0),
        .\order_q_r_reg[2]_2 (\order_q_r_reg[2] ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_5),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r_lcl_reg_0(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg_1),
        .pass_open_bank_r_lcl_reg_3(bank_queue0_n_34),
        .pass_open_bank_r_lcl_reg_4(pass_open_bank_r_lcl_reg_2),
        .pass_open_bank_r_lcl_reg_5(pass_open_bank_r_lcl_reg_3),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_1),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_2),
        .pre_bm_end_r_reg_4(pre_bm_end_r_reg_3),
        .pre_bm_end_r_reg_5(pre_bm_end_r_reg_4),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[2]_0 (bank_queue0_n_30),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_2 (\q_entry_r_reg[2]_0 ),
        .\q_entry_r_reg[2]_3 (\q_entry_r_reg[2]_1 ),
        .q_has_priority_r_reg_0(\rd_this_rank_r_reg[0] ),
        .q_has_priority_r_reg_1(rb_hit_busy_r),
        .q_has_rd(q_has_rd),
        .\ras_timer_r[0]_i_3__4_0 (\ras_timer_r[0]_i_3__4 ),
        .\ras_timer_r[0]_i_3__4_1 (\ras_timer_r[0]_i_3__4_0 ),
        .\ras_timer_r[0]_i_4__5_0 (\ras_timer_r[0]_i_4__5 ),
        .\ras_timer_r[0]_i_4__5_1 (\ras_timer_r[0]_i_4__5_0 ),
        .\ras_timer_r[1]_i_4__5_0 (\ras_timer_r[1]_i_4__5 ),
        .\ras_timer_r[1]_i_4__5_1 (\ras_timer_r[1]_i_4__5_0 ),
        .\ras_timer_r[1]_i_4__5_2 (\ras_timer_r[1]_i_4__5_1 ),
        .\ras_timer_r_reg[0] (bm_end_r1_reg),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[1] (bm_end_r1_reg_0),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_3 (\ras_timer_r_reg[1]_2 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 (ras_timer_passed_ns),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_3 (pre_wait_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_4 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .req_priority_r(req_priority_r),
        .rtp_timer_r(rtp_timer_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized5 bank_state0
       (.D(ras_timer_passed_ns),
        .Q(Q),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_2(pass_open_bank_r_lcl_reg),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_0),
        .adv_order_q(adv_order_q),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .bm_end_r1_reg_1(bm_end_r1_reg_0),
        .bm_end_r1_reg_2(pre_bm_end_r_reg),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(bank_queue0_n_30),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_23),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(demand_priority_r_reg),
        .demand_priority_r_reg_2(bank_queue0_n_27),
        .demand_priority_r_reg_3(idle_r_lcl_reg),
        .demand_priority_r_reg_4(req_wr_r_lcl_reg),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .demanded_prior_r_reg_1(demanded_prior_r_reg_0),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_1),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_2),
        .demanded_prior_r_reg_4(demanded_prior_r_reg_3),
        .demanded_prior_r_reg_5(demanded_prior_r_reg_4),
        .demanded_prior_r_reg_6(demanded_prior_r_reg_5),
        .demanded_prior_r_reg_7(demanded_prior_r_reg_6),
        .demanded_prior_r_reg_8(demanded_prior_r_reg_7),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[6] (\grant_r_reg[6] ),
        .\grant_r_reg[6]_0 (\grant_r_reg[6]_0 ),
        .\grant_r_reg[6]_1 (\grant_r_reg[6]_1 ),
        .\grant_r_reg[6]_2 (\grant_r_reg[6]_2 ),
        .\grant_r_reg[6]_3 (order_q_r),
        .\grant_r_reg[6]_4 (bank_queue0_n_33),
        .\grant_r_reg[6]_5 (\grant_r_reg[6]_3 ),
        .\grant_r_reg[6]_6 (\grant_r_reg[6]_4 ),
        .\grant_r_reg[6]_7 (\grant_r_reg[6]_5 ),
        .granted_row_r_reg(granted_row_r_reg),
        .idle_r(idle_r),
        .in0(in0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .\order_q_r_reg[0] (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0]_1 ),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg(pre_bm_end_r_reg_5),
        .pre_bm_end_r_reg_0(col_addr[7]),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(bank_compare0_n_21),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (\rd_this_rank_r_reg[0] ),
        .\rd_this_rank_r_reg[0]_1 (rd_wr_r_lcl_reg),
        .req_bank_rdy_r_reg_0(\order_q_r_reg[0] ),
        .\rnk_config_strobe_r[0]_i_7 (\rnk_config_strobe_r[0]_i_7 ),
        .rtc(rtc),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0]_0 (bank_queue0_n_34),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized6
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    req_wr_r_lcl_reg,
    rb_hit_busy_r,
    bm_end_r1_0,
    act_wait_r_lcl_reg,
    demand_act_priority_r,
    act_this_rank_r,
    p_14_in,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    idle_r_lcl_reg,
    \maint_controller.maint_hit_busies_r_reg[7] ,
    \ras_timer_r_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14] ,
    rb_hit_busy_r_reg,
    col_wait_r_reg,
    demand_priority_r_reg,
    pre_bm_end_r_reg,
    bm_end_r1_reg,
    pre_passing_open_bank_r_reg,
    wait_for_maint_r_lcl_reg,
    demand_act_priority_r_reg,
    ras_timer_zero_r_reg,
    \req_row_r_lcl_reg[12] ,
    demanded_prior_r_reg,
    \maint_controller.maint_hit_busies_r_reg[7]_0 ,
    demanded_prior_r_reg_0,
    ras_timer_zero_r_reg_0,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \starve_limit_cntr_r_reg[3] ,
    periodic_rd_insert,
    req_wr_r_lcl0,
    req_priority_r_reg,
    rb_hit_busy_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ,
    in0,
    ofs_rdy_r0,
    wait_for_maint_ns,
    row_hit_r_reg,
    row_hit_r_reg_0,
    pre_bm_end_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    Q,
    \starve_limit_cntr_r_reg[0] ,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    adv_order_q,
    \order_q_r_reg[0] ,
    set_order_q,
    \order_q_r_reg[0]_0 ,
    \q_entry_r_reg[2] ,
    \q_entry_r_reg[1] ,
    \q_entry_r_reg[2]_0 ,
    \grant_r_reg[7] ,
    \order_q_r_reg[1] ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1]_0 ,
    passing_open_bank,
    D,
    \q_entry_r_reg[1]_0 ,
    accept_req,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[0] ,
    \q_entry_r_reg[0]_0 ,
    idle_cnt_0,
    head_r_lcl_reg_0,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r[0]_i_2__6 ,
    \ras_timer_r[0]_i_2__6_0 ,
    \ras_timer_r[0]_i_3__5 ,
    \ras_timer_r[0]_i_3__5_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r[1]_i_2__6 ,
    \ras_timer_r[1]_i_2__6_0 ,
    \ras_timer_r[1]_i_2__6_1 ,
    \rnk_config_strobe_r[0]_i_7 ,
    \rnk_config_strobe_r[0]_i_7_0 ,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    \rnk_config_strobe_r[0]_i_7_1 ,
    demanded_prior_r_reg_3,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ,
    pre_wait_r_reg,
    \ras_timer_r_reg[1]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ,
    rd_wr_r_lcl_reg_0,
    was_priority,
    maint_hit,
    maint_req_r,
    pass_open_bank_r_lcl_reg,
    was_wr,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    row,
    \starve_limit_cntr_r_reg[0]_0 ,
    \maint_controller.maint_hit_busies_r_reg[7]_1 ,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    demanded_prior_r_reg_6,
    \grant_r_reg[7]_0 ,
    \grant_r_reg[7]_1 ,
    \grant_r_reg[7]_2 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    \req_bank_r_lcl_reg[2] ,
    \req_col_r_reg[9] ,
    \q_entry_r_reg[0]_1 ,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[2] );
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r_lcl_reg;
  output req_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1_0;
  output act_wait_r_lcl_reg;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output p_14_in;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output head_r_lcl_reg;
  output [7:0]col_addr;
  output [0:0]ordered_r;
  output idle_r_lcl_reg;
  output \maint_controller.maint_hit_busies_r_reg[7] ;
  output \ras_timer_r_reg[1] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[14] ;
  output rb_hit_busy_r_reg;
  output [0:0]col_wait_r_reg;
  output demand_priority_r_reg;
  output pre_bm_end_r_reg;
  output bm_end_r1_reg;
  output [0:0]pre_passing_open_bank_r_reg;
  output wait_for_maint_r_lcl_reg;
  output demand_act_priority_r_reg;
  output ras_timer_zero_r_reg;
  output [12:0]\req_row_r_lcl_reg[12] ;
  output demanded_prior_r_reg;
  output [0:0]\maint_controller.maint_hit_busies_r_reg[7]_0 ;
  output demanded_prior_r_reg_0;
  output ras_timer_zero_r_reg_0;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input \starve_limit_cntr_r_reg[3] ;
  input periodic_rd_insert;
  input req_wr_r_lcl0;
  input req_priority_r_reg;
  input rb_hit_busy_r_reg_0;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ;
  input in0;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input [2:0]row_hit_r_reg;
  input [0:0]row_hit_r_reg_0;
  input [0:0]pre_bm_end_r_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input [0:0]Q;
  input [0:0]\starve_limit_cntr_r_reg[0] ;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input adv_order_q;
  input \order_q_r_reg[0] ;
  input set_order_q;
  input \order_q_r_reg[0]_0 ;
  input \q_entry_r_reg[2] ;
  input \q_entry_r_reg[1] ;
  input \q_entry_r_reg[2]_0 ;
  input \grant_r_reg[7] ;
  input \order_q_r_reg[1] ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[1]_0 ;
  input [6:0]passing_open_bank;
  input [0:0]D;
  input \q_entry_r_reg[1]_0 ;
  input accept_req;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[0] ;
  input \q_entry_r_reg[0]_0 ;
  input [1:0]idle_cnt_0;
  input head_r_lcl_reg_0;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r[0]_i_2__6 ;
  input \ras_timer_r[0]_i_2__6_0 ;
  input \ras_timer_r[0]_i_3__5 ;
  input \ras_timer_r[0]_i_3__5_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r[1]_i_2__6 ;
  input \ras_timer_r[1]_i_2__6_0 ;
  input \ras_timer_r[1]_i_2__6_1 ;
  input \rnk_config_strobe_r[0]_i_7 ;
  input \rnk_config_strobe_r[0]_i_7_0 ;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input \rnk_config_strobe_r[0]_i_7_1 ;
  input demanded_prior_r_reg_3;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  input pre_wait_r_reg;
  input \ras_timer_r_reg[1]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ;
  input rd_wr_r_lcl_reg_0;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg;
  input was_wr;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input [12:0]row;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input \maint_controller.maint_hit_busies_r_reg[7]_1 ;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input demanded_prior_r_reg_6;
  input \grant_r_reg[7]_0 ;
  input \grant_r_reg[7]_1 ;
  input \grant_r_reg[7]_2 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [6:0]\req_col_r_reg[9] ;
  input [0:0]\q_entry_r_reg[0]_1 ;
  input \order_q_r_reg[1]_0 ;
  input \order_q_r_reg[2] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire bank_compare0_n_5;
  wire bank_compare0_n_7;
  wire bank_queue0_n_19;
  wire bank_queue0_n_25;
  wire bank_queue0_n_26;
  wire bank_state0_n_19;
  wire bank_state0_n_22;
  wire [7:7]bm_end;
  wire bm_end_r1_0;
  wire bm_end_r1_reg;
  wire [7:0]col_addr;
  wire col_wait_r;
  wire [0:0]col_wait_r_reg;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_ns;
  wire demand_priority_r;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire \grant_r_reg[7] ;
  wire \grant_r_reg[7]_0 ;
  wire \grant_r_reg[7]_1 ;
  wire \grant_r_reg[7]_2 ;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire [1:0]idle_cnt_0;
  wire [7:7]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire in0;
  wire \maint_controller.maint_hit_busies_r_reg[7] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[7]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[7]_1 ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [0:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[2] ;
  wire [0:0]ordered_r;
  wire p_14_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire [0:0]pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire pre_wait_r_reg;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire [0:0]\q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[2] ;
  wire \q_entry_r_reg[2]_0 ;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_2__6 ;
  wire \ras_timer_r[0]_i_2__6_0 ;
  wire \ras_timer_r[0]_i_3__5 ;
  wire \ras_timer_r[0]_i_3__5_0 ;
  wire \ras_timer_r[1]_i_2__6 ;
  wire \ras_timer_r[1]_i_2__6_0 ;
  wire \ras_timer_r[1]_i_2__6_1 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[14] ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg;
  wire [12:0]\req_row_r_lcl_reg[12] ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg;
  wire \rnk_config_strobe_r[0]_i_7 ;
  wire \rnk_config_strobe_r[0]_i_7_0 ;
  wire \rnk_config_strobe_r[0]_i_7_1 ;
  wire [12:0]row;
  wire [2:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire rtp_timer_r;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [0:0]\starve_limit_cntr_r_reg[0] ;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire \starve_limit_cntr_r_reg[3] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_reg;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare bank_compare0
       (.E(idle_ns),
        .auto_pre_r_lcl_reg(wait_for_maint_r),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg_0),
        .col_addr(col_addr[6:0]),
        .\grant_r_reg[7] (bank_compare0_n_5),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(\starve_limit_cntr_r_reg[0] ),
        .ordered_r_lcl_reg_0(pre_wait_r_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_0),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(idle_r_lcl_reg),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9]_0 (\starve_limit_cntr_r_reg[3] ),
        .\req_col_r_reg[9]_1 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_priority_r_reg_0(req_priority_r_reg),
        .\req_row_r_lcl_reg[12]_0 (\req_row_r_lcl_reg[12] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_7),
        .row_hit_r_reg_1(row_hit_r_reg),
        .row_hit_r_reg_2(row_hit_r_reg_0),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized6 bank_queue0
       (.D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q),
        .accept_req(accept_req),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[7]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_19),
        .auto_pre_r_lcl_reg_2(bank_compare0_n_7),
        .bm_end(bm_end),
        .bm_end_r1_0(bm_end_r1_0),
        .bm_end_r1_reg(req_wr_r_lcl_reg),
        .bm_end_r1_reg_0(rd_wr_r_lcl_reg),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg(pre_bm_end_r_reg_0),
        .demand_priority_ns(demand_priority_ns),
        .demand_priority_r_reg(bank_state0_n_22),
        .demand_priority_r_reg_0(demand_priority_r),
        .\grant_r_reg[7] (bank_queue0_n_19),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .head_r_lcl_reg_2(head_r_lcl_reg_1),
        .head_r_lcl_reg_3(head_r_lcl_reg_2),
        .idle_cnt_0(idle_cnt_0),
        .idle_r_lcl_reg_0(idle_r),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .in0(in0),
        .\maint_controller.maint_hit_busies_r_reg[7] (\maint_controller.maint_hit_busies_r_reg[7] ),
        .\maint_controller.maint_hit_busies_r_reg[7]_0 (\maint_controller.maint_hit_busies_r_reg[7]_0 ),
        .\maint_controller.maint_hit_busies_r_reg[7]_1 (\maint_controller.maint_hit_busies_r_reg[7]_1 ),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .\order_q_r_reg[0]_0 (order_q_r),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_2 (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[1]_0 (bank_queue0_n_25),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_2 (\order_q_r_reg[1]_0 ),
        .\order_q_r_reg[2]_0 (\order_q_r_reg[2] ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_5),
        .p_14_in(p_14_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(bank_queue0_n_26),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_2 ),
        .\q_entry_r_reg[2]_0 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2]_0 ),
        .\q_entry_r_reg[2]_2 (D),
        .q_has_priority_r_reg_0(rb_hit_busy_r),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg_0(\starve_limit_cntr_r_reg[3] ),
        .\ras_timer_r[0]_i_2__6_0 (\ras_timer_r[0]_i_2__6 ),
        .\ras_timer_r[0]_i_2__6_1 (\ras_timer_r[0]_i_2__6_0 ),
        .\ras_timer_r[0]_i_3__5_0 (\ras_timer_r[0]_i_3__5 ),
        .\ras_timer_r[0]_i_3__5_1 (\ras_timer_r[0]_i_3__5_0 ),
        .\ras_timer_r[1]_i_2__6_0 (\ras_timer_r[1]_i_2__6 ),
        .\ras_timer_r[1]_i_2__6_1 (\ras_timer_r[1]_i_2__6_0 ),
        .\ras_timer_r[1]_i_2__6_2 (\ras_timer_r[1]_i_2__6_1 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_0 (bm_end_r1_reg),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[1]_3 (\ras_timer_r_reg[1]_3 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 (pre_wait_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[14] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .req_priority_r(req_priority_r),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0] (\starve_limit_cntr_r_reg[0] ),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .wait_for_maint_r_lcl_reg_1(wait_for_maint_r_lcl_reg),
        .was_priority(was_priority),
        .was_wr(was_wr));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized6 bank_state0
       (.D(ras_timer_passed_ns),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .adv_order_q(adv_order_q),
        .bm_end(bm_end),
        .bm_end_r1_0(bm_end_r1_0),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg),
        .col_wait_r_reg_1(bank_queue0_n_19),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_19),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_ns(demand_priority_ns),
        .demand_priority_r_i_2__6(req_wr_r_lcl_reg),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(demand_priority_r_reg),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .demanded_prior_r_reg_1(demanded_prior_r_reg_0),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_1),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_2),
        .demanded_prior_r_reg_4(demanded_prior_r_reg_3),
        .demanded_prior_r_reg_5(demanded_prior_r_reg_4),
        .demanded_prior_r_reg_6(demanded_prior_r_reg_5),
        .demanded_prior_r_reg_7(demanded_prior_r_reg_6),
        .\grant_r_reg[7] (\grant_r_reg[7] ),
        .\grant_r_reg[7]_0 (bank_queue0_n_25),
        .\grant_r_reg[7]_1 (order_q_r),
        .\grant_r_reg[7]_2 (\grant_r_reg[7]_0 ),
        .\grant_r_reg[7]_3 (\grant_r_reg[7]_1 ),
        .\grant_r_reg[7]_4 (\grant_r_reg[7]_2 ),
        .idle_r(idle_r),
        .in0(in0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .p_14_in(p_14_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_0(col_addr[7]),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_3(ras_timer_zero_r_reg_2),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r_lcl_reg),
        .req_wr_r_lcl_reg(bank_state0_n_22),
        .\rnk_config_strobe_r[0]_i_7 (\rnk_config_strobe_r[0]_i_7 ),
        .\rnk_config_strobe_r[0]_i_7_0 (\rnk_config_strobe_r[0]_i_7_0 ),
        .\rnk_config_strobe_r[0]_i_7_1 (\rnk_config_strobe_r[0]_i_7_1 ),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0]_0 (bank_queue0_n_26),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .\starve_limit_cntr_r_reg[0]_1 (\starve_limit_cntr_r_reg[0]_0 ),
        .\starve_limit_cntr_r_reg[3]_0 (\starve_limit_cntr_r_reg[3] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_common" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_common
   (was_priority,
    was_priority_reg_0,
    periodic_rd_ack_r_lcl_reg_0,
    accept_r_reg_0,
    accept_ns,
    adv_order_q,
    was_wr,
    \generate_maint_cmds.insert_maint_r_lcl_reg_0 ,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    periodic_rd_cntr_r_reg_0,
    accept_internal_r_reg_0,
    set_order_q,
    app_en_r2_reg,
    wait_for_maint_ns,
    \maint_controller.maint_wip_r_lcl_reg_1 ,
    rb_hit_busy_r_reg,
    wait_for_maint_ns_0,
    set_order_q_1,
    rb_hit_busy_r_reg_0,
    Q,
    set_order_q_2,
    set_order_q_3,
    set_order_q_4,
    periodic_rd_insert,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ,
    periodic_rd_ack_r_lcl_reg_1,
    wait_for_maint_ns_5,
    periodic_rd_ack_r_lcl_reg_2,
    wait_for_maint_ns_6,
    set_order_q_7,
    rb_hit_busy_r_reg_1,
    wait_for_maint_ns_8,
    periodic_rd_ack_r_lcl_reg_3,
    wait_for_maint_ns_9,
    periodic_rd_ack_r_lcl_reg_4,
    accept_internal_r_reg_1,
    set_order_q_10,
    app_en_r2_reg_0,
    periodic_rd_ack_r_lcl_reg_5,
    wait_for_maint_ns_11,
    periodic_rd_ack_r_lcl_reg_6,
    wait_for_maint_ns_12,
    set_order_q_13,
    periodic_rd_ack_r_lcl_reg_7,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    rb_hit_busy_r_reg_4,
    order_cnt_0,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ,
    p_9_in,
    \order_q_r_reg[0] ,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    \order_q_r_reg[0]_2 ,
    \order_q_r_reg[0]_3 ,
    \order_q_r_reg[0]_4 ,
    was_wr0,
    maint_srx_r,
    in0,
    app_rdy,
    \order_q_r_reg[2] ,
    idle_cnt_0,
    \q_entry_r_reg[2] ,
    app_en_r2,
    wait_for_maint_r_lcl_reg,
    wait_for_maint_r_14,
    maint_hit,
    E,
    wait_for_maint_r_lcl_reg_0,
    rb_hit_busy_r,
    wait_for_maint_r_15,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 ,
    idle_r,
    wait_for_maint_r_lcl_reg_1,
    accept_r_reg_1,
    periodic_rd_cntr_r_reg_1,
    accept_r_reg_2,
    maint_req_r,
    \maint_controller.maint_rdy_r1_reg_0 ,
    \maint_controller.maint_rdy_r1_reg_1 ,
    \maint_controller.maint_hit_busies_r_reg[1]_0 ,
    \maint_controller.maint_rdy_r1_i_2_0 ,
    \maint_controller.maint_rdy_r1_i_2_1 ,
    D,
    \maint_controller.maint_hit_busies_r_reg[4]_0 ,
    \maint_controller.maint_hit_busies_r_reg[3]_0 ,
    wait_for_maint_r_lcl_reg_2,
    \maint_controller.maint_hit_busies_r_reg[4]_1 ,
    \q_entry_r[2]_i_4__4 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_1 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ,
    maint_zq_r,
    wait_for_maint_r_16,
    \maint_controller.maint_hit_busies_r_reg[1]_1 ,
    wait_for_maint_r_17,
    wait_for_maint_r_lcl_reg_3,
    wait_for_maint_r_18,
    \maint_controller.maint_hit_busies_r_reg[3]_1 ,
    wait_for_maint_r_19,
    \maint_controller.maint_hit_busies_r_reg[4]_2 ,
    \order_q_r_reg[2]_0 ,
    wait_for_maint_r,
    wait_for_maint_r_lcl_reg_4,
    wait_for_maint_r_lcl_reg_5,
    wait_for_maint_r_20,
    wait_for_maint_r_lcl_reg_6,
    ordered_r,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_2 );
  output was_priority;
  output was_priority_reg_0;
  output periodic_rd_ack_r_lcl_reg_0;
  output accept_r_reg_0;
  output accept_ns;
  output adv_order_q;
  output was_wr;
  output \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  output \maint_controller.maint_wip_r_lcl_reg_0 ;
  output periodic_rd_cntr_r_reg_0;
  output accept_internal_r_reg_0;
  output set_order_q;
  output app_en_r2_reg;
  output wait_for_maint_ns;
  output \maint_controller.maint_wip_r_lcl_reg_1 ;
  output rb_hit_busy_r_reg;
  output wait_for_maint_ns_0;
  output set_order_q_1;
  output rb_hit_busy_r_reg_0;
  output [5:0]Q;
  output set_order_q_2;
  output set_order_q_3;
  output set_order_q_4;
  output periodic_rd_insert;
  output [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  output periodic_rd_ack_r_lcl_reg_1;
  output wait_for_maint_ns_5;
  output periodic_rd_ack_r_lcl_reg_2;
  output wait_for_maint_ns_6;
  output set_order_q_7;
  output rb_hit_busy_r_reg_1;
  output wait_for_maint_ns_8;
  output periodic_rd_ack_r_lcl_reg_3;
  output wait_for_maint_ns_9;
  output periodic_rd_ack_r_lcl_reg_4;
  output accept_internal_r_reg_1;
  output set_order_q_10;
  output app_en_r2_reg_0;
  output periodic_rd_ack_r_lcl_reg_5;
  output wait_for_maint_ns_11;
  output periodic_rd_ack_r_lcl_reg_6;
  output wait_for_maint_ns_12;
  output set_order_q_13;
  output periodic_rd_ack_r_lcl_reg_7;
  output rb_hit_busy_r_reg_2;
  output rb_hit_busy_r_reg_3;
  output rb_hit_busy_r_reg_4;
  output [0:0]order_cnt_0;
  output ordered_r_lcl_reg;
  output [0:0]ordered_r_lcl_reg_0;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  input p_9_in;
  input \order_q_r_reg[0] ;
  input \order_q_r_reg[0]_0 ;
  input \order_q_r_reg[0]_1 ;
  input \order_q_r_reg[0]_2 ;
  input \order_q_r_reg[0]_3 ;
  input \order_q_r_reg[0]_4 ;
  input was_wr0;
  input maint_srx_r;
  input in0;
  input app_rdy;
  input \order_q_r_reg[2] ;
  input [0:0]idle_cnt_0;
  input \q_entry_r_reg[2] ;
  input app_en_r2;
  input wait_for_maint_r_lcl_reg;
  input wait_for_maint_r_14;
  input [1:0]maint_hit;
  input [0:0]E;
  input wait_for_maint_r_lcl_reg_0;
  input [7:0]rb_hit_busy_r;
  input wait_for_maint_r_15;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 ;
  input [5:0]idle_r;
  input wait_for_maint_r_lcl_reg_1;
  input accept_r_reg_1;
  input periodic_rd_cntr_r_reg_1;
  input accept_r_reg_2;
  input maint_req_r;
  input \maint_controller.maint_rdy_r1_reg_0 ;
  input \maint_controller.maint_rdy_r1_reg_1 ;
  input \maint_controller.maint_hit_busies_r_reg[1]_0 ;
  input \maint_controller.maint_rdy_r1_i_2_0 ;
  input \maint_controller.maint_rdy_r1_i_2_1 ;
  input [4:0]D;
  input \maint_controller.maint_hit_busies_r_reg[4]_0 ;
  input \maint_controller.maint_hit_busies_r_reg[3]_0 ;
  input wait_for_maint_r_lcl_reg_2;
  input \maint_controller.maint_hit_busies_r_reg[4]_1 ;
  input \q_entry_r[2]_i_4__4 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_1 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ;
  input maint_zq_r;
  input wait_for_maint_r_16;
  input \maint_controller.maint_hit_busies_r_reg[1]_1 ;
  input wait_for_maint_r_17;
  input wait_for_maint_r_lcl_reg_3;
  input wait_for_maint_r_18;
  input \maint_controller.maint_hit_busies_r_reg[3]_1 ;
  input wait_for_maint_r_19;
  input \maint_controller.maint_hit_busies_r_reg[4]_2 ;
  input \order_q_r_reg[2]_0 ;
  input wait_for_maint_r;
  input [0:0]wait_for_maint_r_lcl_reg_4;
  input wait_for_maint_r_lcl_reg_5;
  input wait_for_maint_r_20;
  input wait_for_maint_r_lcl_reg_6;
  input [7:0]ordered_r;
  input [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_2 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire accept_internal_r;
  wire accept_internal_r_reg_0;
  wire accept_internal_r_reg_1;
  wire accept_ns;
  wire accept_r_reg_0;
  wire accept_r_reg_1;
  wire accept_r_reg_2;
  wire adv_order_q;
  wire app_en_r2;
  wire app_en_r2_reg;
  wire app_en_r2_reg_0;
  wire app_rdy;
  wire \generate_maint_cmds.insert_maint_ns ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  wire [0:0]idle_cnt_0;
  wire [5:0]idle_r;
  wire in0;
  wire [4:1]\maint_controller.maint_hit_busies_ns ;
  wire [4:1]\maint_controller.maint_hit_busies_r ;
  wire \maint_controller.maint_hit_busies_r_reg[1]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[1]_1 ;
  wire \maint_controller.maint_hit_busies_r_reg[3]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[3]_1 ;
  wire \maint_controller.maint_hit_busies_r_reg[4]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[4]_1 ;
  wire \maint_controller.maint_hit_busies_r_reg[4]_2 ;
  wire \maint_controller.maint_rdy ;
  wire \maint_controller.maint_rdy_r1 ;
  wire \maint_controller.maint_rdy_r1_i_2_0 ;
  wire \maint_controller.maint_rdy_r1_i_2_1 ;
  wire \maint_controller.maint_rdy_r1_i_2_n_0 ;
  wire \maint_controller.maint_rdy_r1_i_3_n_0 ;
  wire \maint_controller.maint_rdy_r1_i_5_n_0 ;
  wire \maint_controller.maint_rdy_r1_reg_0 ;
  wire \maint_controller.maint_rdy_r1_reg_1 ;
  wire \maint_controller.maint_srx_r1 ;
  wire \maint_controller.maint_wip_ns ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire \maint_controller.maint_wip_r_lcl_reg_1 ;
  wire [1:0]maint_hit;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_zq_r;
  wire [0:0]order_cnt_0;
  wire \order_q_r[2]_i_7_n_0 ;
  wire \order_q_r[2]_i_9_n_0 ;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[0]_3 ;
  wire \order_q_r_reg[0]_4 ;
  wire \order_q_r_reg[2] ;
  wire \order_q_r_reg[2]_0 ;
  wire [7:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire [0:0]ordered_r_lcl_reg_0;
  wire p_9_in;
  wire periodic_rd_ack_ns;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire periodic_rd_ack_r_lcl_reg_1;
  wire periodic_rd_ack_r_lcl_reg_2;
  wire periodic_rd_ack_r_lcl_reg_3;
  wire periodic_rd_ack_r_lcl_reg_4;
  wire periodic_rd_ack_r_lcl_reg_5;
  wire periodic_rd_ack_r_lcl_reg_6;
  wire periodic_rd_ack_r_lcl_reg_7;
  wire periodic_rd_cntr_r_i_1_n_0;
  wire periodic_rd_cntr_r_reg_0;
  wire periodic_rd_cntr_r_reg_1;
  wire periodic_rd_insert;
  wire \q_entry_r[1]_i_11_n_0 ;
  wire \q_entry_r[1]_i_12_n_0 ;
  wire \q_entry_r[2]_i_4__4 ;
  wire \q_entry_r_reg[2] ;
  wire [7:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire [8:1]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns ;
  wire [8:1]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_5_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_6_n_0 ;
  wire [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ;
  wire [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_2 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_1 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 ;
  wire set_order_q;
  wire set_order_q_1;
  wire set_order_q_10;
  wire set_order_q_13;
  wire set_order_q_2;
  wire set_order_q_3;
  wire set_order_q_4;
  wire set_order_q_7;
  wire wait_for_maint_ns;
  wire wait_for_maint_ns_0;
  wire wait_for_maint_ns_11;
  wire wait_for_maint_ns_12;
  wire wait_for_maint_ns_5;
  wire wait_for_maint_ns_6;
  wire wait_for_maint_ns_8;
  wire wait_for_maint_ns_9;
  wire wait_for_maint_r;
  wire wait_for_maint_r_14;
  wire wait_for_maint_r_15;
  wire wait_for_maint_r_16;
  wire wait_for_maint_r_17;
  wire wait_for_maint_r_18;
  wire wait_for_maint_r_19;
  wire wait_for_maint_r_20;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire wait_for_maint_r_lcl_reg_2;
  wire wait_for_maint_r_lcl_reg_3;
  wire [0:0]wait_for_maint_r_lcl_reg_4;
  wire wait_for_maint_r_lcl_reg_5;
  wire wait_for_maint_r_lcl_reg_6;
  wire was_priority;
  wire was_priority_reg_0;
  wire was_wr;
  wire was_wr0;

  FDRE accept_internal_r_reg
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(p_9_in),
        .Q(accept_internal_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT5 #(
    .INIT(32'h80AA0000)) 
    accept_r_i_1
       (.I0(accept_r_reg_1),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(periodic_rd_cntr_r_reg_0),
        .I3(periodic_rd_cntr_r_reg_1),
        .I4(accept_r_reg_2),
        .O(accept_ns));
  FDRE accept_r_reg
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(accept_ns),
        .Q(accept_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \adv_order_q/i_ 
       (.I0(\order_q_r_reg[0] ),
        .I1(\order_q_r_reg[0]_0 ),
        .I2(\order_q_r_reg[0]_1 ),
        .I3(\order_q_r_reg[0]_2 ),
        .I4(\order_q_r_reg[0]_3 ),
        .I5(\order_q_r_reg[0]_4 ),
        .O(adv_order_q));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \generate_maint_cmds.insert_maint_r_lcl_i_1 
       (.I0(\maint_controller.maint_rdy_r1_i_2_n_0 ),
        .I1(\maint_controller.maint_wip_r_lcl_reg_1 ),
        .I2(\maint_controller.maint_rdy_r1 ),
        .I3(\maint_controller.maint_srx_r1 ),
        .I4(maint_srx_r),
        .O(\generate_maint_cmds.insert_maint_ns ));
  FDRE \generate_maint_cmds.insert_maint_r_lcl_reg 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(\generate_maint_cmds.insert_maint_ns ),
        .Q(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF008A00000000)) 
    \maint_controller.maint_hit_busies_r[1]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[4]_0 ),
        .I1(set_order_q_2),
        .I2(idle_r[0]),
        .I3(wait_for_maint_r_lcl_reg),
        .I4(\maint_controller.maint_hit_busies_r [1]),
        .I5(\maint_controller.maint_hit_busies_r_reg[1]_0 ),
        .O(\maint_controller.maint_hit_busies_ns [1]));
  LUT6 #(
    .INIT(64'h00000000FF8A0000)) 
    \maint_controller.maint_hit_busies_r[3]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[4]_0 ),
        .I1(set_order_q_3),
        .I2(idle_r[2]),
        .I3(Q[2]),
        .I4(\maint_controller.maint_hit_busies_r_reg[3]_0 ),
        .I5(wait_for_maint_r_lcl_reg_2),
        .O(\maint_controller.maint_hit_busies_ns [3]));
  LUT6 #(
    .INIT(64'h00000000FF8A0000)) 
    \maint_controller.maint_hit_busies_r[4]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[4]_0 ),
        .I1(set_order_q_4),
        .I2(idle_r[3]),
        .I3(\maint_controller.maint_hit_busies_r [4]),
        .I4(\maint_controller.maint_hit_busies_r_reg[4]_1 ),
        .I5(wait_for_maint_r_lcl_reg_2),
        .O(\maint_controller.maint_hit_busies_ns [4]));
  FDRE \maint_controller.maint_hit_busies_r_reg[0] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[1] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_ns [1]),
        .Q(\maint_controller.maint_hit_busies_r [1]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[2] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[3] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_ns [3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[4] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_ns [4]),
        .Q(\maint_controller.maint_hit_busies_r [4]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[5] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[6] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[7] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \maint_controller.maint_rdy_r1_i_1 
       (.I0(\maint_controller.maint_rdy_r1_i_2_n_0 ),
        .I1(periodic_rd_cntr_r_reg_0),
        .I2(maint_req_r),
        .I3(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .O(\maint_controller.maint_rdy ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08880000)) 
    \maint_controller.maint_rdy_r1_i_2 
       (.I0(\maint_controller.maint_rdy_r1_i_3_n_0 ),
        .I1(\maint_controller.maint_rdy_r1_reg_0 ),
        .I2(Q[1]),
        .I3(\maint_controller.maint_rdy_r1_reg_1 ),
        .I4(\maint_controller.maint_rdy_r1_i_5_n_0 ),
        .I5(wait_for_maint_r_lcl_reg),
        .O(\maint_controller.maint_rdy_r1_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0777000000000000)) 
    \maint_controller.maint_rdy_r1_i_3 
       (.I0(\maint_controller.maint_hit_busies_r [1]),
        .I1(\maint_controller.maint_hit_busies_r_reg[1]_0 ),
        .I2(Q[0]),
        .I3(\q_entry_r_reg[2] ),
        .I4(\maint_controller.maint_rdy_r1_i_2_0 ),
        .I5(\maint_controller.maint_rdy_r1_i_2_1 ),
        .O(\maint_controller.maint_rdy_r1_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \maint_controller.maint_rdy_r1_i_5 
       (.I0(\maint_controller.maint_hit_busies_r_reg[4]_1 ),
        .I1(\maint_controller.maint_hit_busies_r [4]),
        .I2(\q_entry_r[2]_i_4__4 ),
        .I3(Q[3]),
        .O(\maint_controller.maint_rdy_r1_i_5_n_0 ));
  FDRE \maint_controller.maint_rdy_r1_reg 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(\maint_controller.maint_rdy ),
        .Q(\maint_controller.maint_rdy_r1 ),
        .R(1'b0));
  FDRE \maint_controller.maint_srx_r1_reg 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(maint_srx_r),
        .Q(\maint_controller.maint_srx_r1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444444440444)) 
    \maint_controller.maint_wip_r_lcl_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 ),
        .I1(\maint_controller.maint_wip_r_lcl_reg_1 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0 ),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [8]),
        .O(\maint_controller.maint_wip_ns ));
  FDRE \maint_controller.maint_wip_r_lcl_reg 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(\maint_controller.maint_wip_ns ),
        .Q(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7EE8811781177EE8)) 
    \order_q_r[2]_i_10 
       (.I0(ordered_r_lcl_reg),
        .I1(ordered_r[2]),
        .I2(ordered_r[3]),
        .I3(ordered_r[1]),
        .I4(\order_q_r[2]_i_9_n_0 ),
        .I5(\order_q_r[2]_i_7_n_0 ),
        .O(order_cnt_0));
  LUT6 #(
    .INIT(64'h7FFEFEEAEAA8A880)) 
    \order_q_r[2]_i_3 
       (.I0(\order_q_r[2]_i_7_n_0 ),
        .I1(ordered_r_lcl_reg),
        .I2(ordered_r[1]),
        .I3(ordered_r[3]),
        .I4(ordered_r[2]),
        .I5(\order_q_r[2]_i_9_n_0 ),
        .O(ordered_r_lcl_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \order_q_r[2]_i_4 
       (.I0(set_order_q_10),
        .I1(\order_q_r_reg[2]_0 ),
        .O(accept_internal_r_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    \order_q_r[2]_i_5 
       (.I0(set_order_q),
        .I1(\order_q_r_reg[2] ),
        .O(accept_internal_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \order_q_r[2]_i_7 
       (.I0(ordered_r[4]),
        .I1(ordered_r[6]),
        .I2(ordered_r[5]),
        .I3(ordered_r[0]),
        .I4(ordered_r[7]),
        .O(\order_q_r[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \order_q_r[2]_i_8 
       (.I0(ordered_r[5]),
        .I1(ordered_r[6]),
        .I2(ordered_r[4]),
        .I3(ordered_r[0]),
        .I4(ordered_r[7]),
        .O(ordered_r_lcl_reg));
  LUT3 #(
    .INIT(8'hE8)) 
    \order_q_r[2]_i_9 
       (.I0(ordered_r[4]),
        .I1(ordered_r[5]),
        .I2(ordered_r[6]),
        .O(\order_q_r[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h57777777)) 
    pass_open_bank_r_lcl_i_2__0
       (.I0(rb_hit_busy_r[0]),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(accept_r_reg_0),
        .I3(app_rdy),
        .I4(app_en_r2),
        .O(rb_hit_busy_r_reg));
  LUT5 #(
    .INIT(32'h1555FFFF)) 
    pass_open_bank_r_lcl_i_3__0
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(accept_r_reg_0),
        .I2(app_rdy),
        .I3(app_en_r2),
        .I4(rb_hit_busy_r[1]),
        .O(periodic_rd_ack_r_lcl_reg_2));
  LUT5 #(
    .INIT(32'h57777777)) 
    pass_open_bank_r_lcl_i_3__1
       (.I0(rb_hit_busy_r[2]),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(accept_r_reg_0),
        .I3(app_rdy),
        .I4(app_en_r2),
        .O(rb_hit_busy_r_reg_1));
  LUT5 #(
    .INIT(32'h1555FFFF)) 
    pass_open_bank_r_lcl_i_3__2
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(accept_r_reg_0),
        .I2(app_rdy),
        .I3(app_en_r2),
        .I4(rb_hit_busy_r[3]),
        .O(periodic_rd_ack_r_lcl_reg_3));
  LUT5 #(
    .INIT(32'h1555FFFF)) 
    pass_open_bank_r_lcl_i_3__3
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(accept_r_reg_0),
        .I2(app_rdy),
        .I3(app_en_r2),
        .I4(rb_hit_busy_r[4]),
        .O(periodic_rd_ack_r_lcl_reg_4));
  LUT5 #(
    .INIT(32'hEAAA0000)) 
    pass_open_bank_r_lcl_i_3__4
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(accept_r_reg_0),
        .I2(app_rdy),
        .I3(app_en_r2),
        .I4(rb_hit_busy_r[5]),
        .O(periodic_rd_ack_r_lcl_reg_6));
  LUT5 #(
    .INIT(32'h1555FFFF)) 
    pass_open_bank_r_lcl_i_3__5
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(accept_r_reg_0),
        .I2(app_rdy),
        .I3(app_en_r2),
        .I4(rb_hit_busy_r[6]),
        .O(periodic_rd_ack_r_lcl_reg_7));
  LUT5 #(
    .INIT(32'h57777777)) 
    pass_open_bank_r_lcl_i_3__6
       (.I0(rb_hit_busy_r[7]),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(accept_r_reg_0),
        .I3(app_rdy),
        .I4(app_en_r2),
        .O(rb_hit_busy_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT5 #(
    .INIT(32'h70000000)) 
    periodic_rd_ack_r_lcl_i_1
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(periodic_rd_cntr_r_reg_0),
        .I2(periodic_rd_cntr_r_reg_1),
        .I3(accept_r_reg_1),
        .I4(accept_r_reg_2),
        .O(periodic_rd_ack_ns));
  FDRE periodic_rd_ack_r_lcl_reg
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(periodic_rd_ack_ns),
        .Q(periodic_rd_ack_r_lcl_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'h78)) 
    periodic_rd_cntr_r_i_1
       (.I0(periodic_rd_cntr_r_reg_1),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(periodic_rd_cntr_r_reg_0),
        .O(periodic_rd_cntr_r_i_1_n_0));
  FDRE periodic_rd_cntr_r_reg
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(periodic_rd_cntr_r_i_1_n_0),
        .Q(periodic_rd_cntr_r_reg_0),
        .R(in0));
  LUT3 #(
    .INIT(8'hE8)) 
    \q_entry_r[1]_i_11 
       (.I0(rb_hit_busy_r[4]),
        .I1(rb_hit_busy_r[5]),
        .I2(rb_hit_busy_r[6]),
        .O(\q_entry_r[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \q_entry_r[1]_i_12 
       (.I0(rb_hit_busy_r[4]),
        .I1(rb_hit_busy_r[6]),
        .I2(rb_hit_busy_r[5]),
        .I3(rb_hit_busy_r[0]),
        .I4(rb_hit_busy_r[7]),
        .O(\q_entry_r[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT5 #(
    .INIT(32'h0000007F)) 
    \q_entry_r[1]_i_14 
       (.I0(app_en_r2),
        .I1(app_rdy),
        .I2(accept_r_reg_0),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(\q_entry_r[2]_i_4__4 ),
        .O(app_en_r2_reg_0));
  LUT6 #(
    .INIT(64'h7EE8811781177EE8)) 
    \q_entry_r[1]_i_4 
       (.I0(rb_hit_busy_r_reg_3),
        .I1(rb_hit_busy_r[2]),
        .I2(rb_hit_busy_r[3]),
        .I3(rb_hit_busy_r[1]),
        .I4(\q_entry_r[1]_i_11_n_0 ),
        .I5(\q_entry_r[1]_i_12_n_0 ),
        .O(rb_hit_busy_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_entry_r[1]_i_8 
       (.I0(rb_hit_busy_r[5]),
        .I1(rb_hit_busy_r[6]),
        .I2(rb_hit_busy_r[4]),
        .I3(rb_hit_busy_r[0]),
        .I4(rb_hit_busy_r[7]),
        .O(rb_hit_busy_r_reg_3));
  LUT6 #(
    .INIT(64'h7FFEFEEAEAA8A880)) 
    \q_entry_r[2]_i_12 
       (.I0(\q_entry_r[1]_i_12_n_0 ),
        .I1(rb_hit_busy_r_reg_3),
        .I2(rb_hit_busy_r[1]),
        .I3(rb_hit_busy_r[3]),
        .I4(rb_hit_busy_r[2]),
        .I5(\q_entry_r[1]_i_11_n_0 ),
        .O(rb_hit_busy_r_reg_4));
  LUT5 #(
    .INIT(32'h0000EAAA)) 
    \q_entry_r[2]_i_6__0 
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(accept_r_reg_0),
        .I2(app_rdy),
        .I3(app_en_r2),
        .I4(\maint_controller.maint_hit_busies_r_reg[1]_0 ),
        .O(periodic_rd_ack_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h3333333331111111)) 
    \q_entry_r[2]_i_7 
       (.I0(idle_cnt_0),
        .I1(\q_entry_r_reg[2] ),
        .I2(app_en_r2),
        .I3(app_rdy),
        .I4(accept_r_reg_0),
        .I5(periodic_rd_ack_r_lcl_reg_0),
        .O(app_en_r2_reg));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT5 #(
    .INIT(32'h0000EAAA)) 
    \q_entry_r[2]_i_8__3 
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(accept_r_reg_0),
        .I2(app_rdy),
        .I3(app_en_r2),
        .I4(\q_entry_r[2]_i_4__4 ),
        .O(periodic_rd_ack_r_lcl_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    req_periodic_rd_r_lcl_i_1
       (.I0(periodic_rd_cntr_r_reg_1),
        .I1(periodic_rd_cntr_r_reg_0),
        .I2(periodic_rd_ack_r_lcl_reg_0),
        .O(periodic_rd_insert));
  LUT2 #(
    .INIT(4'h2)) 
    req_priority_r_i_1
       (.I0(was_priority),
        .I1(app_rdy),
        .O(was_priority_reg_0));
  LUT4 #(
    .INIT(16'h1001)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1 
       (.I0(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [1]));
  LUT6 #(
    .INIT(64'hABABABAAAAAAAAAB)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_1 ),
        .I1(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFEAAAB)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_1 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_6_n_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [3]));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_6_n_0 ),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [4]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT5 #(
    .INIT(32'h00AA00C3)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1 
       (.I0(maint_zq_r),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ),
        .I4(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [5]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0201)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ),
        .I2(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010101001)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 
       (.I0(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [7]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 
       (.I0(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [8]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFF8888F)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 ),
        .I1(maint_srx_r),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_5_n_0 ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [8]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_6_n_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [7]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_5 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_6 
       (.I0(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_6_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_2 ),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [1]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [2]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [3]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [4]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [5]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [6]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [7]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [7]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] 
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [8]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44404040)) 
    wait_for_maint_r_lcl_i_1
       (.I0(wait_for_maint_r_lcl_reg),
        .I1(\maint_controller.maint_wip_r_lcl_reg_1 ),
        .I2(wait_for_maint_r_14),
        .I3(set_order_q),
        .I4(maint_hit[0]),
        .O(wait_for_maint_ns));
  LUT5 #(
    .INIT(32'h0000F800)) 
    wait_for_maint_r_lcl_i_1__0
       (.I0(set_order_q_2),
        .I1(maint_hit[1]),
        .I2(wait_for_maint_r_16),
        .I3(\maint_controller.maint_wip_r_lcl_reg_1 ),
        .I4(wait_for_maint_r_lcl_reg),
        .O(wait_for_maint_ns_5));
  LUT5 #(
    .INIT(32'h0000F800)) 
    wait_for_maint_r_lcl_i_1__1
       (.I0(set_order_q_7),
        .I1(maint_hit[1]),
        .I2(wait_for_maint_r_17),
        .I3(\maint_controller.maint_wip_r_lcl_reg_1 ),
        .I4(wait_for_maint_r_lcl_reg_2),
        .O(wait_for_maint_ns_6));
  LUT5 #(
    .INIT(32'h0000F800)) 
    wait_for_maint_r_lcl_i_1__2
       (.I0(set_order_q_3),
        .I1(maint_hit[1]),
        .I2(wait_for_maint_r_18),
        .I3(\maint_controller.maint_wip_r_lcl_reg_1 ),
        .I4(wait_for_maint_r_lcl_reg_2),
        .O(wait_for_maint_ns_8));
  LUT5 #(
    .INIT(32'h0000F800)) 
    wait_for_maint_r_lcl_i_1__3
       (.I0(set_order_q_4),
        .I1(maint_hit[1]),
        .I2(wait_for_maint_r_19),
        .I3(\maint_controller.maint_wip_r_lcl_reg_1 ),
        .I4(wait_for_maint_r_lcl_reg_2),
        .O(wait_for_maint_ns_9));
  LUT5 #(
    .INIT(32'h0F000800)) 
    wait_for_maint_r_lcl_i_1__4
       (.I0(maint_hit[0]),
        .I1(set_order_q_10),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 ),
        .I3(\maint_controller.maint_wip_r_lcl_reg_1 ),
        .I4(wait_for_maint_r),
        .O(wait_for_maint_ns_11));
  LUT5 #(
    .INIT(32'h0000F800)) 
    wait_for_maint_r_lcl_i_1__5
       (.I0(set_order_q_13),
        .I1(maint_hit[1]),
        .I2(wait_for_maint_r_20),
        .I3(\maint_controller.maint_wip_r_lcl_reg_1 ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 ),
        .O(wait_for_maint_ns_12));
  LUT5 #(
    .INIT(32'h0000F800)) 
    wait_for_maint_r_lcl_i_1__6
       (.I0(set_order_q_1),
        .I1(maint_hit[1]),
        .I2(wait_for_maint_r_15),
        .I3(\maint_controller.maint_wip_r_lcl_reg_1 ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 ),
        .O(wait_for_maint_ns_0));
  LUT6 #(
    .INIT(64'hF800000000000000)) 
    wait_for_maint_r_lcl_i_2
       (.I0(app_en_r2),
        .I1(app_rdy),
        .I2(periodic_rd_ack_r_lcl_reg_0),
        .I3(idle_r[0]),
        .I4(\maint_controller.maint_hit_busies_r_reg[1]_1 ),
        .I5(accept_internal_r),
        .O(set_order_q_2));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    wait_for_maint_r_lcl_i_2__0
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(app_rdy),
        .I2(app_en_r2),
        .I3(idle_r[1]),
        .I4(wait_for_maint_r_lcl_reg_3),
        .I5(accept_internal_r),
        .O(set_order_q_7));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    wait_for_maint_r_lcl_i_2__1
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(app_rdy),
        .I2(app_en_r2),
        .I3(idle_r[2]),
        .I4(\maint_controller.maint_hit_busies_r_reg[3]_1 ),
        .I5(accept_internal_r),
        .O(set_order_q_3));
  LUT6 #(
    .INIT(64'hF800000000000000)) 
    wait_for_maint_r_lcl_i_2__2
       (.I0(app_en_r2),
        .I1(app_rdy),
        .I2(periodic_rd_ack_r_lcl_reg_0),
        .I3(idle_r[3]),
        .I4(\maint_controller.maint_hit_busies_r_reg[4]_2 ),
        .I5(accept_internal_r),
        .O(set_order_q_4));
  LUT6 #(
    .INIT(64'h8080800080008000)) 
    wait_for_maint_r_lcl_i_2__3
       (.I0(accept_internal_r),
        .I1(wait_for_maint_r_lcl_reg_4),
        .I2(wait_for_maint_r_lcl_reg_5),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(app_rdy),
        .I5(app_en_r2),
        .O(set_order_q_10));
  LUT6 #(
    .INIT(64'hF800000000000000)) 
    wait_for_maint_r_lcl_i_2__4
       (.I0(app_en_r2),
        .I1(app_rdy),
        .I2(periodic_rd_ack_r_lcl_reg_0),
        .I3(idle_r[4]),
        .I4(wait_for_maint_r_lcl_reg_6),
        .I5(accept_internal_r),
        .O(set_order_q_13));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    wait_for_maint_r_lcl_i_2__5
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(app_rdy),
        .I2(app_en_r2),
        .I3(idle_r[5]),
        .I4(wait_for_maint_r_lcl_reg_1),
        .I5(accept_internal_r),
        .O(set_order_q_1));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    wait_for_maint_r_lcl_i_2__6
       (.I0(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I1(maint_req_r),
        .I2(periodic_rd_cntr_r_reg_0),
        .O(\maint_controller.maint_wip_r_lcl_reg_1 ));
  LUT6 #(
    .INIT(64'h8080808080000000)) 
    wait_for_maint_r_lcl_i_3__0
       (.I0(accept_internal_r),
        .I1(E),
        .I2(wait_for_maint_r_lcl_reg_0),
        .I3(app_en_r2),
        .I4(app_rdy),
        .I5(periodic_rd_ack_r_lcl_reg_0),
        .O(set_order_q));
  FDRE was_priority_reg
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(was_priority_reg_0),
        .Q(was_priority),
        .R(1'b0));
  FDRE was_wr_reg
       (.C(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .CE(1'b1),
        .D(was_wr0),
        .Q(was_wr),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    \grant_r_reg[7] ,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[12]_0 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    \req_col_r_reg[9]_0 ,
    req_wr_r_lcl0,
    req_priority_r_reg_0,
    rb_hit_busy_r_reg_1,
    row_hit_r_reg_1,
    row_hit_r_reg_2,
    ordered_r_lcl_reg,
    rd_wr_r_lcl_reg_1,
    rd_wr_r_lcl_reg_2,
    set_order_q,
    ordered_r,
    ordered_r_lcl_reg_0,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    maint_hit,
    row,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_col_r_reg[9]_1 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output \grant_r_reg[7] ;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [12:0]\req_row_r_lcl_reg[12]_0 ;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [6:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input \req_col_r_reg[9]_0 ;
  input req_wr_r_lcl0;
  input req_priority_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input [2:0]row_hit_r_reg_1;
  input [0:0]row_hit_r_reg_2;
  input [0:0]ordered_r_lcl_reg;
  input rd_wr_r_lcl_reg_1;
  input rd_wr_r_lcl_reg_2;
  input set_order_q;
  input [0:0]ordered_r;
  input ordered_r_lcl_reg_0;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input [0:0]maint_hit;
  input [12:0]row;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [6:0]\req_col_r_reg[9]_1 ;

  wire [0:0]E;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire [6:0]col_addr;
  wire \grant_r_reg[7] ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [0:0]ordered_r;
  wire [0:0]ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire periodic_rd_insert;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire \req_col_r_reg[9]_0 ;
  wire [6:0]\req_col_r_reg[9]_1 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg_0;
  wire [12:0]\req_row_r_lcl_reg[12]_0 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry_i_1__6_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire [2:0]row_hit_r_reg_1;
  wire [0:0]row_hit_r_reg_2;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    ordered_r_lcl_i_1__6
       (.I0(ordered_r_lcl_reg),
        .I1(req_wr_r_lcl_reg_0),
        .I2(rd_wr_r_lcl_reg_0),
        .I3(set_order_q),
        .I4(ordered_r),
        .I5(ordered_r_lcl_reg_0),
        .O(\grant_r_reg[7] ));
  LUT6 #(
    .INIT(64'h8888A8AAAAAAAAAA)) 
    pass_open_bank_r_lcl_i_4__4
       (.I0(row_hit_r),
        .I1(auto_pre_r_lcl_reg),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(maint_req_r),
        .I4(auto_pre_r_lcl_reg_1),
        .I5(maint_hit),
        .O(row_hit_r_reg_0));
  FDRE rb_hit_busy_r_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__6
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(ordered_r_lcl_reg),
        .I2(rd_wr_r_lcl_reg_1),
        .I3(rd_wr_r_lcl_reg_2),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(req_priority_r_reg_0),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[12]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__6_n_0,row_hit_r_reg_1}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_r_reg_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__6
       (.I0(\req_row_r_lcl_reg[12]_0 [10]),
        .I1(row[10]),
        .I2(row[11]),
        .I3(\req_row_r_lcl_reg[12]_0 [11]),
        .I4(\req_row_r_lcl_reg[12]_0 [9]),
        .I5(row[9]),
        .O(row_hit_ns_carry_i_1__6_n_0));
  FDRE row_hit_r_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__6 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_0
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    \grant_r_reg[6] ,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[12]_0 ,
    rd_wr_r_lcl_reg_1,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    row_hit_r_reg_1,
    req_wr_r_lcl0,
    req_priority_r_reg_0,
    rb_hit_busy_r_reg_1,
    row_hit_r_reg_2,
    Q,
    rd_wr_r_lcl_reg_2,
    rd_wr_r_lcl_reg_3,
    set_order_q,
    ordered_r,
    ordered_r_lcl_reg,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    maint_hit,
    row,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_col_r_reg[9]_0 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output \grant_r_reg[6] ;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [12:0]\req_row_r_lcl_reg[12]_0 ;
  output rd_wr_r_lcl_reg_1;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [6:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input row_hit_r_reg_1;
  input req_wr_r_lcl0;
  input req_priority_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input [0:0]row_hit_r_reg_2;
  input [0:0]Q;
  input rd_wr_r_lcl_reg_2;
  input rd_wr_r_lcl_reg_3;
  input set_order_q;
  input [0:0]ordered_r;
  input ordered_r_lcl_reg;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input [0:0]maint_hit;
  input [12:0]row;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [6:0]\req_col_r_reg[9]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire [6:0]col_addr;
  wire \grant_r_reg[6] ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire periodic_rd_insert;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire [6:0]\req_col_r_reg[9]_0 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg_0;
  wire [12:0]\req_row_r_lcl_reg[12]_0 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry_i_1__5_n_0;
  wire row_hit_ns_carry_i_2__5_n_0;
  wire row_hit_ns_carry_i_3__5_n_0;
  wire row_hit_ns_carry_i_4__5_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire row_hit_r_reg_1;
  wire [0:0]row_hit_r_reg_2;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    ordered_r_lcl_i_1__5
       (.I0(Q),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r_lcl_reg_0),
        .I3(set_order_q),
        .I4(ordered_r),
        .I5(ordered_r_lcl_reg),
        .O(\grant_r_reg[6] ));
  LUT6 #(
    .INIT(64'h8888A8AAAAAAAAAA)) 
    pass_open_bank_r_lcl_i_4__3
       (.I0(row_hit_r),
        .I1(auto_pre_r_lcl_reg),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(maint_req_r),
        .I4(auto_pre_r_lcl_reg_1),
        .I5(maint_hit),
        .O(row_hit_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ras_timer_r[1]_i_7__5 
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .O(rd_wr_r_lcl_reg_1));
  FDRE rb_hit_busy_r_reg
       (.C(row_hit_r_reg_1),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__5
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_2),
        .I3(rd_wr_r_lcl_reg_3),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(row_hit_r_reg_1),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(req_priority_r_reg_0),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[12]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__5_n_0,row_hit_ns_carry_i_2__5_n_0,row_hit_ns_carry_i_3__5_n_0,row_hit_ns_carry_i_4__5_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_r_reg_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__5
       (.I0(\req_row_r_lcl_reg[12]_0 [11]),
        .I1(row[11]),
        .I2(\req_row_r_lcl_reg[12]_0 [9]),
        .I3(row[9]),
        .I4(row[10]),
        .I5(\req_row_r_lcl_reg[12]_0 [10]),
        .O(row_hit_ns_carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__5
       (.I0(\req_row_r_lcl_reg[12]_0 [8]),
        .I1(row[8]),
        .I2(\req_row_r_lcl_reg[12]_0 [6]),
        .I3(row[6]),
        .I4(row[7]),
        .I5(\req_row_r_lcl_reg[12]_0 [7]),
        .O(row_hit_ns_carry_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__5
       (.I0(\req_row_r_lcl_reg[12]_0 [3]),
        .I1(row[3]),
        .I2(\req_row_r_lcl_reg[12]_0 [4]),
        .I3(row[4]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[12]_0 [5]),
        .O(row_hit_ns_carry_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__5
       (.I0(\req_row_r_lcl_reg[12]_0 [0]),
        .I1(row[0]),
        .I2(\req_row_r_lcl_reg[12]_0 [1]),
        .I3(row[1]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[12]_0 [2]),
        .O(row_hit_ns_carry_i_4__5_n_0));
  FDRE row_hit_r_reg
       (.C(row_hit_r_reg_1),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__5 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_1
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    row_hit_r,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    rb_hit_busy_r_reg_4,
    rb_hit_busy_r_reg_5,
    rb_hit_busy_r_reg_6,
    rb_hit_busy_r_reg_7,
    rd_wr_r_lcl_reg_1,
    \grant_r_reg[5] ,
    rb_hit_busy_r_reg_8,
    rb_hit_busy_r_reg_9,
    rb_hit_busy_r_reg_10,
    ordered_r_lcl_reg,
    q_has_rd_ns,
    bm_end,
    start_wtp_timer0,
    rd_wr_r_lcl_reg_2,
    \req_row_r_lcl_reg[12]_0 ,
    \q_entry_r_reg[0] ,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    \req_col_r_reg[9]_0 ,
    req_wr_r_lcl0,
    req_priority_r_reg_0,
    rb_hit_busy_r_reg_11,
    row_hit_r_reg_0,
    row_hit_r_reg_1,
    \q_entry_r_reg[0]_0 ,
    \q_entry_r_reg[0]_1 ,
    \q_entry_r_reg[0]_2 ,
    \q_entry_r_reg[0]_3 ,
    Q,
    \grant_r[5]_i_9 ,
    \grant_r[5]_i_9_0 ,
    pre_bm_end_r,
    pass_open_bank_r,
    ordered_r_lcl_reg_0,
    \q_entry_r_reg[1] ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[0]_4 ,
    \q_entry_r_reg[0]_5 ,
    set_order_q,
    ordered_r,
    q_has_rd,
    was_wr,
    accept_req,
    q_has_rd_r_reg,
    rd_wr_r_lcl_reg_3,
    rd_wr_r_lcl_reg_4,
    row,
    set_order_q_4,
    \q_entry_r_reg[0]_6 ,
    \q_entry_r_reg[0]_7 ,
    \q_entry_r_reg[0]_8 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_data_buf_addr_r_reg[3]_2 ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_col_r_reg[9]_1 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output row_hit_r;
  output rb_hit_busy_r_reg_1;
  output rb_hit_busy_r_reg_2;
  output rb_hit_busy_r_reg_3;
  output rb_hit_busy_r_reg_4;
  output rb_hit_busy_r_reg_5;
  output rb_hit_busy_r_reg_6;
  output rb_hit_busy_r_reg_7;
  output rd_wr_r_lcl_reg_1;
  output \grant_r_reg[5] ;
  output rb_hit_busy_r_reg_8;
  output rb_hit_busy_r_reg_9;
  output rb_hit_busy_r_reg_10;
  output ordered_r_lcl_reg;
  output q_has_rd_ns;
  output [0:0]bm_end;
  output start_wtp_timer0;
  output rd_wr_r_lcl_reg_2;
  output [12:0]\req_row_r_lcl_reg[12]_0 ;
  output [0:0]\q_entry_r_reg[0] ;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [6:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input \req_col_r_reg[9]_0 ;
  input req_wr_r_lcl0;
  input req_priority_r_reg_0;
  input rb_hit_busy_r_reg_11;
  input [0:0]row_hit_r_reg_0;
  input [0:0]row_hit_r_reg_1;
  input \q_entry_r_reg[0]_0 ;
  input \q_entry_r_reg[0]_1 ;
  input \q_entry_r_reg[0]_2 ;
  input \q_entry_r_reg[0]_3 ;
  input [1:0]Q;
  input [0:0]\grant_r[5]_i_9 ;
  input \grant_r[5]_i_9_0 ;
  input pre_bm_end_r;
  input pass_open_bank_r;
  input ordered_r_lcl_reg_0;
  input \q_entry_r_reg[1] ;
  input [2:0]\q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[0]_4 ;
  input \q_entry_r_reg[0]_5 ;
  input set_order_q;
  input [0:0]ordered_r;
  input q_has_rd;
  input was_wr;
  input accept_req;
  input q_has_rd_r_reg;
  input rd_wr_r_lcl_reg_3;
  input rd_wr_r_lcl_reg_4;
  input [12:0]row;
  input set_order_q_4;
  input [0:0]\q_entry_r_reg[0]_6 ;
  input \q_entry_r_reg[0]_7 ;
  input [0:0]\q_entry_r_reg[0]_8 ;
  input \req_data_buf_addr_r_reg[3]_1 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [6:0]\req_col_r_reg[9]_1 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire accept_req;
  wire [0:0]bm_end;
  wire [6:0]col_addr;
  wire [0:0]\grant_r[5]_i_9 ;
  wire \grant_r[5]_i_9_0 ;
  wire \grant_r_reg[5] ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire pass_open_bank_r;
  wire periodic_rd_insert;
  wire pre_bm_end_r;
  wire [0:0]\q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[0]_3 ;
  wire \q_entry_r_reg[0]_4 ;
  wire \q_entry_r_reg[0]_5 ;
  wire [0:0]\q_entry_r_reg[0]_6 ;
  wire \q_entry_r_reg[0]_7 ;
  wire [0:0]\q_entry_r_reg[0]_8 ;
  wire \q_entry_r_reg[1] ;
  wire [2:0]\q_entry_r_reg[1]_0 ;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_10;
  wire rb_hit_busy_r_reg_11;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire rb_hit_busy_r_reg_7;
  wire rb_hit_busy_r_reg_8;
  wire rb_hit_busy_r_reg_9;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire rd_wr_r_lcl_reg_4;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire \req_col_r_reg[9]_0 ;
  wire [6:0]\req_col_r_reg[9]_1 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire \req_data_buf_addr_r_reg[3]_1 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg_0;
  wire [12:0]\req_row_r_lcl_reg[12]_0 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry_i_2__4_n_0;
  wire row_hit_ns_carry_i_3__4_n_0;
  wire row_hit_ns_carry_i_4__4_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire [0:0]row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire set_order_q;
  wire set_order_q_4;
  wire start_wtp_timer0;
  wire was_wr;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'hFF2AFF00)) 
    bm_end_r1_i_1__4
       (.I0(Q[1]),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r_lcl_reg_0),
        .I3(pre_bm_end_r),
        .I4(pass_open_bank_r),
        .O(bm_end));
  LUT6 #(
    .INIT(64'h4C4CFF4CFF4CFF4C)) 
    i__i_6
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q[1]),
        .I2(req_wr_r_lcl_reg_0),
        .I3(Q[0]),
        .I4(\grant_r[5]_i_9 ),
        .I5(\grant_r[5]_i_9_0 ),
        .O(rd_wr_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h5454005400540054)) 
    ordered_r_lcl_i_1__4
       (.I0(ordered_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(ordered_r),
        .I3(Q[1]),
        .I4(rd_wr_r_lcl_reg_0),
        .I5(req_wr_r_lcl_reg_0),
        .O(ordered_r_lcl_reg));
  LUT6 #(
    .INIT(64'h0000000000D500FF)) 
    pass_open_bank_r_lcl_i_4__6
       (.I0(Q[1]),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r_lcl_reg_0),
        .I3(pre_bm_end_r),
        .I4(pass_open_bank_r),
        .I5(ordered_r_lcl_reg_0),
        .O(\grant_r_reg[5] ));
  LUT6 #(
    .INIT(64'h00FFFF008B8B8B8B)) 
    \q_entry_r[0]_i_1__5 
       (.I0(rb_hit_busy_r_reg_3),
        .I1(set_order_q_4),
        .I2(\q_entry_r_reg[0]_6 ),
        .I3(\q_entry_r_reg[0]_7 ),
        .I4(accept_req),
        .I5(\q_entry_r_reg[0]_8 ),
        .O(\q_entry_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_entry_r[0]_i_2__0 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_4 ),
        .O(rb_hit_busy_r_reg_8));
  LUT2 #(
    .INIT(4'h9)) 
    \q_entry_r[0]_i_2__5 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_1 ),
        .O(rb_hit_busy_r_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_entry_r[0]_i_2__6 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_3 ),
        .O(rb_hit_busy_r_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_entry_r[0]_i_3__0 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_5 ),
        .O(rb_hit_busy_r_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_entry_r[0]_i_3__3 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_0 ),
        .O(rb_hit_busy_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_entry_r[0]_i_3__4 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_2 ),
        .O(rb_hit_busy_r_reg_4));
  LUT4 #(
    .INIT(16'h6996)) 
    \q_entry_r[1]_i_2__6 
       (.I0(\q_entry_r_reg[1] ),
        .I1(\q_entry_r_reg[1]_0 [0]),
        .I2(\q_entry_r_reg[1]_0 [1]),
        .I3(\q_entry_r_reg[1]_0 [2]),
        .O(rb_hit_busy_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q_entry_r[2]_i_8__1 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_4 ),
        .O(rb_hit_busy_r_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q_entry_r[2]_i_8__5 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_2 ),
        .O(rb_hit_busy_r_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q_entry_r[2]_i_9__6 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_3 ),
        .O(rb_hit_busy_r_reg_6));
  LUT6 #(
    .INIT(64'hFFFF0000BAAA0000)) 
    q_has_rd_r_i_1__4
       (.I0(q_has_rd),
        .I1(was_wr),
        .I2(accept_req),
        .I3(rb_hit_busy_r_reg_0),
        .I4(\grant_r_reg[5] ),
        .I5(q_has_rd_r_reg),
        .O(q_has_rd_ns));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ras_timer_r[1]_i_6__4 
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q[1]),
        .O(rd_wr_r_lcl_reg_2));
  FDRE rb_hit_busy_r_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_11),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__4
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q[1]),
        .I2(rd_wr_r_lcl_reg_3),
        .I3(rd_wr_r_lcl_reg_4),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(req_priority_r_reg_0),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[12]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_r_reg_0,row_hit_ns_carry_i_2__4_n_0,row_hit_ns_carry_i_3__4_n_0,row_hit_ns_carry_i_4__4_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_r_reg_1}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__4
       (.I0(\req_row_r_lcl_reg[12]_0 [6]),
        .I1(row[6]),
        .I2(row[8]),
        .I3(\req_row_r_lcl_reg[12]_0 [8]),
        .I4(row[7]),
        .I5(\req_row_r_lcl_reg[12]_0 [7]),
        .O(row_hit_ns_carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__4
       (.I0(\req_row_r_lcl_reg[12]_0 [4]),
        .I1(row[4]),
        .I2(row[3]),
        .I3(\req_row_r_lcl_reg[12]_0 [3]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[12]_0 [5]),
        .O(row_hit_ns_carry_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__4
       (.I0(\req_row_r_lcl_reg[12]_0 [1]),
        .I1(row[1]),
        .I2(row[0]),
        .I3(\req_row_r_lcl_reg[12]_0 [0]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[12]_0 [2]),
        .O(row_hit_ns_carry_i_4__4_n_0));
  FDRE row_hit_r_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__4 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_2
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    \q_entry_r_reg[2] ,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    \grant_r_reg[4] ,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[12]_0 ,
    rd_wr_r_lcl_reg_1,
    rb_hit_busy_r_reg_4,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    row_hit_r_reg_1,
    req_wr_r_lcl0,
    req_priority_r_reg_0,
    rb_hit_busy_r_reg_5,
    row_hit_r_reg_2,
    head_r_lcl_reg,
    set_order_q_0,
    head_r_lcl_reg_0,
    \q_entry_r_reg[2]_0 ,
    \q_entry_r_reg[2]_1 ,
    \q_entry_r_reg[2]_2 ,
    set_order_q_1,
    \q_entry_r_reg[2]_3 ,
    \q_entry_r_reg[2]_4 ,
    set_order_q_2,
    \q_entry_r_reg[2]_5 ,
    \q_entry_r_reg[2]_6 ,
    \q_entry_r_reg[2]_7 ,
    set_order_q_3,
    \q_entry_r_reg[2]_8 ,
    \q_entry_r_reg[2]_9 ,
    Q,
    rd_wr_r_lcl_reg_2,
    rd_wr_r_lcl_reg_3,
    set_order_q,
    ordered_r,
    ordered_r_lcl_reg,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    maint_hit,
    row,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_col_r_reg[9]_0 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output rb_hit_busy_r_reg_1;
  output \q_entry_r_reg[2] ;
  output rb_hit_busy_r_reg_2;
  output rb_hit_busy_r_reg_3;
  output \grant_r_reg[4] ;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [12:0]\req_row_r_lcl_reg[12]_0 ;
  output rd_wr_r_lcl_reg_1;
  output rb_hit_busy_r_reg_4;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [6:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input row_hit_r_reg_1;
  input req_wr_r_lcl0;
  input req_priority_r_reg_0;
  input rb_hit_busy_r_reg_5;
  input [0:0]row_hit_r_reg_2;
  input head_r_lcl_reg;
  input set_order_q_0;
  input head_r_lcl_reg_0;
  input \q_entry_r_reg[2]_0 ;
  input \q_entry_r_reg[2]_1 ;
  input \q_entry_r_reg[2]_2 ;
  input set_order_q_1;
  input \q_entry_r_reg[2]_3 ;
  input \q_entry_r_reg[2]_4 ;
  input set_order_q_2;
  input \q_entry_r_reg[2]_5 ;
  input \q_entry_r_reg[2]_6 ;
  input \q_entry_r_reg[2]_7 ;
  input set_order_q_3;
  input \q_entry_r_reg[2]_8 ;
  input \q_entry_r_reg[2]_9 ;
  input [0:0]Q;
  input rd_wr_r_lcl_reg_2;
  input rd_wr_r_lcl_reg_3;
  input set_order_q;
  input [0:0]ordered_r;
  input ordered_r_lcl_reg;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input [0:0]maint_hit;
  input [12:0]row;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [6:0]\req_col_r_reg[9]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire [6:0]col_addr;
  wire \grant_r_reg[4] ;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire periodic_rd_insert;
  wire \q_entry_r_reg[2] ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire \q_entry_r_reg[2]_2 ;
  wire \q_entry_r_reg[2]_3 ;
  wire \q_entry_r_reg[2]_4 ;
  wire \q_entry_r_reg[2]_5 ;
  wire \q_entry_r_reg[2]_6 ;
  wire \q_entry_r_reg[2]_7 ;
  wire \q_entry_r_reg[2]_8 ;
  wire \q_entry_r_reg[2]_9 ;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire [6:0]\req_col_r_reg[9]_0 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg_0;
  wire [12:0]\req_row_r_lcl_reg[12]_0 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry_i_1__3_n_0;
  wire row_hit_ns_carry_i_2__3_n_0;
  wire row_hit_ns_carry_i_3__3_n_0;
  wire row_hit_ns_carry_i_4__3_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire row_hit_r_reg_1;
  wire [0:0]row_hit_r_reg_2;
  wire set_order_q;
  wire set_order_q_0;
  wire set_order_q_1;
  wire set_order_q_2;
  wire set_order_q_3;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0110)) 
    head_r_lcl_i_4__0__0
       (.I0(head_r_lcl_reg),
        .I1(head_r_lcl_reg_0),
        .I2(head_r_lcl_reg_1),
        .I3(head_r_lcl_reg_2),
        .O(rb_hit_busy_r_reg_4));
  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    ordered_r_lcl_i_1__3
       (.I0(Q),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r_lcl_reg_0),
        .I3(set_order_q),
        .I4(ordered_r),
        .I5(ordered_r_lcl_reg),
        .O(\grant_r_reg[4] ));
  LUT6 #(
    .INIT(64'h8888A8AAAAAAAAAA)) 
    pass_open_bank_r_lcl_i_4__2
       (.I0(row_hit_r),
        .I1(auto_pre_r_lcl_reg),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(maint_req_r),
        .I4(auto_pre_r_lcl_reg_1),
        .I5(maint_hit),
        .O(row_hit_r_reg_0));
  LUT6 #(
    .INIT(64'h00000000FBAEAAAA)) 
    \q_entry_r[2]_i_4__0 
       (.I0(\q_entry_r_reg[2]_1 ),
        .I1(\q_entry_r_reg[2]_2 ),
        .I2(head_r_lcl_reg_0),
        .I3(head_r_lcl_reg),
        .I4(set_order_q_1),
        .I5(\q_entry_r_reg[2]_3 ),
        .O(\q_entry_r_reg[2] ));
  LUT6 #(
    .INIT(64'h9A009AFFFFFFFFFF)) 
    \q_entry_r[2]_i_4__1 
       (.I0(head_r_lcl_reg),
        .I1(head_r_lcl_reg_0),
        .I2(\q_entry_r_reg[2]_4 ),
        .I3(set_order_q_2),
        .I4(\q_entry_r_reg[2]_5 ),
        .I5(\q_entry_r_reg[2]_6 ),
        .O(rb_hit_busy_r_reg_2));
  LUT6 #(
    .INIT(64'h9A009AFFFFFFFFFF)) 
    \q_entry_r[2]_i_4__2 
       (.I0(head_r_lcl_reg),
        .I1(head_r_lcl_reg_0),
        .I2(\q_entry_r_reg[2]_7 ),
        .I3(set_order_q_3),
        .I4(\q_entry_r_reg[2]_8 ),
        .I5(\q_entry_r_reg[2]_9 ),
        .O(rb_hit_busy_r_reg_3));
  LUT4 #(
    .INIT(16'h0400)) 
    \q_entry_r[2]_i_6 
       (.I0(head_r_lcl_reg),
        .I1(set_order_q_0),
        .I2(head_r_lcl_reg_0),
        .I3(\q_entry_r_reg[2]_0 ),
        .O(rb_hit_busy_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ras_timer_r[1]_i_9__1 
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .O(rd_wr_r_lcl_reg_1));
  FDRE rb_hit_busy_r_reg
       (.C(row_hit_r_reg_1),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_5),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__3
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_2),
        .I3(rd_wr_r_lcl_reg_3),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(row_hit_r_reg_1),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(req_priority_r_reg_0),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[12]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__3_n_0,row_hit_ns_carry_i_2__3_n_0,row_hit_ns_carry_i_3__3_n_0,row_hit_ns_carry_i_4__3_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_r_reg_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__3
       (.I0(\req_row_r_lcl_reg[12]_0 [9]),
        .I1(row[9]),
        .I2(\req_row_r_lcl_reg[12]_0 [10]),
        .I3(row[10]),
        .I4(row[11]),
        .I5(\req_row_r_lcl_reg[12]_0 [11]),
        .O(row_hit_ns_carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__3
       (.I0(\req_row_r_lcl_reg[12]_0 [8]),
        .I1(row[8]),
        .I2(\req_row_r_lcl_reg[12]_0 [6]),
        .I3(row[6]),
        .I4(row[7]),
        .I5(\req_row_r_lcl_reg[12]_0 [7]),
        .O(row_hit_ns_carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__3
       (.I0(\req_row_r_lcl_reg[12]_0 [3]),
        .I1(row[3]),
        .I2(\req_row_r_lcl_reg[12]_0 [4]),
        .I3(row[4]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[12]_0 [5]),
        .O(row_hit_ns_carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__3
       (.I0(\req_row_r_lcl_reg[12]_0 [0]),
        .I1(row[0]),
        .I2(\req_row_r_lcl_reg[12]_0 [1]),
        .I3(row[1]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[12]_0 [2]),
        .O(row_hit_ns_carry_i_4__3_n_0));
  FDRE row_hit_r_reg
       (.C(row_hit_r_reg_1),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__3 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_3
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    req_wr_r_lcl_reg_1,
    \grant_r_reg[3] ,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[12]_0 ,
    rd_wr_r_lcl_reg_1,
    \req_row_r_lcl_reg[10]_0 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    \req_col_r_reg[9]_0 ,
    req_wr_r_lcl0,
    req_priority_r_reg_0,
    rb_hit_busy_r_reg_1,
    row_hit_r_reg_1,
    Q,
    rd_wr_r_lcl_reg_2,
    rd_wr_r_lcl_reg_3,
    set_order_q,
    ordered_r,
    ordered_r_lcl_reg,
    pass_open_bank_r_lcl_reg,
    pass_open_bank_r_lcl_reg_0,
    maint_req_r,
    pass_open_bank_r_lcl_reg_1,
    maint_hit,
    row,
    \cmd_pipe_plus.mc_address[23]_i_4 ,
    \cmd_pipe_plus.mc_address[23]_i_4_0 ,
    row_cmd_wr,
    \cmd_pipe_plus.mc_address[23]_i_4_1 ,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_col_r_reg[9]_1 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output req_wr_r_lcl_reg_1;
  output \grant_r_reg[3] ;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [11:0]\req_row_r_lcl_reg[12]_0 ;
  output rd_wr_r_lcl_reg_1;
  output \req_row_r_lcl_reg[10]_0 ;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [6:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input \req_col_r_reg[9]_0 ;
  input req_wr_r_lcl0;
  input req_priority_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input [0:0]row_hit_r_reg_1;
  input [0:0]Q;
  input rd_wr_r_lcl_reg_2;
  input rd_wr_r_lcl_reg_3;
  input set_order_q;
  input [0:0]ordered_r;
  input ordered_r_lcl_reg;
  input pass_open_bank_r_lcl_reg;
  input pass_open_bank_r_lcl_reg_0;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg_1;
  input [0:0]maint_hit;
  input [12:0]row;
  input \cmd_pipe_plus.mc_address[23]_i_4 ;
  input [1:0]\cmd_pipe_plus.mc_address[23]_i_4_0 ;
  input [0:0]row_cmd_wr;
  input [0:0]\cmd_pipe_plus.mc_address[23]_i_4_1 ;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [6:0]\req_col_r_reg[9]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire \cmd_pipe_plus.mc_address[23]_i_4 ;
  wire [1:0]\cmd_pipe_plus.mc_address[23]_i_4_0 ;
  wire [0:0]\cmd_pipe_plus.mc_address[23]_i_4_1 ;
  wire [6:0]col_addr;
  wire \grant_r_reg[3] ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire periodic_rd_insert;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire \req_col_r_reg[9]_0 ;
  wire [6:0]\req_col_r_reg[9]_1 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg_0;
  wire \req_row_r_lcl_reg[10]_0 ;
  wire [11:0]\req_row_r_lcl_reg[12]_0 ;
  wire \req_row_r_lcl_reg_n_0_[10] ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire req_wr_r_lcl_reg_1;
  wire [12:0]row;
  wire [0:0]row_cmd_wr;
  wire row_hit_ns;
  wire row_hit_ns_carry_i_1__2_n_0;
  wire row_hit_ns_carry_i_2__2_n_0;
  wire row_hit_ns_carry_i_3__2_n_0;
  wire row_hit_ns_carry_i_4__2_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8F80808080808080)) 
    \cmd_pipe_plus.mc_address[23]_i_6 
       (.I0(\req_row_r_lcl_reg_n_0_[10] ),
        .I1(\cmd_pipe_plus.mc_address[23]_i_4 ),
        .I2(\cmd_pipe_plus.mc_address[23]_i_4_0 [1]),
        .I3(\cmd_pipe_plus.mc_address[23]_i_4_0 [0]),
        .I4(row_cmd_wr),
        .I5(\cmd_pipe_plus.mc_address[23]_i_4_1 ),
        .O(\req_row_r_lcl_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    i__i_2
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(Q),
        .O(req_wr_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    ordered_r_lcl_i_1__2
       (.I0(Q),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r_lcl_reg_0),
        .I3(set_order_q),
        .I4(ordered_r),
        .I5(ordered_r_lcl_reg),
        .O(\grant_r_reg[3] ));
  LUT6 #(
    .INIT(64'h8888A8AAAAAAAAAA)) 
    pass_open_bank_r_lcl_i_4__1
       (.I0(row_hit_r),
        .I1(pass_open_bank_r_lcl_reg),
        .I2(pass_open_bank_r_lcl_reg_0),
        .I3(maint_req_r),
        .I4(pass_open_bank_r_lcl_reg_1),
        .I5(maint_hit),
        .O(row_hit_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ras_timer_r[1]_i_9__0__0 
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .O(rd_wr_r_lcl_reg_1));
  FDRE rb_hit_busy_r_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__2
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_2),
        .I3(rd_wr_r_lcl_reg_3),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(req_priority_r_reg_0),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[12]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__2_n_0,row_hit_ns_carry_i_2__2_n_0,row_hit_ns_carry_i_3__2_n_0,row_hit_ns_carry_i_4__2_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_r_reg_1}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__2
       (.I0(\req_row_r_lcl_reg[12]_0 [10]),
        .I1(row[11]),
        .I2(\req_row_r_lcl_reg[12]_0 [9]),
        .I3(row[9]),
        .I4(row[10]),
        .I5(\req_row_r_lcl_reg_n_0_[10] ),
        .O(row_hit_ns_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__2
       (.I0(\req_row_r_lcl_reg[12]_0 [8]),
        .I1(row[8]),
        .I2(\req_row_r_lcl_reg[12]_0 [6]),
        .I3(row[6]),
        .I4(row[7]),
        .I5(\req_row_r_lcl_reg[12]_0 [7]),
        .O(row_hit_ns_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__2
       (.I0(\req_row_r_lcl_reg[12]_0 [3]),
        .I1(row[3]),
        .I2(\req_row_r_lcl_reg[12]_0 [4]),
        .I3(row[4]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[12]_0 [5]),
        .O(row_hit_ns_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__2
       (.I0(\req_row_r_lcl_reg[12]_0 [0]),
        .I1(row[0]),
        .I2(\req_row_r_lcl_reg[12]_0 [1]),
        .I3(row[1]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[12]_0 [2]),
        .O(row_hit_ns_carry_i_4__2_n_0));
  FDRE row_hit_r_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__2 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_4
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    rd_wr_r_lcl_reg_1,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0,
    ordered_r_lcl_reg_1,
    ordered_r_lcl_reg_2,
    ordered_r_lcl_reg_3,
    \grant_r_reg[2] ,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[12]_0 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    row_hit_r_reg_1,
    req_wr_r_lcl0,
    req_priority_r_reg_0,
    rb_hit_busy_r_reg_1,
    row_hit_r_reg_2,
    row_hit_r_reg_3,
    Q,
    adv_order_q,
    \order_q_r_reg[1] ,
    order_cnt_0,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[1]_1 ,
    rd_wr_r_lcl_reg_2,
    rd_wr_r_lcl_reg_3,
    set_order_q,
    ordered_r,
    ordered_r_lcl_reg_4,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    maint_hit,
    row,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_col_r_reg[9]_0 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output rd_wr_r_lcl_reg_1;
  output ordered_r_lcl_reg;
  output ordered_r_lcl_reg_0;
  output ordered_r_lcl_reg_1;
  output ordered_r_lcl_reg_2;
  output ordered_r_lcl_reg_3;
  output \grant_r_reg[2] ;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [12:0]\req_row_r_lcl_reg[12]_0 ;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [6:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input row_hit_r_reg_1;
  input req_wr_r_lcl0;
  input req_priority_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input [2:0]row_hit_r_reg_2;
  input [0:0]row_hit_r_reg_3;
  input [0:0]Q;
  input adv_order_q;
  input \order_q_r_reg[1] ;
  input [0:0]order_cnt_0;
  input \order_q_r_reg[1]_0 ;
  input \order_q_r_reg[1]_1 ;
  input rd_wr_r_lcl_reg_2;
  input rd_wr_r_lcl_reg_3;
  input set_order_q;
  input [0:0]ordered_r;
  input ordered_r_lcl_reg_4;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input [0:0]maint_hit;
  input [12:0]row;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [6:0]\req_col_r_reg[9]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire [6:0]col_addr;
  wire \grant_r_reg[2] ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [0:0]order_cnt_0;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire ordered_r_lcl_reg_2;
  wire ordered_r_lcl_reg_3;
  wire ordered_r_lcl_reg_4;
  wire periodic_rd_insert;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire [6:0]\req_col_r_reg[9]_0 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg_0;
  wire [12:0]\req_row_r_lcl_reg[12]_0 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry_i_1__1_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire row_hit_r_reg_1;
  wire [2:0]row_hit_r_reg_2;
  wire [0:0]row_hit_r_reg_3;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    i__i_1
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(req_wr_r_lcl_reg_0),
        .I2(Q),
        .O(rd_wr_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \order_q_r[1]_i_2__4 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[1] ),
        .I2(order_cnt_0),
        .O(ordered_r_lcl_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'hD200)) 
    \order_q_r[1]_i_2__5 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[1] ),
        .I2(order_cnt_0),
        .I3(\order_q_r_reg[1]_0 ),
        .O(ordered_r_lcl_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'hD200)) 
    \order_q_r[1]_i_2__6 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[1] ),
        .I2(order_cnt_0),
        .I3(\order_q_r_reg[1]_1 ),
        .O(ordered_r_lcl_reg_3));
  LUT3 #(
    .INIT(8'hFD)) 
    \order_q_r[2]_i_3__0 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[1] ),
        .I2(order_cnt_0),
        .O(ordered_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \order_q_r[2]_i_4__0 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[1] ),
        .I2(order_cnt_0),
        .O(ordered_r_lcl_reg));
  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    ordered_r_lcl_i_1__1
       (.I0(Q),
        .I1(req_wr_r_lcl_reg_0),
        .I2(rd_wr_r_lcl_reg_0),
        .I3(set_order_q),
        .I4(ordered_r),
        .I5(ordered_r_lcl_reg_4),
        .O(\grant_r_reg[2] ));
  LUT6 #(
    .INIT(64'h8888A8AAAAAAAAAA)) 
    pass_open_bank_r_lcl_i_4__0
       (.I0(row_hit_r),
        .I1(auto_pre_r_lcl_reg),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(maint_req_r),
        .I4(auto_pre_r_lcl_reg_1),
        .I5(maint_hit),
        .O(row_hit_r_reg_0));
  FDRE rb_hit_busy_r_reg
       (.C(row_hit_r_reg_1),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__1
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_2),
        .I3(rd_wr_r_lcl_reg_3),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(row_hit_r_reg_1),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(req_priority_r_reg_0),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[12]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__1_n_0,row_hit_r_reg_2}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_r_reg_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__1
       (.I0(\req_row_r_lcl_reg[12]_0 [10]),
        .I1(row[10]),
        .I2(row[11]),
        .I3(\req_row_r_lcl_reg[12]_0 [11]),
        .I4(\req_row_r_lcl_reg[12]_0 [9]),
        .I5(row[9]),
        .O(row_hit_ns_carry_i_1__1_n_0));
  FDRE row_hit_r_reg
       (.C(row_hit_r_reg_1),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__1 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_5
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    req_wr_r_lcl_reg_1,
    \grant_r_reg[1] ,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[12]_0 ,
    rd_wr_r_lcl_reg_1,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    \req_col_r_reg[9]_0 ,
    req_wr_r_lcl0,
    req_priority_r_reg_0,
    rb_hit_busy_r_reg_1,
    row_hit_r_reg_1,
    Q,
    rd_wr_r_lcl_reg_2,
    rd_wr_r_lcl_reg_3,
    set_order_q,
    ordered_r,
    ordered_r_lcl_reg,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    maint_hit,
    row,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_col_r_reg[9]_1 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output req_wr_r_lcl_reg_1;
  output \grant_r_reg[1] ;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [12:0]\req_row_r_lcl_reg[12]_0 ;
  output rd_wr_r_lcl_reg_1;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [6:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input \req_col_r_reg[9]_0 ;
  input req_wr_r_lcl0;
  input req_priority_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input [0:0]row_hit_r_reg_1;
  input [0:0]Q;
  input rd_wr_r_lcl_reg_2;
  input rd_wr_r_lcl_reg_3;
  input set_order_q;
  input [0:0]ordered_r;
  input ordered_r_lcl_reg;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input [0:0]maint_hit;
  input [12:0]row;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [6:0]\req_col_r_reg[9]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire [6:0]col_addr;
  wire \grant_r_reg[1] ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire periodic_rd_insert;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire \req_col_r_reg[9]_0 ;
  wire [6:0]\req_col_r_reg[9]_1 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg_0;
  wire [12:0]\req_row_r_lcl_reg[12]_0 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire req_wr_r_lcl_reg_1;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry_i_1__0_n_0;
  wire row_hit_ns_carry_i_2__0_n_0;
  wire row_hit_ns_carry_i_3__0_n_0;
  wire row_hit_ns_carry_i_4__0_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    i__i_4
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(Q),
        .O(req_wr_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    ordered_r_lcl_i_1__0
       (.I0(Q),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r_lcl_reg_0),
        .I3(set_order_q),
        .I4(ordered_r),
        .I5(ordered_r_lcl_reg),
        .O(\grant_r_reg[1] ));
  LUT6 #(
    .INIT(64'h8888A8AAAAAAAAAA)) 
    pass_open_bank_r_lcl_i_4
       (.I0(row_hit_r),
        .I1(auto_pre_r_lcl_reg),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(maint_req_r),
        .I4(auto_pre_r_lcl_reg_1),
        .I5(maint_hit),
        .O(row_hit_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ras_timer_r[1]_i_9__0 
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .O(rd_wr_r_lcl_reg_1));
  FDRE rb_hit_busy_r_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__0
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_2),
        .I3(rd_wr_r_lcl_reg_3),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(req_priority_r_reg_0),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[12]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__0_n_0,row_hit_ns_carry_i_2__0_n_0,row_hit_ns_carry_i_3__0_n_0,row_hit_ns_carry_i_4__0_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_r_reg_1}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__0
       (.I0(\req_row_r_lcl_reg[12]_0 [9]),
        .I1(row[9]),
        .I2(\req_row_r_lcl_reg[12]_0 [10]),
        .I3(row[10]),
        .I4(row[11]),
        .I5(\req_row_r_lcl_reg[12]_0 [11]),
        .O(row_hit_ns_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__0
       (.I0(\req_row_r_lcl_reg[12]_0 [8]),
        .I1(row[8]),
        .I2(\req_row_r_lcl_reg[12]_0 [6]),
        .I3(row[6]),
        .I4(row[7]),
        .I5(\req_row_r_lcl_reg[12]_0 [7]),
        .O(row_hit_ns_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__0
       (.I0(\req_row_r_lcl_reg[12]_0 [3]),
        .I1(row[3]),
        .I2(\req_row_r_lcl_reg[12]_0 [4]),
        .I3(row[4]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[12]_0 [5]),
        .O(row_hit_ns_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__0
       (.I0(\req_row_r_lcl_reg[12]_0 [0]),
        .I1(row[0]),
        .I2(\req_row_r_lcl_reg[12]_0 [1]),
        .I3(row[1]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[12]_0 [2]),
        .O(row_hit_ns_carry_i_4__0_n_0));
  FDRE row_hit_r_reg
       (.C(\req_col_r_reg[9]_0 ),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__0 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_compare_6
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    rd_wr_r_lcl_reg_1,
    ordered_r_lcl_reg,
    req_wr_r_lcl_reg_1,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[12]_0 ,
    rd_wr_r_lcl_reg_2,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    row_hit_r_reg_1,
    req_wr_r_lcl0,
    req_priority_r_reg_0,
    rb_hit_busy_r_reg_1,
    S,
    \grant_r[4]_i_4 ,
    inhbt_wr,
    inhbt_rd,
    \grant_r[4]_i_4_0 ,
    \grant_r[4]_i_4_1 ,
    ordered_r_lcl_reg_0,
    set_order_q,
    ordered_r,
    Q,
    rd_wr_r_lcl_reg_3,
    rd_wr_r_lcl_reg_4,
    maint_rank_r,
    maint_sre_r,
    maint_zq_r,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    row,
    \ras_timer_r[1]_i_2 ,
    \ras_timer_r[1]_i_2_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_data_buf_addr_r_reg[3]_2 ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_col_r_reg[9]_0 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output [0:0]rd_wr_r_lcl_reg_1;
  output ordered_r_lcl_reg;
  output req_wr_r_lcl_reg_1;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [12:0]\req_row_r_lcl_reg[12]_0 ;
  output rd_wr_r_lcl_reg_2;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [6:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input row_hit_r_reg_1;
  input req_wr_r_lcl0;
  input req_priority_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input [0:0]S;
  input \grant_r[4]_i_4 ;
  input inhbt_wr;
  input inhbt_rd;
  input \grant_r[4]_i_4_0 ;
  input \grant_r[4]_i_4_1 ;
  input ordered_r_lcl_reg_0;
  input set_order_q;
  input [0:0]ordered_r;
  input [0:0]Q;
  input rd_wr_r_lcl_reg_3;
  input rd_wr_r_lcl_reg_4;
  input maint_rank_r;
  input maint_sre_r;
  input maint_zq_r;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input [12:0]row;
  input \ras_timer_r[1]_i_2 ;
  input \ras_timer_r[1]_i_2_0 ;
  input \req_data_buf_addr_r_reg[3]_1 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [6:0]\req_col_r_reg[9]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire [6:0]col_addr;
  wire \grant_r[4]_i_4 ;
  wire \grant_r[4]_i_4_0 ;
  wire \grant_r[4]_i_4_1 ;
  wire inhbt_rd;
  wire inhbt_wr;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire periodic_rd_insert;
  wire \ras_timer_r[1]_i_2 ;
  wire \ras_timer_r[1]_i_2_0 ;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire [0:0]rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire rd_wr_r_lcl_reg_4;
  wire [2:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire [6:0]\req_col_r_reg[9]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire \req_data_buf_addr_r_reg[3]_1 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg_0;
  wire [12:0]\req_row_r_lcl_reg[12]_0 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire req_wr_r_lcl_reg_1;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry_i_1_n_0;
  wire row_hit_ns_carry_i_2_n_0;
  wire row_hit_ns_carry_i_3_n_0;
  wire row_hit_ns_carry_i_4_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire row_hit_r_reg_1;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h02A2000000000000)) 
    \grant_r[6]_i_9 
       (.I0(\grant_r[4]_i_4 ),
        .I1(inhbt_wr),
        .I2(rd_wr_r_lcl_reg_0),
        .I3(inhbt_rd),
        .I4(\grant_r[4]_i_4_0 ),
        .I5(\grant_r[4]_i_4_1 ),
        .O(rd_wr_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    i__i_3
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(Q),
        .O(req_wr_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h5454005400540054)) 
    ordered_r_lcl_i_1
       (.I0(ordered_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(ordered_r),
        .I3(Q),
        .I4(rd_wr_r_lcl_reg_0),
        .I5(req_wr_r_lcl_reg_0),
        .O(ordered_r_lcl_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAA0008AAAA)) 
    pass_open_bank_r_lcl_i_3
       (.I0(row_hit_r),
        .I1(maint_rank_r),
        .I2(maint_sre_r),
        .I3(maint_zq_r),
        .I4(auto_pre_r_lcl_reg),
        .I5(auto_pre_r_lcl_reg_0),
        .O(row_hit_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ras_timer_r[1]_i_6 
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(\ras_timer_r[1]_i_2 ),
        .I3(\ras_timer_r[1]_i_2_0 ),
        .O(rd_wr_r_lcl_reg_2));
  FDRE rb_hit_busy_r_reg
       (.C(row_hit_r_reg_1),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_3),
        .I3(rd_wr_r_lcl_reg_4),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(row_hit_r_reg_1),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_bank_r_lcl_reg[2]_0 [2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(row_hit_r_reg_1),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(req_priority_r_reg_0),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[12]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(row_hit_r_reg_1),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1_n_0,row_hit_ns_carry_i_2_n_0,row_hit_ns_carry_i_3_n_0,row_hit_ns_carry_i_4_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,S}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1
       (.I0(\req_row_r_lcl_reg[12]_0 [10]),
        .I1(row[10]),
        .I2(row[9]),
        .I3(\req_row_r_lcl_reg[12]_0 [9]),
        .I4(row[11]),
        .I5(\req_row_r_lcl_reg[12]_0 [11]),
        .O(row_hit_ns_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2
       (.I0(\req_row_r_lcl_reg[12]_0 [6]),
        .I1(row[6]),
        .I2(row[8]),
        .I3(\req_row_r_lcl_reg[12]_0 [8]),
        .I4(row[7]),
        .I5(\req_row_r_lcl_reg[12]_0 [7]),
        .O(row_hit_ns_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3
       (.I0(\req_row_r_lcl_reg[12]_0 [3]),
        .I1(row[3]),
        .I2(row[4]),
        .I3(\req_row_r_lcl_reg[12]_0 [4]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[12]_0 [5]),
        .O(row_hit_ns_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4
       (.I0(\req_row_r_lcl_reg[12]_0 [1]),
        .I1(row[1]),
        .I2(row[0]),
        .I3(\req_row_r_lcl_reg[12]_0 [0]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[12]_0 [2]),
        .O(row_hit_ns_carry_i_4_n_0));
  FDRE row_hit_r_reg
       (.C(row_hit_r_reg_1),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_mach" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_mach
   (D,
    col_data_buf_addr,
    idle_r_lcl_reg,
    rd_wr_r_lcl_reg,
    bm_end_r1_reg,
    act_wait_r_lcl_reg,
    bm_end_r1_0,
    rnk_config_kill_rts_col,
    rnk_config_strobe,
    periodic_rd_ack_r_lcl_reg,
    accept_r_reg,
    accept_ns,
    insert_maint_r,
    maint_wip_r,
    periodic_rd_cntr_r_reg,
    row_hit_r,
    wait_for_maint_r,
    req_wr_r_lcl_reg,
    pass_open_bank_r,
    pre_bm_end_r,
    sent_col,
    insert_maint_r1,
    DIA,
    col_rd_wr,
    rnk_config_r,
    rnk_config_valid_r,
    cke_r_reg,
    Q,
    \grant_r_reg[7] ,
    pre_bm_end_r_reg,
    idle_cnt_0,
    pre_bm_end_r_reg_0,
    idle_r_lcl_reg_0,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    granted_col_r_reg,
    \grant_r_reg[1] ,
    rb_hit_busy_cnt_0,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0,
    granted_col_r_reg_0,
    granted_col_r_reg_1,
    mc_cmd_ns,
    idle_r_lcl_reg_3,
    \maint_controller.maint_wip_r_lcl_reg ,
    idle_r_lcl_reg_4,
    idle_r_lcl_reg_5,
    idle_r_lcl_reg_6,
    idle_r_lcl_reg_7,
    idle_r_lcl_reg_8,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    \read_fifo.head_r_reg_1_sp_1 ,
    offset_ns0,
    \periodic_rd_generation.read_this_rank_r1_reg ,
    \periodic_rd_generation.read_this_rank ,
    \grant_r_reg[5] ,
    act_this_rank,
    \grant_r_reg[4] ,
    \grant_r_reg[7]_0 ,
    \req_row_r_lcl_reg[12] ,
    mc_cs_n_ns,
    mc_ras_n_ns,
    mc_cas_n_ns,
    act_wait_r_lcl_reg_0,
    \grant_r_reg[7]_1 ,
    req_bank_r,
    \req_row_r_lcl_reg[12]_0 ,
    mc_odt_ns,
    \grant_r_reg[0] ,
    \grant_r_reg[2] ,
    \rnk_config_strobe_r_reg[0] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ,
    req_wr_r_lcl0,
    rb_hit_busy_r_reg,
    in0,
    S,
    rb_hit_busy_r_reg_0,
    row_hit_r_reg,
    row_hit_r_reg_0,
    phy_mc_cmd_full,
    phy_mc_ctl_full,
    was_wr0,
    maint_srx_r,
    rb_hit_busy_r_reg_1,
    row_hit_r_reg_1,
    rb_hit_busy_r_reg_2,
    row_hit_r_reg_2,
    row_hit_r_reg_3,
    rb_hit_busy_r_reg_3,
    row_hit_r_reg_4,
    rb_hit_busy_r_reg_4,
    row_hit_r_reg_5,
    rb_hit_busy_r_reg_5,
    row_hit_r_reg_6,
    row_hit_r_reg_7,
    rb_hit_busy_r_reg_6,
    row_hit_r_reg_8,
    cke_r_reg_0,
    \order_q_r_reg[1] ,
    wait_for_maint_r_lcl_reg,
    wait_for_maint_r_lcl_reg_0,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] ,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ,
    \last_master_r_reg[6] ,
    app_rdy,
    \order_q_r_reg[0] ,
    DIC,
    \read_fifo.head_r_reg ,
    \grant_r_reg[1]_0 ,
    inhbt_wr,
    accept_req,
    q_has_rd_r_reg,
    rd_wr_r_lcl_reg_0,
    head_r_lcl_reg,
    head_r_lcl_reg_0,
    app_en_r2,
    maint_hit,
    inhbt_act_faw_r,
    \grant_r[5]_i_4__1 ,
    maint_rank_r,
    maint_sre_r,
    maint_zq_r,
    row,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    phy_mc_data_full,
    \grant_r_reg[7]_2 ,
    \q_entry_r_reg[2] ,
    \q_entry_r_reg[1] ,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    maint_req_r,
    accept_r_reg_0,
    periodic_rd_cntr_r_reg_0,
    \maint_controller.maint_hit_busies_r_reg[4] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ,
    \grant_r_reg[2]_0 ,
    ras_timer_zero_r_reg_3,
    \q_entry_r_reg[2]_0 ,
    q_has_rd_r_reg_0,
    auto_pre_r_lcl_reg,
    pass_open_bank_r_lcl_reg,
    \periodic_rd_generation.read_this_rank_r1 ,
    \grant_r[6]_i_9 ,
    \req_data_buf_addr_r_reg[3] ,
    \req_bank_r_lcl_reg[2] ,
    \req_col_r_reg[9] ,
    \q_entry_r_reg[0] ,
    \order_q_r_reg[2] );
  output [3:0]D;
  output [3:0]col_data_buf_addr;
  output [1:0]idle_r_lcl_reg;
  output [1:0]rd_wr_r_lcl_reg;
  output bm_end_r1_reg;
  output [3:0]act_wait_r_lcl_reg;
  output bm_end_r1_0;
  output rnk_config_kill_rts_col;
  output rnk_config_strobe;
  output periodic_rd_ack_r_lcl_reg;
  output accept_r_reg;
  output accept_ns;
  output insert_maint_r;
  output maint_wip_r;
  output periodic_rd_cntr_r_reg;
  output row_hit_r;
  output wait_for_maint_r;
  output req_wr_r_lcl_reg;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output sent_col;
  output insert_maint_r1;
  output [0:0]DIA;
  output col_rd_wr;
  output rnk_config_r;
  output rnk_config_valid_r;
  output [0:0]cke_r_reg;
  output [1:0]Q;
  output [3:0]\grant_r_reg[7] ;
  output pre_bm_end_r_reg;
  output [1:0]idle_cnt_0;
  output pre_bm_end_r_reg_0;
  output idle_r_lcl_reg_0;
  output idle_r_lcl_reg_1;
  output idle_r_lcl_reg_2;
  output granted_col_r_reg;
  output \grant_r_reg[1] ;
  output [1:0]rb_hit_busy_cnt_0;
  output ordered_r_lcl_reg;
  output [0:0]ordered_r_lcl_reg_0;
  output granted_col_r_reg_0;
  output granted_col_r_reg_1;
  output [0:0]mc_cmd_ns;
  output idle_r_lcl_reg_3;
  output \maint_controller.maint_wip_r_lcl_reg ;
  output idle_r_lcl_reg_4;
  output idle_r_lcl_reg_5;
  output idle_r_lcl_reg_6;
  output idle_r_lcl_reg_7;
  output idle_r_lcl_reg_8;
  output [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  output \read_fifo.head_r_reg_1_sp_1 ;
  output offset_ns0;
  output \periodic_rd_generation.read_this_rank_r1_reg ;
  output \periodic_rd_generation.read_this_rank ;
  output \grant_r_reg[5] ;
  output act_this_rank;
  output \grant_r_reg[4] ;
  output [20:0]\grant_r_reg[7]_0 ;
  output [3:0]\req_row_r_lcl_reg[12] ;
  output [0:0]mc_cs_n_ns;
  output [0:0]mc_ras_n_ns;
  output [1:0]mc_cas_n_ns;
  output [1:0]act_wait_r_lcl_reg_0;
  output [5:0]\grant_r_reg[7]_1 ;
  output [23:0]req_bank_r;
  output [24:0]\req_row_r_lcl_reg[12]_0 ;
  output [0:0]mc_odt_ns;
  output \grant_r_reg[0] ;
  output \grant_r_reg[2] ;
  output \rnk_config_strobe_r_reg[0] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  input req_wr_r_lcl0;
  input rb_hit_busy_r_reg;
  input in0;
  input [0:0]S;
  input rb_hit_busy_r_reg_0;
  input [2:0]row_hit_r_reg;
  input [0:0]row_hit_r_reg_0;
  input phy_mc_cmd_full;
  input phy_mc_ctl_full;
  input was_wr0;
  input maint_srx_r;
  input rb_hit_busy_r_reg_1;
  input [0:0]row_hit_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input [2:0]row_hit_r_reg_2;
  input [0:0]row_hit_r_reg_3;
  input rb_hit_busy_r_reg_3;
  input [0:0]row_hit_r_reg_4;
  input rb_hit_busy_r_reg_4;
  input [0:0]row_hit_r_reg_5;
  input rb_hit_busy_r_reg_5;
  input [0:0]row_hit_r_reg_6;
  input [0:0]row_hit_r_reg_7;
  input rb_hit_busy_r_reg_6;
  input [0:0]row_hit_r_reg_8;
  input [0:0]cke_r_reg_0;
  input \order_q_r_reg[1] ;
  input wait_for_maint_r_lcl_reg;
  input wait_for_maint_r_lcl_reg_0;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] ;
  input ras_timer_zero_r_reg;
  input ras_timer_zero_r_reg_0;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  input \last_master_r_reg[6] ;
  input app_rdy;
  input \order_q_r_reg[0] ;
  input [0:0]DIC;
  input [1:0]\read_fifo.head_r_reg ;
  input \grant_r_reg[1]_0 ;
  input inhbt_wr;
  input accept_req;
  input q_has_rd_r_reg;
  input rd_wr_r_lcl_reg_0;
  input head_r_lcl_reg;
  input head_r_lcl_reg_0;
  input app_en_r2;
  input [1:0]maint_hit;
  input inhbt_act_faw_r;
  input \grant_r[5]_i_4__1 ;
  input maint_rank_r;
  input maint_sre_r;
  input maint_zq_r;
  input [12:0]row;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input phy_mc_data_full;
  input \grant_r_reg[7]_2 ;
  input \q_entry_r_reg[2] ;
  input \q_entry_r_reg[1] ;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input maint_req_r;
  input accept_r_reg_0;
  input periodic_rd_cntr_r_reg_0;
  input \maint_controller.maint_hit_busies_r_reg[4] ;
  input [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  input \grant_r_reg[2]_0 ;
  input ras_timer_zero_r_reg_3;
  input \q_entry_r_reg[2]_0 ;
  input q_has_rd_r_reg_0;
  input auto_pre_r_lcl_reg;
  input pass_open_bank_r_lcl_reg;
  input \periodic_rd_generation.read_this_rank_r1 ;
  input [0:0]\grant_r[6]_i_9 ;
  input [3:0]\req_data_buf_addr_r_reg[3] ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [6:0]\req_col_r_reg[9] ;
  input [0:0]\q_entry_r_reg[0] ;
  input \order_q_r_reg[2] ;

  wire [3:0]D;
  wire [0:0]DIA;
  wire [0:0]DIC;
  wire [1:0]Q;
  wire [0:0]S;
  wire accept_ns;
  wire accept_r_reg;
  wire accept_r_reg_0;
  wire accept_req;
  wire act_this_rank;
  wire [7:0]act_this_rank_r;
  wire [3:0]act_wait_r_lcl_reg;
  wire [1:0]act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire app_en_r2;
  wire app_rdy;
  wire arb_mux0_n_104;
  wire arb_mux0_n_27;
  wire arb_mux0_n_28;
  wire arb_mux0_n_29;
  wire arb_mux0_n_30;
  wire arb_mux0_n_31;
  wire arb_mux0_n_32;
  wire arb_mux0_n_41;
  wire arb_mux0_n_42;
  wire arb_mux0_n_45;
  wire arb_mux0_n_49;
  wire arb_mux0_n_50;
  wire arb_mux0_n_51;
  wire arb_mux0_n_52;
  wire arb_mux0_n_53;
  wire arb_mux0_n_55;
  wire arb_mux0_n_56;
  wire arb_mux0_n_57;
  wire arb_mux0_n_58;
  wire arb_mux0_n_59;
  wire arb_mux0_n_60;
  wire arb_mux0_n_61;
  wire arb_mux0_n_62;
  wire arb_mux0_n_63;
  wire arb_mux0_n_64;
  wire arb_mux0_n_65;
  wire arb_mux0_n_66;
  wire arb_mux0_n_67;
  wire arb_mux0_n_68;
  wire arb_mux0_n_69;
  wire arb_mux0_n_70;
  wire arb_mux0_n_71;
  wire arb_mux0_n_72;
  wire arb_mux0_n_73;
  wire arb_mux0_n_74;
  wire \arb_row_col0/config_arb0/p_12_in49_in ;
  wire auto_pre_r_lcl_reg;
  wire \bank_cntrl[0].bank0_n_16 ;
  wire \bank_cntrl[0].bank0_n_28 ;
  wire \bank_cntrl[0].bank0_n_29 ;
  wire \bank_cntrl[0].bank0_n_3 ;
  wire \bank_cntrl[0].bank0_n_30 ;
  wire \bank_cntrl[0].bank0_n_31 ;
  wire \bank_cntrl[0].bank0_n_35 ;
  wire \bank_cntrl[0].bank0_n_38 ;
  wire \bank_cntrl[0].bank0_n_39 ;
  wire \bank_cntrl[0].bank0_n_40 ;
  wire \bank_cntrl[0].bank0_n_41 ;
  wire \bank_cntrl[0].bank0_n_42 ;
  wire \bank_cntrl[0].bank0_n_43 ;
  wire \bank_cntrl[0].bank0_n_44 ;
  wire \bank_cntrl[0].bank0_n_45 ;
  wire \bank_cntrl[0].bank0_n_48 ;
  wire \bank_cntrl[0].bank0_n_59 ;
  wire \bank_cntrl[0].bank0_n_60 ;
  wire \bank_cntrl[0].bank0_n_61 ;
  wire \bank_cntrl[0].bank0_n_62 ;
  wire \bank_cntrl[0].bank0_n_63 ;
  wire \bank_cntrl[0].bank0_n_66 ;
  wire \bank_cntrl[0].bank0_n_68 ;
  wire \bank_cntrl[0].bank0_n_70 ;
  wire \bank_cntrl[0].bank0_n_72 ;
  wire \bank_cntrl[0].bank0_n_73 ;
  wire \bank_cntrl[0].bank0_n_76 ;
  wire \bank_cntrl[0].bank0_n_78 ;
  wire \bank_cntrl[1].bank0_n_14 ;
  wire \bank_cntrl[1].bank0_n_24 ;
  wire \bank_cntrl[1].bank0_n_25 ;
  wire \bank_cntrl[1].bank0_n_26 ;
  wire \bank_cntrl[1].bank0_n_27 ;
  wire \bank_cntrl[1].bank0_n_29 ;
  wire \bank_cntrl[1].bank0_n_3 ;
  wire \bank_cntrl[1].bank0_n_30 ;
  wire \bank_cntrl[1].bank0_n_32 ;
  wire \bank_cntrl[1].bank0_n_34 ;
  wire \bank_cntrl[1].bank0_n_35 ;
  wire \bank_cntrl[1].bank0_n_36 ;
  wire \bank_cntrl[1].bank0_n_37 ;
  wire \bank_cntrl[1].bank0_n_38 ;
  wire \bank_cntrl[1].bank0_n_40 ;
  wire \bank_cntrl[1].bank0_n_41 ;
  wire \bank_cntrl[1].bank0_n_42 ;
  wire \bank_cntrl[1].bank0_n_45 ;
  wire \bank_cntrl[1].bank0_n_56 ;
  wire \bank_cntrl[1].bank0_n_57 ;
  wire \bank_cntrl[1].bank0_n_58 ;
  wire \bank_cntrl[1].bank0_n_59 ;
  wire \bank_cntrl[1].bank0_n_60 ;
  wire \bank_cntrl[1].bank0_n_62 ;
  wire \bank_cntrl[1].bank0_n_63 ;
  wire \bank_cntrl[1].bank0_n_8 ;
  wire \bank_cntrl[2].bank0_n_15 ;
  wire \bank_cntrl[2].bank0_n_26 ;
  wire \bank_cntrl[2].bank0_n_28 ;
  wire \bank_cntrl[2].bank0_n_29 ;
  wire \bank_cntrl[2].bank0_n_3 ;
  wire \bank_cntrl[2].bank0_n_30 ;
  wire \bank_cntrl[2].bank0_n_31 ;
  wire \bank_cntrl[2].bank0_n_32 ;
  wire \bank_cntrl[2].bank0_n_33 ;
  wire \bank_cntrl[2].bank0_n_34 ;
  wire \bank_cntrl[2].bank0_n_37 ;
  wire \bank_cntrl[2].bank0_n_38 ;
  wire \bank_cntrl[2].bank0_n_39 ;
  wire \bank_cntrl[2].bank0_n_40 ;
  wire \bank_cntrl[2].bank0_n_42 ;
  wire \bank_cntrl[2].bank0_n_43 ;
  wire \bank_cntrl[2].bank0_n_44 ;
  wire \bank_cntrl[2].bank0_n_47 ;
  wire \bank_cntrl[2].bank0_n_58 ;
  wire \bank_cntrl[2].bank0_n_59 ;
  wire \bank_cntrl[2].bank0_n_61 ;
  wire \bank_cntrl[2].bank0_n_62 ;
  wire \bank_cntrl[2].bank0_n_63 ;
  wire \bank_cntrl[2].bank0_n_64 ;
  wire \bank_cntrl[2].bank0_n_65 ;
  wire \bank_cntrl[2].bank0_n_66 ;
  wire \bank_cntrl[3].bank0_n_15 ;
  wire \bank_cntrl[3].bank0_n_25 ;
  wire \bank_cntrl[3].bank0_n_26 ;
  wire \bank_cntrl[3].bank0_n_27 ;
  wire \bank_cntrl[3].bank0_n_28 ;
  wire \bank_cntrl[3].bank0_n_29 ;
  wire \bank_cntrl[3].bank0_n_3 ;
  wire \bank_cntrl[3].bank0_n_30 ;
  wire \bank_cntrl[3].bank0_n_31 ;
  wire \bank_cntrl[3].bank0_n_32 ;
  wire \bank_cntrl[3].bank0_n_33 ;
  wire \bank_cntrl[3].bank0_n_35 ;
  wire \bank_cntrl[3].bank0_n_36 ;
  wire \bank_cntrl[3].bank0_n_38 ;
  wire \bank_cntrl[3].bank0_n_39 ;
  wire \bank_cntrl[3].bank0_n_40 ;
  wire \bank_cntrl[3].bank0_n_41 ;
  wire \bank_cntrl[3].bank0_n_42 ;
  wire \bank_cntrl[3].bank0_n_44 ;
  wire \bank_cntrl[3].bank0_n_45 ;
  wire \bank_cntrl[3].bank0_n_58 ;
  wire \bank_cntrl[3].bank0_n_59 ;
  wire \bank_cntrl[3].bank0_n_60 ;
  wire \bank_cntrl[3].bank0_n_61 ;
  wire \bank_cntrl[3].bank0_n_62 ;
  wire \bank_cntrl[3].bank0_n_63 ;
  wire \bank_cntrl[3].bank0_n_8 ;
  wire \bank_cntrl[4].bank0_n_15 ;
  wire \bank_cntrl[4].bank0_n_26 ;
  wire \bank_cntrl[4].bank0_n_27 ;
  wire \bank_cntrl[4].bank0_n_28 ;
  wire \bank_cntrl[4].bank0_n_29 ;
  wire \bank_cntrl[4].bank0_n_3 ;
  wire \bank_cntrl[4].bank0_n_31 ;
  wire \bank_cntrl[4].bank0_n_34 ;
  wire \bank_cntrl[4].bank0_n_35 ;
  wire \bank_cntrl[4].bank0_n_37 ;
  wire \bank_cntrl[4].bank0_n_38 ;
  wire \bank_cntrl[4].bank0_n_40 ;
  wire \bank_cntrl[4].bank0_n_43 ;
  wire \bank_cntrl[4].bank0_n_44 ;
  wire \bank_cntrl[4].bank0_n_45 ;
  wire \bank_cntrl[4].bank0_n_48 ;
  wire \bank_cntrl[4].bank0_n_49 ;
  wire \bank_cntrl[4].bank0_n_50 ;
  wire \bank_cntrl[4].bank0_n_52 ;
  wire \bank_cntrl[4].bank0_n_53 ;
  wire \bank_cntrl[4].bank0_n_54 ;
  wire \bank_cntrl[4].bank0_n_55 ;
  wire \bank_cntrl[4].bank0_n_58 ;
  wire \bank_cntrl[4].bank0_n_70 ;
  wire \bank_cntrl[4].bank0_n_71 ;
  wire \bank_cntrl[4].bank0_n_72 ;
  wire \bank_cntrl[4].bank0_n_75 ;
  wire \bank_cntrl[4].bank0_n_76 ;
  wire \bank_cntrl[4].bank0_n_77 ;
  wire \bank_cntrl[4].bank0_n_78 ;
  wire \bank_cntrl[4].bank0_n_8 ;
  wire \bank_cntrl[5].bank0_n_15 ;
  wire \bank_cntrl[5].bank0_n_26 ;
  wire \bank_cntrl[5].bank0_n_27 ;
  wire \bank_cntrl[5].bank0_n_28 ;
  wire \bank_cntrl[5].bank0_n_29 ;
  wire \bank_cntrl[5].bank0_n_30 ;
  wire \bank_cntrl[5].bank0_n_31 ;
  wire \bank_cntrl[5].bank0_n_32 ;
  wire \bank_cntrl[5].bank0_n_33 ;
  wire \bank_cntrl[5].bank0_n_34 ;
  wire \bank_cntrl[5].bank0_n_36 ;
  wire \bank_cntrl[5].bank0_n_37 ;
  wire \bank_cntrl[5].bank0_n_38 ;
  wire \bank_cntrl[5].bank0_n_39 ;
  wire \bank_cntrl[5].bank0_n_40 ;
  wire \bank_cntrl[5].bank0_n_41 ;
  wire \bank_cntrl[5].bank0_n_42 ;
  wire \bank_cntrl[5].bank0_n_43 ;
  wire \bank_cntrl[5].bank0_n_44 ;
  wire \bank_cntrl[5].bank0_n_46 ;
  wire \bank_cntrl[5].bank0_n_47 ;
  wire \bank_cntrl[5].bank0_n_48 ;
  wire \bank_cntrl[5].bank0_n_49 ;
  wire \bank_cntrl[5].bank0_n_50 ;
  wire \bank_cntrl[5].bank0_n_51 ;
  wire \bank_cntrl[5].bank0_n_52 ;
  wire \bank_cntrl[5].bank0_n_53 ;
  wire \bank_cntrl[5].bank0_n_54 ;
  wire \bank_cntrl[5].bank0_n_55 ;
  wire \bank_cntrl[5].bank0_n_56 ;
  wire \bank_cntrl[5].bank0_n_58 ;
  wire \bank_cntrl[5].bank0_n_59 ;
  wire \bank_cntrl[5].bank0_n_60 ;
  wire \bank_cntrl[5].bank0_n_62 ;
  wire \bank_cntrl[5].bank0_n_63 ;
  wire \bank_cntrl[5].bank0_n_64 ;
  wire \bank_cntrl[5].bank0_n_65 ;
  wire \bank_cntrl[5].bank0_n_66 ;
  wire \bank_cntrl[5].bank0_n_67 ;
  wire \bank_cntrl[5].bank0_n_82 ;
  wire \bank_cntrl[5].bank0_n_83 ;
  wire \bank_cntrl[5].bank0_n_84 ;
  wire \bank_cntrl[5].bank0_n_86 ;
  wire \bank_cntrl[5].bank0_n_87 ;
  wire \bank_cntrl[5].bank0_n_88 ;
  wire \bank_cntrl[5].bank0_n_89 ;
  wire \bank_cntrl[5].bank0_n_90 ;
  wire \bank_cntrl[5].bank0_n_91 ;
  wire \bank_cntrl[6].bank0_n_18 ;
  wire \bank_cntrl[6].bank0_n_28 ;
  wire \bank_cntrl[6].bank0_n_29 ;
  wire \bank_cntrl[6].bank0_n_30 ;
  wire \bank_cntrl[6].bank0_n_32 ;
  wire \bank_cntrl[6].bank0_n_33 ;
  wire \bank_cntrl[6].bank0_n_34 ;
  wire \bank_cntrl[6].bank0_n_35 ;
  wire \bank_cntrl[6].bank0_n_36 ;
  wire \bank_cntrl[6].bank0_n_39 ;
  wire \bank_cntrl[6].bank0_n_40 ;
  wire \bank_cntrl[6].bank0_n_41 ;
  wire \bank_cntrl[6].bank0_n_42 ;
  wire \bank_cntrl[6].bank0_n_43 ;
  wire \bank_cntrl[6].bank0_n_45 ;
  wire \bank_cntrl[6].bank0_n_46 ;
  wire \bank_cntrl[6].bank0_n_47 ;
  wire \bank_cntrl[6].bank0_n_49 ;
  wire \bank_cntrl[6].bank0_n_50 ;
  wire \bank_cntrl[6].bank0_n_51 ;
  wire \bank_cntrl[6].bank0_n_54 ;
  wire \bank_cntrl[6].bank0_n_65 ;
  wire \bank_cntrl[6].bank0_n_66 ;
  wire \bank_cntrl[6].bank0_n_67 ;
  wire \bank_cntrl[6].bank0_n_68 ;
  wire \bank_cntrl[6].bank0_n_9 ;
  wire \bank_cntrl[7].bank0_n_16 ;
  wire \bank_cntrl[7].bank0_n_27 ;
  wire \bank_cntrl[7].bank0_n_28 ;
  wire \bank_cntrl[7].bank0_n_29 ;
  wire \bank_cntrl[7].bank0_n_3 ;
  wire \bank_cntrl[7].bank0_n_30 ;
  wire \bank_cntrl[7].bank0_n_32 ;
  wire \bank_cntrl[7].bank0_n_33 ;
  wire \bank_cntrl[7].bank0_n_34 ;
  wire \bank_cntrl[7].bank0_n_36 ;
  wire \bank_cntrl[7].bank0_n_37 ;
  wire \bank_cntrl[7].bank0_n_38 ;
  wire \bank_cntrl[7].bank0_n_41 ;
  wire \bank_cntrl[7].bank0_n_52 ;
  wire \bank_cntrl[7].bank0_n_54 ;
  wire \bank_cntrl[7].bank0_n_55 ;
  wire bank_common0_n_1;
  wire bank_common0_n_10;
  wire bank_common0_n_12;
  wire bank_common0_n_15;
  wire bank_common0_n_18;
  wire bank_common0_n_30;
  wire bank_common0_n_32;
  wire bank_common0_n_35;
  wire bank_common0_n_37;
  wire bank_common0_n_39;
  wire bank_common0_n_40;
  wire bank_common0_n_42;
  wire bank_common0_n_43;
  wire bank_common0_n_45;
  wire bank_common0_n_48;
  wire bank_common0_n_50;
  wire bank_common0_n_53;
  wire [0:0]\bank_queue0/order_q_r ;
  wire [2:1]\bank_queue0/q_entry_ns ;
  wire [2:0]\bank_queue0/q_entry_ns_22 ;
  wire [2:2]\bank_queue0/q_entry_ns_23 ;
  wire [2:2]\bank_queue0/q_entry_ns_24 ;
  wire [2:2]\bank_queue0/q_entry_ns_25 ;
  wire [2:2]\bank_queue0/q_entry_ns_26 ;
  wire \bank_queue0/set_order_q ;
  wire \bank_queue0/set_order_q_49 ;
  wire \bank_queue0/set_order_q_52 ;
  wire \bank_queue0/set_order_q_55 ;
  wire \bank_queue0/set_order_q_56 ;
  wire \bank_queue0/set_order_q_57 ;
  wire \bank_queue0/set_order_q_58 ;
  wire \bank_queue0/set_order_q_61 ;
  wire \bank_queue0/wait_for_maint_ns ;
  wire \bank_queue0/wait_for_maint_ns_48 ;
  wire \bank_queue0/wait_for_maint_ns_50 ;
  wire \bank_queue0/wait_for_maint_ns_51 ;
  wire \bank_queue0/wait_for_maint_ns_53 ;
  wire \bank_queue0/wait_for_maint_ns_54 ;
  wire \bank_queue0/wait_for_maint_ns_59 ;
  wire \bank_queue0/wait_for_maint_ns_60 ;
  wire \bank_state0/col_wait_r ;
  wire \bank_state0/col_wait_r_32 ;
  wire \bank_state0/demand_act_priority_r ;
  wire \bank_state0/demand_act_priority_r_10 ;
  wire \bank_state0/demand_act_priority_r_16 ;
  wire \bank_state0/demand_act_priority_r_21 ;
  wire \bank_state0/demand_act_priority_r_31 ;
  wire \bank_state0/demand_act_priority_r_36 ;
  wire \bank_state0/demand_act_priority_r_41 ;
  wire \bank_state0/demand_act_priority_r_47 ;
  wire \bank_state0/demand_priority_r ;
  wire \bank_state0/demand_priority_r_14 ;
  wire \bank_state0/demand_priority_r_20 ;
  wire \bank_state0/demand_priority_r_30 ;
  wire \bank_state0/demand_priority_r_35 ;
  wire \bank_state0/demand_priority_r_40 ;
  wire \bank_state0/demand_priority_r_45 ;
  wire \bank_state0/demand_priority_r_9 ;
  wire \bank_state0/demanded_prior_r ;
  wire \bank_state0/demanded_prior_r_13 ;
  wire \bank_state0/demanded_prior_r_19 ;
  wire \bank_state0/demanded_prior_r_29 ;
  wire \bank_state0/demanded_prior_r_34 ;
  wire \bank_state0/demanded_prior_r_39 ;
  wire \bank_state0/demanded_prior_r_44 ;
  wire \bank_state0/ofs_rdy_r ;
  wire \bank_state0/ofs_rdy_r0 ;
  wire \bank_state0/ofs_rdy_r0_0 ;
  wire \bank_state0/ofs_rdy_r0_1 ;
  wire \bank_state0/ofs_rdy_r0_2 ;
  wire \bank_state0/ofs_rdy_r0_3 ;
  wire \bank_state0/ofs_rdy_r0_4 ;
  wire \bank_state0/ofs_rdy_r0_5 ;
  wire \bank_state0/ofs_rdy_r_12 ;
  wire \bank_state0/ofs_rdy_r_18 ;
  wire \bank_state0/ofs_rdy_r_28 ;
  wire \bank_state0/ofs_rdy_r_33 ;
  wire \bank_state0/ofs_rdy_r_38 ;
  wire \bank_state0/ofs_rdy_r_43 ;
  wire \bank_state0/ofs_rdy_r_8 ;
  wire \bank_state0/override_demand_r ;
  wire \bank_state0/p_14_in ;
  wire \bank_state0/p_14_in_15 ;
  wire \bank_state0/p_14_in_46 ;
  wire \bank_state0/ras_timer_zero_r ;
  wire [6:6]bm_end;
  wire bm_end_r1_0;
  wire bm_end_r1_reg;
  wire [0:0]cke_r_reg;
  wire [0:0]cke_r_reg_0;
  wire [101:3]col_addr;
  wire [3:0]col_data_buf_addr;
  wire col_rd_wr;
  wire \grant_r[5]_i_4__1 ;
  wire [0:0]\grant_r[6]_i_9 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[4] ;
  wire \grant_r_reg[5] ;
  wire [3:0]\grant_r_reg[7] ;
  wire [20:0]\grant_r_reg[7]_0 ;
  wire [5:0]\grant_r_reg[7]_1 ;
  wire \grant_r_reg[7]_2 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_row_ns;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire [1:0]idle_cnt_0;
  wire [7:1]idle_r;
  wire [1:0]idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire idle_r_lcl_reg_7;
  wire idle_r_lcl_reg_8;
  wire in0;
  wire inhbt_act_faw_r;
  wire inhbt_rd;
  wire inhbt_wr;
  wire insert_maint_r;
  wire insert_maint_r1;
  wire \last_master_r_reg[6] ;
  wire [7:0]\maint_controller.maint_hit_busies_ns ;
  wire [7:0]\maint_controller.maint_hit_busies_r ;
  wire \maint_controller.maint_hit_busies_r_reg[4] ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire [1:0]maint_hit;
  wire maint_rank_r;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [0:0]mc_ras_n_ns;
  wire offset_ns0;
  wire [1:1]order_cnt_0;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[2] ;
  wire [7:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire [0:0]ordered_r_lcl_reg_0;
  wire p_9_in;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire [7:0]passing_open_bank;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr_r_reg;
  wire periodic_rd_cntr_r_reg_0;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_rd_generation.read_this_rank_r1_reg ;
  wire periodic_rd_insert;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire [2:2]q_entry_ns;
  wire [0:0]q_entry_r;
  wire [0:0]\q_entry_r_reg[0] ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[2] ;
  wire \q_entry_r_reg[2]_0 ;
  wire q_has_rd_r_reg;
  wire q_has_rd_r_reg_0;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire [11:11]rb_hit_busies_r;
  wire [1:0]rb_hit_busy_cnt_0;
  wire [7:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire [7:0]rd_this_rank_r;
  wire [7:0]rd_wr_r;
  wire [1:0]rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [1:0]\read_fifo.head_r_reg ;
  wire \read_fifo.head_r_reg_1_sn_1 ;
  wire [23:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [31:0]req_data_buf_addr_r;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [7:0]req_periodic_rd_r;
  wire [3:0]\req_row_r_lcl_reg[12] ;
  wire [24:0]\req_row_r_lcl_reg[12]_0 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg;
  wire [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  wire [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  wire rnk_config_kill_rts_col;
  wire rnk_config_r;
  wire rnk_config_strobe;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r;
  wire [12:0]row;
  wire [102:0]row_addr;
  wire [6:0]row_cmd_wr;
  wire row_hit_r;
  wire [2:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire [2:0]row_hit_r_reg_2;
  wire [0:0]row_hit_r_reg_3;
  wire [0:0]row_hit_r_reg_4;
  wire [0:0]row_hit_r_reg_5;
  wire [0:0]row_hit_r_reg_6;
  wire [0:0]row_hit_r_reg_7;
  wire [0:0]row_hit_r_reg_8;
  wire [7:0]rtc;
  wire [0:0]rts_col;
  wire [7:0]sending_col;
  wire [6:0]sending_row;
  wire sent_col;
  wire wait_for_maint_r;
  wire wait_for_maint_r_11;
  wire wait_for_maint_r_17;
  wire wait_for_maint_r_27;
  wire wait_for_maint_r_37;
  wire wait_for_maint_r_42;
  wire wait_for_maint_r_6;
  wire wait_for_maint_r_7;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_wr;
  wire was_wr0;
  wire [7:0]wr_this_rank_r;

  assign \read_fifo.head_r_reg_1_sp_1  = \read_fifo.head_r_reg_1_sn_1 ;
  design_1_mig_7series_0_0_mig_7series_v4_2_arb_mux arb_mux0
       (.D(D),
        .DIA(DIA),
        .DIC(DIC),
        .Q({sending_col[7],Q[1],sending_col[5:3],Q[0],sending_col[1:0]}),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(arb_mux0_n_31),
        .act_wait_r_lcl_reg_0(arb_mux0_n_56),
        .act_wait_r_lcl_reg_1(arb_mux0_n_60),
        .act_wait_r_lcl_reg_2(arb_mux0_n_64),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_0),
        .cke_r_reg(cke_r_reg),
        .cke_r_reg_0(cke_r_reg_0),
        .\cmd_pipe_plus.mc_address[23]_i_2 (\bank_cntrl[3].bank0_n_63 ),
        .\cmd_pipe_plus.mc_address[25]_i_2 ({\req_row_r_lcl_reg[12]_0 [14],row_addr[89],\bank_cntrl[6].bank0_n_54 ,row_addr[87:78]}),
        .\cmd_pipe_plus.mc_address[25]_i_2_0 ({\req_row_r_lcl_reg[12]_0 [1],row_addr[24],\bank_cntrl[1].bank0_n_45 ,row_addr[22:13]}),
        .\cmd_pipe_plus.mc_address[25]_i_2_1 ({\req_row_r_lcl_reg[12] ,row_addr[73:65]}),
        .\cmd_pipe_plus.mc_address[25]_i_2_2 ({\req_row_r_lcl_reg[12]_0 [13],row_addr[63],\bank_cntrl[4].bank0_n_58 ,row_addr[61:52]}),
        .\cmd_pipe_plus.mc_address[25]_i_2_3 ({\req_row_r_lcl_reg[12]_0 [11],row_addr[37],row_addr[35],\req_row_r_lcl_reg[12]_0 [10:2]}),
        .\cmd_pipe_plus.mc_address[25]_i_2_4 ({\req_row_r_lcl_reg[12]_0 [12],row_addr[50],row_addr[48:39]}),
        .\cmd_pipe_plus.mc_address_reg[25] ({\req_row_r_lcl_reg[12]_0 [0],row_addr[11],\bank_cntrl[0].bank0_n_48 ,row_addr[9:0]}),
        .\cmd_pipe_plus.mc_address_reg[25]_0 ({\req_row_r_lcl_reg[12]_0 [24],row_addr[102],\bank_cntrl[7].bank0_n_41 ,row_addr[100],\req_row_r_lcl_reg[12]_0 [23:15]}),
        .\cmd_pipe_plus.mc_we_n_reg[0] (rd_wr_r_lcl_reg[0]),
        .\cmd_pipe_plus.mc_we_n_reg[1] (act_wait_r_lcl_reg[3]),
        .col_addr({col_addr[101:94],col_addr[88:81],col_addr[75:68],col_addr[62:55],col_addr[49:42],col_addr[36:29],col_addr[23:16],col_addr[10:3]}),
        .col_data_buf_addr(col_data_buf_addr),
        .\col_mux.col_rd_wr_r_reg (rd_wr_r_lcl_reg[1]),
        .col_wait_r(\bank_state0/col_wait_r ),
        .col_wait_r_25(\bank_state0/col_wait_r_32 ),
        .col_wait_r_reg({rtc[5],rtc[0]}),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r ),
        .demand_act_priority_r_1(\bank_state0/demand_act_priority_r_10 ),
        .demand_act_priority_r_15(\bank_state0/demand_act_priority_r_16 ),
        .demand_act_priority_r_19(\bank_state0/demand_act_priority_r_21 ),
        .demand_act_priority_r_2(\bank_state0/demand_act_priority_r_41 ),
        .demand_act_priority_r_23(\bank_state0/demand_act_priority_r_31 ),
        .demand_act_priority_r_3(\bank_state0/demand_act_priority_r_36 ),
        .demand_act_priority_r_7(\bank_state0/demand_act_priority_r_47 ),
        .demand_act_priority_r_reg(arb_mux0_n_51),
        .demand_act_priority_r_reg_0(arb_mux0_n_55),
        .demand_act_priority_r_reg_1(arb_mux0_n_63),
        .demand_act_priority_r_reg_2(arb_mux0_n_70),
        .demand_priority_r(\bank_state0/demand_priority_r_40 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r ),
        .demand_priority_r_10(\bank_state0/demand_priority_r_30 ),
        .demand_priority_r_17(\bank_state0/demand_priority_r_35 ),
        .demand_priority_r_20(\bank_state0/demand_priority_r_45 ),
        .demand_priority_r_28(\bank_state0/demand_priority_r_9 ),
        .demand_priority_r_4(\bank_state0/demand_priority_r_14 ),
        .demand_priority_r_6(\bank_state0/demand_priority_r_20 ),
        .demand_priority_r_reg(arb_mux0_n_29),
        .demand_priority_r_reg_0(arb_mux0_n_69),
        .demanded_prior_r(\bank_state0/demanded_prior_r_13 ),
        .demanded_prior_r_12(\bank_state0/demanded_prior_r_39 ),
        .demanded_prior_r_16(\bank_state0/demanded_prior_r_34 ),
        .demanded_prior_r_21(\bank_state0/demanded_prior_r_44 ),
        .demanded_prior_r_5(\bank_state0/demanded_prior_r_19 ),
        .demanded_prior_r_8(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_9(\bank_state0/demanded_prior_r_29 ),
        .\genblk3[3].rnk_config_strobe_r_reg[3] (rnk_config_kill_rts_col),
        .\grant_r[1]_i_2__1 (ras_timer_zero_r_reg_2),
        .\grant_r[1]_i_2__1_0 (\bank_cntrl[1].bank0_n_38 ),
        .\grant_r[2]_i_2__1 (\bank_cntrl[2].bank0_n_43 ),
        .\grant_r[2]_i_2__1_0 (act_wait_r_lcl_reg[1]),
        .\grant_r[2]_i_8 (\bank_cntrl[1].bank0_n_41 ),
        .\grant_r[2]_i_8_0 (\bank_cntrl[2].bank0_n_42 ),
        .\grant_r[2]_i_9 (ras_timer_zero_r_reg),
        .\grant_r[2]_i_9_0 (\bank_cntrl[0].bank0_n_61 ),
        .\grant_r[3]_i_3 (\bank_cntrl[0].bank0_n_66 ),
        .\grant_r[3]_i_3__1 (\bank_cntrl[5].bank0_n_66 ),
        .\grant_r[3]_i_3__1_0 (\bank_cntrl[3].bank0_n_44 ),
        .\grant_r[4]_i_4__0 (act_wait_r_lcl_reg[2]),
        .\grant_r[4]_i_4__0_0 (\bank_cntrl[4].bank0_n_53 ),
        .\grant_r[4]_i_5 (\bank_cntrl[1].bank0_n_30 ),
        .\grant_r[4]_i_5_0 (\bank_cntrl[7].bank0_n_52 ),
        .\grant_r[4]_i_6 (\bank_cntrl[3].bank0_n_45 ),
        .\grant_r[4]_i_6_0 (\bank_cntrl[7].bank0_n_37 ),
        .\grant_r[5]_i_2 (\bank_cntrl[6].bank0_n_9 ),
        .\grant_r[5]_i_3__0 (\bank_cntrl[3].bank0_n_8 ),
        .\grant_r[5]_i_4__1 (\grant_r[5]_i_4__1 ),
        .\grant_r[5]_i_4__1_0 (\bank_cntrl[0].bank0_n_43 ),
        .\grant_r[5]_i_4__1_1 (\bank_cntrl[1].bank0_n_42 ),
        .\grant_r[5]_i_5 (\bank_cntrl[0].bank0_n_45 ),
        .\grant_r[5]_i_5_0 (\bank_cntrl[5].bank0_n_33 ),
        .\grant_r[5]_i_6 (\bank_cntrl[6].bank0_n_51 ),
        .\grant_r[5]_i_6_0 (\bank_cntrl[5].bank0_n_65 ),
        .\grant_r[5]_i_8__0 (act_wait_r_lcl_reg[0]),
        .\grant_r[6]_i_14__0 (\bank_cntrl[0].bank0_n_3 ),
        .\grant_r[6]_i_14__0_0 (\bank_cntrl[1].bank0_n_3 ),
        .\grant_r[6]_i_14__0_1 (\bank_cntrl[2].bank0_n_3 ),
        .\grant_r[6]_i_14__0_2 (\bank_cntrl[3].bank0_n_3 ),
        .\grant_r[6]_i_14__0_3 (req_wr_r_lcl_reg),
        .\grant_r[6]_i_14__0_4 (\bank_cntrl[7].bank0_n_3 ),
        .\grant_r[6]_i_2__1 (\bank_cntrl[4].bank0_n_55 ),
        .\grant_r[6]_i_2__1_0 (\bank_cntrl[7].bank0_n_38 ),
        .\grant_r[6]_i_4__1 (\bank_cntrl[6].bank0_n_50 ),
        .\grant_r[6]_i_8 (\bank_cntrl[4].bank0_n_27 ),
        .\grant_r[6]_i_8_0 (\bank_cntrl[6].bank0_n_28 ),
        .\grant_r[6]_i_8_1 (\bank_cntrl[3].bank0_n_32 ),
        .\grant_r[6]_i_8_2 (\bank_cntrl[1].bank0_n_58 ),
        .\grant_r[6]_i_9 (\grant_r[6]_i_9 ),
        .\grant_r[7]_i_10 (\bank_cntrl[2].bank0_n_44 ),
        .\grant_r[7]_i_10_0 (\bank_cntrl[4].bank0_n_54 ),
        .\grant_r[7]_i_6__0 (\bank_cntrl[0].bank0_n_44 ),
        .\grant_r[7]_i_6__0_0 (\bank_cntrl[7].bank0_n_36 ),
        .\grant_r[7]_i_6__0_1 (\bank_cntrl[6].bank0_n_49 ),
        .\grant_r_reg[0] (arb_mux0_n_30),
        .\grant_r_reg[0]_0 (arb_mux0_n_53),
        .\grant_r_reg[0]_1 (arb_mux0_n_57),
        .\grant_r_reg[0]_2 (arb_mux0_n_62),
        .\grant_r_reg[0]_3 (arb_mux0_n_65),
        .\grant_r_reg[0]_4 (\grant_r_reg[0] ),
        .\grant_r_reg[0]_5 (\bank_cntrl[4].bank0_n_76 ),
        .\grant_r_reg[0]_6 (\bank_cntrl[3].bank0_n_61 ),
        .\grant_r_reg[0]_7 (\bank_cntrl[5].bank0_n_90 ),
        .\grant_r_reg[0]_8 (\bank_cntrl[0].bank0_n_78 ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (arb_mux0_n_59),
        .\grant_r_reg[1]_1 (arb_mux0_n_74),
        .\grant_r_reg[1]_2 (arb_mux0_n_104),
        .\grant_r_reg[1]_3 (\bank_cntrl[4].bank0_n_35 ),
        .\grant_r_reg[1]_4 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[1]_5 (\bank_cntrl[4].bank0_n_29 ),
        .\grant_r_reg[1]_6 (\bank_cntrl[1].bank0_n_63 ),
        .\grant_r_reg[2] (arb_mux0_n_41),
        .\grant_r_reg[2]_0 (arb_mux0_n_52),
        .\grant_r_reg[2]_1 (arb_mux0_n_68),
        .\grant_r_reg[2]_2 (\grant_r_reg[2] ),
        .\grant_r_reg[2]_3 (\bank_cntrl[6].bank0_n_65 ),
        .\grant_r_reg[2]_4 (\bank_cntrl[1].bank0_n_60 ),
        .\grant_r_reg[2]_5 (\bank_cntrl[1].bank0_n_56 ),
        .\grant_r_reg[2]_6 (\bank_cntrl[2].bank0_n_66 ),
        .\grant_r_reg[2]_7 (\bank_cntrl[6].bank0_n_67 ),
        .\grant_r_reg[2]_8 (\bank_cntrl[0].bank0_n_42 ),
        .\grant_r_reg[2]_9 (\bank_cntrl[1].bank0_n_37 ),
        .\grant_r_reg[3] (arb_mux0_n_66),
        .\grant_r_reg[3]_0 (rts_col),
        .\grant_r_reg[3]_1 (\order_q_r_reg[1] ),
        .\grant_r_reg[3]_2 (\bank_cntrl[2].bank0_n_64 ),
        .\grant_r_reg[3]_3 (\bank_cntrl[6].bank0_n_66 ),
        .\grant_r_reg[3]_4 (\bank_cntrl[6].bank0_n_42 ),
        .\grant_r_reg[3]_5 (\bank_cntrl[3].bank0_n_62 ),
        .\grant_r_reg[4] (arb_mux0_n_32),
        .\grant_r_reg[4]_0 (\grant_r_reg[4] ),
        .\grant_r_reg[4]_1 (\bank_cntrl[5].bank0_n_55 ),
        .\grant_r_reg[4]_2 (\bank_cntrl[3].bank0_n_33 ),
        .\grant_r_reg[4]_3 (\bank_cntrl[4].bank0_n_78 ),
        .\grant_r_reg[4]_4 (\bank_cntrl[1].bank0_n_62 ),
        .\grant_r_reg[5] (col_rd_wr),
        .\grant_r_reg[5]_0 (\grant_r_reg[5] ),
        .\grant_r_reg[5]_1 (\bank_cntrl[0].bank0_n_63 ),
        .\grant_r_reg[5]_2 (\bank_cntrl[0].bank0_n_68 ),
        .\grant_r_reg[5]_3 (\bank_cntrl[0].bank0_n_70 ),
        .\grant_r_reg[5]_4 (\bank_cntrl[0].bank0_n_76 ),
        .\grant_r_reg[5]_5 (\bank_cntrl[5].bank0_n_91 ),
        .\grant_r_reg[6] (arb_mux0_n_42),
        .\grant_r_reg[6]_0 (arb_mux0_n_73),
        .\grant_r_reg[6]_1 (\bank_cntrl[4].bank0_n_44 ),
        .\grant_r_reg[6]_2 (\bank_cntrl[6].bank0_n_68 ),
        .\grant_r_reg[6]_3 (\bank_cntrl[2].bank0_n_65 ),
        .\grant_r_reg[6]_4 (\bank_cntrl[4].bank0_n_77 ),
        .\grant_r_reg[7] ({\grant_r_reg[7] [3],sending_row[6],\grant_r_reg[7] [2:0],sending_row[2:0]}),
        .\grant_r_reg[7]_0 (arb_mux0_n_67),
        .\grant_r_reg[7]_1 (arb_mux0_n_72),
        .\grant_r_reg[7]_10 (wait_for_maint_r_lcl_reg),
        .\grant_r_reg[7]_2 (\grant_r_reg[7]_0 ),
        .\grant_r_reg[7]_3 (\grant_r_reg[7]_1 ),
        .\grant_r_reg[7]_4 (\bank_cntrl[1].bank0_n_59 ),
        .\grant_r_reg[7]_5 (\bank_cntrl[4].bank0_n_31 ),
        .\grant_r_reg[7]_6 (\bank_cntrl[0].bank0_n_29 ),
        .\grant_r_reg[7]_7 (\bank_cntrl[0].bank0_n_30 ),
        .\grant_r_reg[7]_8 (\bank_cntrl[6].bank0_n_34 ),
        .\grant_r_reg[7]_9 (\bank_cntrl[7].bank0_n_55 ),
        .granted_col_r_reg(sent_col),
        .granted_col_r_reg_0(arb_mux0_n_28),
        .granted_col_r_reg_1(granted_col_r_reg),
        .granted_col_r_reg_2(granted_col_r_reg_0),
        .granted_col_r_reg_3(granted_col_r_reg_1),
        .granted_col_r_reg_4(\bank_cntrl[2].bank0_n_37 ),
        .granted_col_r_reg_5(\bank_cntrl[6].bank0_n_45 ),
        .granted_col_r_reg_6(\bank_cntrl[7].bank0_n_32 ),
        .granted_col_r_reg_7(\bank_cntrl[7].bank0_n_54 ),
        .granted_row_ns(granted_row_ns),
        .in0(in0),
        .\inhbt_act_faw.inhbt_act_faw_r_reg (arb_mux0_n_49),
        .\inhbt_act_faw.inhbt_act_faw_r_reg_0 (arb_mux0_n_50),
        .\inhbt_act_faw.inhbt_act_faw_r_reg_1 (arb_mux0_n_61),
        .\inhbt_act_faw.inhbt_act_faw_r_reg_2 (arb_mux0_n_71),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .insert_maint_r1_lcl_reg(insert_maint_r1),
        .insert_maint_r1_lcl_reg_0(insert_maint_r),
        .\last_master_r_reg[1] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .\last_master_r_reg[2] (arb_mux0_n_45),
        .\last_master_r_reg[6] (\last_master_r_reg[6] ),
        .maint_rank_r(maint_rank_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .\mc_aux_out_r_1_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .offset_ns0(offset_ns0),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r ),
        .ofs_rdy_r_11(\bank_state0/ofs_rdy_r_43 ),
        .ofs_rdy_r_13(\bank_state0/ofs_rdy_r_8 ),
        .ofs_rdy_r_18(\bank_state0/ofs_rdy_r_12 ),
        .ofs_rdy_r_22(\bank_state0/ofs_rdy_r_18 ),
        .ofs_rdy_r_24(\bank_state0/ofs_rdy_r_28 ),
        .ofs_rdy_r_26(\bank_state0/ofs_rdy_r_33 ),
        .ofs_rdy_r_27(\bank_state0/ofs_rdy_r_38 ),
        .order_q_r(\bank_queue0/order_q_r ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .override_demand_r_reg(arb_mux0_n_27),
        .p_12_in49_in(\arb_row_col0/config_arb0/p_12_in49_in ),
        .p_14_in(\bank_state0/p_14_in_46 ),
        .p_14_in_14(\bank_state0/p_14_in_15 ),
        .p_14_in_29(\bank_state0/p_14_in ),
        .\periodic_rd_generation.read_this_rank (\periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_rd_generation.read_this_rank_r1_reg (\periodic_rd_generation.read_this_rank_r1_reg ),
        .ras_timer_zero_r(\bank_state0/ras_timer_zero_r ),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r({rd_wr_r[7],rd_wr_r[5:3],rd_wr_r[1:0]}),
        .rd_wr_r_lcl_reg(arb_mux0_n_58),
        .\read_fifo.head_r_reg (\read_fifo.head_r_reg ),
        .\read_fifo.head_r_reg_0_sp_1 (\order_q_r_reg[0] ),
        .\read_fifo.head_r_reg_1_sp_1 (\read_fifo.head_r_reg_1_sn_1 ),
        .req_bank_r(req_bank_r),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .rnk_config_r(rnk_config_r),
        .\rnk_config_strobe_r[0]_i_6 (\bank_cntrl[1].bank0_n_8 ),
        .\rnk_config_strobe_r[0]_i_9 (\bank_cntrl[5].bank0_n_67 ),
        .\rnk_config_strobe_r[0]_i_9_0 (\bank_cntrl[5].bank0_n_58 ),
        .\rnk_config_strobe_r_reg[0] (rnk_config_strobe),
        .\rnk_config_strobe_r_reg[0]_0 (\rnk_config_strobe_r_reg[0] ),
        .\rnk_config_strobe_r_reg[0]_1 (\bank_cntrl[5].bank0_n_89 ),
        .rnk_config_valid_r(rnk_config_valid_r),
        .rnk_config_valid_r_lcl_i_2(\bank_cntrl[4].bank0_n_8 ),
        .rnk_config_valid_r_lcl_reg(\bank_cntrl[5].bank0_n_56 ),
        .rnk_config_valid_r_lcl_reg_0(\bank_cntrl[0].bank0_n_73 ),
        .rnk_config_valid_r_lcl_reg_1(\bank_cntrl[0].bank0_n_28 ),
        .rnk_config_valid_r_lcl_reg_2(\bank_cntrl[3].bank0_n_35 ),
        .row_cmd_wr({row_cmd_wr[6],row_cmd_wr[2:0]}),
        .rtc({rtc[7:6],rtc[4:1]}),
        .wr_this_rank_r(wr_this_rank_r));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl \bank_cntrl[0].bank0 
       (.D(q_entry_ns),
        .E(idle_r_lcl_reg[0]),
        .Q(sending_col[0]),
        .S(S),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[0]),
        .act_wait_r_lcl_reg(\bank_cntrl[0].bank0_n_61 ),
        .act_wait_r_lcl_reg_0(\order_q_r_reg[1] ),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(\bank_cntrl[0].bank0_n_42 ),
        .auto_pre_r_lcl_reg_0(\bank_cntrl[0].bank0_n_78 ),
        .auto_pre_r_lcl_reg_1(\maint_controller.maint_wip_r_lcl_reg ),
        .bm_end_r1_reg(bm_end_r1_reg),
        .col_addr(col_addr[10:3]),
        .col_wait_r(\bank_state0/col_wait_r ),
        .col_wait_r_reg(\bank_cntrl[0].bank0_n_30 ),
        .col_wait_r_reg_0(sending_row[0]),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[4].bank0_n_34 ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[3].bank0_n_28 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r ),
        .demand_act_priority_r_reg(\bank_cntrl[0].bank0_n_44 ),
        .demand_priority_r(\bank_state0/demand_priority_r ),
        .demand_priority_r_10(\bank_state0/demand_priority_r_30 ),
        .demand_priority_r_11(\bank_state0/demand_priority_r_40 ),
        .demand_priority_r_6(\bank_state0/demand_priority_r_45 ),
        .demand_priority_r_7(\bank_state0/demand_priority_r_9 ),
        .demand_priority_r_8(\bank_state0/demand_priority_r_14 ),
        .demand_priority_r_9(\bank_state0/demand_priority_r_20 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_reg(\bank_cntrl[4].bank0_n_35 ),
        .\grant_r[2]_i_3__1 (arb_mux0_n_50),
        .\grant_r[4]_i_4 (\grant_r_reg[1]_0 ),
        .\grant_r[6]_i_8__0 (\bank_cntrl[6].bank0_n_34 ),
        .\grant_r[7]_i_11 (\bank_cntrl[4].bank0_n_44 ),
        .\grant_r[7]_i_12 (\bank_cntrl[1].bank0_n_56 ),
        .\grant_r[7]_i_15 (\bank_cntrl[7].bank0_n_54 ),
        .\grant_r[7]_i_16__0 (\bank_cntrl[6].bank0_n_42 ),
        .\grant_r[7]_i_17__0 (\bank_cntrl[1].bank0_n_59 ),
        .\grant_r[7]_i_4__1 (arb_mux0_n_53),
        .\grant_r_reg[0] (arb_mux0_n_49),
        .\grant_r_reg[0]_0 (arb_mux0_n_51),
        .\grant_r_reg[0]_1 (insert_maint_r),
        .head_r_lcl_reg(\bank_cntrl[0].bank0_n_16 ),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .idle_r_lcl_reg(idle_r_lcl_reg_3),
        .in0(in0),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .\maint_controller.maint_hit_busies_r_reg[0] (\maint_controller.maint_hit_busies_ns [0]),
        .\maint_controller.maint_hit_busies_r_reg[0]_0 (\maint_controller.maint_hit_busies_r_reg[4] ),
        .\maint_controller.maint_hit_busies_r_reg[0]_1 (\maint_controller.maint_hit_busies_r [0]),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_5 ),
        .ofs_rdy_r0_0(\bank_state0/ofs_rdy_r0_4 ),
        .ofs_rdy_r0_1(\bank_state0/ofs_rdy_r0_3 ),
        .ofs_rdy_r0_2(\bank_state0/ofs_rdy_r0_2 ),
        .ofs_rdy_r0_3(\bank_state0/ofs_rdy_r0_1 ),
        .ofs_rdy_r0_4(\bank_state0/ofs_rdy_r0_0 ),
        .ofs_rdy_r0_5(\bank_state0/ofs_rdy_r0 ),
        .ofs_rdy_r_reg({rd_wr_r[7],rd_wr_r[5:3],rd_wr_r[1]}),
        .ofs_rdy_r_reg_0(rd_wr_r_lcl_reg[0]),
        .ofs_rdy_r_reg_1(rd_wr_r_lcl_reg[1]),
        .\order_q_r_reg[0] (\bank_queue0/order_q_r ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[5].bank0_n_34 ),
        .\order_q_r_reg[1] (\bank_cntrl[0].bank0_n_35 ),
        .\order_q_r_reg[1]_0 (\bank_cntrl[0].bank0_n_45 ),
        .\order_q_r_reg[1]_1 (\bank_cntrl[2].bank0_n_30 ),
        .\order_q_r_reg[2] (ordered_r_lcl_reg_0),
        .\order_q_r_reg[2]_0 (ordered_r_lcl_reg),
        .\order_q_r_reg[2]_1 (bank_common0_n_10),
        .ordered_r(ordered_r[0]),
        .override_demand_r(\bank_state0/override_demand_r ),
        .override_demand_r_reg(\bank_cntrl[0].bank0_n_28 ),
        .override_demand_r_reg_0(\bank_cntrl[0].bank0_n_29 ),
        .override_demand_r_reg_1(\bank_cntrl[0].bank0_n_63 ),
        .override_demand_r_reg_2(\bank_cntrl[0].bank0_n_66 ),
        .override_demand_r_reg_3(\bank_cntrl[0].bank0_n_68 ),
        .override_demand_r_reg_4(\bank_cntrl[0].bank0_n_70 ),
        .override_demand_r_reg_5(\bank_cntrl[0].bank0_n_73 ),
        .override_demand_r_reg_6(\bank_cntrl[0].bank0_n_76 ),
        .override_demand_r_reg_7(rnk_config_kill_rts_col),
        .p_14_in(\bank_state0/p_14_in ),
        .pass_open_bank_r_lcl_reg(\bank_cntrl[0].bank0_n_31 ),
        .pass_open_bank_r_lcl_reg_0(bank_common0_n_15),
        .passing_open_bank(passing_open_bank[0]),
        .periodic_rd_insert(periodic_rd_insert),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pre_bm_end_r_reg(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_0(\bank_cntrl[0].bank0_n_62 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[0].bank0_n_72 ),
        .\q_entry_r_reg[0] (\bank_cntrl[5].bank0_n_27 ),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1] (\bank_cntrl[0].bank0_n_38 ),
        .\q_entry_r_reg[1]_0 (idle_r_lcl_reg_1),
        .\q_entry_r_reg[1]_1 (idle_cnt_0[0]),
        .\q_entry_r_reg[1]_2 (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[2] (\bank_cntrl[0].bank0_n_41 ),
        .\q_entry_r_reg[2]_0 (rb_hit_busy_cnt_0[1]),
        .q_has_rd_r_reg(q_has_rd_r_reg),
        .\ras_timer_r[0]_i_4 (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r[1]_i_10 (passing_open_bank[7:1]),
        .\ras_timer_r[1]_i_5 (\bank_cntrl[4].bank0_n_49 ),
        .\ras_timer_r[1]_i_5_0 (\bank_cntrl[5].bank0_n_62 ),
        .\ras_timer_r[1]_i_5_1 (\bank_cntrl[3].bank0_n_40 ),
        .\ras_timer_r[1]_i_5_2 (\bank_cntrl[1].bank0_n_35 ),
        .\ras_timer_r[1]_i_5_3 (\bank_cntrl[2].bank0_n_39 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[7].bank0_n_34 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[4].bank0_n_50 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[5].bank0_n_60 ),
        .\ras_timer_r_reg[0]_2 (\bank_cntrl[6].bank0_n_46 ),
        .\ras_timer_r_reg[0]_3 (\bank_cntrl[2].bank0_n_38 ),
        .\ras_timer_r_reg[0]_4 (\bank_cntrl[1].bank0_n_34 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[0].bank0_n_59 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[0].bank0_n_60 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[7].bank0_n_28 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[6].bank0_n_47 ),
        .ras_timer_zero_r_reg(\bank_cntrl[0].bank0_n_43 ),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] (\bank_cntrl[2].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] (\bank_cntrl[0].bank0_n_40 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\bank_cntrl[3].bank0_n_25 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (\bank_cntrl[4].bank0_n_26 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\bank_cntrl[5].bank0_n_40 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (rb_hit_busy_r_reg_6),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\bank_cntrl[7].bank0_n_33 ),
        .rb_hit_busy_r(rb_hit_busy_r[0]),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rd_this_rank_r(rd_this_rank_r[0]),
        .\rd_this_rank_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .rd_wr_r(rd_wr_r[0]),
        .rd_wr_r_lcl_reg(rts_col),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r[2:0]),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[3:0]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[0]),
        .req_priority_r_reg(bank_common0_n_1),
        .\req_row_r_lcl_reg[12] ({\req_row_r_lcl_reg[12]_0 [0],row_addr[11],\bank_cntrl[0].bank0_n_48 ,row_addr[9:0]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg(\bank_cntrl[0].bank0_n_3 ),
        .req_wr_r_lcl_reg_0(\bank_cntrl[0].bank0_n_39 ),
        .rnk_config_strobe(rnk_config_strobe),
        .rnk_config_valid_r_lcl_reg(\bank_cntrl[1].bank0_n_32 ),
        .rnk_config_valid_r_lcl_reg_0(arb_mux0_n_58),
        .row(row),
        .row_cmd_wr(row_cmd_wr[0]),
        .\rtp_timer_r_reg[0] (wait_for_maint_r_lcl_reg),
        .set_order_q(\bank_queue0/set_order_q_61 ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_60 ),
        .wait_for_maint_r(wait_for_maint_r_6),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[0]));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized0 \bank_cntrl[1].bank0 
       (.D(\bank_queue0/q_entry_ns_25 ),
        .Q({Q[0],sending_col[1]}),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[1]),
        .act_wait_r_lcl_reg(\bank_cntrl[1].bank0_n_41 ),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(periodic_rd_cntr_r_reg),
        .auto_pre_r_lcl_reg_0(maint_wip_r),
        .bm_end_r1_reg(\bank_cntrl[1].bank0_n_34 ),
        .bm_end_r1_reg_0(\bank_cntrl[1].bank0_n_35 ),
        .col_addr(col_addr[23:16]),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[5].bank0_n_46 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_10 ),
        .demand_act_priority_r_reg(\bank_cntrl[1].bank0_n_42 ),
        .demand_priority_r(\bank_state0/demand_priority_r_9 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_14 ),
        .demand_priority_r_reg(\bank_cntrl[1].bank0_n_32 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_13 ),
        .demanded_prior_r_reg(\bank_cntrl[1].bank0_n_58 ),
        .demanded_prior_r_reg_0(\bank_cntrl[2].bank0_n_58 ),
        .demanded_prior_r_reg_1(\bank_cntrl[7].bank0_n_52 ),
        .demanded_prior_r_reg_2(\bank_cntrl[4].bank0_n_27 ),
        .demanded_prior_r_reg_3(\bank_cntrl[4].bank0_n_44 ),
        .demanded_prior_r_reg_4(\bank_cntrl[6].bank0_n_28 ),
        .demanded_prior_r_reg_5(arb_mux0_n_65),
        .demanded_prior_r_reg_6(\bank_cntrl[3].bank0_n_32 ),
        .demanded_prior_r_reg_7(arb_mux0_n_72),
        .demanded_prior_r_reg_8(arb_mux0_n_68),
        .demanded_prior_r_reg_9(\bank_cntrl[5].bank0_n_82 ),
        .\grant_r[2]_i_3__1 (arb_mux0_n_61),
        .\grant_r[7]_i_12__1 (\grant_r_reg[7]_2 ),
        .\grant_r_reg[1] (\bank_cntrl[1].bank0_n_30 ),
        .\grant_r_reg[1]_0 (\bank_cntrl[1].bank0_n_56 ),
        .\grant_r_reg[1]_1 (\bank_cntrl[1].bank0_n_57 ),
        .\grant_r_reg[1]_2 (\bank_cntrl[1].bank0_n_59 ),
        .\grant_r_reg[1]_3 (arb_mux0_n_59),
        .\grant_r_reg[1]_4 (arb_mux0_n_60),
        .\grant_r_reg[1]_5 (insert_maint_r),
        .\grant_r_reg[2] (rtc[0]),
        .granted_row_ns(granted_row_ns),
        .granted_row_r_reg(\bank_cntrl[6].bank0_n_67 ),
        .granted_row_r_reg_0(\bank_cntrl[4].bank0_n_77 ),
        .granted_row_r_reg_1(\bank_cntrl[0].bank0_n_78 ),
        .granted_row_r_reg_2(\bank_cntrl[3].bank0_n_62 ),
        .granted_row_r_reg_3(\bank_cntrl[2].bank0_n_66 ),
        .head_r_lcl_reg(\bank_cntrl[1].bank0_n_14 ),
        .head_r_lcl_reg_0(\bank_cntrl[4].bank0_n_43 ),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .idle_r(idle_r[1]),
        .idle_r_lcl_reg(idle_r_lcl_reg_8),
        .idle_r_lcl_reg_0(\bank_cntrl[1].bank0_n_38 ),
        .in0(in0),
        .maint_hit(maint_hit[1]),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_8 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_4 ),
        .\order_q_r_reg[0] (\bank_cntrl[1].bank0_n_8 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[1].bank0_n_60 ),
        .\order_q_r_reg[0]_1 (\bank_cntrl[5].bank0_n_34 ),
        .\order_q_r_reg[0]_2 (\order_q_r_reg[0] ),
        .\order_q_r_reg[1] (\bank_cntrl[2].bank0_n_28 ),
        .\order_q_r_reg[2] (\order_q_r_reg[1] ),
        .\order_q_r_reg[2]_0 (\order_q_r_reg[2] ),
        .ordered_r(ordered_r[1]),
        .pass_open_bank_r_lcl_reg(\bank_cntrl[1].bank0_n_24 ),
        .pass_open_bank_r_lcl_reg_0(\bank_cntrl[1].bank0_n_25 ),
        .pass_open_bank_r_lcl_reg_1(\bank_cntrl[1].bank0_n_26 ),
        .pass_open_bank_r_lcl_reg_2(\bank_cntrl[1].bank0_n_27 ),
        .pass_open_bank_r_lcl_reg_3(bank_common0_n_32),
        .passing_open_bank({passing_open_bank[7:2],passing_open_bank[0]}),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_0(sending_row[1]),
        .pre_passing_open_bank_r_reg(passing_open_bank[1]),
        .pre_wait_r_reg(wait_for_maint_r_lcl_reg),
        .\q_entry_r_reg[0] (\bank_cntrl[5].bank0_n_32 ),
        .\q_entry_r_reg[0]_0 (\bank_cntrl[0].bank0_n_31 ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1] (idle_cnt_0[0]),
        .\q_entry_r_reg[1]_0 (idle_r_lcl_reg_1),
        .\q_entry_r_reg[1]_1 (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[1]_2 (\bank_cntrl[5].bank0_n_31 ),
        .\q_entry_r_reg[2] (\bank_cntrl[1].bank0_n_40 ),
        .\ras_timer_r[0]_i_2__0 (\bank_cntrl[6].bank0_n_46 ),
        .\ras_timer_r[0]_i_2__0_0 (\bank_cntrl[5].bank0_n_60 ),
        .\ras_timer_r[0]_i_2__0_1 (\bank_cntrl[7].bank0_n_34 ),
        .\ras_timer_r[0]_i_2__0_2 (\bank_cntrl[4].bank0_n_50 ),
        .\ras_timer_r[0]_i_2__0_3 (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r[0]_i_2__0_4 (\bank_cntrl[2].bank0_n_38 ),
        .\ras_timer_r[1]_i_2__0 (\bank_cntrl[6].bank0_n_47 ),
        .\ras_timer_r[1]_i_2__0_0 (\bank_cntrl[5].bank0_n_62 ),
        .\ras_timer_r[1]_i_2__0_1 (\bank_cntrl[7].bank0_n_28 ),
        .\ras_timer_r[1]_i_2__0_2 (\bank_cntrl[4].bank0_n_49 ),
        .\ras_timer_r[1]_i_2__0_3 (\bank_cntrl[3].bank0_n_40 ),
        .\ras_timer_r[1]_i_2__0_4 (\bank_cntrl[2].bank0_n_39 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[0].bank0_n_59 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[0].bank0_n_60 ),
        .ras_timer_zero_r_reg(\bank_cntrl[1].bank0_n_37 ),
        .ras_timer_zero_r_reg_0(\bank_cntrl[1].bank0_n_62 ),
        .ras_timer_zero_r_reg_1(\bank_cntrl[1].bank0_n_63 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (\bank_cntrl[2].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\bank_cntrl[3].bank0_n_25 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\bank_cntrl[4].bank0_n_26 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\bank_cntrl[5].bank0_n_40 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (rb_hit_busy_r_reg_6),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\bank_cntrl[7].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (\bank_cntrl[1].bank0_n_36 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (pre_bm_end_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (rb_hit_busy_r_reg),
        .rb_hit_busy_r(rb_hit_busy_r[1]),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg_1),
        .rd_this_rank_r(rd_this_rank_r[1]),
        .rd_wr_r_lcl_reg(rd_wr_r[1]),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r[5:3]),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[7:4]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[1]),
        .req_priority_r_reg(bank_common0_n_1),
        .\req_row_r_lcl_reg[12] ({\req_row_r_lcl_reg[12]_0 [1],row_addr[24],\bank_cntrl[1].bank0_n_45 ,row_addr[22:13]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg(\bank_cntrl[1].bank0_n_3 ),
        .req_wr_r_lcl_reg_0(\bank_cntrl[1].bank0_n_29 ),
        .\rnk_config_strobe_r[0]_i_6 (arb_mux0_n_62),
        .\rnk_config_strobe_r[0]_i_6_0 (\bank_cntrl[5].bank0_n_47 ),
        .row(row),
        .row_cmd_wr(row_cmd_wr[1]),
        .row_hit_r_reg(row_hit_r_reg_1),
        .rtc(rtc[1]),
        .set_order_q(\bank_queue0/set_order_q_57 ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .\starve_limit_cntr_r_reg[3] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_54 ),
        .wait_for_maint_r(wait_for_maint_r_7),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[1]));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized1 \bank_cntrl[2].bank0 
       (.D(\maint_controller.maint_hit_busies_ns [2]),
        .Q(Q[0]),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[2]),
        .act_wait_r_lcl_reg(\bank_cntrl[2].bank0_n_42 ),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(periodic_rd_cntr_r_reg),
        .auto_pre_r_lcl_reg_0(maint_wip_r),
        .bm_end_r1_reg(\bank_cntrl[2].bank0_n_38 ),
        .bm_end_r1_reg_0(\bank_cntrl[2].bank0_n_39 ),
        .col_addr(col_addr[36:29]),
        .col_wait_r_reg(\bank_cntrl[2].bank0_n_64 ),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[6].bank0_n_40 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_16 ),
        .demand_act_priority_r_reg(\bank_cntrl[2].bank0_n_44 ),
        .demand_priority_r(\bank_state0/demand_priority_r_14 ),
        .demand_priority_r_reg(\bank_cntrl[2].bank0_n_37 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_13 ),
        .demanded_prior_r_reg(\bank_cntrl[2].bank0_n_58 ),
        .demanded_prior_r_reg_0(\bank_cntrl[1].bank0_n_56 ),
        .\grant_r[5]_i_7__1 (rtc[1]),
        .\grant_r_reg[2] (\grant_r_reg[2]_0 ),
        .\grant_r_reg[2]_0 (arb_mux0_n_64),
        .\grant_r_reg[2]_1 (arb_mux0_n_63),
        .\grant_r_reg[2]_2 (insert_maint_r),
        .\grant_r_reg[6] (\bank_cntrl[3].bank0_n_62 ),
        .head_r_lcl_reg(\bank_cntrl[2].bank0_n_15 ),
        .head_r_lcl_reg_0(\bank_cntrl[4].bank0_n_45 ),
        .head_r_lcl_reg_1(head_r_lcl_reg_2),
        .idle_r(idle_r[2]),
        .idle_r_lcl_reg(idle_r_lcl_reg_2),
        .in0(in0),
        .\maint_controller.maint_hit_busies_r_reg[2] (\maint_controller.maint_hit_busies_r_reg[4] ),
        .\maint_controller.maint_hit_busies_r_reg[2]_0 (\maint_controller.maint_hit_busies_r [2]),
        .maint_hit(maint_hit[1]),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_12 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_3 ),
        .order_cnt_0(order_cnt_0),
        .\order_q_r_reg[0] (\bank_cntrl[5].bank0_n_34 ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[1] (bank_common0_n_10),
        .\order_q_r_reg[1]_0 (bank_common0_n_40),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1] ),
        .\order_q_r_reg[2] (\order_q_r_reg[2] ),
        .ordered_r(ordered_r[2]),
        .ordered_r_lcl_reg(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_0(\bank_cntrl[2].bank0_n_28 ),
        .ordered_r_lcl_reg_1(\bank_cntrl[2].bank0_n_29 ),
        .ordered_r_lcl_reg_2(\bank_cntrl[2].bank0_n_30 ),
        .ordered_r_lcl_reg_3(\bank_cntrl[2].bank0_n_31 ),
        .p_14_in(\bank_state0/p_14_in_15 ),
        .pass_open_bank_r_lcl_reg(bank_common0_n_35),
        .passing_open_bank({passing_open_bank[7:3],passing_open_bank[1:0]}),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(\bank_cntrl[2].bank0_n_32 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[2].bank0_n_33 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[2].bank0_n_34 ),
        .pre_bm_end_r_reg_2(\bank_cntrl[2].bank0_n_61 ),
        .pre_bm_end_r_reg_3(\bank_cntrl[2].bank0_n_62 ),
        .pre_bm_end_r_reg_4(\bank_cntrl[2].bank0_n_63 ),
        .pre_bm_end_r_reg_5(sending_row[2]),
        .pre_passing_open_bank_r_reg(passing_open_bank[2]),
        .pre_wait_r_reg(wait_for_maint_r_lcl_reg_0),
        .\q_entry_r_reg[0] (\bank_cntrl[5].bank0_n_50 ),
        .\q_entry_r_reg[0]_0 (\bank_cntrl[5].bank0_n_48 ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1] (\bank_queue0/q_entry_ns [1]),
        .\q_entry_r_reg[1]_0 (\bank_cntrl[6].bank0_n_35 ),
        .\q_entry_r_reg[1]_1 (idle_r_lcl_reg_1),
        .\q_entry_r_reg[1]_2 (\bank_cntrl[1].bank0_n_24 ),
        .\q_entry_r_reg[1]_3 (\bank_cntrl[4].bank0_n_38 ),
        .\q_entry_r_reg[1]_4 (\bank_cntrl[5].bank0_n_49 ),
        .\q_entry_r_reg[1]_5 (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[1]_6 (\bank_cntrl[5].bank0_n_51 ),
        .\q_entry_r_reg[1]_7 (\bank_cntrl[3].bank0_n_41 ),
        .\q_entry_r_reg[1]_8 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[2] (\bank_cntrl[2].bank0_n_59 ),
        .\q_entry_r_reg[2]_0 (\bank_queue0/q_entry_ns_24 ),
        .\q_entry_r_reg[2]_1 (idle_cnt_0[0]),
        .\ras_timer_r[0]_i_3__0 (\bank_cntrl[5].bank0_n_60 ),
        .\ras_timer_r[1]_i_3__0 (\bank_cntrl[5].bank0_n_62 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[1].bank0_n_34 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[7].bank0_n_34 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[6].bank0_n_46 ),
        .\ras_timer_r_reg[0]_2 (\bank_cntrl[0].bank0_n_59 ),
        .\ras_timer_r_reg[0]_3 (\bank_cntrl[4].bank0_n_50 ),
        .\ras_timer_r_reg[0]_4 (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[1].bank0_n_35 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[7].bank0_n_28 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[6].bank0_n_47 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[0].bank0_n_60 ),
        .\ras_timer_r_reg[1]_3 (\bank_cntrl[4].bank0_n_49 ),
        .\ras_timer_r_reg[1]_4 (\bank_cntrl[3].bank0_n_40 ),
        .ras_timer_zero_r_reg(\bank_cntrl[2].bank0_n_65 ),
        .ras_timer_zero_r_reg_0(\bank_cntrl[2].bank0_n_66 ),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\bank_cntrl[3].bank0_n_25 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (\bank_cntrl[4].bank0_n_26 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\bank_cntrl[2].bank0_n_40 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\bank_cntrl[5].bank0_n_40 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (rb_hit_busy_r_reg_6),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\bank_cntrl[7].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (pre_bm_end_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] (wait_for_maint_r_lcl_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (pre_bm_end_r_reg_0),
        .rb_hit_busy_r(rb_hit_busy_r[2]),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg_2),
        .rd_this_rank_r(rd_this_rank_r[2]),
        .\rd_this_rank_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg[0]),
        .rd_wr_r_lcl_reg_0(\bank_cntrl[2].bank0_n_26 ),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r[8:6]),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[11:8]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[2]),
        .req_priority_r_reg(bank_common0_n_1),
        .\req_row_r_lcl_reg[12] ({\req_row_r_lcl_reg[12]_0 [11],row_addr[37],\bank_cntrl[2].bank0_n_47 ,row_addr[35],\req_row_r_lcl_reg[12]_0 [10:2]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg(\bank_cntrl[2].bank0_n_3 ),
        .\rnk_config_strobe_r[0]_i_5 (\bank_cntrl[3].bank0_n_38 ),
        .\rnk_config_strobe_r[0]_i_5_0 (arb_mux0_n_65),
        .\rnk_config_strobe_r[0]_i_5_1 (\bank_cntrl[4].bank0_n_27 ),
        .\rnk_config_strobe_r[0]_i_5_2 (\bank_cntrl[6].bank0_n_28 ),
        .\rnk_config_strobe_r[0]_i_5_3 (\bank_cntrl[1].bank0_n_30 ),
        .row(row),
        .row_cmd_wr(row_cmd_wr[2]),
        .row_hit_r_reg(row_hit_r_reg_2),
        .row_hit_r_reg_0(row_hit_r_reg_3),
        .rtc(rtc[2]),
        .set_order_q(\bank_queue0/set_order_q_52 ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_53 ),
        .wait_for_maint_r(wait_for_maint_r_11),
        .wait_for_maint_r_lcl_reg(\bank_cntrl[2].bank0_n_43 ),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[2]));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized2 \bank_cntrl[3].bank0 
       (.D(\bank_queue0/q_entry_ns ),
        .Q({sending_col[7],sending_col[3]}),
        .accept_internal_r_i_2(idle_r_lcl_reg_2),
        .accept_internal_r_i_2_0(idle_r_lcl_reg_8),
        .accept_internal_r_i_2_1(idle_r_lcl_reg_3),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[3]),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg[0]),
        .adv_order_q(adv_order_q),
        .bm_end_r1_reg(\bank_cntrl[3].bank0_n_39 ),
        .bm_end_r1_reg_0(\bank_cntrl[3].bank0_n_40 ),
        .\cmd_pipe_plus.mc_address[23]_i_4 (\bank_cntrl[2].bank0_n_47 ),
        .col_addr(col_addr[49:42]),
        .col_wait_r_reg({\grant_r_reg[7] [0],sending_row[2]}),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[6].bank0_n_41 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_21 ),
        .demand_act_priority_r_reg(\bank_cntrl[3].bank0_n_45 ),
        .demand_priority_r(\bank_state0/demand_priority_r_20 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_45 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_19 ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_44 ),
        .demanded_prior_r_reg(\bank_cntrl[3].bank0_n_38 ),
        .demanded_prior_r_reg_0(\bank_cntrl[6].bank0_n_42 ),
        .\grant_r[4]_i_4__1 (arb_mux0_n_29),
        .\grant_r[4]_i_4__1_0 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[0] (arb_mux0_n_104),
        .\grant_r_reg[3] (\bank_cntrl[3].bank0_n_32 ),
        .\grant_r_reg[3]_0 (arb_mux0_n_66),
        .\grant_r_reg[3]_1 (arb_mux0_n_67),
        .\grant_r_reg[3]_2 (insert_maint_r),
        .head_r_lcl_reg(\bank_cntrl[3].bank0_n_15 ),
        .head_r_lcl_reg_0(\bank_cntrl[4].bank0_n_48 ),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .idle_r(idle_r[3]),
        .idle_r_lcl_reg(\bank_cntrl[3].bank0_n_36 ),
        .idle_r_lcl_reg_0(idle_r_lcl_reg_7),
        .idle_r_lcl_reg_1(\bank_cntrl[3].bank0_n_44 ),
        .in0(in0),
        .\maint_controller.maint_hit_busies_r_reg[3] (\bank_cntrl[3].bank0_n_30 ),
        .\maint_controller.maint_rdy_r1_i_2 (\maint_controller.maint_hit_busies_r [3]),
        .maint_hit(maint_hit[1]),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_18 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_2 ),
        .\order_q_r_reg[0] (\bank_cntrl[3].bank0_n_8 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[3].bank0_n_33 ),
        .\order_q_r_reg[0]_1 (\bank_cntrl[5].bank0_n_34 ),
        .\order_q_r_reg[0]_2 (\order_q_r_reg[0] ),
        .\order_q_r_reg[1] (\bank_cntrl[2].bank0_n_28 ),
        .\order_q_r_reg[2] (\order_q_r_reg[1] ),
        .\order_q_r_reg[2]_0 (\order_q_r_reg[2] ),
        .ordered_r(ordered_r[3]),
        .pass_open_bank_r_lcl_reg(\bank_cntrl[3].bank0_n_26 ),
        .pass_open_bank_r_lcl_reg_0(\bank_cntrl[3].bank0_n_27 ),
        .pass_open_bank_r_lcl_reg_1(\bank_cntrl[3].bank0_n_29 ),
        .pass_open_bank_r_lcl_reg_2(bank_common0_n_37),
        .pass_open_bank_r_lcl_reg_3(periodic_rd_cntr_r_reg),
        .pass_open_bank_r_lcl_reg_4(maint_wip_r),
        .passing_open_bank({passing_open_bank[7:4],passing_open_bank[2:0]}),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(\bank_cntrl[3].bank0_n_25 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[3].bank0_n_28 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[3].bank0_n_60 ),
        .pre_passing_open_bank_r_reg(passing_open_bank[3]),
        .pre_wait_r_reg(wait_for_maint_r_lcl_reg_0),
        .\q_entry_r_reg[0] (\bank_cntrl[5].bank0_n_52 ),
        .\q_entry_r_reg[0]_0 (\bank_cntrl[5].bank0_n_29 ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1] (\bank_cntrl[3].bank0_n_41 ),
        .\q_entry_r_reg[1]_0 (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[1]_1 (\bank_cntrl[5].bank0_n_30 ),
        .\q_entry_r_reg[2] (\bank_cntrl[3].bank0_n_58 ),
        .\ras_timer_r[0]_i_2__2 (\bank_cntrl[1].bank0_n_34 ),
        .\ras_timer_r[0]_i_2__2_0 (\bank_cntrl[0].bank0_n_59 ),
        .\ras_timer_r[0]_i_2__2_1 (\bank_cntrl[7].bank0_n_34 ),
        .\ras_timer_r[0]_i_2__2_2 (\bank_cntrl[4].bank0_n_50 ),
        .\ras_timer_r[0]_i_2__2_3 (\bank_cntrl[5].bank0_n_60 ),
        .\ras_timer_r[0]_i_2__2_4 (\bank_cntrl[6].bank0_n_46 ),
        .\ras_timer_r[1]_i_2__2 (\bank_cntrl[1].bank0_n_35 ),
        .\ras_timer_r[1]_i_2__2_0 (\bank_cntrl[0].bank0_n_60 ),
        .\ras_timer_r[1]_i_2__2_1 (\bank_cntrl[7].bank0_n_28 ),
        .\ras_timer_r[1]_i_2__2_2 (\bank_cntrl[4].bank0_n_49 ),
        .\ras_timer_r[1]_i_2__2_3 (\bank_cntrl[5].bank0_n_62 ),
        .\ras_timer_r[1]_i_2__2_4 (\bank_cntrl[6].bank0_n_47 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[2].bank0_n_38 ),
        .\ras_timer_r_reg[0]_0 (rb_hit_busies_r),
        .\ras_timer_r_reg[1] (\bank_cntrl[2].bank0_n_39 ),
        .ras_timer_zero_r_reg(\bank_cntrl[3].bank0_n_61 ),
        .ras_timer_zero_r_reg_0(\bank_cntrl[3].bank0_n_62 ),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] (\bank_cntrl[2].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] (\bank_cntrl[3].bank0_n_59 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (\bank_cntrl[3].bank0_n_42 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\bank_cntrl[4].bank0_n_26 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\bank_cntrl[5].bank0_n_40 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (rb_hit_busy_r_reg_6),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\bank_cntrl[7].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (pre_bm_end_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (wait_for_maint_r_lcl_reg),
        .rb_hit_busy_r(rb_hit_busy_r[3]),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg_3),
        .rd_this_rank_r(rd_this_rank_r[3]),
        .rd_wr_r_lcl_reg(rd_wr_r[3]),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r[11:9]),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[15:12]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[3]),
        .req_priority_r_reg(bank_common0_n_1),
        .\req_row_r_lcl_reg[10] (\bank_cntrl[3].bank0_n_63 ),
        .\req_row_r_lcl_reg[12] ({\req_row_r_lcl_reg[12]_0 [12],row_addr[50],row_addr[48:39]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg(\bank_cntrl[3].bank0_n_3 ),
        .req_wr_r_lcl_reg_0(\bank_cntrl[3].bank0_n_31 ),
        .rnk_config_strobe(rnk_config_strobe),
        .\rnk_config_strobe_r_reg[0] (\bank_cntrl[3].bank0_n_35 ),
        .rnk_config_valid_r_lcl_reg(rtc[2]),
        .rnk_config_valid_r_lcl_reg_0(\bank_cntrl[1].bank0_n_60 ),
        .rnk_config_valid_r_lcl_reg_1(\bank_cntrl[4].bank0_n_76 ),
        .row(row),
        .row_cmd_wr(row_cmd_wr[2]),
        .row_hit_r_reg(row_hit_r_reg_4),
        .rtc(rtc[3]),
        .set_order_q(\bank_queue0/set_order_q_56 ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .\starve_limit_cntr_r_reg[3] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_51 ),
        .wait_for_maint_r(wait_for_maint_r_17),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[3]));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized3 \bank_cntrl[4].bank0 
       (.D(q_entry_ns),
        .E(idle_r_lcl_reg[1]),
        .Q(sending_col[4]),
        .accept_internal_r_reg(accept_r_reg_0),
        .accept_internal_r_reg_0(idle_r_lcl_reg_5),
        .accept_internal_r_reg_1(idle_r_lcl_reg_6),
        .accept_internal_r_reg_2(idle_r_lcl_reg_0),
        .accept_internal_r_reg_3(\bank_cntrl[3].bank0_n_36 ),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[4]),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg[1]),
        .act_wait_r_lcl_reg_0(\bank_cntrl[4].bank0_n_52 ),
        .act_wait_r_lcl_reg_1(\order_q_r_reg[1] ),
        .adv_order_q(adv_order_q),
        .app_en_r2_reg(\bank_queue0/q_entry_ns_26 ),
        .app_en_r2_reg_0(\bank_cntrl[4].bank0_n_45 ),
        .app_en_r2_reg_1(\bank_queue0/q_entry_ns_22 [2:1]),
        .auto_pre_r_lcl_reg(periodic_rd_cntr_r_reg),
        .auto_pre_r_lcl_reg_0(maint_wip_r),
        .bm_end_r1_reg(\bank_cntrl[4].bank0_n_49 ),
        .bm_end_r1_reg_0(\bank_cntrl[4].bank0_n_50 ),
        .col_addr(col_addr[62:55]),
        .col_wait_r_reg(\grant_r_reg[7] [1]),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[3].bank0_n_28 ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[0].bank0_n_72 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_31 ),
        .demand_act_priority_r_reg(\bank_cntrl[4].bank0_n_54 ),
        .demand_priority_r(\bank_state0/demand_priority_r_30 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_29 ),
        .demanded_prior_r_reg(\bank_cntrl[5].bank0_n_82 ),
        .demanded_prior_r_reg_0(\bank_cntrl[6].bank0_n_28 ),
        .demanded_prior_r_reg_1(\bank_cntrl[7].bank0_n_52 ),
        .demanded_prior_r_reg_2(\bank_cntrl[1].bank0_n_30 ),
        .demanded_prior_r_reg_3(arb_mux0_n_52),
        .demanded_prior_r_reg_4(\bank_cntrl[3].bank0_n_32 ),
        .demanded_prior_r_reg_5(\bank_cntrl[2].bank0_n_58 ),
        .demanded_prior_r_reg_6(arb_mux0_n_62),
        .demanded_prior_r_reg_7(\bank_cntrl[7].bank0_n_54 ),
        .\grant_r_reg[1] (arb_mux0_n_45),
        .\grant_r_reg[4] (\bank_cntrl[4].bank0_n_27 ),
        .\grant_r_reg[4]_0 (\bank_cntrl[4].bank0_n_35 ),
        .\grant_r_reg[4]_1 (\bank_cntrl[4].bank0_n_44 ),
        .\grant_r_reg[4]_2 (arb_mux0_n_69),
        .\grant_r_reg[4]_3 (\grant_r_reg[7]_2 ),
        .\grant_r_reg[4]_4 (arb_mux0_n_32),
        .\grant_r_reg[4]_5 (arb_mux0_n_31),
        .\grant_r_reg[4]_6 (insert_maint_r),
        .granted_row_r_reg(\bank_cntrl[5].bank0_n_91 ),
        .head_r_lcl_reg(\bank_cntrl[4].bank0_n_15 ),
        .head_r_lcl_reg_0(head_r_lcl_reg_1),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .head_r_lcl_reg_2(head_r_lcl_reg),
        .head_r_lcl_reg_3(\bank_cntrl[5].bank0_n_83 ),
        .head_r_lcl_reg_4(\bank_cntrl[5].bank0_n_64 ),
        .head_r_lcl_reg_5(\bank_cntrl[5].bank0_n_37 ),
        .head_r_lcl_reg_6(\bank_cntrl[5].bank0_n_87 ),
        .idle_r(idle_r[4]),
        .idle_r_lcl_reg(idle_cnt_0[0]),
        .idle_r_lcl_reg_0(idle_cnt_0[1]),
        .idle_r_lcl_reg_1(\bank_cntrl[4].bank0_n_40 ),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_4),
        .idle_r_lcl_reg_3(\bank_queue0/q_entry_ns_25 ),
        .idle_r_lcl_reg_4(\bank_cntrl[4].bank0_n_53 ),
        .idle_r_lcl_reg_5(\bank_cntrl[4].bank0_n_70 ),
        .in0(in0),
        .maint_hit(maint_hit[1]),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_28 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_1 ),
        .\order_q_r_reg[0] (\bank_cntrl[4].bank0_n_8 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[4].bank0_n_29 ),
        .\order_q_r_reg[0]_1 (rtc[4]),
        .\order_q_r_reg[0]_2 (\bank_cntrl[4].bank0_n_31 ),
        .\order_q_r_reg[0]_3 (\bank_cntrl[4].bank0_n_76 ),
        .\order_q_r_reg[0]_4 (\bank_cntrl[5].bank0_n_34 ),
        .\order_q_r_reg[0]_5 (\order_q_r_reg[0] ),
        .\order_q_r_reg[1] (\bank_cntrl[2].bank0_n_28 ),
        .\order_q_r_reg[2] (\order_q_r_reg[2] ),
        .ordered_r(ordered_r[4]),
        .p_12_in49_in(\arb_row_col0/config_arb0/p_12_in49_in ),
        .p_9_in(p_9_in),
        .pass_open_bank_r_lcl_reg(\bank_queue0/q_entry_ns_23 ),
        .pass_open_bank_r_lcl_reg_0(bank_common0_n_39),
        .passing_open_bank({passing_open_bank[7:5],passing_open_bank[3:0]}),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(\bank_cntrl[4].bank0_n_26 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[4].bank0_n_34 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[4].bank0_n_37 ),
        .pre_bm_end_r_reg_2(\bank_cntrl[4].bank0_n_38 ),
        .pre_bm_end_r_reg_3(\bank_cntrl[4].bank0_n_43 ),
        .pre_bm_end_r_reg_4(\bank_queue0/q_entry_ns_24 ),
        .pre_bm_end_r_reg_5(\bank_queue0/q_entry_ns [2]),
        .pre_bm_end_r_reg_6(\bank_cntrl[4].bank0_n_48 ),
        .pre_bm_end_r_reg_7(\bank_cntrl[4].bank0_n_72 ),
        .pre_bm_end_r_reg_8(\bank_cntrl[4].bank0_n_75 ),
        .pre_passing_open_bank_r_reg(passing_open_bank[4]),
        .pre_wait_r_reg(wait_for_maint_r_lcl_reg_0),
        .\q_entry_r[1]_i_3__3 ({idle_r[7:6],idle_r[3:1]}),
        .\q_entry_r[1]_i_3__3_0 (idle_r_lcl_reg[0]),
        .\q_entry_r_reg[0] (\bank_cntrl[2].bank0_n_62 ),
        .\q_entry_r_reg[0]_0 (\bank_cntrl[5].bank0_n_54 ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1] (\bank_cntrl[5].bank0_n_27 ),
        .\q_entry_r_reg[1]_0 (\bank_cntrl[0].bank0_n_62 ),
        .\q_entry_r_reg[1]_1 (\bank_cntrl[5].bank0_n_53 ),
        .\q_entry_r_reg[1]_2 (\bank_cntrl[1].bank0_n_24 ),
        .\q_entry_r_reg[1]_3 (\bank_cntrl[5].bank0_n_86 ),
        .\q_entry_r_reg[1]_4 (\bank_cntrl[6].bank0_n_29 ),
        .\q_entry_r_reg[2] (\bank_cntrl[4].bank0_n_71 ),
        .\q_entry_r_reg[2]_0 (rb_hit_busy_cnt_0[1]),
        .\q_entry_r_reg[2]_1 (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[2]_10 (\bank_cntrl[5].bank0_n_39 ),
        .\q_entry_r_reg[2]_11 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[2]_12 (\bank_cntrl[6].bank0_n_36 ),
        .\q_entry_r_reg[2]_13 (\bank_cntrl[3].bank0_n_26 ),
        .\q_entry_r_reg[2]_14 (\bank_cntrl[5].bank0_n_41 ),
        .\q_entry_r_reg[2]_15 (\bank_cntrl[1].bank0_n_25 ),
        .\q_entry_r_reg[2]_16 (\bank_cntrl[2].bank0_n_34 ),
        .\q_entry_r_reg[2]_17 (bank_common0_n_30),
        .\q_entry_r_reg[2]_18 (\bank_cntrl[1].bank0_n_40 ),
        .\q_entry_r_reg[2]_19 (\bank_cntrl[5].bank0_n_31 ),
        .\q_entry_r_reg[2]_2 (\bank_cntrl[0].bank0_n_41 ),
        .\q_entry_r_reg[2]_20 (\bank_cntrl[5].bank0_n_51 ),
        .\q_entry_r_reg[2]_21 (\bank_cntrl[2].bank0_n_59 ),
        .\q_entry_r_reg[2]_22 (\bank_cntrl[5].bank0_n_30 ),
        .\q_entry_r_reg[2]_23 (\bank_cntrl[3].bank0_n_58 ),
        .\q_entry_r_reg[2]_24 (\bank_cntrl[2].bank0_n_61 ),
        .\q_entry_r_reg[2]_25 (\bank_cntrl[2].bank0_n_63 ),
        .\q_entry_r_reg[2]_26 (\q_entry_r_reg[2]_0 ),
        .\q_entry_r_reg[2]_27 (\bank_cntrl[5].bank0_n_84 ),
        .\q_entry_r_reg[2]_28 (bank_common0_n_43),
        .\q_entry_r_reg[2]_29 (\bank_cntrl[5].bank0_n_63 ),
        .\q_entry_r_reg[2]_3 (\bank_cntrl[0].bank0_n_38 ),
        .\q_entry_r_reg[2]_30 (\bank_cntrl[5].bank0_n_38 ),
        .\q_entry_r_reg[2]_31 (\bank_cntrl[3].bank0_n_60 ),
        .\q_entry_r_reg[2]_32 (\bank_cntrl[6].bank0_n_32 ),
        .\q_entry_r_reg[2]_33 (\bank_cntrl[5].bank0_n_36 ),
        .\q_entry_r_reg[2]_4 (bank_common0_n_12),
        .\q_entry_r_reg[2]_5 (idle_r_lcl_reg_1),
        .\q_entry_r_reg[2]_6 (\bank_cntrl[0].bank0_n_40 ),
        .\q_entry_r_reg[2]_7 (\bank_cntrl[7].bank0_n_30 ),
        .\q_entry_r_reg[2]_8 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_9 (\bank_cntrl[5].bank0_n_43 ),
        .\ras_timer_r[0]_i_2__3 (\bank_cntrl[2].bank0_n_38 ),
        .\ras_timer_r[0]_i_2__3_0 (\bank_cntrl[1].bank0_n_34 ),
        .\ras_timer_r[0]_i_2__3_1 (\bank_cntrl[0].bank0_n_59 ),
        .\ras_timer_r[0]_i_2__3_2 (\bank_cntrl[7].bank0_n_34 ),
        .\ras_timer_r[0]_i_2__3_3 (\bank_cntrl[6].bank0_n_46 ),
        .\ras_timer_r[0]_i_2__3_4 (\bank_cntrl[5].bank0_n_60 ),
        .\ras_timer_r[1]_i_2__3 (\bank_cntrl[2].bank0_n_39 ),
        .\ras_timer_r[1]_i_2__3_0 (\bank_cntrl[1].bank0_n_35 ),
        .\ras_timer_r[1]_i_2__3_1 (\bank_cntrl[0].bank0_n_60 ),
        .\ras_timer_r[1]_i_2__3_2 (\bank_cntrl[7].bank0_n_28 ),
        .\ras_timer_r[1]_i_2__3_3 (\bank_cntrl[6].bank0_n_47 ),
        .\ras_timer_r[1]_i_2__3_4 (\bank_cntrl[5].bank0_n_62 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[3].bank0_n_40 ),
        .ras_timer_zero_r_reg(\bank_cntrl[4].bank0_n_55 ),
        .ras_timer_zero_r_reg_0(\bank_cntrl[4].bank0_n_77 ),
        .ras_timer_zero_r_reg_1(\bank_cntrl[4].bank0_n_78 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] (\bank_cntrl[2].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] (\bank_cntrl[3].bank0_n_25 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\bank_cntrl[5].bank0_n_40 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (rb_hit_busy_r_reg_6),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (\bank_cntrl[7].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (\bank_cntrl[4].bank0_n_28 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (pre_bm_end_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (wait_for_maint_r_lcl_reg),
        .rb_hit_busy_r(rb_hit_busy_r[4]),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg_4),
        .rd_this_rank_r(rd_this_rank_r[4]),
        .\rd_this_rank_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .rd_wr_r_lcl_reg(rd_wr_r[4]),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r[14:12]),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[19:16]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[4]),
        .req_priority_r_reg(bank_common0_n_1),
        .\req_row_r_lcl_reg[12] ({\req_row_r_lcl_reg[12]_0 [13],row_addr[63],\bank_cntrl[4].bank0_n_58 ,row_addr[61:52]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg(\bank_cntrl[4].bank0_n_3 ),
        .row(row),
        .row_hit_r_reg(row_hit_r_reg_5),
        .rtc({rtc[7:5],rtc[3:2]}),
        .\rtp_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] ),
        .set_order_q(\bank_queue0/set_order_q_55 ),
        .set_order_q_0(\bank_queue0/set_order_q_61 ),
        .set_order_q_1(\bank_queue0/set_order_q_57 ),
        .set_order_q_2(\bank_queue0/set_order_q_52 ),
        .set_order_q_3(\bank_queue0/set_order_q_56 ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_50 ),
        .wait_for_maint_r(wait_for_maint_r_27),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[4]));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized4 \bank_cntrl[5].bank0 
       (.D(\bank_queue0/q_entry_ns_23 ),
        .E(idle_r_lcl_reg[1]),
        .Q({sending_col[5:3],Q[0]}),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[5]),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg[2]),
        .act_wait_r_lcl_reg_0(\bank_cntrl[5].bank0_n_65 ),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .col_addr(col_addr[75:68]),
        .col_wait_r(\bank_state0/col_wait_r_32 ),
        .col_wait_r_reg(\grant_r_reg[7] [2]),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[3].bank0_n_29 ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[4].bank0_n_72 ),
        .\compute_tail.tail_r_lcl_reg_1 (\bank_cntrl[6].bank0_n_43 ),
        .\compute_tail.tail_r_lcl_reg_2 (\bank_cntrl[3].bank0_n_28 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_36 ),
        .demand_act_priority_r_reg(\bank_cntrl[5].bank0_n_66 ),
        .demand_priority_r(\bank_state0/demand_priority_r_35 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_14 ),
        .demand_priority_r_3(\bank_state0/demand_priority_r_20 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_34 ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_13 ),
        .demanded_prior_r_2(\bank_state0/demanded_prior_r_19 ),
        .demanded_prior_r_reg(\bank_cntrl[5].bank0_n_44 ),
        .demanded_prior_r_reg_0(\bank_cntrl[5].bank0_n_47 ),
        .demanded_prior_r_reg_1(\bank_cntrl[1].bank0_n_57 ),
        .\grant_r[5]_i_10__0 (ras_timer_zero_r_reg_2),
        .\grant_r[5]_i_10__0_0 (\bank_cntrl[4].bank0_n_52 ),
        .\grant_r[5]_i_9 (rd_wr_r[4]),
        .\grant_r[5]_i_9_0 (\bank_cntrl[4].bank0_n_3 ),
        .\grant_r[6]_i_8 (arb_mux0_n_41),
        .\grant_r[6]_i_8_0 (arb_mux0_n_30),
        .\grant_r[6]_i_8_1 (arb_mux0_n_42),
        .\grant_r[7]_i_9 (arb_mux0_n_28),
        .\grant_r_reg[0] (\bank_cntrl[4].bank0_n_78 ),
        .\grant_r_reg[0]_0 (\bank_cntrl[7].bank0_n_55 ),
        .\grant_r_reg[0]_1 (\bank_cntrl[6].bank0_n_68 ),
        .\grant_r_reg[5] (\bank_cntrl[5].bank0_n_82 ),
        .\grant_r_reg[5]_0 (arb_mux0_n_71),
        .\grant_r_reg[5]_1 (arb_mux0_n_70),
        .\grant_r_reg[5]_2 (insert_maint_r),
        .head_r_lcl_reg(\bank_cntrl[5].bank0_n_15 ),
        .head_r_lcl_reg_0(\bank_cntrl[4].bank0_n_71 ),
        .idle_r({idle_r[7:6],idle_r[4:1]}),
        .idle_r_lcl_reg(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_0(\bank_cntrl[5].bank0_n_36 ),
        .idle_r_lcl_reg_1(\maint_controller.maint_hit_busies_ns [5]),
        .idle_r_lcl_reg_2(\bank_cntrl[5].bank0_n_48 ),
        .idle_r_lcl_reg_3(\bank_cntrl[5].bank0_n_49 ),
        .idle_r_lcl_reg_4(\bank_cntrl[5].bank0_n_52 ),
        .idle_r_lcl_reg_5(\bank_cntrl[5].bank0_n_53 ),
        .idle_r_lcl_reg_6(idle_r_lcl_reg_5),
        .idle_r_lcl_reg_7(\bank_cntrl[5].bank0_n_64 ),
        .in0(in0),
        .\maint_controller.maint_hit_busies_r_reg[5] (\maint_controller.maint_hit_busies_r_reg[4] ),
        .\maint_controller.maint_hit_busies_r_reg[5]_0 (\maint_controller.maint_hit_busies_r [5]),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_33 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_0 ),
        .ofs_rdy_r_reg(\bank_cntrl[5].bank0_n_89 ),
        .\order_q_r_reg[0] (bank_common0_n_53),
        .\order_q_r_reg[0]_0 (ordered_r[3:1]),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[1] ),
        .\order_q_r_reg[1] (\bank_cntrl[5].bank0_n_55 ),
        .\order_q_r_reg[1]_0 (\bank_cntrl[5].bank0_n_67 ),
        .\order_q_r_reg[1]_1 (\bank_cntrl[2].bank0_n_31 ),
        .\order_q_r_reg[2] (\bank_cntrl[5].bank0_n_56 ),
        .\order_q_r_reg[2]_0 (\bank_cntrl[5].bank0_n_58 ),
        .\order_q_r_reg[2]_1 (\bank_cntrl[5].bank0_n_59 ),
        .\order_q_r_reg[2]_2 (ordered_r_lcl_reg_0),
        .\order_q_r_reg[2]_3 (\bank_cntrl[2].bank0_n_29 ),
        .\order_q_r_reg[2]_4 (bank_common0_n_40),
        .ordered_r(ordered_r[5]),
        .ordered_r_lcl_reg(\bank_cntrl[5].bank0_n_34 ),
        .pass_open_bank_r_lcl_reg(\bank_cntrl[5].bank0_n_38 ),
        .pass_open_bank_r_lcl_reg_0(\bank_cntrl[5].bank0_n_40 ),
        .pass_open_bank_r_lcl_reg_1(\bank_cntrl[5].bank0_n_42 ),
        .pass_open_bank_r_lcl_reg_2(\bank_cntrl[5].bank0_n_43 ),
        .pass_open_bank_r_lcl_reg_3(\bank_cntrl[5].bank0_n_46 ),
        .pass_open_bank_r_lcl_reg_4(passing_open_bank[5]),
        .pass_open_bank_r_lcl_reg_5(\bank_cntrl[5].bank0_n_88 ),
        .pass_open_bank_r_lcl_reg_6(bank_common0_n_45),
        .passing_open_bank({passing_open_bank[7:6],passing_open_bank[4:0]}),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(\bank_cntrl[5].bank0_n_39 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[5].bank0_n_41 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[5].bank0_n_86 ),
        .pre_bm_end_r_reg_2(\bank_cntrl[5].bank0_n_87 ),
        .\q_entry_r[1]_i_3__3 (idle_r_lcl_reg[0]),
        .\q_entry_r_reg[0] (\bank_cntrl[5].bank0_n_84 ),
        .\q_entry_r_reg[0]_0 (\bank_queue0/q_entry_ns_22 [0]),
        .\q_entry_r_reg[0]_1 (\bank_cntrl[7].bank0_n_29 ),
        .\q_entry_r_reg[0]_2 (\bank_cntrl[6].bank0_n_30 ),
        .\q_entry_r_reg[0]_3 (\bank_cntrl[3].bank0_n_42 ),
        .\q_entry_r_reg[0]_4 (\bank_cntrl[1].bank0_n_36 ),
        .\q_entry_r_reg[0]_5 (\bank_cntrl[3].bank0_n_27 ),
        .\q_entry_r_reg[0]_6 (\bank_cntrl[2].bank0_n_40 ),
        .\q_entry_r_reg[0]_7 (\bank_cntrl[4].bank0_n_28 ),
        .\q_entry_r_reg[0]_8 (q_entry_r),
        .\q_entry_r_reg[0]_9 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1] (bank_common0_n_50),
        .\q_entry_r_reg[1]_0 (rb_hit_busy_r[3:1]),
        .\q_entry_r_reg[1]_1 (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[1]_2 (\bank_cntrl[1].bank0_n_24 ),
        .\q_entry_r_reg[1]_3 (idle_cnt_0[0]),
        .\q_entry_r_reg[1]_4 (\bank_cntrl[4].bank0_n_70 ),
        .\q_entry_r_reg[1]_5 (bank_common0_n_42),
        .\q_entry_r_reg[2] (\bank_cntrl[5].bank0_n_83 ),
        .q_has_rd_r_reg(q_has_rd_r_reg_0),
        .\ras_timer_r[0]_i_3__3 (\bank_cntrl[2].bank0_n_38 ),
        .\ras_timer_r[0]_i_5__4 (\bank_cntrl[6].bank0_n_46 ),
        .\ras_timer_r[0]_i_5__4_0 (\bank_cntrl[7].bank0_n_34 ),
        .\ras_timer_r[1]_i_2__4 (\bank_cntrl[2].bank0_n_39 ),
        .\ras_timer_r[1]_i_2__4_0 (\bank_cntrl[1].bank0_n_35 ),
        .\ras_timer_r[1]_i_4__4 (\bank_cntrl[0].bank0_n_60 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[4].bank0_n_50 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[3].bank0_n_59 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[0].bank0_n_59 ),
        .\ras_timer_r_reg[0]_2 (\bank_cntrl[1].bank0_n_34 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[5].bank0_n_60 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[5].bank0_n_62 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[3].bank0_n_40 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[4].bank0_n_49 ),
        .\ras_timer_r_reg[1]_3 (\bank_cntrl[6].bank0_n_47 ),
        .\ras_timer_r_reg[1]_4 (\bank_cntrl[7].bank0_n_28 ),
        .ras_timer_zero_r(\bank_state0/ras_timer_zero_r ),
        .ras_timer_zero_r_reg(\bank_cntrl[5].bank0_n_90 ),
        .ras_timer_zero_r_reg_0(\bank_cntrl[5].bank0_n_91 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] (\bank_cntrl[2].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] (rb_hit_busies_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (\bank_cntrl[3].bank0_n_25 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 (wait_for_maint_r_lcl_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12] (\bank_cntrl[4].bank0_n_26 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (rb_hit_busy_r_reg_6),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (\bank_cntrl[7].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (\bank_cntrl[5].bank0_n_37 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\bank_cntrl[5].bank0_n_63 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (pre_bm_end_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 (wait_for_maint_r_lcl_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (rb_hit_busy_r_reg_1),
        .rb_hit_busy_r(rb_hit_busy_r[5]),
        .rb_hit_busy_r_reg(\bank_cntrl[5].bank0_n_26 ),
        .rb_hit_busy_r_reg_0(\bank_cntrl[5].bank0_n_27 ),
        .rb_hit_busy_r_reg_1(\bank_cntrl[5].bank0_n_28 ),
        .rb_hit_busy_r_reg_2(\bank_cntrl[5].bank0_n_29 ),
        .rb_hit_busy_r_reg_3(\bank_cntrl[5].bank0_n_30 ),
        .rb_hit_busy_r_reg_4(\bank_cntrl[5].bank0_n_31 ),
        .rb_hit_busy_r_reg_5(\bank_cntrl[5].bank0_n_32 ),
        .rb_hit_busy_r_reg_6(\bank_cntrl[5].bank0_n_50 ),
        .rb_hit_busy_r_reg_7(\bank_cntrl[5].bank0_n_51 ),
        .rb_hit_busy_r_reg_8(\bank_cntrl[5].bank0_n_54 ),
        .rb_hit_busy_r_reg_9(rb_hit_busy_r_reg_5),
        .rd_this_rank_r(rd_this_rank_r[5]),
        .rd_wr_r_lcl_reg(rd_wr_r[5]),
        .rd_wr_r_lcl_reg_0(\bank_cntrl[5].bank0_n_33 ),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r[17:15]),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[23:20]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[5]),
        .req_priority_r_reg(bank_common0_n_1),
        .\req_row_r_lcl_reg[12] ({\req_row_r_lcl_reg[12] ,row_addr[73:65]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .rnk_config_kill_rts_col(rnk_config_kill_rts_col),
        .\rnk_config_strobe_r_reg[0] (arb_mux0_n_27),
        .row(row),
        .row_hit_r(row_hit_r),
        .row_hit_r_reg(row_hit_r_reg_6),
        .row_hit_r_reg_0(row_hit_r_reg_7),
        .\rtp_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] ),
        .set_order_q(\bank_queue0/set_order_q_49 ),
        .set_order_q_4(\bank_queue0/set_order_q ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .\starve_limit_cntr_r_reg[3] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_48 ),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[5]));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized5 \bank_cntrl[6].bank0 
       (.D(\maint_controller.maint_hit_busies_ns [6]),
        .E(idle_r_lcl_reg[1]),
        .Q(Q[1]),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[6]),
        .act_wait_r_lcl_reg(\bank_cntrl[6].bank0_n_49 ),
        .act_wait_r_lcl_reg_0(\order_q_r_reg[1] ),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(periodic_rd_cntr_r_reg),
        .auto_pre_r_lcl_reg_0(maint_wip_r),
        .bm_end_r1_reg(\bank_cntrl[6].bank0_n_46 ),
        .bm_end_r1_reg_0(\bank_cntrl[6].bank0_n_47 ),
        .col_addr(col_addr[88:81]),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[1].bank0_n_27 ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[3].bank0_n_29 ),
        .\compute_tail.tail_r_lcl_reg_1 (\bank_cntrl[1].bank0_n_26 ),
        .\compute_tail.tail_r_lcl_reg_2 (\bank_cntrl[5].bank0_n_88 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_41 ),
        .demand_act_priority_r_reg(\bank_cntrl[6].bank0_n_51 ),
        .demand_priority_r(\bank_state0/demand_priority_r_40 ),
        .demand_priority_r_reg(\bank_cntrl[6].bank0_n_45 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_39 ),
        .demanded_prior_r_reg(\bank_cntrl[3].bank0_n_32 ),
        .demanded_prior_r_reg_0(\bank_cntrl[1].bank0_n_30 ),
        .demanded_prior_r_reg_1(\bank_cntrl[5].bank0_n_82 ),
        .demanded_prior_r_reg_2(\bank_cntrl[2].bank0_n_58 ),
        .demanded_prior_r_reg_3(arb_mux0_n_57),
        .demanded_prior_r_reg_4(\bank_cntrl[7].bank0_n_52 ),
        .demanded_prior_r_reg_5(\bank_cntrl[4].bank0_n_27 ),
        .demanded_prior_r_reg_6(arb_mux0_n_68),
        .demanded_prior_r_reg_7(\bank_cntrl[1].bank0_n_59 ),
        .\grant_r_reg[2] ({rtc[7],rtc[5]}),
        .\grant_r_reg[6] (\bank_cntrl[6].bank0_n_28 ),
        .\grant_r_reg[6]_0 (\bank_cntrl[6].bank0_n_34 ),
        .\grant_r_reg[6]_1 (\bank_cntrl[6].bank0_n_42 ),
        .\grant_r_reg[6]_2 (\grant_r_reg[7]_2 ),
        .\grant_r_reg[6]_3 (arb_mux0_n_73),
        .\grant_r_reg[6]_4 (arb_mux0_n_74),
        .\grant_r_reg[6]_5 (insert_maint_r),
        .granted_row_r_reg(\bank_cntrl[7].bank0_n_55 ),
        .head_r_lcl_reg(\bank_cntrl[6].bank0_n_18 ),
        .head_r_lcl_reg_0(\bank_cntrl[3].bank0_n_26 ),
        .head_r_lcl_reg_1(\bank_cntrl[4].bank0_n_75 ),
        .head_r_lcl_reg_2(head_r_lcl_reg_0),
        .head_r_lcl_reg_3(\bank_cntrl[5].bank0_n_28 ),
        .idle_r(idle_r[6]),
        .idle_r_lcl_reg(idle_r_lcl_reg_6),
        .idle_r_lcl_reg_0(\bank_cntrl[6].bank0_n_43 ),
        .idle_r_lcl_reg_1(\bank_cntrl[6].bank0_n_50 ),
        .in0(in0),
        .\maint_controller.maint_hit_busies_r_reg[6] (\maint_controller.maint_hit_busies_r_reg[4] ),
        .\maint_controller.maint_hit_busies_r_reg[6]_0 (\maint_controller.maint_hit_busies_r [6]),
        .maint_hit(maint_hit[1]),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_38 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0 ),
        .\order_q_r_reg[0] (\bank_cntrl[6].bank0_n_9 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[6].bank0_n_65 ),
        .\order_q_r_reg[0]_1 (\bank_cntrl[6].bank0_n_66 ),
        .\order_q_r_reg[0]_2 (\bank_cntrl[5].bank0_n_34 ),
        .\order_q_r_reg[0]_3 (\order_q_r_reg[0] ),
        .\order_q_r_reg[1] (\bank_cntrl[2].bank0_n_28 ),
        .\order_q_r_reg[2] (\order_q_r_reg[2] ),
        .ordered_r(ordered_r[6]),
        .pass_open_bank_r_lcl_reg(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(\bank_cntrl[6].bank0_n_39 ),
        .pass_open_bank_r_lcl_reg_1(\bank_cntrl[6].bank0_n_41 ),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_3(bank_common0_n_48),
        .passing_open_bank({passing_open_bank[7],passing_open_bank[5:0]}),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(bm_end),
        .pre_bm_end_r_reg_0(pre_bm_end_r),
        .pre_bm_end_r_reg_1(\bank_cntrl[6].bank0_n_33 ),
        .pre_bm_end_r_reg_2(\bank_cntrl[6].bank0_n_35 ),
        .pre_bm_end_r_reg_3(\bank_cntrl[6].bank0_n_36 ),
        .pre_bm_end_r_reg_4(\bank_cntrl[6].bank0_n_40 ),
        .pre_bm_end_r_reg_5(sending_row[6]),
        .pre_passing_open_bank_r_reg(passing_open_bank[6]),
        .pre_wait_r_reg(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] ),
        .\q_entry_r_reg[0] (\bank_cntrl[6].bank0_n_29 ),
        .\q_entry_r_reg[0]_0 (q_entry_r),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1] (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[2] (\bank_cntrl[5].bank0_n_27 ),
        .\q_entry_r_reg[2]_0 (rb_hit_busy_cnt_0[1]),
        .\q_entry_r_reg[2]_1 (\bank_queue0/q_entry_ns_22 ),
        .\ras_timer_r[0]_i_3__4 (\bank_cntrl[2].bank0_n_38 ),
        .\ras_timer_r[0]_i_3__4_0 (\bank_cntrl[1].bank0_n_34 ),
        .\ras_timer_r[0]_i_4__5 (\bank_cntrl[7].bank0_n_34 ),
        .\ras_timer_r[0]_i_4__5_0 (\bank_cntrl[0].bank0_n_59 ),
        .\ras_timer_r[1]_i_4__5 (\bank_cntrl[1].bank0_n_35 ),
        .\ras_timer_r[1]_i_4__5_0 (\bank_cntrl[0].bank0_n_60 ),
        .\ras_timer_r[1]_i_4__5_1 (\bank_cntrl[7].bank0_n_28 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[5].bank0_n_60 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[4].bank0_n_50 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[5].bank0_n_62 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[2].bank0_n_39 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[3].bank0_n_40 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[4].bank0_n_49 ),
        .ras_timer_zero_r_reg(\bank_cntrl[6].bank0_n_67 ),
        .ras_timer_zero_r_reg_0(\bank_cntrl[6].bank0_n_68 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] (\bank_cntrl[2].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] (\bank_cntrl[3].bank0_n_25 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 (wait_for_maint_r_lcl_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12] (\bank_cntrl[4].bank0_n_26 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13] (\bank_cntrl[6].bank0_n_30 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 (\bank_cntrl[5].bank0_n_40 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (\bank_cntrl[7].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (pre_bm_end_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (wait_for_maint_r_lcl_reg),
        .rb_hit_busy_r(rb_hit_busy_r[6]),
        .rb_hit_busy_r_reg(\bank_cntrl[6].bank0_n_32 ),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_6),
        .rd_this_rank_r(rd_this_rank_r[6]),
        .\rd_this_rank_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg[1]),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r[20:18]),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[27:24]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[6]),
        .req_priority_r_reg(bank_common0_n_1),
        .\req_row_r_lcl_reg[12] ({\req_row_r_lcl_reg[12]_0 [14],row_addr[89],\bank_cntrl[6].bank0_n_54 ,row_addr[87:78]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg(req_wr_r_lcl_reg),
        .\rnk_config_strobe_r[0]_i_7 (\bank_cntrl[5].bank0_n_47 ),
        .row(row),
        .row_cmd_wr(row_cmd_wr[6]),
        .row_hit_r_reg(row_hit_r_reg_8),
        .rtc(rtc[6]),
        .set_order_q(\bank_queue0/set_order_q ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns ),
        .wait_for_maint_r(wait_for_maint_r_37),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[6]));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_cntrl__parameterized6 \bank_cntrl[7].bank0 
       (.D(\bank_queue0/q_entry_ns_26 ),
        .Q(\maint_controller.maint_hit_busies_r [7]),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[7]),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg[3]),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(periodic_rd_cntr_r_reg),
        .auto_pre_r_lcl_reg_0(maint_wip_r),
        .bm_end_r1_0(bm_end_r1_0),
        .bm_end_r1_reg(\bank_cntrl[7].bank0_n_34 ),
        .col_addr(col_addr[101:94]),
        .col_wait_r_reg(rtc[7]),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_47 ),
        .demand_act_priority_r_reg(\bank_cntrl[7].bank0_n_37 ),
        .demand_priority_r(\bank_state0/demand_priority_r_45 ),
        .demand_priority_r_reg(\bank_cntrl[7].bank0_n_32 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_44 ),
        .demanded_prior_r_reg(\bank_cntrl[7].bank0_n_52 ),
        .demanded_prior_r_reg_0(\bank_cntrl[7].bank0_n_54 ),
        .demanded_prior_r_reg_1(\bank_cntrl[1].bank0_n_30 ),
        .demanded_prior_r_reg_2(\bank_cntrl[3].bank0_n_32 ),
        .demanded_prior_r_reg_3(\bank_cntrl[6].bank0_n_34 ),
        .demanded_prior_r_reg_4(arb_mux0_n_62),
        .demanded_prior_r_reg_5(\bank_cntrl[2].bank0_n_58 ),
        .demanded_prior_r_reg_6(\bank_cntrl[5].bank0_n_82 ),
        .\grant_r_reg[7] (\grant_r_reg[7]_2 ),
        .\grant_r_reg[7]_0 (arb_mux0_n_56),
        .\grant_r_reg[7]_1 (arb_mux0_n_55),
        .\grant_r_reg[7]_2 (insert_maint_r),
        .head_r_lcl_reg(\bank_cntrl[7].bank0_n_16 ),
        .head_r_lcl_reg_0(head_r_lcl_reg_1),
        .head_r_lcl_reg_1(\bank_cntrl[6].bank0_n_33 ),
        .head_r_lcl_reg_2(head_r_lcl_reg_2),
        .idle_cnt_0(idle_cnt_0),
        .idle_r(idle_r[7]),
        .idle_r_lcl_reg(idle_r_lcl_reg_0),
        .in0(in0),
        .\maint_controller.maint_hit_busies_r_reg[7] (\bank_cntrl[7].bank0_n_27 ),
        .\maint_controller.maint_hit_busies_r_reg[7]_0 (\maint_controller.maint_hit_busies_ns [7]),
        .\maint_controller.maint_hit_busies_r_reg[7]_1 (\maint_controller.maint_hit_busies_r_reg[4] ),
        .maint_hit(maint_hit[1]),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_43 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_5 ),
        .\order_q_r_reg[0] (\bank_cntrl[5].bank0_n_34 ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[1] (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_0 (\bank_cntrl[2].bank0_n_28 ),
        .\order_q_r_reg[2] (\order_q_r_reg[2] ),
        .ordered_r(ordered_r[7]),
        .p_14_in(\bank_state0/p_14_in_46 ),
        .pass_open_bank_r_lcl_reg(bank_common0_n_18),
        .passing_open_bank(passing_open_bank[6:0]),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(\bank_cntrl[7].bank0_n_33 ),
        .pre_bm_end_r_reg_0(\grant_r_reg[7] [3]),
        .pre_passing_open_bank_r_reg(passing_open_bank[7]),
        .pre_wait_r_reg(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] ),
        .\q_entry_r_reg[0] (\bank_cntrl[5].bank0_n_42 ),
        .\q_entry_r_reg[0]_0 (\bank_cntrl[5].bank0_n_26 ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1] (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[1]_0 (\bank_cntrl[2].bank0_n_32 ),
        .\q_entry_r_reg[1]_1 (\bank_cntrl[5].bank0_n_41 ),
        .\q_entry_r_reg[1]_2 (\bank_cntrl[4].bank0_n_37 ),
        .\q_entry_r_reg[2] (\bank_cntrl[5].bank0_n_27 ),
        .\q_entry_r_reg[2]_0 (rb_hit_busy_cnt_0[1]),
        .\ras_timer_r[0]_i_2__6 (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r[0]_i_2__6_0 (\bank_cntrl[2].bank0_n_38 ),
        .\ras_timer_r[0]_i_3__5 (\bank_cntrl[0].bank0_n_59 ),
        .\ras_timer_r[0]_i_3__5_0 (\bank_cntrl[1].bank0_n_34 ),
        .\ras_timer_r[1]_i_2__6 (\bank_cntrl[2].bank0_n_39 ),
        .\ras_timer_r[1]_i_2__6_0 (\bank_cntrl[1].bank0_n_35 ),
        .\ras_timer_r[1]_i_2__6_1 (\bank_cntrl[0].bank0_n_60 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[6].bank0_n_46 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[4].bank0_n_50 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[5].bank0_n_60 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[7].bank0_n_28 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[6].bank0_n_47 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[3].bank0_n_40 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[4].bank0_n_49 ),
        .\ras_timer_r_reg[1]_3 (\bank_cntrl[5].bank0_n_62 ),
        .ras_timer_zero_r_reg(\bank_cntrl[7].bank0_n_38 ),
        .ras_timer_zero_r_reg_0(\bank_cntrl[7].bank0_n_55 ),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] (wait_for_maint_r_lcl_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (\bank_cntrl[2].bank0_n_33 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] (\bank_cntrl[3].bank0_n_25 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12] (\bank_cntrl[4].bank0_n_26 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13] (\bank_cntrl[5].bank0_n_40 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[14] (\bank_cntrl[7].bank0_n_29 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 (rb_hit_busy_r_reg_6),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (wait_for_maint_r_lcl_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (pre_bm_end_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (rb_hit_busy_r_reg_1),
        .rb_hit_busy_r(rb_hit_busy_r[7]),
        .rb_hit_busy_r_reg(\bank_cntrl[7].bank0_n_30 ),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rd_this_rank_r(rd_this_rank_r[7]),
        .rd_wr_r_lcl_reg(rd_wr_r[7]),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r[23:21]),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[31:28]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[7]),
        .req_priority_r_reg(bank_common0_n_1),
        .\req_row_r_lcl_reg[12] ({\req_row_r_lcl_reg[12]_0 [24],row_addr[102],\bank_cntrl[7].bank0_n_41 ,row_addr[100],\req_row_r_lcl_reg[12]_0 [23:15]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg(\bank_cntrl[7].bank0_n_3 ),
        .\rnk_config_strobe_r[0]_i_7 (arb_mux0_n_57),
        .\rnk_config_strobe_r[0]_i_7_0 (\bank_cntrl[5].bank0_n_44 ),
        .\rnk_config_strobe_r[0]_i_7_1 (\bank_cntrl[6].bank0_n_28 ),
        .row(row),
        .row_hit_r_reg(row_hit_r_reg),
        .row_hit_r_reg_0(row_hit_r_reg_0),
        .set_order_q(\bank_queue0/set_order_q_58 ),
        .\starve_limit_cntr_r_reg[0] (sending_col[7]),
        .\starve_limit_cntr_r_reg[0]_0 (sent_col),
        .\starve_limit_cntr_r_reg[3] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_59 ),
        .wait_for_maint_r(wait_for_maint_r_42),
        .wait_for_maint_r_lcl_reg(\bank_cntrl[7].bank0_n_36 ),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[7]));
  design_1_mig_7series_0_0_mig_7series_v4_2_bank_common bank_common0
       (.D({\maint_controller.maint_hit_busies_ns [7:5],\maint_controller.maint_hit_busies_ns [2],\maint_controller.maint_hit_busies_ns [0]}),
        .E(idle_r_lcl_reg[0]),
        .Q({\maint_controller.maint_hit_busies_r [7:5],\maint_controller.maint_hit_busies_r [3:2],\maint_controller.maint_hit_busies_r [0]}),
        .accept_internal_r_reg_0(bank_common0_n_10),
        .accept_internal_r_reg_1(bank_common0_n_40),
        .accept_ns(accept_ns),
        .accept_r_reg_0(accept_r_reg),
        .accept_r_reg_1(accept_r_reg_0),
        .accept_r_reg_2(\bank_cntrl[4].bank0_n_40 ),
        .adv_order_q(adv_order_q),
        .app_en_r2(app_en_r2),
        .app_en_r2_reg(bank_common0_n_12),
        .app_en_r2_reg_0(bank_common0_n_42),
        .app_rdy(app_rdy),
        .\generate_maint_cmds.insert_maint_r_lcl_reg_0 (insert_maint_r),
        .idle_cnt_0(idle_cnt_0[1]),
        .idle_r({idle_r[7:6],idle_r[4:1]}),
        .in0(in0),
        .\maint_controller.maint_hit_busies_r_reg[1]_0 (pre_bm_end_r_reg_0),
        .\maint_controller.maint_hit_busies_r_reg[1]_1 (\bank_cntrl[1].bank0_n_14 ),
        .\maint_controller.maint_hit_busies_r_reg[3]_0 (\bank_cntrl[3].bank0_n_25 ),
        .\maint_controller.maint_hit_busies_r_reg[3]_1 (\bank_cntrl[3].bank0_n_15 ),
        .\maint_controller.maint_hit_busies_r_reg[4]_0 (\maint_controller.maint_hit_busies_r_reg[4] ),
        .\maint_controller.maint_hit_busies_r_reg[4]_1 (\bank_cntrl[4].bank0_n_26 ),
        .\maint_controller.maint_hit_busies_r_reg[4]_2 (\bank_cntrl[4].bank0_n_15 ),
        .\maint_controller.maint_rdy_r1_i_2_0 (\bank_cntrl[7].bank0_n_27 ),
        .\maint_controller.maint_rdy_r1_i_2_1 (\bank_cntrl[6].bank0_n_39 ),
        .\maint_controller.maint_rdy_r1_reg_0 (\bank_cntrl[3].bank0_n_30 ),
        .\maint_controller.maint_rdy_r1_reg_1 (\bank_cntrl[2].bank0_n_33 ),
        .\maint_controller.maint_wip_r_lcl_reg_0 (maint_wip_r),
        .\maint_controller.maint_wip_r_lcl_reg_1 (\maint_controller.maint_wip_r_lcl_reg ),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .order_cnt_0(order_cnt_0),
        .\order_q_r_reg[0] (\bank_cntrl[2].bank0_n_26 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[3].bank0_n_31 ),
        .\order_q_r_reg[0]_1 (\bank_cntrl[0].bank0_n_39 ),
        .\order_q_r_reg[0]_2 (\bank_cntrl[1].bank0_n_29 ),
        .\order_q_r_reg[0]_3 (arb_mux0_n_42),
        .\order_q_r_reg[0]_4 (\bank_cntrl[5].bank0_n_33 ),
        .\order_q_r_reg[2] (\bank_cntrl[0].bank0_n_35 ),
        .\order_q_r_reg[2]_0 (\bank_cntrl[5].bank0_n_59 ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(bank_common0_n_53),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg_0),
        .p_9_in(p_9_in),
        .periodic_rd_ack_r_lcl_reg_0(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_ack_r_lcl_reg_1(bank_common0_n_30),
        .periodic_rd_ack_r_lcl_reg_2(bank_common0_n_32),
        .periodic_rd_ack_r_lcl_reg_3(bank_common0_n_37),
        .periodic_rd_ack_r_lcl_reg_4(bank_common0_n_39),
        .periodic_rd_ack_r_lcl_reg_5(bank_common0_n_43),
        .periodic_rd_ack_r_lcl_reg_6(bank_common0_n_45),
        .periodic_rd_ack_r_lcl_reg_7(bank_common0_n_48),
        .periodic_rd_cntr_r_reg_0(periodic_rd_cntr_r_reg),
        .periodic_rd_cntr_r_reg_1(periodic_rd_cntr_r_reg_0),
        .periodic_rd_insert(periodic_rd_insert),
        .\q_entry_r[2]_i_4__4 (\bank_cntrl[5].bank0_n_40 ),
        .\q_entry_r_reg[2] (pre_bm_end_r_reg),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rb_hit_busy_r_reg(bank_common0_n_15),
        .rb_hit_busy_r_reg_0(bank_common0_n_18),
        .rb_hit_busy_r_reg_1(bank_common0_n_35),
        .rb_hit_busy_r_reg_2(rb_hit_busy_cnt_0[0]),
        .rb_hit_busy_r_reg_3(bank_common0_n_50),
        .rb_hit_busy_r_reg_4(rb_hit_busy_cnt_0[1]),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_2 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_1 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .set_order_q(\bank_queue0/set_order_q_61 ),
        .set_order_q_1(\bank_queue0/set_order_q_58 ),
        .set_order_q_10(\bank_queue0/set_order_q_49 ),
        .set_order_q_13(\bank_queue0/set_order_q ),
        .set_order_q_2(\bank_queue0/set_order_q_57 ),
        .set_order_q_3(\bank_queue0/set_order_q_56 ),
        .set_order_q_4(\bank_queue0/set_order_q_55 ),
        .set_order_q_7(\bank_queue0/set_order_q_52 ),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_60 ),
        .wait_for_maint_ns_0(\bank_queue0/wait_for_maint_ns_59 ),
        .wait_for_maint_ns_11(\bank_queue0/wait_for_maint_ns_48 ),
        .wait_for_maint_ns_12(\bank_queue0/wait_for_maint_ns ),
        .wait_for_maint_ns_5(\bank_queue0/wait_for_maint_ns_54 ),
        .wait_for_maint_ns_6(\bank_queue0/wait_for_maint_ns_53 ),
        .wait_for_maint_ns_8(\bank_queue0/wait_for_maint_ns_51 ),
        .wait_for_maint_ns_9(\bank_queue0/wait_for_maint_ns_50 ),
        .wait_for_maint_r(wait_for_maint_r),
        .wait_for_maint_r_14(wait_for_maint_r_6),
        .wait_for_maint_r_15(wait_for_maint_r_42),
        .wait_for_maint_r_16(wait_for_maint_r_7),
        .wait_for_maint_r_17(wait_for_maint_r_11),
        .wait_for_maint_r_18(wait_for_maint_r_17),
        .wait_for_maint_r_19(wait_for_maint_r_27),
        .wait_for_maint_r_20(wait_for_maint_r_37),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_lcl_reg),
        .wait_for_maint_r_lcl_reg_0(\bank_cntrl[0].bank0_n_16 ),
        .wait_for_maint_r_lcl_reg_1(\bank_cntrl[7].bank0_n_16 ),
        .wait_for_maint_r_lcl_reg_2(wait_for_maint_r_lcl_reg_0),
        .wait_for_maint_r_lcl_reg_3(\bank_cntrl[2].bank0_n_15 ),
        .wait_for_maint_r_lcl_reg_4(idle_r_lcl_reg[1]),
        .wait_for_maint_r_lcl_reg_5(\bank_cntrl[5].bank0_n_15 ),
        .wait_for_maint_r_lcl_reg_6(\bank_cntrl[6].bank0_n_18 ),
        .was_priority(was_priority),
        .was_priority_reg_0(bank_common0_n_1),
        .was_wr(was_wr),
        .was_wr0(was_wr0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r,
    pass_open_bank_ns,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    pass_open_bank_r_lcl_reg_0,
    q_has_priority_r_reg_0,
    \order_q_r_reg[0]_0 ,
    col_wait_r_reg,
    p_14_in,
    \order_q_r_reg[1]_0 ,
    passing_open_bank,
    pre_bm_end_r_reg_0,
    idle_r_lcl_reg_1,
    bm_end,
    \q_entry_r_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \q_entry_r_reg[2]_0 ,
    auto_pre_r_lcl_reg_1,
    ras_timer_zero_r_reg,
    \order_q_r_reg[1]_1 ,
    D,
    idle_r_lcl_reg_2,
    pre_bm_end_r_reg_1,
    \maint_controller.maint_hit_busies_r_reg[0] ,
    pre_bm_end_r_reg_2,
    q_has_priority_r_reg_1,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    in0,
    ordered_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    Q,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \q_entry_r_reg[1]_1 ,
    req_priority_r,
    adv_order_q,
    \grant_r[7]_i_4__1 ,
    req_bank_rdy_r_reg,
    \order_q_r_reg[1]_2 ,
    set_order_q,
    was_priority,
    accept_req,
    q_has_rd_r_reg_0,
    q_has_rd_r_reg_1,
    was_wr,
    auto_pre_r_lcl_reg_2,
    auto_pre_r_lcl_reg_3,
    pass_open_bank_r_lcl_reg_1,
    pre_wait_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[1]_3 ,
    \q_entry_r_reg[2]_1 ,
    \grant_r[2]_i_3__1 ,
    ras_timer_zero_r,
    \grant_r[5]_i_8__0 ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r[1]_i_10_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r[1]_i_5_0 ,
    \ras_timer_r[1]_i_5_1 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[0]_4 ,
    \ras_timer_r_reg[0]_5 ,
    \ras_timer_r[0]_i_4_0 ,
    \ras_timer_r[1]_i_5_2 ,
    \ras_timer_r[1]_i_5_3 ,
    \ras_timer_r[1]_i_5_4 ,
    \q_entry_r_reg[0]_0 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \maint_controller.maint_hit_busies_r_reg[0]_0 ,
    \maint_controller.maint_hit_busies_r_reg[0]_1 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    \q_entry_r_reg[0]_1 ,
    \q_entry_r_reg[2]_2 ,
    \order_q_r_reg[2]_0 ,
    \order_q_r_reg[2]_1 ,
    \order_q_r_reg[2]_2 ,
    \order_q_r_reg[1]_3 ,
    \order_q_r_reg[0]_1 );
  output idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r;
  output pass_open_bank_ns;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output pass_open_bank_r_lcl_reg_0;
  output q_has_priority_r_reg_0;
  output \order_q_r_reg[0]_0 ;
  output col_wait_r_reg;
  output p_14_in;
  output \order_q_r_reg[1]_0 ;
  output [0:0]passing_open_bank;
  output pre_bm_end_r_reg_0;
  output idle_r_lcl_reg_1;
  output [0:0]bm_end;
  output \q_entry_r_reg[1]_0 ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  output \q_entry_r_reg[2]_0 ;
  output auto_pre_r_lcl_reg_1;
  output ras_timer_zero_r_reg;
  output \order_q_r_reg[1]_1 ;
  output [1:0]D;
  output idle_r_lcl_reg_2;
  output pre_bm_end_r_reg_1;
  output [0:0]\maint_controller.maint_hit_busies_r_reg[0] ;
  output pre_bm_end_r_reg_2;
  input q_has_priority_r_reg_1;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input in0;
  input ordered_r_lcl_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  input [0:0]Q;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input \q_entry_r_reg[1]_1 ;
  input req_priority_r;
  input adv_order_q;
  input \grant_r[7]_i_4__1 ;
  input req_bank_rdy_r_reg;
  input \order_q_r_reg[1]_2 ;
  input set_order_q;
  input was_priority;
  input accept_req;
  input q_has_rd_r_reg_0;
  input q_has_rd_r_reg_1;
  input was_wr;
  input auto_pre_r_lcl_reg_2;
  input auto_pre_r_lcl_reg_3;
  input pass_open_bank_r_lcl_reg_1;
  input pre_wait_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[1]_3 ;
  input \q_entry_r_reg[2]_1 ;
  input \grant_r[2]_i_3__1 ;
  input ras_timer_zero_r;
  input \grant_r[5]_i_8__0 ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input [6:0]\ras_timer_r[1]_i_10_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r[1]_i_5_0 ;
  input \ras_timer_r[1]_i_5_1 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[0]_4 ;
  input \ras_timer_r_reg[0]_5 ;
  input \ras_timer_r[0]_i_4_0 ;
  input \ras_timer_r[1]_i_5_2 ;
  input \ras_timer_r[1]_i_5_3 ;
  input \ras_timer_r[1]_i_5_4 ;
  input \q_entry_r_reg[0]_0 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \maint_controller.maint_hit_busies_r_reg[0]_0 ;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[0]_1 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input [0:0]\q_entry_r_reg[0]_1 ;
  input [0:0]\q_entry_r_reg[2]_2 ;
  input [0:0]\order_q_r_reg[2]_0 ;
  input \order_q_r_reg[2]_1 ;
  input \order_q_r_reg[2]_2 ;
  input \order_q_r_reg[1]_3 ;
  input \order_q_r_reg[0]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_req;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire auto_pre_r_lcl_reg_3;
  wire [0:0]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_i_1_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \grant_r[2]_i_3__1 ;
  wire \grant_r[5]_i_8__0 ;
  wire \grant_r[7]_i_4__1 ;
  wire head_r_lcl_i_1_n_0;
  wire head_r_lcl_i_4__0_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire in0;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[0] ;
  wire \maint_controller.maint_hit_busies_r_reg[0]_0 ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[0]_1 ;
  wire [2:1]order_q_r;
  wire \order_q_r[0]_i_1_n_0 ;
  wire \order_q_r[1]_i_1_n_0 ;
  wire \order_q_r[2]_i_1_n_0 ;
  wire \order_q_r[2]_i_2__0_n_0 ;
  wire \order_q_r[2]_i_6_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[1]_2 ;
  wire \order_q_r_reg[1]_3 ;
  wire [0:0]\order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire \order_q_r_reg[2]_2 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire p_14_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_4__5_n_0;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire [0:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_wait_r;
  wire [1:0]q_entry_ns;
  wire [2:0]q_entry_r;
  wire \q_entry_r[0]_i_2_n_0 ;
  wire \q_entry_r[1]_i_2_n_0 ;
  wire \q_entry_r[2]_i_10_n_0 ;
  wire \q_entry_r[2]_i_13_n_0 ;
  wire \q_entry_r[2]_i_14_n_0 ;
  wire \q_entry_r[2]_i_15_n_0 ;
  wire \q_entry_r[2]_i_1_n_0 ;
  wire \q_entry_r[2]_i_3_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire [0:0]\q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire [0:0]\q_entry_r_reg[2]_2 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_priority_r_reg_1;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_reg_0;
  wire q_has_rd_r_reg_1;
  wire \ras_timer_r[0]_i_4_0 ;
  wire \ras_timer_r[0]_i_4_n_0 ;
  wire \ras_timer_r[0]_i_5_n_0 ;
  wire \ras_timer_r[0]_i_6_n_0 ;
  wire [6:0]\ras_timer_r[1]_i_10_0 ;
  wire \ras_timer_r[1]_i_10_n_0 ;
  wire \ras_timer_r[1]_i_11_n_0 ;
  wire \ras_timer_r[1]_i_12__0_n_0 ;
  wire \ras_timer_r[1]_i_13_n_0 ;
  wire \ras_timer_r[1]_i_14_n_0 ;
  wire \ras_timer_r[1]_i_17_n_0 ;
  wire \ras_timer_r[1]_i_5_0 ;
  wire \ras_timer_r[1]_i_5_1 ;
  wire \ras_timer_r[1]_i_5_2 ;
  wire \ras_timer_r[1]_i_5_3 ;
  wire \ras_timer_r[1]_i_5_4 ;
  wire \ras_timer_r[1]_i_5_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[0]_5 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire [7:1]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire [7:1]rb_hit_busies_r;
  wire req_bank_rdy_r_reg;
  wire req_priority_r;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_wr;

  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'h40555555)) 
    act_wait_r_lcl_i_2
       (.I0(pre_bm_end_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_bm_end_r_reg_0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    auto_pre_r_lcl_i_1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_2),
        .I2(auto_pre_r_lcl_reg_3),
        .I3(pre_bm_end_r_reg_0),
        .I4(\order_q_r_reg[1]_2 ),
        .O(auto_pre_r_lcl_i_1_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    bm_end_r1_i_1
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .O(bm_end));
  LUT6 #(
    .INIT(64'hFAF2FFF2F0F0FFF0)) 
    \compute_tail.tail_r_lcl_i_1 
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(idle_r_lcl_reg_0),
        .I2(set_order_q),
        .I3(\compute_tail.tail_r_lcl_reg_0 ),
        .I4(pre_bm_end_r_reg_0),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \compute_tail.tail_r_lcl_i_2__3 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ),
        .I2(\compute_tail.tail_r_lcl_reg_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .O(pre_bm_end_r_reg_2));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1_n_0 ),
        .Q(tail_r),
        .R(in0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1F11)) 
    demand_priority_r_i_2
       (.I0(q_has_priority),
        .I1(req_priority_r),
        .I2(adv_order_q),
        .I3(\order_q_r_reg[0]_0 ),
        .I4(order_q_r[1]),
        .I5(order_q_r[2]),
        .O(q_has_priority_r_reg_0));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \grant_r[2]_i_8 
       (.I0(ras_timer_zero_r_reg),
        .I1(\grant_r[2]_i_3__1 ),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(pre_wait_r),
        .I4(ras_timer_zero_r),
        .O(auto_pre_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[5]_i_11 
       (.I0(order_q_r[1]),
        .I1(order_q_r[2]),
        .O(\order_q_r_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \grant_r[5]_i_14 
       (.I0(ras_timer_zero_r),
        .I1(\grant_r[5]_i_8__0 ),
        .I2(wait_for_maint_r_lcl_reg_0),
        .I3(idle_r_lcl_reg_0),
        .I4(head_r_lcl_reg_0),
        .O(ras_timer_zero_r_reg));
  LUT6 #(
    .INIT(64'h0003AAAAFF03AAAA)) 
    head_r_lcl_i_1
       (.I0(head_r_lcl_reg_1),
        .I1(head_r_lcl_reg_2),
        .I2(\q_entry_r[0]_i_2_n_0 ),
        .I3(\q_entry_r[2]_i_3_n_0 ),
        .I4(pre_bm_end_r_reg_0),
        .I5(head_r_lcl_i_4__0_n_0),
        .O(head_r_lcl_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    head_r_lcl_i_4__0
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[2]),
        .O(head_r_lcl_i_4__0_n_0));
  FDSE head_r_lcl_reg
       (.C(q_has_priority_r_reg_1),
        .CE(\q_entry_r[2]_i_1_n_0 ),
        .D(head_r_lcl_i_1_n_0),
        .Q(head_r_lcl_reg_0),
        .S(in0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1
       (.I0(idle_r_lcl_reg_1),
        .O(E));
  LUT4 #(
    .INIT(16'h00D0)) 
    idle_r_lcl_i_2
       (.I0(idle_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .O(idle_r_lcl_reg_1));
  FDRE idle_r_lcl_reg
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \maint_controller.maint_hit_busies_r[0]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(\order_q_r_reg[1]_2 ),
        .I3(\maint_controller.maint_hit_busies_r_reg[0]_1 ),
        .I4(pre_bm_end_r_reg_0),
        .O(\maint_controller.maint_hit_busies_r_reg[0] ));
  LUT6 #(
    .INIT(64'h0606000FF6F6F0F0)) 
    \order_q_r[0]_i_1 
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(adv_order_q),
        .I2(\order_q_r_reg[1]_0 ),
        .I3(\order_q_r_reg[1]_2 ),
        .I4(set_order_q),
        .I5(\order_q_r_reg[0]_0 ),
        .O(\order_q_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECECECEFDCDCDCD0)) 
    \order_q_r[1]_i_1 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(\order_q_r_reg[1]_3 ),
        .I2(\order_q_r_reg[1]_0 ),
        .I3(\order_q_r_reg[1]_2 ),
        .I4(set_order_q),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \order_q_r[1]_i_3 
       (.I0(order_q_r[1]),
        .I1(\order_q_r_reg[0]_0 ),
        .I2(order_q_r[2]),
        .I3(adv_order_q),
        .O(\order_q_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEBAAFFFFEBAA0000)) 
    \order_q_r[2]_i_1 
       (.I0(\order_q_r[2]_i_2__0_n_0 ),
        .I1(\order_q_r_reg[2]_0 ),
        .I2(\order_q_r_reg[2]_1 ),
        .I3(\order_q_r_reg[2]_2 ),
        .I4(\order_q_r[2]_i_6_n_0 ),
        .I5(order_q_r[2]),
        .O(\order_q_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h8882)) 
    \order_q_r[2]_i_2__0 
       (.I0(\order_q_r_reg[1]_0 ),
        .I1(order_q_r[2]),
        .I2(\order_q_r_reg[0]_0 ),
        .I3(order_q_r[1]),
        .O(\order_q_r[2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \order_q_r[2]_i_6 
       (.I0(\order_q_r_reg[1]_0 ),
        .I1(\order_q_r_reg[1]_2 ),
        .I2(set_order_q),
        .O(\order_q_r[2]_i_6_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1_n_0 ),
        .Q(\order_q_r_reg[0]_0 ),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000400)) 
    pass_open_bank_r_lcl_i_1
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(tail_r),
        .I2(pre_wait_r),
        .I3(auto_pre_r_lcl_reg_3),
        .I4(pass_open_bank_r_lcl_i_4__5_n_0),
        .I5(pass_open_bank_r),
        .O(pass_open_bank_ns));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    pass_open_bank_r_lcl_i_4__5
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(pass_open_bank_r_lcl_i_4__5_n_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF660F6600660F66)) 
    \q_entry_r[0]_i_1 
       (.I0(accept_req),
        .I1(\q_entry_r_reg[1]_1 ),
        .I2(q_entry_r[0]),
        .I3(pre_bm_end_r_reg_0),
        .I4(set_order_q),
        .I5(\q_entry_r[0]_i_2_n_0 ),
        .O(q_entry_ns[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \q_entry_r[0]_i_2 
       (.I0(\q_entry_r[2]_i_10_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .O(\q_entry_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000F777FFFF0888)) 
    \q_entry_r[0]_i_3__5 
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .I5(\q_entry_r_reg[1]_1 ),
        .O(pass_open_bank_r_lcl_reg_0));
  LUT5 #(
    .INIT(32'hACACA3AC)) 
    \q_entry_r[1]_i_1 
       (.I0(\q_entry_r[1]_i_2_n_0 ),
        .I1(\q_entry_r_reg[1]_2 ),
        .I2(pre_bm_end_r_reg_0),
        .I3(accept_req),
        .I4(\q_entry_r_reg[1]_1 ),
        .O(q_entry_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'h6666F00F)) 
    \q_entry_r[1]_i_2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I1(\q_entry_r_reg[1]_3 ),
        .I2(q_entry_r[1]),
        .I3(q_entry_r[0]),
        .I4(set_order_q),
        .O(\q_entry_r[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \q_entry_r[2]_i_1 
       (.I0(\q_entry_r[2]_i_3_n_0 ),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .O(\q_entry_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000202220222022)) 
    \q_entry_r[2]_i_10 
       (.I0(\q_entry_r[2]_i_14_n_0 ),
        .I1(\q_entry_r[2]_i_15_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ),
        .I3(rb_hit_busies_r[3]),
        .I4(rb_hit_busies_r[6]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .O(\q_entry_r[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q_entry_r[2]_i_11__0 
       (.I0(\q_entry_r[2]_i_10_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q_entry_r[2]_i_13 
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .O(\q_entry_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \q_entry_r[2]_i_14 
       (.I0(rb_hit_busies_r[2]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I2(rb_hit_busies_r[4]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I4(rb_hit_busies_r[1]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ),
        .O(\q_entry_r[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h90F9)) 
    \q_entry_r[2]_i_14__2 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .O(pre_bm_end_r_reg_1));
  LUT4 #(
    .INIT(16'h4F44)) 
    \q_entry_r[2]_i_15 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I1(rb_hit_busies_r[5]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I3(rb_hit_busies_r[7]),
        .O(\q_entry_r[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h404F)) 
    \q_entry_r[2]_i_3 
       (.I0(set_order_q),
        .I1(accept_req),
        .I2(idle_r_lcl_reg_0),
        .I3(\q_entry_r[2]_i_10_n_0 ),
        .O(\q_entry_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD000D000D000)) 
    \q_entry_r[2]_i_4 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I1(\q_entry_r_reg[1]_3 ),
        .I2(\q_entry_r_reg[2]_1 ),
        .I3(set_order_q),
        .I4(\q_entry_r[2]_i_13_n_0 ),
        .I5(q_entry_r[2]),
        .O(\q_entry_r_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \q_entry_r[2]_i_5 
       (.I0(set_order_q),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .I3(q_entry_r[2]),
        .I4(pre_bm_end_r_reg_0),
        .O(\q_entry_r_reg[1]_0 ));
  FDRE \q_entry_r_reg[0] 
       (.C(q_has_priority_r_reg_1),
        .CE(\q_entry_r[2]_i_1_n_0 ),
        .D(q_entry_ns[0]),
        .Q(q_entry_r[0]),
        .R(\q_entry_r_reg[0]_1 ));
  FDRE \q_entry_r_reg[1] 
       (.C(q_has_priority_r_reg_1),
        .CE(\q_entry_r[2]_i_1_n_0 ),
        .D(q_entry_ns[1]),
        .Q(q_entry_r[1]),
        .R(\q_entry_r_reg[0]_1 ));
  FDRE \q_entry_r_reg[2] 
       (.C(q_has_priority_r_reg_1),
        .CE(\q_entry_r[2]_i_1_n_0 ),
        .D(\q_entry_r_reg[2]_2 ),
        .Q(q_entry_r[2]),
        .R(\q_entry_r_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00FF000000800000)) 
    q_has_priority_r_i_1
       (.I0(was_priority),
        .I1(accept_req),
        .I2(q_has_rd_r_reg_0),
        .I3(\order_q_r_reg[1]_2 ),
        .I4(pre_bm_end_r_reg_0),
        .I5(q_has_priority),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFAAEA)) 
    q_has_rd_r_i_1
       (.I0(q_has_rd_r_reg_1),
        .I1(q_has_rd_r_reg_0),
        .I2(accept_req),
        .I3(was_wr),
        .I4(q_has_rd),
        .I5(pass_open_bank_r_lcl_i_4__5_n_0),
        .O(q_has_rd_ns));
  FDRE q_has_rd_r_reg
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCACA0A0ACACAFA0A)) 
    \ras_timer_r[0]_i_1 
       (.I0(\ras_timer_r_reg[0] ),
        .I1(\ras_timer_r_reg[0]_0 ),
        .I2(idle_r_lcl_reg_2),
        .I3(\ras_timer_r[0]_i_4_n_0 ),
        .I4(rb_hit_busies_r[7]),
        .I5(\ras_timer_r[0]_i_5_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF51404040)) 
    \ras_timer_r[0]_i_4 
       (.I0(rb_hit_busies_r[3]),
        .I1(rb_hit_busies_r[2]),
        .I2(\ras_timer_r_reg[0]_4 ),
        .I3(rb_hit_busies_r[1]),
        .I4(\ras_timer_r_reg[0]_5 ),
        .I5(\ras_timer_r[0]_i_6_n_0 ),
        .O(\ras_timer_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00003530FFFF3530)) 
    \ras_timer_r[0]_i_5 
       (.I0(\ras_timer_r_reg[0]_1 ),
        .I1(\ras_timer_r_reg[0]_2 ),
        .I2(rb_hit_busies_r[5]),
        .I3(rb_hit_busies_r[4]),
        .I4(rb_hit_busies_r[6]),
        .I5(\ras_timer_r_reg[0]_3 ),
        .O(\ras_timer_r[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \ras_timer_r[0]_i_6 
       (.I0(\ras_timer_r[0]_i_4_0 ),
        .I1(rb_hit_busies_r[3]),
        .I2(rb_hit_busies_r[6]),
        .I3(rb_hit_busies_r[4]),
        .I4(rb_hit_busies_r[5]),
        .O(\ras_timer_r[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFAA30AA)) 
    \ras_timer_r[1]_i_1 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(\ras_timer_r_reg[1]_0 ),
        .I2(rb_hit_busies_r[7]),
        .I3(idle_r_lcl_reg_2),
        .I4(\ras_timer_r[1]_i_5_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ras_timer_r[1]_i_10 
       (.I0(\ras_timer_r[1]_i_14_n_0 ),
        .I1(\ras_timer_r[1]_i_10_0 [2]),
        .I2(rb_hit_busies_r[3]),
        .I3(\ras_timer_r[1]_i_10_0 [5]),
        .I4(rb_hit_busies_r[6]),
        .I5(\ras_timer_r[1]_i_17_n_0 ),
        .O(\ras_timer_r[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \ras_timer_r[1]_i_11 
       (.I0(\ras_timer_r[1]_i_5_2 ),
        .I1(rb_hit_busies_r[3]),
        .I2(rb_hit_busies_r[6]),
        .I3(rb_hit_busies_r[4]),
        .I4(rb_hit_busies_r[5]),
        .O(\ras_timer_r[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \ras_timer_r[1]_i_12 
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(passing_open_bank));
  LUT5 #(
    .INIT(32'h0000F088)) 
    \ras_timer_r[1]_i_12__0 
       (.I0(\ras_timer_r[1]_i_5_3 ),
        .I1(rb_hit_busies_r[1]),
        .I2(\ras_timer_r[1]_i_5_4 ),
        .I3(rb_hit_busies_r[2]),
        .I4(rb_hit_busies_r[3]),
        .O(\ras_timer_r[1]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h000002F2)) 
    \ras_timer_r[1]_i_13 
       (.I0(rb_hit_busies_r[4]),
        .I1(\ras_timer_r[1]_i_5_0 ),
        .I2(rb_hit_busies_r[5]),
        .I3(\ras_timer_r[1]_i_5_1 ),
        .I4(rb_hit_busies_r[6]),
        .O(\ras_timer_r[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ras_timer_r[1]_i_14 
       (.I0(\ras_timer_r[1]_i_10_0 [1]),
        .I1(rb_hit_busies_r[2]),
        .I2(\ras_timer_r[1]_i_10_0 [6]),
        .I3(rb_hit_busies_r[7]),
        .O(\ras_timer_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ras_timer_r[1]_i_17 
       (.I0(rb_hit_busies_r[4]),
        .I1(\ras_timer_r[1]_i_10_0 [3]),
        .I2(rb_hit_busies_r[5]),
        .I3(\ras_timer_r[1]_i_10_0 [4]),
        .I4(\ras_timer_r[1]_i_10_0 [0]),
        .I5(rb_hit_busies_r[1]),
        .O(\ras_timer_r[1]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ras_timer_r[1]_i_4 
       (.I0(idle_r_lcl_reg_0),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(q_entry_r[2]),
        .I4(\ras_timer_r[1]_i_10_n_0 ),
        .O(idle_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'h000000000E000E0E)) 
    \ras_timer_r[1]_i_5 
       (.I0(\ras_timer_r[1]_i_11_n_0 ),
        .I1(\ras_timer_r[1]_i_12__0_n_0 ),
        .I2(\ras_timer_r[1]_i_13_n_0 ),
        .I3(\ras_timer_r_reg[1]_1 ),
        .I4(rb_hit_busies_r[6]),
        .I5(rb_hit_busies_r[7]),
        .O(\ras_timer_r[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h8B880000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1 
       (.I0(rb_hit_busies_r[1]),
        .I1(idle_r_lcl_reg_1),
        .I2(\order_q_r_reg[1]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [1]));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 
       (.I0(\order_q_r_reg[1]_2 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busies_r[2]),
        .O(\rb_hit_busies.rb_hit_busies_ns [2]));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busies_r[3]),
        .O(\rb_hit_busies.rb_hit_busies_ns [3]));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busies_r[4]),
        .O(\rb_hit_busies.rb_hit_busies_ns [4]));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busies_r[5]),
        .O(\rb_hit_busies.rb_hit_busies_ns [5]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busies_r[6]),
        .O(\rb_hit_busies.rb_hit_busies_ns [6]));
  LUT5 #(
    .INIT(32'h8B880000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1 
       (.I0(rb_hit_busies_r[7]),
        .I1(idle_r_lcl_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] 
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [1]),
        .Q(rb_hit_busies_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [2]),
        .Q(rb_hit_busies_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [3]),
        .Q(rb_hit_busies_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [4]),
        .Q(rb_hit_busies_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [5]),
        .Q(rb_hit_busies_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [6]),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h000B0000)) 
    req_bank_rdy_r_i_1
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_0 ),
        .I2(order_q_r[1]),
        .I3(order_q_r[2]),
        .I4(req_bank_rdy_r_reg),
        .O(p_14_in));
  LUT6 #(
    .INIT(64'h0008000800000008)) 
    \rnk_config_strobe_r[0]_i_18 
       (.I0(\grant_r[7]_i_4__1 ),
        .I1(req_bank_rdy_r_reg),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(\order_q_r_reg[0]_0 ),
        .I5(adv_order_q),
        .O(col_wait_r_reg));
  FDRE wait_for_maint_r_lcl_reg
       (.C(q_has_priority_r_reg_1),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized0
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r,
    pass_open_bank_ns,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    \q_entry_r_reg[2]_0 ,
    pass_open_bank_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg_1,
    pass_open_bank_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_3,
    pre_bm_end_r_reg_0,
    \order_q_r_reg[0]_2 ,
    act_wait_ns,
    D,
    idle_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    pre_passing_open_bank_r_reg_0,
    \q_entry_r_reg[2]_1 ,
    bm_end,
    idle_r_lcl_reg_2,
    \order_q_r_reg[2]_0 ,
    pass_open_bank_r_lcl_reg_4,
    q_has_rd_r_reg_0,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    in0,
    ordered_r_lcl_reg_0,
    adv_order_q,
    col_wait_r,
    act_wait_r_lcl_reg,
    act_wait_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    Q,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    set_order_q,
    q_has_priority_r_reg_0,
    \order_q_r_reg[0]_3 ,
    \order_q_r_reg[0]_4 ,
    req_priority_r,
    \order_q_r_reg[2]_1 ,
    bm_end_r1,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ,
    accept_req,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[1]_3 ,
    head_r_lcl_reg_1,
    \q_entry_r_reg[0]_0 ,
    head_r_lcl_reg_2,
    \q_entry_r_reg[0]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    was_priority,
    q_has_priority_r_reg_1,
    maint_hit,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_5,
    pre_wait_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    ras_timer_zero_r,
    was_wr,
    rtp_timer_r,
    \ras_timer_r[0]_i_2__0_0 ,
    \ras_timer_r[0]_i_2__0_1 ,
    \ras_timer_r[0]_i_2__0_2 ,
    \ras_timer_r[1]_i_2__0_0 ,
    \ras_timer_r[1]_i_2__0_1 ,
    \ras_timer_r[1]_i_2__0_2 ,
    \ras_timer_r[1]_i_2__0_3 ,
    \ras_timer_r[1]_i_2__0_4 ,
    \ras_timer_r[1]_i_2__0_5 ,
    \ras_timer_r[0]_i_2__0_3 ,
    \ras_timer_r[0]_i_2__0_4 ,
    \ras_timer_r[0]_i_2__0_5 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \q_entry_r_reg[0]_2 ,
    \q_entry_r_reg[2]_2 ,
    \order_q_r_reg[2]_2 ,
    \order_q_r_reg[1]_0 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r;
  output pass_open_bank_ns;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \order_q_r_reg[0]_0 ;
  output [0:0]\order_q_r_reg[0]_1 ;
  output \q_entry_r_reg[2]_0 ;
  output pass_open_bank_r_lcl_reg_0;
  output pass_open_bank_r_lcl_reg_1;
  output pass_open_bank_r_lcl_reg_2;
  output pass_open_bank_r_lcl_reg_3;
  output pre_bm_end_r_reg_0;
  output \order_q_r_reg[0]_2 ;
  output act_wait_ns;
  output [1:0]D;
  output idle_r_lcl_reg_1;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output \q_entry_r_reg[2]_1 ;
  output [0:0]bm_end;
  output idle_r_lcl_reg_2;
  output \order_q_r_reg[2]_0 ;
  output pass_open_bank_r_lcl_reg_4;
  input q_has_rd_r_reg_0;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input in0;
  input ordered_r_lcl_reg_0;
  input adv_order_q;
  input col_wait_r;
  input [0:0]act_wait_r_lcl_reg;
  input act_wait_r_lcl_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input [0:0]Q;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input set_order_q;
  input q_has_priority_r_reg_0;
  input \order_q_r_reg[0]_3 ;
  input \order_q_r_reg[0]_4 ;
  input req_priority_r;
  input \order_q_r_reg[2]_1 ;
  input bm_end_r1;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  input accept_req;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[1]_3 ;
  input head_r_lcl_reg_1;
  input \q_entry_r_reg[0]_0 ;
  input head_r_lcl_reg_2;
  input \q_entry_r_reg[0]_1 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input was_priority;
  input q_has_priority_r_reg_1;
  input [0:0]maint_hit;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_5;
  input pre_wait_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input ras_timer_zero_r;
  input was_wr;
  input rtp_timer_r;
  input \ras_timer_r[0]_i_2__0_0 ;
  input \ras_timer_r[0]_i_2__0_1 ;
  input \ras_timer_r[0]_i_2__0_2 ;
  input \ras_timer_r[1]_i_2__0_0 ;
  input \ras_timer_r[1]_i_2__0_1 ;
  input \ras_timer_r[1]_i_2__0_2 ;
  input \ras_timer_r[1]_i_2__0_3 ;
  input \ras_timer_r[1]_i_2__0_4 ;
  input \ras_timer_r[1]_i_2__0_5 ;
  input \ras_timer_r[0]_i_2__0_3 ;
  input \ras_timer_r[0]_i_2__0_4 ;
  input \ras_timer_r[0]_i_2__0_5 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input [0:0]\q_entry_r_reg[0]_2 ;
  input [0:0]\q_entry_r_reg[2]_2 ;
  input \order_q_r_reg[2]_2 ;
  input \order_q_r_reg[1]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_req;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__6_n_0;
  wire [0:0]act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1__0_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire [0:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__0_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire head_r_lcl_i_3__1_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_i_1_n_0;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire in0;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [2:1]order_q_r;
  wire \order_q_r[0]_i_1_n_0 ;
  wire \order_q_r[1]_i_1__0_n_0 ;
  wire \order_q_r[1]_i_3__0_n_0 ;
  wire \order_q_r[2]_i_1__0_n_0 ;
  wire \order_q_r[2]_i_3_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire [0:0]\order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[0]_3 ;
  wire \order_q_r_reg[0]_4 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire \order_q_r_reg[2]_2 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_2__2_n_0;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire pass_open_bank_r_lcl_reg_5;
  wire [6:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [1:0]q_entry_ns;
  wire [2:0]q_entry_r;
  wire \q_entry_r[1]_i_2__0_n_0 ;
  wire \q_entry_r[2]_i_11__0__0_n_0 ;
  wire \q_entry_r[2]_i_12_n_0 ;
  wire \q_entry_r[2]_i_1__6_n_0 ;
  wire \q_entry_r[2]_i_3__0_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire [0:0]\q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire [0:0]\q_entry_r_reg[2]_2 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_priority_r_reg_1;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_i_2__0_n_0;
  wire q_has_rd_r_reg_0;
  wire \ras_timer_r[0]_i_2__0_0 ;
  wire \ras_timer_r[0]_i_2__0_1 ;
  wire \ras_timer_r[0]_i_2__0_2 ;
  wire \ras_timer_r[0]_i_2__0_3 ;
  wire \ras_timer_r[0]_i_2__0_4 ;
  wire \ras_timer_r[0]_i_2__0_5 ;
  wire \ras_timer_r[0]_i_2__0_n_0 ;
  wire \ras_timer_r[0]_i_4__0_n_0 ;
  wire \ras_timer_r[0]_i_5__0_n_0 ;
  wire \ras_timer_r[1]_i_10__0_n_0 ;
  wire \ras_timer_r[1]_i_11__1_n_0 ;
  wire \ras_timer_r[1]_i_2__0_0 ;
  wire \ras_timer_r[1]_i_2__0_1 ;
  wire \ras_timer_r[1]_i_2__0_2 ;
  wire \ras_timer_r[1]_i_2__0_3 ;
  wire \ras_timer_r[1]_i_2__0_4 ;
  wire \ras_timer_r[1]_i_2__0_5 ;
  wire \ras_timer_r[1]_i_2__0_n_0 ;
  wire \ras_timer_r[1]_i_5__0_n_0 ;
  wire \ras_timer_r[1]_i_6__0_n_0 ;
  wire \ras_timer_r[1]_i_7__0_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire ras_timer_zero_r;
  wire [8:2]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  wire [8:2]rb_hit_busies_r;
  wire req_priority_r;
  wire rtp_timer_r;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_wr;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    act_wait_r_lcl_i_1__0
       (.I0(act_wait_r_lcl_i_2__6_n_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(pre_bm_end_r_reg_0),
        .I3(pass_open_bank_r),
        .I4(\order_q_r_reg[2]_1 ),
        .I5(bm_end_r1),
        .O(act_wait_ns));
  LUT3 #(
    .INIT(8'hEA)) 
    act_wait_r_lcl_i_2__6
       (.I0(\q_entry_r_reg[2]_0 ),
        .I1(act_wait_r_lcl_reg),
        .I2(act_wait_r_lcl_reg_0),
        .O(act_wait_r_lcl_i_2__6_n_0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    auto_pre_r_lcl_i_1__0
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_2),
        .I3(pre_bm_end_r_reg_0),
        .I4(q_has_priority_r_reg_0),
        .O(auto_pre_r_lcl_i_1__0_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__0_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    bm_end_r1_i_1__0
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .O(bm_end));
  LUT6 #(
    .INIT(64'hFCFFDCDCDCDCDCDC)) 
    \compute_tail.tail_r_lcl_i_1__0 
       (.I0(pre_bm_end_r_reg_0),
        .I1(set_order_q),
        .I2(\compute_tail.tail_r_lcl_reg_0 ),
        .I3(idle_r_lcl_reg_0),
        .I4(pass_open_bank_r_lcl_reg_5),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0888FFFFFFFF)) 
    \compute_tail.tail_r_lcl_i_3__0 
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .O(pass_open_bank_r_lcl_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF55D5D5D5)) 
    \compute_tail.tail_r_lcl_i_4 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(pass_open_bank_r_lcl_reg_2));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__0_n_0 ),
        .Q(tail_r),
        .R(in0));
  LUT6 #(
    .INIT(64'h000D000D000D0000)) 
    demand_priority_r_i_2__0
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(q_has_priority),
        .I5(req_priority_r),
        .O(\order_q_r_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[2]_i_16 
       (.I0(idle_r_lcl_reg_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(head_r_lcl_reg_0),
        .I3(wait_for_maint_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .O(idle_r_lcl_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[2]_i_7__0 
       (.I0(order_q_r[2]),
        .I1(order_q_r[1]),
        .O(\order_q_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h10101010101F1010)) 
    head_r_lcl_i_3__1
       (.I0(\q_entry_r_reg[0]_0 ),
        .I1(head_r_lcl_reg_2),
        .I2(\q_entry_r[2]_i_3__0_n_0 ),
        .I3(q_entry_r[2]),
        .I4(q_entry_r[0]),
        .I5(q_entry_r[1]),
        .O(head_r_lcl_i_3__1_n_0));
  FDRE head_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__6_n_0 ),
        .D(head_r_lcl_reg_i_1_n_0),
        .Q(head_r_lcl_reg_0),
        .R(in0));
  MUXF7 head_r_lcl_reg_i_1
       (.I0(head_r_lcl_reg_1),
        .I1(head_r_lcl_i_3__1_n_0),
        .O(head_r_lcl_reg_i_1_n_0),
        .S(pre_bm_end_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__0
       (.I0(idle_r_lcl_reg_1),
        .O(E));
  LUT4 #(
    .INIT(16'h00D0)) 
    idle_r_lcl_i_2__0
       (.I0(idle_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .I3(q_has_priority_r_reg_0),
        .O(idle_r_lcl_reg_1));
  FDRE idle_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0060006FFF60FF60)) 
    \order_q_r[0]_i_1 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_3 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_3__0_n_0 ),
        .I4(\order_q_r_reg[0]_4 ),
        .I5(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA30AA3F55305530)) 
    \order_q_r[1]_i_1__0 
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(\order_q_r_reg[1]_0 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_3__0_n_0 ),
        .I4(\order_q_r_reg[2]_1 ),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \order_q_r[1]_i_3__0 
       (.I0(adv_order_q),
        .I1(order_q_r[2]),
        .I2(order_q_r[1]),
        .I3(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0444F4040744F704)) 
    \order_q_r[2]_i_1__0 
       (.I0(\order_q_r_reg[2]_2 ),
        .I1(set_order_q),
        .I2(adv_order_q),
        .I3(order_q_r[2]),
        .I4(\order_q_r[2]_i_3_n_0 ),
        .I5(\order_q_r_reg[2]_1 ),
        .O(\order_q_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \order_q_r[2]_i_3 
       (.I0(order_q_r[1]),
        .I1(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[2]_i_3_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1_n_0 ),
        .Q(\order_q_r_reg[0]_1 ),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__0_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__0_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444454444444444)) 
    pass_open_bank_r_lcl_i_1__0
       (.I0(pass_open_bank_r_lcl_i_2__2_n_0),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_5),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(auto_pre_r_lcl_reg_2),
        .O(pass_open_bank_ns));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    pass_open_bank_r_lcl_i_2__2
       (.I0(q_has_priority_r_reg_0),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(pass_open_bank_r_lcl_i_2__2_n_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD111D1DDE222E2EE)) 
    \q_entry_r[0]_i_1__0 
       (.I0(accept_req),
        .I1(pre_bm_end_r_reg_0),
        .I2(\q_entry_r_reg[0]_0 ),
        .I3(set_order_q),
        .I4(q_entry_r[0]),
        .I5(\q_entry_r_reg[0]_1 ),
        .O(q_entry_ns[0]));
  LUT6 #(
    .INIT(64'hF3C0D1E2E2D1F3C0)) 
    \q_entry_r[1]_i_1__0 
       (.I0(accept_req),
        .I1(pre_bm_end_r_reg_0),
        .I2(\q_entry_r[1]_i_2__0_n_0 ),
        .I3(\q_entry_r_reg[1]_0 ),
        .I4(\q_entry_r_reg[1]_1 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .O(q_entry_ns[1]));
  LUT5 #(
    .INIT(32'h6F60606F)) 
    \q_entry_r[1]_i_2__0 
       (.I0(\q_entry_r_reg[1]_2 ),
        .I1(\q_entry_r_reg[1]_3 ),
        .I2(set_order_q),
        .I3(q_entry_r[0]),
        .I4(q_entry_r[1]),
        .O(\q_entry_r[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500404040)) 
    \q_entry_r[2]_i_10__6 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(pass_open_bank_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \q_entry_r[2]_i_11__0__0 
       (.I0(rb_hit_busies_r[3]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I2(rb_hit_busies_r[2]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ),
        .I4(rb_hit_busies_r[5]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .O(\q_entry_r[2]_i_11__0__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55959595)) 
    \q_entry_r[2]_i_11__5 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(pass_open_bank_r_lcl_reg_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \q_entry_r[2]_i_12 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I1(rb_hit_busies_r[7]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .I3(rb_hit_busies_r[4]),
        .O(\q_entry_r[2]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \q_entry_r[2]_i_1__6 
       (.I0(\q_entry_r[2]_i_3__0_n_0 ),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .O(\q_entry_r[2]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hCAFA)) 
    \q_entry_r[2]_i_3__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(set_order_q),
        .I2(idle_r_lcl_reg_0),
        .I3(accept_req),
        .O(\q_entry_r[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000202220222022)) 
    \q_entry_r[2]_i_7__0 
       (.I0(\q_entry_r[2]_i_11__0__0_n_0 ),
        .I1(\q_entry_r[2]_i_12_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(rb_hit_busies_r[8]),
        .I4(rb_hit_busies_r[6]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ));
  LUT5 #(
    .INIT(32'h5555DDD7)) 
    \q_entry_r[2]_i_8__0__0 
       (.I0(pre_bm_end_r_reg_0),
        .I1(q_entry_r[2]),
        .I2(q_entry_r[1]),
        .I3(q_entry_r[0]),
        .I4(set_order_q),
        .O(\q_entry_r_reg[2]_1 ));
  FDSE \q_entry_r_reg[0] 
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__6_n_0 ),
        .D(q_entry_ns[0]),
        .Q(q_entry_r[0]),
        .S(\q_entry_r_reg[0]_2 ));
  FDRE \q_entry_r_reg[1] 
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__6_n_0 ),
        .D(q_entry_ns[1]),
        .Q(q_entry_r[1]),
        .R(\q_entry_r_reg[0]_2 ));
  FDRE \q_entry_r_reg[2] 
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__6_n_0 ),
        .D(\q_entry_r_reg[2]_2 ),
        .Q(q_entry_r[2]),
        .R(\q_entry_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    q_has_priority_r_i_1__0
       (.I0(was_priority),
        .I1(q_has_priority_r_reg_1),
        .I2(accept_req),
        .I3(q_has_priority),
        .I4(pre_bm_end_r_reg_0),
        .I5(q_has_priority_r_reg_0),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF200000)) 
    q_has_rd_r_i_1__0
       (.I0(maint_hit),
        .I1(idle_r_lcl_reg_0),
        .I2(maint_req_r),
        .I3(q_has_rd_r_i_2__0_n_0),
        .I4(pre_bm_end_r_reg_0),
        .I5(q_has_priority_r_reg_0),
        .O(q_has_rd_ns));
  LUT4 #(
    .INIT(16'hAAEA)) 
    q_has_rd_r_i_2__0
       (.I0(q_has_rd),
        .I1(accept_req),
        .I2(q_has_priority_r_reg_1),
        .I3(was_wr),
        .O(q_has_rd_r_i_2__0_n_0));
  FDRE q_has_rd_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \ras_timer_r[0]_i_1__0 
       (.I0(\ras_timer_r_reg[0] ),
        .I1(rb_hit_busies_r[8]),
        .I2(\ras_timer_r[0]_i_2__0_n_0 ),
        .I3(\q_entry_r_reg[2]_0 ),
        .I4(\ras_timer_r_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \ras_timer_r[0]_i_2__0 
       (.I0(\ras_timer_r[0]_i_4__0_n_0 ),
        .I1(rb_hit_busies_r[6]),
        .I2(rb_hit_busies_r[5]),
        .I3(rb_hit_busies_r[7]),
        .I4(\ras_timer_r[0]_i_5__0_n_0 ),
        .I5(rb_hit_busies_r[8]),
        .O(\ras_timer_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[0]_i_4__0 
       (.I0(\ras_timer_r[0]_i_2__0_3 ),
        .I1(rb_hit_busies_r[4]),
        .I2(\ras_timer_r[0]_i_2__0_4 ),
        .I3(rb_hit_busies_r[3]),
        .I4(\ras_timer_r[0]_i_2__0_5 ),
        .I5(rb_hit_busies_r[2]),
        .O(\ras_timer_r[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    \ras_timer_r[0]_i_5__0 
       (.I0(\ras_timer_r[0]_i_2__0_0 ),
        .I1(\ras_timer_r[0]_i_2__0_1 ),
        .I2(rb_hit_busies_r[6]),
        .I3(rb_hit_busies_r[5]),
        .I4(rb_hit_busies_r[7]),
        .I5(\ras_timer_r[0]_i_2__0_2 ),
        .O(\ras_timer_r[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ras_timer_r[1]_i_10__0 
       (.I0(passing_open_bank[1]),
        .I1(rb_hit_busies_r[2]),
        .I2(rb_hit_busies_r[5]),
        .I3(passing_open_bank[4]),
        .I4(rb_hit_busies_r[4]),
        .I5(passing_open_bank[3]),
        .O(\ras_timer_r[1]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \ras_timer_r[1]_i_11__0 
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_passing_open_bank_r_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \ras_timer_r[1]_i_11__1 
       (.I0(passing_open_bank[2]),
        .I1(rb_hit_busies_r[3]),
        .I2(passing_open_bank[5]),
        .I3(rb_hit_busies_r[6]),
        .O(\ras_timer_r[1]_i_11__1_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \ras_timer_r[1]_i_1__0 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(rb_hit_busies_r[8]),
        .I2(\ras_timer_r[1]_i_2__0_n_0 ),
        .I3(\q_entry_r_reg[2]_0 ),
        .I4(\ras_timer_r_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \ras_timer_r[1]_i_2__0 
       (.I0(\ras_timer_r[1]_i_5__0_n_0 ),
        .I1(rb_hit_busies_r[6]),
        .I2(rb_hit_busies_r[5]),
        .I3(rb_hit_busies_r[7]),
        .I4(\ras_timer_r[1]_i_6__0_n_0 ),
        .I5(rb_hit_busies_r[8]),
        .O(\ras_timer_r[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \ras_timer_r[1]_i_3 
       (.I0(\ras_timer_r[1]_i_7__0_n_0 ),
        .I1(q_entry_r[2]),
        .I2(q_entry_r[0]),
        .I3(q_entry_r[1]),
        .I4(idle_r_lcl_reg_0),
        .O(\q_entry_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[1]_i_5__0 
       (.I0(\ras_timer_r[1]_i_2__0_3 ),
        .I1(rb_hit_busies_r[4]),
        .I2(\ras_timer_r[1]_i_2__0_4 ),
        .I3(rb_hit_busies_r[3]),
        .I4(\ras_timer_r[1]_i_2__0_5 ),
        .I5(rb_hit_busies_r[2]),
        .O(\ras_timer_r[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF535000005350)) 
    \ras_timer_r[1]_i_6__0 
       (.I0(\ras_timer_r[1]_i_2__0_0 ),
        .I1(\ras_timer_r[1]_i_2__0_1 ),
        .I2(rb_hit_busies_r[6]),
        .I3(rb_hit_busies_r[5]),
        .I4(rb_hit_busies_r[7]),
        .I5(\ras_timer_r[1]_i_2__0_2 ),
        .O(\ras_timer_r[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \ras_timer_r[1]_i_7__0 
       (.I0(\ras_timer_r[1]_i_10__0_n_0 ),
        .I1(\ras_timer_r[1]_i_11__1_n_0 ),
        .I2(passing_open_bank[0]),
        .I3(rb_hit_busies_r[8]),
        .I4(passing_open_bank[6]),
        .I5(rb_hit_busies_r[7]),
        .O(\ras_timer_r[1]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h40555555)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2 
       (.I0(pre_bm_end_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_bm_end_r_reg_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[2]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ),
        .I4(q_has_priority_r_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_ns [2]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[3]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I4(q_has_priority_r_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_ns [3]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[4]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .I4(q_has_priority_r_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_ns [4]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[5]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I4(q_has_priority_r_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_ns [5]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[6]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I4(q_has_priority_r_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_ns [6]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[7]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I4(q_has_priority_r_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[8]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\order_q_r_reg[2]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [2]),
        .Q(rb_hit_busies_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [3]),
        .Q(rb_hit_busies_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [4]),
        .Q(rb_hit_busies_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [5]),
        .Q(rb_hit_busies_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [6]),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    req_bank_rdy_r_i_1__6
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(col_wait_r),
        .O(\order_q_r_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1__0 
       (.I0(pass_open_bank_r),
        .I1(q_has_priority_r_reg_0),
        .I2(Q),
        .I3(rtp_timer_r),
        .O(pass_open_bank_r_lcl_reg_4));
  FDRE wait_for_maint_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized1
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r,
    pass_open_bank_ns,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \q_entry_r_reg[2]_0 ,
    idle_r_lcl_reg_1,
    \order_q_r_reg[0]_0 ,
    pre_bm_end_r_reg_0,
    pre_bm_end_r_reg_1,
    pre_bm_end_r_reg_2,
    D,
    \order_q_r_reg[1]_0 ,
    p_14_in,
    act_wait_ns,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    pre_passing_open_bank_r_reg_0,
    bm_end,
    wait_for_maint_r_lcl_reg_1,
    \order_q_r_reg[1]_1 ,
    pass_open_bank_r_lcl_reg_0,
    \q_entry_r_reg[2]_1 ,
    \q_entry_r_reg[1]_0 ,
    pre_bm_end_r_reg_3,
    pre_bm_end_r_reg_4,
    pre_bm_end_r_reg_5,
    q_has_priority_r_reg_0,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    in0,
    ordered_r_lcl_reg_0,
    act_wait_r_lcl_reg,
    act_wait_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    Q,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    q_has_priority_r_reg_1,
    adv_order_q,
    \order_q_r_reg[0]_1 ,
    set_order_q,
    \order_q_r_reg[0]_2 ,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[1]_3 ,
    \q_entry_r_reg[1]_4 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \maint_controller.maint_hit_busies_r_reg[2] ,
    \maint_controller.maint_hit_busies_r_reg[2]_0 ,
    req_priority_r,
    col_wait_r,
    \order_q_r_reg[1]_2 ,
    bm_end_r1,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    passing_open_bank,
    head_r_lcl_reg_1,
    accept_req,
    \q_entry_r_reg[0]_0 ,
    \q_entry_r_reg[0]_1 ,
    \q_entry_r_reg[1]_5 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    head_r_lcl_reg_2,
    \q_entry_r_reg[1]_6 ,
    \q_entry_r_reg[1]_7 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    q_has_priority_r_reg_2,
    was_priority,
    maint_hit,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_1,
    pre_wait_r,
    ras_timer_zero_r,
    was_wr,
    rtp_timer_r,
    \ras_timer_r_reg[1]_4 ,
    \ras_timer_r_reg[1]_5 ,
    \ras_timer_r[1]_i_3__0_0 ,
    \ras_timer_r_reg[0]_4 ,
    \ras_timer_r_reg[0]_5 ,
    \ras_timer_r[0]_i_3__0_0 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \q_entry_r_reg[1]_8 ,
    \q_entry_r_reg[1]_9 ,
    \q_entry_r_reg[2]_2 ,
    \q_entry_r_reg[0]_2 ,
    \q_entry_r_reg[2]_3 ,
    \order_q_r_reg[1]_3 ,
    \order_q_r_reg[2]_0 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r;
  output pass_open_bank_ns;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \q_entry_r_reg[2]_0 ;
  output idle_r_lcl_reg_1;
  output [0:0]\order_q_r_reg[0]_0 ;
  output pre_bm_end_r_reg_0;
  output pre_bm_end_r_reg_1;
  output pre_bm_end_r_reg_2;
  output [0:0]D;
  output \order_q_r_reg[1]_0 ;
  output p_14_in;
  output act_wait_ns;
  output [1:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output [0:0]bm_end;
  output wait_for_maint_r_lcl_reg_1;
  output \order_q_r_reg[1]_1 ;
  output pass_open_bank_r_lcl_reg_0;
  output \q_entry_r_reg[2]_1 ;
  output [0:0]\q_entry_r_reg[1]_0 ;
  output pre_bm_end_r_reg_3;
  output pre_bm_end_r_reg_4;
  output pre_bm_end_r_reg_5;
  input q_has_priority_r_reg_0;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input in0;
  input ordered_r_lcl_reg_0;
  input [0:0]act_wait_r_lcl_reg;
  input act_wait_r_lcl_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input [0:0]Q;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input q_has_priority_r_reg_1;
  input adv_order_q;
  input \order_q_r_reg[0]_1 ;
  input set_order_q;
  input \order_q_r_reg[0]_2 ;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[1]_3 ;
  input \q_entry_r_reg[1]_4 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \maint_controller.maint_hit_busies_r_reg[2] ;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[2]_0 ;
  input req_priority_r;
  input col_wait_r;
  input \order_q_r_reg[1]_2 ;
  input bm_end_r1;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input [6:0]passing_open_bank;
  input head_r_lcl_reg_1;
  input accept_req;
  input \q_entry_r_reg[0]_0 ;
  input \q_entry_r_reg[0]_1 ;
  input \q_entry_r_reg[1]_5 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input head_r_lcl_reg_2;
  input \q_entry_r_reg[1]_6 ;
  input \q_entry_r_reg[1]_7 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input q_has_priority_r_reg_2;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_1;
  input pre_wait_r;
  input ras_timer_zero_r;
  input was_wr;
  input rtp_timer_r;
  input \ras_timer_r_reg[1]_4 ;
  input \ras_timer_r_reg[1]_5 ;
  input \ras_timer_r[1]_i_3__0_0 ;
  input \ras_timer_r_reg[0]_4 ;
  input \ras_timer_r_reg[0]_5 ;
  input \ras_timer_r[0]_i_3__0_0 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \q_entry_r_reg[1]_8 ;
  input \q_entry_r_reg[1]_9 ;
  input \q_entry_r_reg[2]_2 ;
  input [0:0]\q_entry_r_reg[0]_2 ;
  input [0:0]\q_entry_r_reg[2]_3 ;
  input \order_q_r_reg[1]_3 ;
  input \order_q_r_reg[2]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_req;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__5_n_0;
  wire [0:0]act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1__1_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire [0:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__1_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire head_r_lcl_i_3__0__0_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_i_1__0_n_0;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire in0;
  wire \maint_controller.maint_hit_busies_r_reg[2] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[2]_0 ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [2:1]order_q_r;
  wire \order_q_r[0]_i_1__0_n_0 ;
  wire \order_q_r[1]_i_1__1_n_0 ;
  wire \order_q_r[1]_i_2_n_0 ;
  wire \order_q_r[2]_i_1__1_n_0 ;
  wire \order_q_r[2]_i_2__0__0_n_0 ;
  wire [0:0]\order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[1]_2 ;
  wire \order_q_r_reg[1]_3 ;
  wire \order_q_r_reg[2]_0 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire p_14_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_2__3_n_0;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire [6:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire pre_bm_end_r_reg_5;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [1:0]q_entry_ns;
  wire [2:0]q_entry_r;
  wire \q_entry_r[1]_i_2__2_n_0 ;
  wire \q_entry_r[1]_i_3_n_0 ;
  wire \q_entry_r[1]_i_5_n_0 ;
  wire \q_entry_r[2]_i_10__1_n_0 ;
  wire \q_entry_r[2]_i_11__1_n_0 ;
  wire \q_entry_r[2]_i_1__0_n_0 ;
  wire \q_entry_r[2]_i_3__1_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire [0:0]\q_entry_r_reg[0]_2 ;
  wire [0:0]\q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[1]_5 ;
  wire \q_entry_r_reg[1]_6 ;
  wire \q_entry_r_reg[1]_7 ;
  wire \q_entry_r_reg[1]_8 ;
  wire \q_entry_r_reg[1]_9 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire \q_entry_r_reg[2]_2 ;
  wire [0:0]\q_entry_r_reg[2]_3 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_priority_r_reg_1;
  wire q_has_priority_r_reg_2;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_i_2__1_n_0;
  wire \ras_timer_r[0]_i_2__1_n_0 ;
  wire \ras_timer_r[0]_i_3__0_0 ;
  wire \ras_timer_r[0]_i_3__0_n_0 ;
  wire \ras_timer_r[0]_i_5__1_n_0 ;
  wire \ras_timer_r[1]_i_10__1_n_0 ;
  wire \ras_timer_r[1]_i_12__1_n_0 ;
  wire \ras_timer_r[1]_i_2__1_n_0 ;
  wire \ras_timer_r[1]_i_3__0_0 ;
  wire \ras_timer_r[1]_i_3__0_n_0 ;
  wire \ras_timer_r[1]_i_6__1_n_0 ;
  wire \ras_timer_r[1]_i_7__1_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[0]_5 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[1]_4 ;
  wire \ras_timer_r_reg[1]_5 ;
  wire ras_timer_zero_r;
  wire [8:4]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__5_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__4_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire [1:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_3 ;
  wire [9:3]rb_hit_busies_r;
  wire req_priority_r;
  wire rtp_timer_r;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire was_priority;
  wire was_wr;

  LUT6 #(
    .INIT(64'hFFFFFFFFFF4FFF44)) 
    act_wait_r_lcl_i_1__1
       (.I0(act_wait_r_lcl_i_2__5_n_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(pre_bm_end_r_reg_1),
        .I3(\order_q_r_reg[1]_2 ),
        .I4(pass_open_bank_r),
        .I5(bm_end_r1),
        .O(act_wait_ns));
  LUT3 #(
    .INIT(8'hEA)) 
    act_wait_r_lcl_i_2__5
       (.I0(\q_entry_r_reg[2]_0 ),
        .I1(act_wait_r_lcl_reg),
        .I2(act_wait_r_lcl_reg_0),
        .O(act_wait_r_lcl_i_2__5_n_0));
  LUT5 #(
    .INIT(32'h00AE0000)) 
    auto_pre_r_lcl_i_1__1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_2),
        .I3(q_has_priority_r_reg_1),
        .I4(pre_bm_end_r_reg_1),
        .O(auto_pre_r_lcl_i_1__1_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__1_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    bm_end_r1_i_1__1
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .O(bm_end));
  LUT6 #(
    .INIT(64'hFDCCFDFCDDCCDDCC)) 
    \compute_tail.tail_r_lcl_i_1__1 
       (.I0(pre_bm_end_r_reg_1),
        .I1(set_order_q),
        .I2(pass_open_bank_r_lcl_reg_1),
        .I3(\compute_tail.tail_r_lcl_reg_0 ),
        .I4(idle_r_lcl_reg_0),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__1_n_0 ),
        .Q(tail_r),
        .R(in0));
  LUT6 #(
    .INIT(64'h1101110111010000)) 
    demand_priority_r_i_2__1
       (.I0(order_q_r[1]),
        .I1(order_q_r[2]),
        .I2(\order_q_r_reg[0]_0 ),
        .I3(adv_order_q),
        .I4(req_priority_r),
        .I5(q_has_priority),
        .O(\order_q_r_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[2]_i_11 
       (.I0(wait_for_maint_r_lcl_reg_0),
        .I1(head_r_lcl_reg_0),
        .I2(act_wait_r_lcl_reg_0),
        .I3(idle_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .O(wait_for_maint_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[6]_i_12 
       (.I0(order_q_r[1]),
        .I1(order_q_r[2]),
        .O(\order_q_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h00000F0022222222)) 
    head_r_lcl_i_3__0__0
       (.I0(\q_entry_r_reg[0]_0 ),
        .I1(head_r_lcl_reg_2),
        .I2(q_entry_r[2]),
        .I3(q_entry_r[0]),
        .I4(q_entry_r[1]),
        .I5(\q_entry_r[2]_i_3__1_n_0 ),
        .O(head_r_lcl_i_3__0__0_n_0));
  FDRE head_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(\q_entry_r[2]_i_1__0_n_0 ),
        .D(head_r_lcl_reg_i_1__0_n_0),
        .Q(head_r_lcl_reg_0),
        .R(in0));
  MUXF7 head_r_lcl_reg_i_1__0
       (.I0(head_r_lcl_reg_1),
        .I1(head_r_lcl_i_3__0__0_n_0),
        .O(head_r_lcl_reg_i_1__0_n_0),
        .S(pre_bm_end_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__1
       (.I0(idle_r_lcl_reg_1),
        .O(E));
  LUT4 #(
    .INIT(16'h4044)) 
    idle_r_lcl_i_2__1
       (.I0(q_has_priority_r_reg_1),
        .I1(pre_bm_end_r_reg_1),
        .I2(set_order_q),
        .I3(idle_r_lcl_reg_0),
        .O(idle_r_lcl_reg_1));
  FDRE idle_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \maint_controller.maint_hit_busies_r[2]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[2] ),
        .I1(idle_r_lcl_reg_1),
        .I2(\maint_controller.maint_hit_busies_r_reg[2]_0 ),
        .I3(pre_bm_end_r_reg_1),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'h0600060FF6F0F6F0)) 
    \order_q_r[0]_i_1__0 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_1 ),
        .I2(\order_q_r[1]_i_2_n_0 ),
        .I3(set_order_q),
        .I4(\order_q_r_reg[0]_2 ),
        .I5(\order_q_r_reg[0]_0 ),
        .O(\order_q_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3AF53505350)) 
    \order_q_r[1]_i_1__1 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(\order_q_r_reg[1]_3 ),
        .I2(\order_q_r[1]_i_2_n_0 ),
        .I3(set_order_q),
        .I4(\order_q_r_reg[1]_2 ),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \order_q_r[1]_i_2 
       (.I0(adv_order_q),
        .I1(order_q_r[2]),
        .I2(\order_q_r_reg[0]_0 ),
        .I3(order_q_r[1]),
        .O(\order_q_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h34553000345530F0)) 
    \order_q_r[2]_i_1__1 
       (.I0(\order_q_r_reg[2]_0 ),
        .I1(\order_q_r[2]_i_2__0__0_n_0 ),
        .I2(order_q_r[2]),
        .I3(adv_order_q),
        .I4(set_order_q),
        .I5(\order_q_r_reg[1]_2 ),
        .O(\order_q_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \order_q_r[2]_i_2__0__0 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(order_q_r[1]),
        .O(\order_q_r[2]_i_2__0__0_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__0_n_0 ),
        .Q(\order_q_r_reg[0]_0 ),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__1_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__1_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888A8888888888)) 
    pass_open_bank_r_lcl_i_1__1
       (.I0(pass_open_bank_r_lcl_i_2__3_n_0),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_1),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(auto_pre_r_lcl_reg_2),
        .O(pass_open_bank_ns));
  LUT6 #(
    .INIT(64'h000000000000F777)) 
    pass_open_bank_r_lcl_i_2__3
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .I5(q_has_priority_r_reg_1),
        .O(pass_open_bank_r_lcl_i_2__3_n_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E222EEE1D111DDD)) 
    \q_entry_r[0]_i_1__1 
       (.I0(accept_req),
        .I1(pre_bm_end_r_reg_1),
        .I2(\q_entry_r_reg[0]_0 ),
        .I3(set_order_q),
        .I4(q_entry_r[0]),
        .I5(\q_entry_r_reg[0]_1 ),
        .O(q_entry_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_entry_r[0]_i_2__2 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I2(\q_entry_r_reg[1]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_3 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .O(pre_bm_end_r_reg_4));
  LUT6 #(
    .INIT(64'hCCCCCCCC0FF0EDED)) 
    \q_entry_r[1]_i_1__1 
       (.I0(\q_entry_r[1]_i_2__2_n_0 ),
        .I1(\q_entry_r_reg[1]_8 ),
        .I2(\q_entry_r_reg[1]_9 ),
        .I3(\q_entry_r[1]_i_5_n_0 ),
        .I4(accept_req),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .O(\q_entry_r_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h82EB)) 
    \q_entry_r[1]_i_2__2 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_3 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\q_entry_r_reg[1]_2 ),
        .O(\q_entry_r[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hF69F9F09096060F6)) 
    \q_entry_r[1]_i_2__5 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I2(\q_entry_r_reg[1]_1 ),
        .I3(\q_entry_r_reg[1]_2 ),
        .I4(\q_entry_r_reg[1]_3 ),
        .I5(\q_entry_r_reg[1]_4 ),
        .O(pre_bm_end_r_reg_0));
  LUT5 #(
    .INIT(32'h6F60606F)) 
    \q_entry_r[1]_i_3 
       (.I0(\q_entry_r_reg[1]_6 ),
        .I1(\q_entry_r_reg[1]_7 ),
        .I2(set_order_q),
        .I3(q_entry_r[1]),
        .I4(q_entry_r[0]),
        .O(\q_entry_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h1482)) 
    \q_entry_r[1]_i_5 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_3 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\q_entry_r_reg[1]_2 ),
        .O(\q_entry_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7707770700007707)) 
    \q_entry_r[2]_i_10__1 
       (.I0(rb_hit_busies_r[6]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I2(rb_hit_busies_r[4]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I4(rb_hit_busies_r[9]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_3 ),
        .O(\q_entry_r[2]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \q_entry_r[2]_i_11__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I1(rb_hit_busies_r[8]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I3(rb_hit_busies_r[3]),
        .O(\q_entry_r[2]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'h17)) 
    \q_entry_r[2]_i_15__1 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .O(pre_bm_end_r_reg_2));
  LUT3 #(
    .INIT(8'hFD)) 
    \q_entry_r[2]_i_1__0 
       (.I0(pre_bm_end_r_reg_1),
        .I1(set_order_q),
        .I2(\q_entry_r[2]_i_3__1_n_0 ),
        .O(\q_entry_r[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h220F)) 
    \q_entry_r[2]_i_3__1 
       (.I0(accept_req),
        .I1(set_order_q),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I3(idle_r_lcl_reg_0),
        .O(\q_entry_r[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8E0808FFFFEFEF8E)) 
    \q_entry_r[2]_i_5__2 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I2(\q_entry_r_reg[1]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_3 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I5(\q_entry_r_reg[2]_2 ),
        .O(pre_bm_end_r_reg_3));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \q_entry_r[2]_i_7__1 
       (.I0(\q_entry_r[2]_i_10__1_n_0 ),
        .I1(\q_entry_r[2]_i_11__1_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I3(rb_hit_busies_r[5]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I5(rb_hit_busies_r[7]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q_entry_r[2]_i_9__0 
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .O(\q_entry_r_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'h6FF6F66F)) 
    \q_entry_r[2]_i_9__2 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I2(\q_entry_r_reg[1]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_3 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .O(pre_bm_end_r_reg_5));
  FDRE \q_entry_r_reg[0] 
       (.C(q_has_priority_r_reg_0),
        .CE(\q_entry_r[2]_i_1__0_n_0 ),
        .D(q_entry_ns[0]),
        .Q(q_entry_r[0]),
        .R(\q_entry_r_reg[0]_2 ));
  FDSE \q_entry_r_reg[1] 
       (.C(q_has_priority_r_reg_0),
        .CE(\q_entry_r[2]_i_1__0_n_0 ),
        .D(q_entry_ns[1]),
        .Q(q_entry_r[1]),
        .S(\q_entry_r_reg[0]_2 ));
  MUXF7 \q_entry_r_reg[1]_i_1 
       (.I0(\q_entry_r_reg[1]_5 ),
        .I1(\q_entry_r[1]_i_3_n_0 ),
        .O(q_entry_ns[1]),
        .S(pre_bm_end_r_reg_1));
  FDRE \q_entry_r_reg[2] 
       (.C(q_has_priority_r_reg_0),
        .CE(\q_entry_r[2]_i_1__0_n_0 ),
        .D(\q_entry_r_reg[2]_3 ),
        .Q(q_entry_r[2]),
        .R(\q_entry_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h4440404040404040)) 
    q_has_priority_r_i_1__1
       (.I0(q_has_priority_r_reg_1),
        .I1(pre_bm_end_r_reg_1),
        .I2(q_has_priority),
        .I3(accept_req),
        .I4(q_has_priority_r_reg_2),
        .I5(was_priority),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040444040404040)) 
    q_has_rd_r_i_1__1
       (.I0(q_has_priority_r_reg_1),
        .I1(pre_bm_end_r_reg_1),
        .I2(q_has_rd_r_i_2__1_n_0),
        .I3(maint_hit),
        .I4(idle_r_lcl_reg_0),
        .I5(maint_req_r),
        .O(q_has_rd_ns));
  LUT4 #(
    .INIT(16'hAAEA)) 
    q_has_rd_r_i_2__1
       (.I0(q_has_rd),
        .I1(q_has_priority_r_reg_2),
        .I2(accept_req),
        .I3(was_wr),
        .O(q_has_rd_r_i_2__1_n_0));
  FDRE q_has_rd_r_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF044FFFFF0440000)) 
    \ras_timer_r[0]_i_1__1 
       (.I0(\ras_timer_r[0]_i_2__1_n_0 ),
        .I1(\ras_timer_r[0]_i_3__0_n_0 ),
        .I2(\ras_timer_r_reg[0] ),
        .I3(rb_hit_busies_r[9]),
        .I4(\q_entry_r_reg[2]_0 ),
        .I5(\ras_timer_r_reg[0]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'h05F503F305F500F0)) 
    \ras_timer_r[0]_i_2__1 
       (.I0(\ras_timer_r_reg[0]_1 ),
        .I1(\ras_timer_r_reg[0]_2 ),
        .I2(rb_hit_busies_r[8]),
        .I3(\ras_timer_r_reg[0]_3 ),
        .I4(rb_hit_busies_r[7]),
        .I5(rb_hit_busies_r[6]),
        .O(\ras_timer_r[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45404040)) 
    \ras_timer_r[0]_i_3__0 
       (.I0(rb_hit_busies_r[5]),
        .I1(\ras_timer_r_reg[0]_4 ),
        .I2(rb_hit_busies_r[4]),
        .I3(rb_hit_busies_r[3]),
        .I4(\ras_timer_r_reg[0]_5 ),
        .I5(\ras_timer_r[0]_i_5__1_n_0 ),
        .O(\ras_timer_r[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \ras_timer_r[0]_i_5__1 
       (.I0(rb_hit_busies_r[6]),
        .I1(rb_hit_busies_r[7]),
        .I2(rb_hit_busies_r[8]),
        .I3(\ras_timer_r[0]_i_3__0_0 ),
        .I4(rb_hit_busies_r[5]),
        .O(\ras_timer_r[0]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ras_timer_r[1]_i_10__1 
       (.I0(rb_hit_busies_r[4]),
        .I1(passing_open_bank[3]),
        .I2(rb_hit_busies_r[6]),
        .I3(passing_open_bank[5]),
        .O(\ras_timer_r[1]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \ras_timer_r[1]_i_12__1 
       (.I0(rb_hit_busies_r[7]),
        .I1(passing_open_bank[6]),
        .I2(passing_open_bank[0]),
        .I3(rb_hit_busies_r[8]),
        .I4(passing_open_bank[4]),
        .I5(rb_hit_busies_r[5]),
        .O(\ras_timer_r[1]_i_12__1_n_0 ));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \ras_timer_r[1]_i_12__2 
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_passing_open_bank_r_reg_0));
  LUT6 #(
    .INIT(64'hF044FFFFF0440000)) 
    \ras_timer_r[1]_i_1__1 
       (.I0(\ras_timer_r[1]_i_2__1_n_0 ),
        .I1(\ras_timer_r[1]_i_3__0_n_0 ),
        .I2(\ras_timer_r_reg[1] ),
        .I3(rb_hit_busies_r[9]),
        .I4(\q_entry_r_reg[2]_0 ),
        .I5(\ras_timer_r_reg[1]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h0000FFFF8B888B88)) 
    \ras_timer_r[1]_i_2__1 
       (.I0(\ras_timer_r_reg[1]_1 ),
        .I1(rb_hit_busies_r[7]),
        .I2(\ras_timer_r_reg[1]_2 ),
        .I3(rb_hit_busies_r[6]),
        .I4(\ras_timer_r_reg[1]_3 ),
        .I5(rb_hit_busies_r[8]),
        .O(\ras_timer_r[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45404040)) 
    \ras_timer_r[1]_i_3__0 
       (.I0(rb_hit_busies_r[5]),
        .I1(\ras_timer_r_reg[1]_4 ),
        .I2(rb_hit_busies_r[4]),
        .I3(rb_hit_busies_r[3]),
        .I4(\ras_timer_r_reg[1]_5 ),
        .I5(\ras_timer_r[1]_i_6__1_n_0 ),
        .O(\ras_timer_r[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ras_timer_r[1]_i_4__1 
       (.I0(\ras_timer_r[1]_i_7__1_n_0 ),
        .I1(q_entry_r[2]),
        .I2(q_entry_r[0]),
        .I3(q_entry_r[1]),
        .I4(idle_r_lcl_reg_0),
        .O(\q_entry_r_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \ras_timer_r[1]_i_6__1 
       (.I0(rb_hit_busies_r[6]),
        .I1(rb_hit_busies_r[7]),
        .I2(rb_hit_busies_r[8]),
        .I3(\ras_timer_r[1]_i_3__0_0 ),
        .I4(rb_hit_busies_r[5]),
        .O(\ras_timer_r[1]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFFFFFFF)) 
    \ras_timer_r[1]_i_7__1 
       (.I0(\ras_timer_r[1]_i_10__1_n_0 ),
        .I1(rb_hit_busies_r[9]),
        .I2(passing_open_bank[1]),
        .I3(rb_hit_busies_r[3]),
        .I4(passing_open_bank[2]),
        .I5(\ras_timer_r[1]_i_12__1_n_0 ),
        .O(\ras_timer_r[1]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h40555555)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2 
       (.I0(pre_bm_end_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_bm_end_r_reg_1));
  LUT5 #(
    .INIT(32'hF4040000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I2(idle_r_lcl_reg_1),
        .I3(rb_hit_busies_r[3]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[4]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [4]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[5]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [5]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[6]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [6]));
  LUT5 #(
    .INIT(32'hF4040000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__5 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I2(idle_r_lcl_reg_1),
        .I3(rb_hit_busies_r[7]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[8]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\order_q_r_reg[1]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'hF4040000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__4 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ),
        .I2(idle_r_lcl_reg_1),
        .I3(rb_hit_busies_r[9]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_3 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1_n_0 ),
        .Q(rb_hit_busies_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [4]),
        .Q(rb_hit_busies_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [5]),
        .Q(rb_hit_busies_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [6]),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__5_n_0 ),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__4_n_0 ),
        .Q(rb_hit_busies_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT5 #(
    .INIT(32'h02020002)) 
    req_bank_rdy_r_i_1__0
       (.I0(col_wait_r),
        .I1(order_q_r[1]),
        .I2(order_q_r[2]),
        .I3(\order_q_r_reg[0]_0 ),
        .I4(adv_order_q),
        .O(p_14_in));
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1__1 
       (.I0(q_has_priority_r_reg_1),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(rtp_timer_r),
        .O(pass_open_bank_r_lcl_reg_0));
  FDRE wait_for_maint_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized2
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r,
    pass_open_bank_r_lcl_reg_0,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \order_q_r_reg[0]_0 ,
    \q_entry_r_reg[2]_0 ,
    pre_bm_end_r_reg_0,
    pass_open_bank_r_lcl_reg_1,
    pass_open_bank_r_lcl_reg_2,
    pre_bm_end_r_reg_1,
    pass_open_bank_r_lcl_reg_3,
    \maint_controller.maint_hit_busies_r_reg[3] ,
    \order_q_r_reg[0]_1 ,
    rtc,
    \rnk_config_strobe_r_reg[0] ,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    \order_q_r_reg[0]_2 ,
    act_wait_ns,
    D,
    \q_entry_r_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    pre_passing_open_bank_r_reg_0,
    bm_end,
    idle_r_lcl_reg_3,
    pass_open_bank_r_lcl_reg_4,
    \q_entry_r_reg[2]_1 ,
    pre_bm_end_r_reg_2,
    q_has_rd_r_reg_0,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    in0,
    ordered_r_lcl_reg_0,
    adv_order_q,
    col_wait_r,
    act_wait_r_lcl_reg,
    act_wait_r_lcl_reg_0,
    set_order_q,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    Q,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \maint_controller.maint_rdy_r1_i_2 ,
    pass_open_bank_r_lcl_reg_5,
    pre_wait_r,
    pass_open_bank_r_lcl_reg_6,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    rnk_config_valid_r_lcl_reg,
    rnk_config_valid_r_lcl_reg_0,
    rnk_config_strobe,
    rnk_config_valid_r_lcl_reg_1,
    \order_q_r_reg[0]_3 ,
    \order_q_r_reg[0]_4 ,
    accept_internal_r_i_2,
    accept_internal_r_i_2_0,
    accept_internal_r_i_2_1,
    \grant_r[4]_i_4__1 ,
    \grant_r[4]_i_4__1_0 ,
    req_priority_r,
    \order_q_r_reg[2]_0 ,
    bm_end_r1,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    passing_open_bank,
    accept_req,
    \q_entry_r_reg[0]_0 ,
    \q_entry_r_reg[0]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \ras_timer_r[0]_i_2__2_0 ,
    \ras_timer_r[0]_i_2__2_1 ,
    \ras_timer_r[0]_i_2__2_2 ,
    \ras_timer_r[1]_i_2__2_0 ,
    \ras_timer_r[1]_i_2__2_1 ,
    \ras_timer_r[1]_i_2__2_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ,
    q_has_priority_r_reg_0,
    was_priority,
    maint_hit,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    ras_timer_zero_r,
    was_wr,
    rtp_timer_r,
    \ras_timer_r[1]_i_2__2_3 ,
    \ras_timer_r[1]_i_2__2_4 ,
    \ras_timer_r[1]_i_2__2_5 ,
    \ras_timer_r[0]_i_2__2_3 ,
    \ras_timer_r[0]_i_2__2_4 ,
    \ras_timer_r[0]_i_2__2_5 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \q_entry_r_reg[0]_2 ,
    \q_entry_r_reg[2]_2 ,
    \order_q_r_reg[2]_1 ,
    \order_q_r_reg[1]_0 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r;
  output pass_open_bank_r_lcl_reg_0;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \order_q_r_reg[0]_0 ;
  output \q_entry_r_reg[2]_0 ;
  output pre_bm_end_r_reg_0;
  output pass_open_bank_r_lcl_reg_1;
  output pass_open_bank_r_lcl_reg_2;
  output pre_bm_end_r_reg_1;
  output pass_open_bank_r_lcl_reg_3;
  output \maint_controller.maint_hit_busies_r_reg[3] ;
  output \order_q_r_reg[0]_1 ;
  output [0:0]rtc;
  output \rnk_config_strobe_r_reg[0] ;
  output idle_r_lcl_reg_1;
  output idle_r_lcl_reg_2;
  output \order_q_r_reg[0]_2 ;
  output act_wait_ns;
  output [1:0]D;
  output \q_entry_r_reg[1]_0 ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output [0:0]bm_end;
  output idle_r_lcl_reg_3;
  output pass_open_bank_r_lcl_reg_4;
  output \q_entry_r_reg[2]_1 ;
  output pre_bm_end_r_reg_2;
  input q_has_rd_r_reg_0;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input in0;
  input ordered_r_lcl_reg_0;
  input adv_order_q;
  input col_wait_r;
  input [0:0]act_wait_r_lcl_reg;
  input act_wait_r_lcl_reg_0;
  input set_order_q;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input [0:0]Q;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input [0:0]\maint_controller.maint_rdy_r1_i_2 ;
  input pass_open_bank_r_lcl_reg_5;
  input pre_wait_r;
  input pass_open_bank_r_lcl_reg_6;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input [0:0]rnk_config_valid_r_lcl_reg;
  input rnk_config_valid_r_lcl_reg_0;
  input rnk_config_strobe;
  input rnk_config_valid_r_lcl_reg_1;
  input \order_q_r_reg[0]_3 ;
  input \order_q_r_reg[0]_4 ;
  input accept_internal_r_i_2;
  input accept_internal_r_i_2_0;
  input accept_internal_r_i_2_1;
  input \grant_r[4]_i_4__1 ;
  input \grant_r[4]_i_4__1_0 ;
  input req_priority_r;
  input \order_q_r_reg[2]_0 ;
  input bm_end_r1;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input [6:0]passing_open_bank;
  input accept_req;
  input \q_entry_r_reg[0]_0 ;
  input \q_entry_r_reg[0]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \ras_timer_r[0]_i_2__2_0 ;
  input \ras_timer_r[0]_i_2__2_1 ;
  input \ras_timer_r[0]_i_2__2_2 ;
  input \ras_timer_r[1]_i_2__2_0 ;
  input \ras_timer_r[1]_i_2__2_1 ;
  input \ras_timer_r[1]_i_2__2_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  input q_has_priority_r_reg_0;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input ras_timer_zero_r;
  input was_wr;
  input rtp_timer_r;
  input \ras_timer_r[1]_i_2__2_3 ;
  input \ras_timer_r[1]_i_2__2_4 ;
  input \ras_timer_r[1]_i_2__2_5 ;
  input \ras_timer_r[0]_i_2__2_3 ;
  input \ras_timer_r[0]_i_2__2_4 ;
  input \ras_timer_r[0]_i_2__2_5 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input [0:0]\q_entry_r_reg[0]_2 ;
  input [1:0]\q_entry_r_reg[2]_2 ;
  input \order_q_r_reg[2]_1 ;
  input \order_q_r_reg[1]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_internal_r_i_2;
  wire accept_internal_r_i_2_0;
  wire accept_internal_r_i_2_1;
  wire accept_req;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__4_n_0;
  wire [0:0]act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1__2_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire [0:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__2_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \grant_r[4]_i_4__1 ;
  wire \grant_r[4]_i_4__1_0 ;
  wire head_r_lcl_i_3__1__0_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_i_1__1_n_0;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire in0;
  wire \maint_controller.maint_hit_busies_r_reg[3] ;
  wire [0:0]\maint_controller.maint_rdy_r1_i_2 ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [2:0]order_q_r;
  wire \order_q_r[0]_i_1__1_n_0 ;
  wire \order_q_r[1]_i_1__2_n_0 ;
  wire \order_q_r[1]_i_2__0_n_0 ;
  wire \order_q_r[2]_i_1__2_n_0 ;
  wire \order_q_r[2]_i_2__1_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[0]_3 ;
  wire \order_q_r_reg[0]_4 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_2__4_n_0;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire pass_open_bank_r_lcl_reg_5;
  wire pass_open_bank_r_lcl_reg_6;
  wire [6:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [0:0]q_entry_ns;
  wire [2:0]q_entry_r;
  wire \q_entry_r[2]_i_10__2_n_0 ;
  wire \q_entry_r[2]_i_11__2_n_0 ;
  wire \q_entry_r[2]_i_1__5_n_0 ;
  wire \q_entry_r[2]_i_3__2_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire [0:0]\q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire [1:0]\q_entry_r_reg[2]_2 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_i_2__2_n_0;
  wire q_has_rd_r_reg_0;
  wire \ras_timer_r[0]_i_2__2_0 ;
  wire \ras_timer_r[0]_i_2__2_1 ;
  wire \ras_timer_r[0]_i_2__2_2 ;
  wire \ras_timer_r[0]_i_2__2_3 ;
  wire \ras_timer_r[0]_i_2__2_4 ;
  wire \ras_timer_r[0]_i_2__2_5 ;
  wire \ras_timer_r[0]_i_2__2_n_0 ;
  wire \ras_timer_r[0]_i_4__2_n_0 ;
  wire \ras_timer_r[0]_i_5__2_n_0 ;
  wire \ras_timer_r[1]_i_10__2_n_0 ;
  wire \ras_timer_r[1]_i_11__2_n_0 ;
  wire \ras_timer_r[1]_i_2__2_0 ;
  wire \ras_timer_r[1]_i_2__2_1 ;
  wire \ras_timer_r[1]_i_2__2_2 ;
  wire \ras_timer_r[1]_i_2__2_3 ;
  wire \ras_timer_r[1]_i_2__2_4 ;
  wire \ras_timer_r[1]_i_2__2_5 ;
  wire \ras_timer_r[1]_i_2__2_n_0 ;
  wire \ras_timer_r[1]_i_5__2_n_0 ;
  wire \ras_timer_r[1]_i_6__2_n_0 ;
  wire \ras_timer_r[1]_i_7__2_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire ras_timer_zero_r;
  wire [10:4]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  wire [10:4]rb_hit_busies_r;
  wire req_priority_r;
  wire rnk_config_strobe;
  wire \rnk_config_strobe_r[0]_i_25_n_0 ;
  wire \rnk_config_strobe_r_reg[0] ;
  wire [0:0]rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rnk_config_valid_r_lcl_reg_1;
  wire [0:0]rtc;
  wire rtp_timer_r;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_wr;

  LUT4 #(
    .INIT(16'h7FFF)) 
    accept_internal_r_i_3
       (.I0(idle_r_lcl_reg_2),
        .I1(accept_internal_r_i_2),
        .I2(accept_internal_r_i_2_0),
        .I3(accept_internal_r_i_2_1),
        .O(idle_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    act_wait_r_lcl_i_1__2
       (.I0(act_wait_r_lcl_i_2__4_n_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(pre_bm_end_r_reg_0),
        .I3(pass_open_bank_r),
        .I4(\order_q_r_reg[2]_0 ),
        .I5(bm_end_r1),
        .O(act_wait_ns));
  LUT3 #(
    .INIT(8'hEA)) 
    act_wait_r_lcl_i_2__4
       (.I0(\q_entry_r_reg[2]_0 ),
        .I1(act_wait_r_lcl_reg),
        .I2(act_wait_r_lcl_reg_0),
        .O(act_wait_r_lcl_i_2__4_n_0));
  LUT5 #(
    .INIT(32'h00AE0000)) 
    auto_pre_r_lcl_i_1__2
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(pass_open_bank_r_lcl_reg_6),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I4(pre_bm_end_r_reg_0),
        .O(auto_pre_r_lcl_i_1__2_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__2_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    bm_end_r1_i_1__2
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .O(bm_end));
  LUT6 #(
    .INIT(64'hFCFFDCDCDCDCDCDC)) 
    \compute_tail.tail_r_lcl_i_1__2 
       (.I0(pre_bm_end_r_reg_0),
        .I1(set_order_q),
        .I2(\compute_tail.tail_r_lcl_reg_0 ),
        .I3(idle_r_lcl_reg_0),
        .I4(pass_open_bank_r_lcl_reg_5),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h2000222222222222)) 
    \compute_tail.tail_r_lcl_i_3__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I1(pre_bm_end_r),
        .I2(bm_end_r1_reg_0),
        .I3(bm_end_r1_reg),
        .I4(Q),
        .I5(pass_open_bank_r),
        .O(pre_bm_end_r_reg_1));
  LUT6 #(
    .INIT(64'hFFFF0888FFFFFFFF)) 
    \compute_tail.tail_r_lcl_i_3__2 
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(pass_open_bank_r_lcl_reg_3));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__2_n_0 ),
        .Q(tail_r),
        .R(in0));
  LUT6 #(
    .INIT(64'h000D000D000D0000)) 
    demand_priority_r_i_2__2
       (.I0(order_q_r[0]),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(q_has_priority),
        .I5(req_priority_r),
        .O(\order_q_r_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[3]_i_9 
       (.I0(idle_r_lcl_reg_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(head_r_lcl_reg_0),
        .I3(wait_for_maint_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .O(idle_r_lcl_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \grant_r[4]_i_7__0 
       (.I0(rtc),
        .I1(rnk_config_valid_r_lcl_reg),
        .I2(rnk_config_valid_r_lcl_reg_0),
        .O(\order_q_r_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h10101010101F1010)) 
    head_r_lcl_i_3__1__0
       (.I0(\q_entry_r_reg[0]_1 ),
        .I1(head_r_lcl_reg_2),
        .I2(\q_entry_r[2]_i_3__2_n_0 ),
        .I3(q_entry_r[2]),
        .I4(q_entry_r[0]),
        .I5(q_entry_r[1]),
        .O(head_r_lcl_i_3__1__0_n_0));
  FDRE head_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__5_n_0 ),
        .D(head_r_lcl_reg_i_1__1_n_0),
        .Q(head_r_lcl_reg_0),
        .R(in0));
  MUXF7 head_r_lcl_reg_i_1__1
       (.I0(head_r_lcl_reg_1),
        .I1(head_r_lcl_i_3__1__0_n_0),
        .O(head_r_lcl_reg_i_1__1_n_0),
        .S(pre_bm_end_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__2
       (.I0(idle_r_lcl_reg_2),
        .O(E));
  LUT4 #(
    .INIT(16'h0D00)) 
    idle_r_lcl_i_2__2
       (.I0(idle_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I3(pre_bm_end_r_reg_0),
        .O(idle_r_lcl_reg_2));
  FDRE idle_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55D5D5D5)) 
    \maint_controller.maint_rdy_r1_i_4 
       (.I0(\maint_controller.maint_rdy_r1_i_2 ),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(\maint_controller.maint_hit_busies_r_reg[3] ));
  LUT6 #(
    .INIT(64'h0060006FFF60FF60)) 
    \order_q_r[0]_i_1__1 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_3 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2__0_n_0 ),
        .I4(\order_q_r_reg[0]_4 ),
        .I5(order_q_r[0]),
        .O(\order_q_r[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA30AA3F55305530)) 
    \order_q_r[1]_i_1__2 
       (.I0(order_q_r[0]),
        .I1(\order_q_r_reg[1]_0 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2__0_n_0 ),
        .I4(\order_q_r_reg[2]_0 ),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \order_q_r[1]_i_2__0 
       (.I0(adv_order_q),
        .I1(order_q_r[2]),
        .I2(order_q_r[1]),
        .I3(order_q_r[0]),
        .O(\order_q_r[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0444F4040744F704)) 
    \order_q_r[2]_i_1__2 
       (.I0(\order_q_r_reg[2]_1 ),
        .I1(set_order_q),
        .I2(adv_order_q),
        .I3(order_q_r[2]),
        .I4(\order_q_r[2]_i_2__1_n_0 ),
        .I5(\order_q_r_reg[2]_0 ),
        .O(\order_q_r[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \order_q_r[2]_i_2__1 
       (.I0(order_q_r[1]),
        .I1(order_q_r[0]),
        .O(\order_q_r[2]_i_2__1_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__1_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__2_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__2_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888A8888888888)) 
    pass_open_bank_r_lcl_i_1__6
       (.I0(pass_open_bank_r_lcl_i_2__4_n_0),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_5),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r_lcl_reg_6),
        .O(pass_open_bank_r_lcl_reg_0));
  LUT6 #(
    .INIT(64'h000000000000F777)) 
    pass_open_bank_r_lcl_i_2__4
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(pass_open_bank_r_lcl_i_2__4_n_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(pass_open_bank_r_lcl_reg_0),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEDED21ED212121ED)) 
    \q_entry_r[0]_i_1__2 
       (.I0(accept_req),
        .I1(pre_bm_end_r_reg_0),
        .I2(\q_entry_r_reg[0]_0 ),
        .I3(q_entry_r[0]),
        .I4(set_order_q),
        .I5(\q_entry_r_reg[0]_1 ),
        .O(q_entry_ns));
  LUT6 #(
    .INIT(64'h6F60606F00000000)) 
    \q_entry_r[1]_i_3__0 
       (.I0(\q_entry_r_reg[1]_1 ),
        .I1(\q_entry_r_reg[1]_2 ),
        .I2(set_order_q),
        .I3(q_entry_r[1]),
        .I4(q_entry_r[0]),
        .I5(pre_bm_end_r_reg_0),
        .O(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55959595)) 
    \q_entry_r[1]_i_8__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(pass_open_bank_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \q_entry_r[2]_i_10__2 
       (.I0(rb_hit_busies_r[9]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(rb_hit_busies_r[8]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I5(rb_hit_busies_r[6]),
        .O(\q_entry_r[2]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \q_entry_r[2]_i_11__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I1(rb_hit_busies_r[7]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I3(rb_hit_busies_r[5]),
        .O(\q_entry_r[2]_i_11__2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \q_entry_r[2]_i_11__3 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .O(pre_bm_end_r_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF55D5D5D5)) 
    \q_entry_r[2]_i_12__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(pass_open_bank_r_lcl_reg_1));
  LUT3 #(
    .INIT(8'hDF)) 
    \q_entry_r[2]_i_1__5 
       (.I0(\q_entry_r[2]_i_3__2_n_0 ),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .O(\q_entry_r[2]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hCAFA)) 
    \q_entry_r[2]_i_3__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I1(set_order_q),
        .I2(idle_r_lcl_reg_0),
        .I3(accept_req),
        .O(\q_entry_r[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \q_entry_r[2]_i_7__2 
       (.I0(\q_entry_r[2]_i_10__2_n_0 ),
        .I1(\q_entry_r[2]_i_11__2_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .I3(rb_hit_busies_r[4]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I5(rb_hit_busies_r[10]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q_entry_r[2]_i_9__1 
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .O(\q_entry_r_reg[2]_1 ));
  FDSE \q_entry_r_reg[0] 
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__5_n_0 ),
        .D(q_entry_ns),
        .Q(q_entry_r[0]),
        .S(\q_entry_r_reg[0]_2 ));
  FDSE \q_entry_r_reg[1] 
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__5_n_0 ),
        .D(\q_entry_r_reg[2]_2 [0]),
        .Q(q_entry_r[1]),
        .S(\q_entry_r_reg[0]_2 ));
  FDRE \q_entry_r_reg[2] 
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__5_n_0 ),
        .D(\q_entry_r_reg[2]_2 [1]),
        .Q(q_entry_r[2]),
        .R(\q_entry_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h4440404040404040)) 
    q_has_priority_r_i_1__2
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I1(pre_bm_end_r_reg_0),
        .I2(q_has_priority),
        .I3(q_has_priority_r_reg_0),
        .I4(accept_req),
        .I5(was_priority),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040444040404040)) 
    q_has_rd_r_i_1__2
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I1(pre_bm_end_r_reg_0),
        .I2(q_has_rd_r_i_2__2_n_0),
        .I3(maint_hit),
        .I4(idle_r_lcl_reg_0),
        .I5(maint_req_r),
        .O(q_has_rd_ns));
  LUT4 #(
    .INIT(16'hAAEA)) 
    q_has_rd_r_i_2__2
       (.I0(q_has_rd),
        .I1(accept_req),
        .I2(q_has_priority_r_reg_0),
        .I3(was_wr),
        .O(q_has_rd_r_i_2__2_n_0));
  FDRE q_has_rd_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \ras_timer_r[0]_i_1__2 
       (.I0(\ras_timer_r[0]_i_2__2_n_0 ),
        .I1(\ras_timer_r_reg[0] ),
        .I2(rb_hit_busies_r[10]),
        .I3(\q_entry_r_reg[2]_0 ),
        .I4(\ras_timer_r_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \ras_timer_r[0]_i_2__2 
       (.I0(\ras_timer_r[0]_i_4__2_n_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(rb_hit_busies_r[9]),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[0]_i_5__2_n_0 ),
        .I5(rb_hit_busies_r[10]),
        .O(\ras_timer_r[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \ras_timer_r[0]_i_4__2 
       (.I0(\ras_timer_r[0]_i_2__2_0 ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[0]_i_2__2_1 ),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[0]_i_2__2_2 ),
        .I5(rb_hit_busies_r[7]),
        .O(\ras_timer_r[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF15BF15BF)) 
    \ras_timer_r[0]_i_5__2 
       (.I0(rb_hit_busies_r[5]),
        .I1(\ras_timer_r[0]_i_2__2_3 ),
        .I2(rb_hit_busies_r[4]),
        .I3(\ras_timer_r[0]_i_2__2_4 ),
        .I4(\ras_timer_r[0]_i_2__2_5 ),
        .I5(rb_hit_busies_r[6]),
        .O(\ras_timer_r[0]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ras_timer_r[1]_i_10__2 
       (.I0(passing_open_bank[5]),
        .I1(rb_hit_busies_r[6]),
        .I2(passing_open_bank[6]),
        .I3(rb_hit_busies_r[7]),
        .O(\ras_timer_r[1]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \ras_timer_r[1]_i_11__2 
       (.I0(passing_open_bank[4]),
        .I1(rb_hit_busies_r[5]),
        .I2(rb_hit_busies_r[10]),
        .I3(passing_open_bank[2]),
        .I4(rb_hit_busies_r[4]),
        .I5(passing_open_bank[3]),
        .O(\ras_timer_r[1]_i_11__2_n_0 ));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \ras_timer_r[1]_i_15 
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_passing_open_bank_r_reg_0));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \ras_timer_r[1]_i_1__2 
       (.I0(\ras_timer_r[1]_i_2__2_n_0 ),
        .I1(\ras_timer_r_reg[1] ),
        .I2(rb_hit_busies_r[10]),
        .I3(\q_entry_r_reg[2]_0 ),
        .I4(\ras_timer_r_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \ras_timer_r[1]_i_2__2 
       (.I0(\ras_timer_r[1]_i_5__2_n_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(rb_hit_busies_r[9]),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[1]_i_6__2_n_0 ),
        .I5(rb_hit_busies_r[10]),
        .O(\ras_timer_r[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ras_timer_r[1]_i_3__1 
       (.I0(\ras_timer_r[1]_i_7__2_n_0 ),
        .I1(q_entry_r[2]),
        .I2(q_entry_r[0]),
        .I3(q_entry_r[1]),
        .I4(idle_r_lcl_reg_0),
        .O(\q_entry_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h4777474447774777)) 
    \ras_timer_r[1]_i_5__2 
       (.I0(\ras_timer_r[1]_i_2__2_0 ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[1]_i_2__2_1 ),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[1]_i_2__2_2 ),
        .I5(rb_hit_busies_r[7]),
        .O(\ras_timer_r[1]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF15BF15BF)) 
    \ras_timer_r[1]_i_6__2 
       (.I0(rb_hit_busies_r[5]),
        .I1(\ras_timer_r[1]_i_2__2_3 ),
        .I2(rb_hit_busies_r[4]),
        .I3(\ras_timer_r[1]_i_2__2_4 ),
        .I4(\ras_timer_r[1]_i_2__2_5 ),
        .I5(rb_hit_busies_r[6]),
        .O(\ras_timer_r[1]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFFFFFFF)) 
    \ras_timer_r[1]_i_7__2 
       (.I0(\ras_timer_r[1]_i_10__2_n_0 ),
        .I1(passing_open_bank[1]),
        .I2(rb_hit_busies_r[9]),
        .I3(passing_open_bank[0]),
        .I4(rb_hit_busies_r[8]),
        .I5(\ras_timer_r[1]_i_11__2_n_0 ),
        .O(\ras_timer_r[1]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ),
        .I1(idle_r_lcl_reg_2),
        .I2(rb_hit_busies_r[10]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [10]));
  LUT5 #(
    .INIT(32'h40555555)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2 
       (.I0(pre_bm_end_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_bm_end_r_reg_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ),
        .I1(idle_r_lcl_reg_2),
        .I2(rb_hit_busies_r[4]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [4]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I1(idle_r_lcl_reg_2),
        .I2(rb_hit_busies_r[5]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [5]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ),
        .I1(idle_r_lcl_reg_2),
        .I2(rb_hit_busies_r[6]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [6]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I1(idle_r_lcl_reg_2),
        .I2(rb_hit_busies_r[7]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(idle_r_lcl_reg_2),
        .I2(rb_hit_busies_r[8]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\order_q_r_reg[2]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I1(idle_r_lcl_reg_2),
        .I2(rb_hit_busies_r[9]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [9]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [10]),
        .Q(rb_hit_busies_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [4]),
        .Q(rb_hit_busies_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [5]),
        .Q(rb_hit_busies_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [6]),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [9]),
        .Q(rb_hit_busies_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    req_bank_rdy_r_i_1__5
       (.I0(order_q_r[0]),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(col_wait_r),
        .O(\order_q_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    \rnk_config_strobe_r[0]_i_2 
       (.I0(rtc),
        .I1(rnk_config_valid_r_lcl_reg),
        .I2(rnk_config_strobe),
        .I3(rnk_config_valid_r_lcl_reg_1),
        .I4(rnk_config_valid_r_lcl_reg_0),
        .O(\rnk_config_strobe_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rnk_config_strobe_r[0]_i_25 
       (.I0(order_q_r[2]),
        .I1(order_q_r[1]),
        .O(\rnk_config_strobe_r[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \rnk_config_strobe_r[0]_i_8 
       (.I0(\grant_r[4]_i_4__1 ),
        .I1(\grant_r[4]_i_4__1_0 ),
        .I2(order_q_r[0]),
        .I3(adv_order_q),
        .I4(\rnk_config_strobe_r[0]_i_25_n_0 ),
        .I5(col_wait_r),
        .O(rtc));
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1__2 
       (.I0(pass_open_bank_r),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I2(Q),
        .I3(rtp_timer_r),
        .O(pass_open_bank_r_lcl_reg_4));
  FDRE wait_for_maint_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized3
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r,
    pass_open_bank_ns,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \order_q_r_reg[0]_0 ,
    idle_r_lcl_reg_1,
    pre_bm_end_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \order_q_r_reg[0]_1 ,
    \order_q_r_reg[0]_2 ,
    \order_q_r_reg[0]_3 ,
    D,
    idle_r_lcl_reg_2,
    pre_bm_end_r_reg_1,
    app_en_r2_reg,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    p_9_in,
    idle_r_lcl_reg_3,
    idle_r_lcl_reg_4,
    idle_r_lcl_reg_5,
    app_en_r2_reg_0,
    pre_bm_end_r_reg_4,
    app_en_r2_reg_1,
    pre_bm_end_r_reg_5,
    pre_bm_end_r_reg_6,
    pre_bm_end_r_reg_7,
    \order_q_r_reg[0]_4 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    \q_entry_r_reg[2]_0 ,
    pre_passing_open_bank_r_reg_0,
    bm_end,
    idle_r_lcl_reg_6,
    pass_open_bank_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg_1,
    idle_r_lcl_reg_7,
    \q_entry_r_reg[2]_1 ,
    pre_bm_end_r_reg_8,
    app_en_r2_reg_2,
    pre_bm_end_r_reg_9,
    \order_q_r_reg[0]_5 ,
    q_has_priority_r_reg_0,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    in0,
    ordered_r_lcl_reg_0,
    adv_order_q,
    col_wait_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    set_order_q,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    Q,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[2]_2 ,
    \q_entry_r_reg[2]_3 ,
    rtc,
    p_12_in49_in,
    \grant_r_reg[1] ,
    \order_q_r_reg[0]_6 ,
    \order_q_r_reg[0]_7 ,
    \q_entry_r_reg[2]_4 ,
    \q_entry_r_reg[2]_5 ,
    \q_entry_r_reg[2]_6 ,
    \q_entry_r_reg[2]_7 ,
    \q_entry_r_reg[2]_8 ,
    accept_req,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \q_entry_r_reg[2]_9 ,
    \q_entry_r_reg[2]_10 ,
    \q_entry_r_reg[2]_11 ,
    \q_entry_r_reg[2]_12 ,
    \q_entry_r_reg[2]_13 ,
    \q_entry_r_reg[2]_14 ,
    \q_entry_r_reg[2]_15 ,
    \q_entry_r_reg[2]_16 ,
    \q_entry_r_reg[2]_17 ,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[2]_18 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ,
    accept_internal_r_reg,
    accept_internal_r_reg_0,
    accept_internal_r_reg_1,
    accept_internal_r_reg_2,
    accept_internal_r_reg_3,
    \q_entry_r_reg[2]_19 ,
    \q_entry_r_reg[2]_20 ,
    \q_entry_r_reg[2]_21 ,
    \q_entry_r_reg[2]_22 ,
    head_r_lcl_reg_1,
    \grant_r_reg[4] ,
    \grant_r_reg[4]_0 ,
    req_priority_r,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    passing_open_bank,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[2]_23 ,
    \q_entry_r_reg[2]_24 ,
    \q_entry_r_reg[2]_25 ,
    \q_entry_r_reg[0]_0 ,
    \q_entry_r_reg[0]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ,
    \order_q_r_reg[2]_0 ,
    head_r_lcl_reg_2,
    \ras_timer_r[0]_i_2__3_0 ,
    \ras_timer_r[0]_i_2__3_1 ,
    \ras_timer_r[0]_i_2__3_2 ,
    \ras_timer_r[1]_i_2__3_0 ,
    \ras_timer_r[1]_i_2__3_1 ,
    \ras_timer_r[1]_i_2__3_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ,
    was_priority,
    q_has_priority_r_reg_1,
    maint_hit,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_2,
    pre_wait_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    \grant_r[4]_i_7 ,
    ras_timer_zero_r,
    was_wr,
    \rtp_timer_r_reg[0] ,
    rtp_timer_r,
    \ras_timer_r[1]_i_2__3_3 ,
    \ras_timer_r[1]_i_2__3_4 ,
    \ras_timer_r[1]_i_2__3_5 ,
    \ras_timer_r[0]_i_2__3_3 ,
    \ras_timer_r[0]_i_2__3_4 ,
    \ras_timer_r[0]_i_2__3_5 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    \q_entry_r_reg[2]_26 ,
    \q_entry_r_reg[2]_27 ,
    \q_entry_r_reg[2]_28 ,
    \q_entry_r_reg[2]_29 ,
    \q_entry_r_reg[1]_3 ,
    head_r_lcl_reg_3,
    head_r_lcl_reg_4,
    head_r_lcl_reg_5,
    head_r_lcl_reg_6,
    \q_entry_r_reg[1]_4 ,
    \q_entry_r_reg[1]_5 ,
    \q_entry_r_reg[2]_30 ,
    \q_entry_r_reg[2]_31 ,
    head_r_lcl_reg_7,
    \q_entry_r_reg[2]_32 ,
    \q_entry_r[1]_i_3__3_0 ,
    \q_entry_r[1]_i_3__3_1 ,
    \q_entry_r[1]_i_3__3_2 ,
    \q_entry_r_reg[0]_2 ,
    \order_q_r_reg[2]_1 ,
    \order_q_r_reg[1]_0 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r;
  output pass_open_bank_ns;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \order_q_r_reg[0]_0 ;
  output idle_r_lcl_reg_1;
  output pre_bm_end_r_reg_0;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  output \order_q_r_reg[0]_1 ;
  output \order_q_r_reg[0]_2 ;
  output \order_q_r_reg[0]_3 ;
  output [0:0]D;
  output idle_r_lcl_reg_2;
  output pre_bm_end_r_reg_1;
  output [0:0]app_en_r2_reg;
  output pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  output p_9_in;
  output idle_r_lcl_reg_3;
  output idle_r_lcl_reg_4;
  output [0:0]idle_r_lcl_reg_5;
  output app_en_r2_reg_0;
  output pre_bm_end_r_reg_4;
  output app_en_r2_reg_1;
  output [0:0]pre_bm_end_r_reg_5;
  output [0:0]pre_bm_end_r_reg_6;
  output pre_bm_end_r_reg_7;
  output \order_q_r_reg[0]_4 ;
  output [1:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  output \q_entry_r_reg[2]_0 ;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output [0:0]bm_end;
  output idle_r_lcl_reg_6;
  output pass_open_bank_r_lcl_reg_0;
  output [0:0]pass_open_bank_r_lcl_reg_1;
  output idle_r_lcl_reg_7;
  output \q_entry_r_reg[2]_1 ;
  output pre_bm_end_r_reg_8;
  output [1:0]app_en_r2_reg_2;
  output pre_bm_end_r_reg_9;
  output \order_q_r_reg[0]_5 ;
  input q_has_priority_r_reg_0;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input in0;
  input ordered_r_lcl_reg_0;
  input adv_order_q;
  input col_wait_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input set_order_q;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input [0:0]Q;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[2]_2 ;
  input \q_entry_r_reg[2]_3 ;
  input [4:0]rtc;
  input p_12_in49_in;
  input \grant_r_reg[1] ;
  input \order_q_r_reg[0]_6 ;
  input \order_q_r_reg[0]_7 ;
  input \q_entry_r_reg[2]_4 ;
  input \q_entry_r_reg[2]_5 ;
  input \q_entry_r_reg[2]_6 ;
  input \q_entry_r_reg[2]_7 ;
  input \q_entry_r_reg[2]_8 ;
  input accept_req;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \q_entry_r_reg[2]_9 ;
  input \q_entry_r_reg[2]_10 ;
  input \q_entry_r_reg[2]_11 ;
  input \q_entry_r_reg[2]_12 ;
  input \q_entry_r_reg[2]_13 ;
  input \q_entry_r_reg[2]_14 ;
  input \q_entry_r_reg[2]_15 ;
  input \q_entry_r_reg[2]_16 ;
  input \q_entry_r_reg[2]_17 ;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[2]_18 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  input accept_internal_r_reg;
  input accept_internal_r_reg_0;
  input accept_internal_r_reg_1;
  input accept_internal_r_reg_2;
  input accept_internal_r_reg_3;
  input \q_entry_r_reg[2]_19 ;
  input \q_entry_r_reg[2]_20 ;
  input \q_entry_r_reg[2]_21 ;
  input \q_entry_r_reg[2]_22 ;
  input head_r_lcl_reg_1;
  input \grant_r_reg[4] ;
  input \grant_r_reg[4]_0 ;
  input req_priority_r;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input [6:0]passing_open_bank;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[2]_23 ;
  input \q_entry_r_reg[2]_24 ;
  input \q_entry_r_reg[2]_25 ;
  input \q_entry_r_reg[0]_0 ;
  input \q_entry_r_reg[0]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  input \order_q_r_reg[2]_0 ;
  input head_r_lcl_reg_2;
  input \ras_timer_r[0]_i_2__3_0 ;
  input \ras_timer_r[0]_i_2__3_1 ;
  input \ras_timer_r[0]_i_2__3_2 ;
  input \ras_timer_r[1]_i_2__3_0 ;
  input \ras_timer_r[1]_i_2__3_1 ;
  input \ras_timer_r[1]_i_2__3_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ;
  input was_priority;
  input q_has_priority_r_reg_1;
  input [0:0]maint_hit;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_2;
  input pre_wait_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input \grant_r[4]_i_7 ;
  input ras_timer_zero_r;
  input was_wr;
  input \rtp_timer_r_reg[0] ;
  input rtp_timer_r;
  input \ras_timer_r[1]_i_2__3_3 ;
  input \ras_timer_r[1]_i_2__3_4 ;
  input \ras_timer_r[1]_i_2__3_5 ;
  input \ras_timer_r[0]_i_2__3_3 ;
  input \ras_timer_r[0]_i_2__3_4 ;
  input \ras_timer_r[0]_i_2__3_5 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input \q_entry_r_reg[2]_26 ;
  input \q_entry_r_reg[2]_27 ;
  input \q_entry_r_reg[2]_28 ;
  input \q_entry_r_reg[2]_29 ;
  input \q_entry_r_reg[1]_3 ;
  input head_r_lcl_reg_3;
  input head_r_lcl_reg_4;
  input head_r_lcl_reg_5;
  input head_r_lcl_reg_6;
  input \q_entry_r_reg[1]_4 ;
  input \q_entry_r_reg[1]_5 ;
  input \q_entry_r_reg[2]_30 ;
  input \q_entry_r_reg[2]_31 ;
  input head_r_lcl_reg_7;
  input \q_entry_r_reg[2]_32 ;
  input [4:0]\q_entry_r[1]_i_3__3_0 ;
  input [0:0]\q_entry_r[1]_i_3__3_1 ;
  input [0:0]\q_entry_r[1]_i_3__3_2 ;
  input [0:0]\q_entry_r_reg[0]_2 ;
  input \order_q_r_reg[2]_1 ;
  input \order_q_r_reg[1]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_internal_r_reg;
  wire accept_internal_r_reg_0;
  wire accept_internal_r_reg_1;
  wire accept_internal_r_reg_2;
  wire accept_internal_r_reg_3;
  wire accept_req;
  wire adv_order_q;
  wire [0:0]app_en_r2_reg;
  wire app_en_r2_reg_0;
  wire app_en_r2_reg_1;
  wire [1:0]app_en_r2_reg_2;
  wire auto_pre_r_lcl_i_1__3_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire [0:0]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__3_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \grant_r[4]_i_7 ;
  wire \grant_r[4]_i_9_n_0 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[4] ;
  wire \grant_r_reg[4]_0 ;
  wire head_r_lcl_i_2__2_n_0;
  wire head_r_lcl_i_2__3_n_0;
  wire head_r_lcl_i_3__2_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire head_r_lcl_reg_4;
  wire head_r_lcl_reg_5;
  wire head_r_lcl_reg_6;
  wire head_r_lcl_reg_7;
  wire head_r_lcl_reg_i_1__2_n_0;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire [0:0]idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire idle_r_lcl_reg_7;
  wire in0;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [2:0]order_q_r;
  wire \order_q_r[0]_i_1__2_n_0 ;
  wire \order_q_r[1]_i_1__3_n_0 ;
  wire \order_q_r[1]_i_2__1_n_0 ;
  wire \order_q_r[2]_i_1__3_n_0 ;
  wire \order_q_r[2]_i_2__2_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[0]_3 ;
  wire \order_q_r_reg[0]_4 ;
  wire \order_q_r_reg[0]_5 ;
  wire \order_q_r_reg[0]_6 ;
  wire \order_q_r_reg[0]_7 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire p_12_in49_in;
  wire p_9_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_2__5_n_0;
  wire pass_open_bank_r_lcl_reg_0;
  wire [0:0]pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire [6:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire [0:0]pre_bm_end_r_reg_5;
  wire [0:0]pre_bm_end_r_reg_6;
  wire pre_bm_end_r_reg_7;
  wire pre_bm_end_r_reg_8;
  wire pre_bm_end_r_reg_9;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [2:0]q_entry_ns;
  wire [2:0]q_entry_r;
  wire \q_entry_r[1]_i_2__4_n_0 ;
  wire [4:0]\q_entry_r[1]_i_3__3_0 ;
  wire [0:0]\q_entry_r[1]_i_3__3_1 ;
  wire [0:0]\q_entry_r[1]_i_3__3_2 ;
  wire \q_entry_r[1]_i_3__4_n_0 ;
  wire \q_entry_r[1]_i_4__0__0_n_0 ;
  wire \q_entry_r[1]_i_4__0_n_0 ;
  wire \q_entry_r[1]_i_7__1_n_0 ;
  wire \q_entry_r[1]_i_8_n_0 ;
  wire \q_entry_r[2]_i_10__5_n_0 ;
  wire \q_entry_r[2]_i_12__1_n_0 ;
  wire \q_entry_r[2]_i_12__3_n_0 ;
  wire \q_entry_r[2]_i_13__0_n_0 ;
  wire \q_entry_r[2]_i_14__0_n_0 ;
  wire \q_entry_r[2]_i_1__4_n_0 ;
  wire \q_entry_r[2]_i_3__3_n_0 ;
  wire \q_entry_r[2]_i_4__3_n_0 ;
  wire \q_entry_r[2]_i_4__4_n_0 ;
  wire \q_entry_r[2]_i_4__5_n_0 ;
  wire \q_entry_r[2]_i_4__6_n_0 ;
  wire \q_entry_r[2]_i_5__0_n_0 ;
  wire \q_entry_r[2]_i_5__1_n_0 ;
  wire \q_entry_r[2]_i_5__3_n_0 ;
  wire \q_entry_r[2]_i_5__4_n_0 ;
  wire \q_entry_r[2]_i_6__1_n_0 ;
  wire \q_entry_r[2]_i_6__2_n_0 ;
  wire \q_entry_r[2]_i_6__3_n_0 ;
  wire \q_entry_r[2]_i_6__4_n_0 ;
  wire \q_entry_r[2]_i_6__5_n_0 ;
  wire \q_entry_r[2]_i_6__6_n_0 ;
  wire \q_entry_r[2]_i_7__5_n_0 ;
  wire \q_entry_r[2]_i_8__0_n_0 ;
  wire \q_entry_r[2]_i_9__3_n_0 ;
  wire \q_entry_r[2]_i_9__4_n_0 ;
  wire \q_entry_r[2]_i_9_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire [0:0]\q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[1]_5 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire \q_entry_r_reg[2]_10 ;
  wire \q_entry_r_reg[2]_11 ;
  wire \q_entry_r_reg[2]_12 ;
  wire \q_entry_r_reg[2]_13 ;
  wire \q_entry_r_reg[2]_14 ;
  wire \q_entry_r_reg[2]_15 ;
  wire \q_entry_r_reg[2]_16 ;
  wire \q_entry_r_reg[2]_17 ;
  wire \q_entry_r_reg[2]_18 ;
  wire \q_entry_r_reg[2]_19 ;
  wire \q_entry_r_reg[2]_2 ;
  wire \q_entry_r_reg[2]_20 ;
  wire \q_entry_r_reg[2]_21 ;
  wire \q_entry_r_reg[2]_22 ;
  wire \q_entry_r_reg[2]_23 ;
  wire \q_entry_r_reg[2]_24 ;
  wire \q_entry_r_reg[2]_25 ;
  wire \q_entry_r_reg[2]_26 ;
  wire \q_entry_r_reg[2]_27 ;
  wire \q_entry_r_reg[2]_28 ;
  wire \q_entry_r_reg[2]_29 ;
  wire \q_entry_r_reg[2]_3 ;
  wire \q_entry_r_reg[2]_30 ;
  wire \q_entry_r_reg[2]_31 ;
  wire \q_entry_r_reg[2]_32 ;
  wire \q_entry_r_reg[2]_4 ;
  wire \q_entry_r_reg[2]_5 ;
  wire \q_entry_r_reg[2]_6 ;
  wire \q_entry_r_reg[2]_7 ;
  wire \q_entry_r_reg[2]_8 ;
  wire \q_entry_r_reg[2]_9 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_priority_r_reg_1;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_i_2__3_n_0;
  wire \ras_timer_r[0]_i_2__3_0 ;
  wire \ras_timer_r[0]_i_2__3_1 ;
  wire \ras_timer_r[0]_i_2__3_2 ;
  wire \ras_timer_r[0]_i_2__3_3 ;
  wire \ras_timer_r[0]_i_2__3_4 ;
  wire \ras_timer_r[0]_i_2__3_5 ;
  wire \ras_timer_r[0]_i_2__3_n_0 ;
  wire \ras_timer_r[0]_i_4__3_n_0 ;
  wire \ras_timer_r[0]_i_5__3_n_0 ;
  wire \ras_timer_r[1]_i_10__3_n_0 ;
  wire \ras_timer_r[1]_i_11__3_n_0 ;
  wire \ras_timer_r[1]_i_2__3_0 ;
  wire \ras_timer_r[1]_i_2__3_1 ;
  wire \ras_timer_r[1]_i_2__3_2 ;
  wire \ras_timer_r[1]_i_2__3_3 ;
  wire \ras_timer_r[1]_i_2__3_4 ;
  wire \ras_timer_r[1]_i_2__3_5 ;
  wire \ras_timer_r[1]_i_2__3_n_0 ;
  wire \ras_timer_r[1]_i_5__3_n_0 ;
  wire \ras_timer_r[1]_i_6__3_n_0 ;
  wire \ras_timer_r[1]_i_7__3_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire ras_timer_zero_r;
  wire [11:5]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  wire [1:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  wire [11:5]rb_hit_busies_r;
  wire req_priority_r;
  wire [4:0]rtc;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_wr;

  LUT2 #(
    .INIT(4'h8)) 
    accept_internal_r_i_1
       (.I0(idle_r_lcl_reg_3),
        .I1(accept_internal_r_reg),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    accept_internal_r_i_2
       (.I0(idle_r_lcl_reg_4),
        .I1(accept_internal_r_reg_0),
        .I2(accept_internal_r_reg_1),
        .I3(accept_internal_r_reg_2),
        .I4(accept_internal_r_reg_3),
        .O(idle_r_lcl_reg_3));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    auto_pre_r_lcl_i_1__3
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_2),
        .I3(pre_bm_end_r_reg_0),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(auto_pre_r_lcl_i_1__3_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__3_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    bm_end_r1_i_1__3
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .O(bm_end));
  LUT6 #(
    .INIT(64'hFCFFDCDCDCDCDCDC)) 
    \compute_tail.tail_r_lcl_i_1__3 
       (.I0(pre_bm_end_r_reg_0),
        .I1(set_order_q),
        .I2(\compute_tail.tail_r_lcl_reg_1 ),
        .I3(idle_r_lcl_reg_0),
        .I4(pass_open_bank_r_lcl_reg_2),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \compute_tail.tail_r_lcl_i_2 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I5(\compute_tail.tail_r_lcl_reg_0 ),
        .O(pre_bm_end_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \compute_tail.tail_r_lcl_i_5 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .O(pre_bm_end_r_reg_8));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__3_n_0 ),
        .Q(tail_r),
        .R(in0));
  LUT6 #(
    .INIT(64'h000D000D000D0000)) 
    demand_priority_r_i_2__3
       (.I0(order_q_r[0]),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(q_has_priority),
        .I5(req_priority_r),
        .O(\order_q_r_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[4]_i_10__0 
       (.I0(idle_r_lcl_reg_0),
        .I1(\grant_r[4]_i_7 ),
        .I2(head_r_lcl_reg_0),
        .I3(wait_for_maint_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .O(idle_r_lcl_reg_6));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \grant_r[4]_i_5 
       (.I0(\grant_r_reg[4] ),
        .I1(\grant_r_reg[4]_0 ),
        .I2(order_q_r[0]),
        .I3(adv_order_q),
        .I4(\grant_r[4]_i_9_n_0 ),
        .I5(col_wait_r),
        .O(\order_q_r_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[4]_i_9 
       (.I0(order_q_r[2]),
        .I1(order_q_r[1]),
        .O(\grant_r[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \grant_r[5]_i_2__1 
       (.I0(rtc[1]),
        .I1(rtc[0]),
        .I2(\order_q_r_reg[0]_2 ),
        .I3(p_12_in49_in),
        .I4(\grant_r_reg[1] ),
        .I5(\order_q_r_reg[0]_3 ),
        .O(\order_q_r_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[7]_i_10__0 
       (.I0(\order_q_r_reg[0]_2 ),
        .I1(rtc[1]),
        .O(\order_q_r_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFF000F044444444)) 
    head_r_lcl_i_1__0
       (.I0(head_r_lcl_i_2__3_n_0),
        .I1(head_r_lcl_reg_3),
        .I2(head_r_lcl_reg_4),
        .I3(head_r_lcl_reg_5),
        .I4(head_r_lcl_reg_6),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .O(\q_entry_r_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h02000002)) 
    head_r_lcl_i_2__0
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(idle_r_lcl_reg_2),
        .I3(accept_req),
        .I4(\q_entry_r_reg[2]_8 ),
        .O(pre_bm_end_r_reg_4));
  LUT6 #(
    .INIT(64'h0009000000000000)) 
    head_r_lcl_i_2__0__0
       (.I0(accept_req),
        .I1(\q_entry_r_reg[2]_8 ),
        .I2(idle_r_lcl_reg_2),
        .I3(idle_r_lcl_reg_1),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .O(app_en_r2_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    head_r_lcl_i_2__1
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(idle_r_lcl_reg_2),
        .I4(idle_r_lcl_reg_1),
        .I5(head_r_lcl_reg_1),
        .O(pre_bm_end_r_reg_7));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    head_r_lcl_i_2__2
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\compute_tail.tail_r_lcl_reg_0 ),
        .I3(head_r_lcl_reg_1),
        .I4(idle_r_lcl_reg_1),
        .I5(idle_r_lcl_reg_2),
        .O(head_r_lcl_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    head_r_lcl_i_2__3
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .O(head_r_lcl_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    head_r_lcl_i_3__2
       (.I0(\q_entry_r_reg[0]_1 ),
        .I1(head_r_lcl_reg_2),
        .I2(\q_entry_r[2]_i_3__3_n_0 ),
        .I3(q_entry_r[2]),
        .I4(q_entry_r[0]),
        .I5(q_entry_r[1]),
        .O(head_r_lcl_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    head_r_lcl_i_3__4
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I3(idle_r_lcl_reg_2),
        .I4(\q_entry_r[2]_i_10__5_n_0 ),
        .I5(head_r_lcl_reg_7),
        .O(pre_bm_end_r_reg_9));
  FDRE head_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(\q_entry_r[2]_i_1__4_n_0 ),
        .D(head_r_lcl_reg_i_1__2_n_0),
        .Q(head_r_lcl_reg_0),
        .R(in0));
  MUXF7 head_r_lcl_reg_i_1__2
       (.I0(head_r_lcl_i_2__2_n_0),
        .I1(head_r_lcl_i_3__2_n_0),
        .O(head_r_lcl_reg_i_1__2_n_0),
        .S(pre_bm_end_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__3
       (.I0(idle_r_lcl_reg_4),
        .O(E));
  LUT4 #(
    .INIT(16'h00D0)) 
    idle_r_lcl_i_2__3
       (.I0(idle_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(idle_r_lcl_reg_4));
  FDRE idle_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0060006FFF60FF60)) 
    \order_q_r[0]_i_1__2 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_6 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2__1_n_0 ),
        .I4(\order_q_r_reg[0]_7 ),
        .I5(order_q_r[0]),
        .O(\order_q_r[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA30AA3F55305530)) 
    \order_q_r[1]_i_1__3 
       (.I0(order_q_r[0]),
        .I1(\order_q_r_reg[1]_0 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2__1_n_0 ),
        .I4(\order_q_r_reg[2]_0 ),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \order_q_r[1]_i_2__1 
       (.I0(adv_order_q),
        .I1(order_q_r[2]),
        .I2(order_q_r[1]),
        .I3(order_q_r[0]),
        .O(\order_q_r[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0444F4040744F704)) 
    \order_q_r[2]_i_1__3 
       (.I0(\order_q_r_reg[2]_1 ),
        .I1(set_order_q),
        .I2(adv_order_q),
        .I3(order_q_r[2]),
        .I4(\order_q_r[2]_i_2__2_n_0 ),
        .I5(\order_q_r_reg[2]_0 ),
        .O(\order_q_r[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \order_q_r[2]_i_2__2 
       (.I0(order_q_r[1]),
        .I1(order_q_r[0]),
        .O(\order_q_r[2]_i_2__2_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__2_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__3_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__3_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444454444444444)) 
    pass_open_bank_r_lcl_i_1__2
       (.I0(pass_open_bank_r_lcl_i_2__5_n_0),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_2),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(auto_pre_r_lcl_reg_2),
        .O(pass_open_bank_ns));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    pass_open_bank_r_lcl_i_2__5
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(pass_open_bank_r_lcl_i_2__5_n_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h21ED212121EDEDED)) 
    \q_entry_r[0]_i_1__3 
       (.I0(accept_req),
        .I1(pre_bm_end_r_reg_0),
        .I2(\q_entry_r_reg[0]_0 ),
        .I3(\q_entry_r_reg[0]_1 ),
        .I4(set_order_q),
        .I5(q_entry_r[0]),
        .O(q_entry_ns[0]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \q_entry_r[1]_i_1__2 
       (.I0(\q_entry_r_reg[1]_2 ),
        .I1(accept_req),
        .I2(pre_bm_end_r_reg_0),
        .I3(\q_entry_r[1]_i_3__4_n_0 ),
        .I4(\q_entry_r[1]_i_4__0_n_0 ),
        .O(q_entry_ns[1]));
  LUT6 #(
    .INIT(64'h6FFF60FF6F006000)) 
    \q_entry_r[1]_i_1__3 
       (.I0(\q_entry_r[1]_i_2__4_n_0 ),
        .I1(\q_entry_r_reg[1]_4 ),
        .I2(accept_req),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I4(\q_entry_r[1]_i_4__0__0_n_0 ),
        .I5(\q_entry_r_reg[1]_5 ),
        .O(app_en_r2_reg_2[0]));
  LUT6 #(
    .INIT(64'h95956A956A956A6A)) 
    \q_entry_r[1]_i_2__4 
       (.I0(\q_entry_r_reg[2]_13 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I3(\q_entry_r_reg[1]_3 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I5(pre_bm_end_r_reg_0),
        .O(\q_entry_r[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h7EE8811781177EE8)) 
    \q_entry_r[1]_i_3__3 
       (.I0(\q_entry_r_reg[2]_32 ),
        .I1(\q_entry_r[1]_i_3__3_0 [1]),
        .I2(\q_entry_r[1]_i_3__3_0 [2]),
        .I3(\q_entry_r[1]_i_3__3_0 [0]),
        .I4(\q_entry_r[1]_i_7__1_n_0 ),
        .I5(\q_entry_r[1]_i_8_n_0 ),
        .O(idle_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'hE1FFE100E100E1FF)) 
    \q_entry_r[1]_i_3__4 
       (.I0(\q_entry_r_reg[1]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I2(\q_entry_r_reg[2]_3 ),
        .I3(set_order_q),
        .I4(q_entry_r[0]),
        .I5(q_entry_r[1]),
        .O(\q_entry_r[1]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h95A9569556956A56)) 
    \q_entry_r[1]_i_4__0 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I3(\q_entry_r_reg[2]_8 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .O(\q_entry_r[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h59659A59A69A65A6)) 
    \q_entry_r[1]_i_4__0__0 
       (.I0(\q_entry_r_reg[2]_30 ),
        .I1(\q_entry_r[2]_i_12__1_n_0 ),
        .I2(\q_entry_r_reg[2]_8 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I4(\q_entry_r_reg[1]_3 ),
        .I5(\q_entry_r_reg[2]_13 ),
        .O(\q_entry_r[1]_i_4__0__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'h66696999)) 
    \q_entry_r[1]_i_5__1 
       (.I0(\q_entry_r_reg[2]_13 ),
        .I1(\q_entry_r_reg[1]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I4(pre_bm_end_r_reg_0),
        .O(pre_bm_end_r_reg_2));
  LUT6 #(
    .INIT(64'hA665599A599A599A)) 
    \q_entry_r[1]_i_7__0 
       (.I0(\q_entry_r_reg[2]_13 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I3(pre_bm_end_r_reg_0),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .O(pre_bm_end_r_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \q_entry_r[1]_i_7__1 
       (.I0(idle_r_lcl_reg_0),
        .I1(\q_entry_r[1]_i_3__3_1 ),
        .I2(\q_entry_r[1]_i_3__3_0 [3]),
        .O(\q_entry_r[1]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \q_entry_r[1]_i_8 
       (.I0(idle_r_lcl_reg_0),
        .I1(\q_entry_r[1]_i_3__3_0 [3]),
        .I2(\q_entry_r[1]_i_3__3_1 ),
        .I3(\q_entry_r[1]_i_3__3_2 ),
        .I4(\q_entry_r[1]_i_3__3_0 [4]),
        .O(\q_entry_r[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2323322323232323)) 
    \q_entry_r[2]_i_10__0 
       (.I0(accept_req),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(idle_r_lcl_reg_2),
        .I3(idle_r_lcl_reg_1),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I5(\q_entry_r_reg[2]_8 ),
        .O(app_en_r2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \q_entry_r[2]_i_10__5 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .O(\q_entry_r[2]_i_10__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'h599A9AA6)) 
    \q_entry_r[2]_i_12__0 
       (.I0(idle_r_lcl_reg_1),
        .I1(\q_entry_r_reg[2]_8 ),
        .I2(pre_bm_end_r_reg_0),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(idle_r_lcl_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \q_entry_r[2]_i_12__1 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .O(\q_entry_r[2]_i_12__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q_entry_r[2]_i_12__3 
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .O(\q_entry_r[2]_i_12__3_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \q_entry_r[2]_i_13__0 
       (.I0(rb_hit_busies_r[10]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I2(rb_hit_busies_r[9]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(rb_hit_busies_r[7]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .O(\q_entry_r[2]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \q_entry_r[2]_i_14__0 
       (.I0(rb_hit_busies_r[6]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I3(rb_hit_busies_r[11]),
        .O(\q_entry_r[2]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \q_entry_r[2]_i_1__4 
       (.I0(\q_entry_r[2]_i_3__3_n_0 ),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .O(\q_entry_r[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00FE)) 
    \q_entry_r[2]_i_2 
       (.I0(\q_entry_r_reg[2]_4 ),
        .I1(\q_entry_r_reg[2]_5 ),
        .I2(\q_entry_r_reg[2]_6 ),
        .I3(\q_entry_r_reg[2]_7 ),
        .I4(\q_entry_r[2]_i_8__0_n_0 ),
        .I5(\q_entry_r[2]_i_9_n_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'hEEEEEEBEAAAAAAAA)) 
    \q_entry_r[2]_i_2__0 
       (.I0(\q_entry_r_reg[2]_19 ),
        .I1(idle_r_lcl_reg_2),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\q_entry_r_reg[2]_8 ),
        .I4(idle_r_lcl_reg_1),
        .I5(\q_entry_r_reg[2]_20 ),
        .O(idle_r_lcl_reg_5));
  LUT6 #(
    .INIT(64'hA888AA8AAA8AA888)) 
    \q_entry_r[2]_i_2__1 
       (.I0(\q_entry_r_reg[2]_21 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I2(accept_req),
        .I3(\q_entry_r[2]_i_5__0_n_0 ),
        .I4(\q_entry_r[2]_i_6__1_n_0 ),
        .I5(idle_r_lcl_reg_2),
        .O(pre_bm_end_r_reg_5));
  LUT5 #(
    .INIT(32'h888AAA8A)) 
    \q_entry_r[2]_i_2__2 
       (.I0(\q_entry_r_reg[2]_22 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I2(\q_entry_r[2]_i_5__1_n_0 ),
        .I3(accept_req),
        .I4(\q_entry_r[2]_i_6__2_n_0 ),
        .O(pre_bm_end_r_reg_6));
  LUT6 #(
    .INIT(64'h00007447FFFF7447)) 
    \q_entry_r[2]_i_2__3 
       (.I0(\q_entry_r[2]_i_4__3_n_0 ),
        .I1(accept_req),
        .I2(\q_entry_r_reg[2]_23 ),
        .I3(\q_entry_r[2]_i_6__3_n_0 ),
        .I4(pre_bm_end_r_reg_0),
        .I5(\q_entry_r[2]_i_7__5_n_0 ),
        .O(q_entry_ns[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAAAB)) 
    \q_entry_r[2]_i_2__4 
       (.I0(\q_entry_r[2]_i_4__4_n_0 ),
        .I1(\q_entry_r[2]_i_5__3_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I3(accept_req),
        .I4(\q_entry_r[2]_i_6__4_n_0 ),
        .I5(\q_entry_r_reg[2]_26 ),
        .O(pass_open_bank_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h8FBFBF8F80B0B080)) 
    \q_entry_r[2]_i_2__5 
       (.I0(\q_entry_r[2]_i_4__5_n_0 ),
        .I1(accept_req),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I3(\q_entry_r[2]_i_5__4_n_0 ),
        .I4(\q_entry_r[2]_i_6__5_n_0 ),
        .I5(\q_entry_r_reg[2]_31 ),
        .O(app_en_r2_reg_2[1]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \q_entry_r[2]_i_2__6 
       (.I0(\q_entry_r[2]_i_4__6_n_0 ),
        .I1(accept_req),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I3(\q_entry_r_reg[2]_9 ),
        .I4(\q_entry_r[2]_i_6__6_n_0 ),
        .O(app_en_r2_reg));
  LUT4 #(
    .INIT(16'hCAFA)) 
    \q_entry_r[2]_i_3__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(set_order_q),
        .I2(idle_r_lcl_reg_0),
        .I3(accept_req),
        .O(\q_entry_r[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h781E1E871E87781E)) 
    \q_entry_r[2]_i_4__3 
       (.I0(\q_entry_r_reg[2]_24 ),
        .I1(\compute_tail.tail_r_lcl_reg_0 ),
        .I2(idle_r_lcl_reg_2),
        .I3(idle_r_lcl_reg_1),
        .I4(\q_entry_r_reg[2]_17 ),
        .I5(\q_entry_r_reg[2]_25 ),
        .O(\q_entry_r[2]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF8282FF82828282)) 
    \q_entry_r[2]_i_4__4 
       (.I0(\q_entry_r_reg[2]_27 ),
        .I1(\q_entry_r[2]_i_9__3_n_0 ),
        .I2(\q_entry_r[2]_i_5__3_n_0 ),
        .I3(\q_entry_r_reg[2]_2 ),
        .I4(\q_entry_r_reg[2]_28 ),
        .I5(\q_entry_r_reg[2]_29 ),
        .O(\q_entry_r[2]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h177EE881E881177E)) 
    \q_entry_r[2]_i_4__5 
       (.I0(\q_entry_r_reg[1]_4 ),
        .I1(\compute_tail.tail_r_lcl_reg_0 ),
        .I2(\q_entry_r[2]_i_9__4_n_0 ),
        .I3(\q_entry_r_reg[2]_13 ),
        .I4(idle_r_lcl_reg_2),
        .I5(\q_entry_r[2]_i_10__5_n_0 ),
        .O(\q_entry_r[2]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h599A65596559A665)) 
    \q_entry_r[2]_i_4__6 
       (.I0(\q_entry_r_reg[2]_10 ),
        .I1(\q_entry_r_reg[2]_11 ),
        .I2(\q_entry_r_reg[2]_12 ),
        .I3(\q_entry_r_reg[2]_13 ),
        .I4(\q_entry_r_reg[2]_14 ),
        .I5(\q_entry_r_reg[2]_15 ),
        .O(\q_entry_r[2]_i_4__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'hEFF71008)) 
    \q_entry_r[2]_i_5__0 
       (.I0(\q_entry_r_reg[2]_8 ),
        .I1(idle_r_lcl_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(idle_r_lcl_reg_2),
        .O(\q_entry_r[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA5556566A5555)) 
    \q_entry_r[2]_i_5__1 
       (.I0(idle_r_lcl_reg_2),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(idle_r_lcl_reg_1),
        .I5(\q_entry_r_reg[2]_8 ),
        .O(\q_entry_r[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FD54D52A02AB2A)) 
    \q_entry_r[2]_i_5__3 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\q_entry_r_reg[2]_8 ),
        .I4(pre_bm_end_r_reg_0),
        .I5(idle_r_lcl_reg_2),
        .O(\q_entry_r[2]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hF8EF8AF8AE8AEFAE)) 
    \q_entry_r[2]_i_5__4 
       (.I0(\q_entry_r_reg[2]_30 ),
        .I1(\q_entry_r[2]_i_12__1_n_0 ),
        .I2(\q_entry_r_reg[2]_8 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I4(\q_entry_r_reg[1]_3 ),
        .I5(\q_entry_r_reg[2]_13 ),
        .O(\q_entry_r[2]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFEFEEAEAA8A880)) 
    \q_entry_r[2]_i_5__5 
       (.I0(\q_entry_r[1]_i_8_n_0 ),
        .I1(\q_entry_r_reg[2]_32 ),
        .I2(\q_entry_r[1]_i_3__3_0 [0]),
        .I3(\q_entry_r[1]_i_3__3_0 [2]),
        .I4(\q_entry_r[1]_i_3__3_0 [1]),
        .I5(\q_entry_r[1]_i_7__1_n_0 ),
        .O(idle_r_lcl_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'h2A02)) 
    \q_entry_r[2]_i_6__1 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\q_entry_r_reg[2]_8 ),
        .O(\q_entry_r[2]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h024040D0FDBFBF2F)) 
    \q_entry_r[2]_i_6__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I1(\q_entry_r_reg[2]_8 ),
        .I2(idle_r_lcl_reg_1),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I5(idle_r_lcl_reg_2),
        .O(\q_entry_r[2]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'hAAA6)) 
    \q_entry_r[2]_i_6__3 
       (.I0(idle_r_lcl_reg_2),
        .I1(idle_r_lcl_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(\q_entry_r[2]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE88E8EE8)) 
    \q_entry_r[2]_i_6__4 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I2(\q_entry_r_reg[1]_3 ),
        .I3(pre_bm_end_r_reg_0),
        .I4(\q_entry_r_reg[2]_8 ),
        .I5(idle_r_lcl_reg_7),
        .O(\q_entry_r[2]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h5999999A55595999)) 
    \q_entry_r[2]_i_6__5 
       (.I0(idle_r_lcl_reg_2),
        .I1(idle_r_lcl_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I5(\q_entry_r_reg[2]_8 ),
        .O(\q_entry_r[2]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h42BDD42B2BD442BD)) 
    \q_entry_r[2]_i_6__6 
       (.I0(\q_entry_r_reg[2]_16 ),
        .I1(\q_entry_r_reg[2]_17 ),
        .I2(idle_r_lcl_reg_1),
        .I3(idle_r_lcl_reg_2),
        .I4(\q_entry_r_reg[1]_1 ),
        .I5(\q_entry_r_reg[2]_18 ),
        .O(\q_entry_r[2]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'h0F1EFFFF0F1E0000)) 
    \q_entry_r[2]_i_7__5 
       (.I0(\q_entry_r_reg[1]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I2(\q_entry_r_reg[2]_2 ),
        .I3(\q_entry_r_reg[2]_3 ),
        .I4(set_order_q),
        .I5(\q_entry_r[2]_i_12__3_n_0 ),
        .O(\q_entry_r[2]_i_7__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \q_entry_r[2]_i_8__0 
       (.I0(idle_r_lcl_reg_2),
        .I1(\q_entry_r_reg[2]_8 ),
        .I2(idle_r_lcl_reg_1),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(accept_req),
        .O(\q_entry_r[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \q_entry_r[2]_i_8__2 
       (.I0(\q_entry_r[2]_i_13__0_n_0 ),
        .I1(\q_entry_r[2]_i_14__0_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(rb_hit_busies_r[8]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I5(rb_hit_busies_r[5]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'h00E00000)) 
    \q_entry_r[2]_i_9 
       (.I0(\q_entry_r_reg[2]_8 ),
        .I1(idle_r_lcl_reg_1),
        .I2(idle_r_lcl_reg_2),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(accept_req),
        .O(\q_entry_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h7FFEFE7FFE7F7FFE)) 
    \q_entry_r[2]_i_9__3 
       (.I0(idle_r_lcl_reg_7),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I3(\q_entry_r_reg[1]_3 ),
        .I4(pre_bm_end_r_reg_0),
        .I5(\q_entry_r_reg[2]_8 ),
        .O(\q_entry_r[2]_i_9__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'hE88E)) 
    \q_entry_r[2]_i_9__4 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(\q_entry_r[2]_i_9__4_n_0 ));
  FDRE \q_entry_r_reg[0] 
       (.C(q_has_priority_r_reg_0),
        .CE(\q_entry_r[2]_i_1__4_n_0 ),
        .D(q_entry_ns[0]),
        .Q(q_entry_r[0]),
        .R(\q_entry_r_reg[0]_2 ));
  FDRE \q_entry_r_reg[1] 
       (.C(q_has_priority_r_reg_0),
        .CE(\q_entry_r[2]_i_1__4_n_0 ),
        .D(q_entry_ns[1]),
        .Q(q_entry_r[1]),
        .R(\q_entry_r_reg[0]_2 ));
  FDSE \q_entry_r_reg[2] 
       (.C(q_has_priority_r_reg_0),
        .CE(\q_entry_r[2]_i_1__4_n_0 ),
        .D(q_entry_ns[2]),
        .Q(q_entry_r[2]),
        .S(\q_entry_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    q_has_priority_r_i_1__3
       (.I0(was_priority),
        .I1(q_has_priority_r_reg_1),
        .I2(accept_req),
        .I3(q_has_priority),
        .I4(pre_bm_end_r_reg_0),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF200000)) 
    q_has_rd_r_i_1__3
       (.I0(maint_hit),
        .I1(idle_r_lcl_reg_0),
        .I2(maint_req_r),
        .I3(q_has_rd_r_i_2__3_n_0),
        .I4(pre_bm_end_r_reg_0),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(q_has_rd_ns));
  LUT4 #(
    .INIT(16'hAAEA)) 
    q_has_rd_r_i_2__3
       (.I0(q_has_rd),
        .I1(accept_req),
        .I2(q_has_priority_r_reg_1),
        .I3(was_wr),
        .O(q_has_rd_r_i_2__3_n_0));
  FDRE q_has_rd_r_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \ras_timer_r[0]_i_1__3 
       (.I0(\ras_timer_r[0]_i_2__3_n_0 ),
        .I1(\ras_timer_r_reg[0] ),
        .I2(rb_hit_busies_r[11]),
        .I3(\q_entry_r_reg[2]_0 ),
        .I4(\ras_timer_r_reg[0]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \ras_timer_r[0]_i_2__3 
       (.I0(\ras_timer_r[0]_i_4__3_n_0 ),
        .I1(rb_hit_busies_r[8]),
        .I2(rb_hit_busies_r[10]),
        .I3(rb_hit_busies_r[9]),
        .I4(\ras_timer_r[0]_i_5__3_n_0 ),
        .I5(rb_hit_busies_r[11]),
        .O(\ras_timer_r[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \ras_timer_r[0]_i_4__3 
       (.I0(\ras_timer_r[0]_i_2__3_0 ),
        .I1(rb_hit_busies_r[10]),
        .I2(\ras_timer_r[0]_i_2__3_1 ),
        .I3(rb_hit_busies_r[9]),
        .I4(\ras_timer_r[0]_i_2__3_2 ),
        .I5(rb_hit_busies_r[8]),
        .O(\ras_timer_r[0]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \ras_timer_r[0]_i_5__3 
       (.I0(\ras_timer_r[0]_i_2__3_3 ),
        .I1(rb_hit_busies_r[7]),
        .I2(\ras_timer_r[0]_i_2__3_4 ),
        .I3(rb_hit_busies_r[6]),
        .I4(\ras_timer_r[0]_i_2__3_5 ),
        .I5(rb_hit_busies_r[5]),
        .O(\ras_timer_r[0]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ras_timer_r[1]_i_10__3 
       (.I0(passing_open_bank[4]),
        .I1(rb_hit_busies_r[5]),
        .I2(rb_hit_busies_r[8]),
        .I3(passing_open_bank[0]),
        .I4(rb_hit_busies_r[7]),
        .I5(passing_open_bank[6]),
        .O(\ras_timer_r[1]_i_10__3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ras_timer_r[1]_i_11__3 
       (.I0(passing_open_bank[5]),
        .I1(rb_hit_busies_r[6]),
        .I2(passing_open_bank[1]),
        .I3(rb_hit_busies_r[9]),
        .O(\ras_timer_r[1]_i_11__3_n_0 ));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \ras_timer_r[1]_i_11__4 
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_passing_open_bank_r_reg_0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \ras_timer_r[1]_i_1__3 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(rb_hit_busies_r[11]),
        .I2(\ras_timer_r[1]_i_2__3_n_0 ),
        .I3(\q_entry_r_reg[2]_0 ),
        .I4(\ras_timer_r_reg[1]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \ras_timer_r[1]_i_2__3 
       (.I0(\ras_timer_r[1]_i_5__3_n_0 ),
        .I1(rb_hit_busies_r[8]),
        .I2(rb_hit_busies_r[10]),
        .I3(rb_hit_busies_r[9]),
        .I4(\ras_timer_r[1]_i_6__3_n_0 ),
        .I5(rb_hit_busies_r[11]),
        .O(\ras_timer_r[1]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ras_timer_r[1]_i_3__2 
       (.I0(\ras_timer_r[1]_i_7__3_n_0 ),
        .I1(q_entry_r[2]),
        .I2(q_entry_r[0]),
        .I3(q_entry_r[1]),
        .I4(idle_r_lcl_reg_0),
        .O(\q_entry_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \ras_timer_r[1]_i_5__3 
       (.I0(\ras_timer_r[1]_i_2__3_0 ),
        .I1(rb_hit_busies_r[10]),
        .I2(\ras_timer_r[1]_i_2__3_1 ),
        .I3(rb_hit_busies_r[9]),
        .I4(\ras_timer_r[1]_i_2__3_2 ),
        .I5(rb_hit_busies_r[8]),
        .O(\ras_timer_r[1]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h8B888BBB8BBB8BBB)) 
    \ras_timer_r[1]_i_6__3 
       (.I0(\ras_timer_r[1]_i_2__3_3 ),
        .I1(rb_hit_busies_r[7]),
        .I2(\ras_timer_r[1]_i_2__3_4 ),
        .I3(rb_hit_busies_r[6]),
        .I4(\ras_timer_r[1]_i_2__3_5 ),
        .I5(rb_hit_busies_r[5]),
        .O(\ras_timer_r[1]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \ras_timer_r[1]_i_7__3 
       (.I0(\ras_timer_r[1]_i_10__3_n_0 ),
        .I1(\ras_timer_r[1]_i_11__3_n_0 ),
        .I2(passing_open_bank[3]),
        .I3(rb_hit_busies_r[11]),
        .I4(passing_open_bank[2]),
        .I5(rb_hit_busies_r[10]),
        .O(\ras_timer_r[1]_i_7__3_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ),
        .I1(idle_r_lcl_reg_4),
        .I2(rb_hit_busies_r[10]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [10]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[11]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ),
        .I1(idle_r_lcl_reg_4),
        .I2(rb_hit_busies_r[11]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [11]));
  LUT5 #(
    .INIT(32'h40555555)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2 
       (.I0(pre_bm_end_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_bm_end_r_reg_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I1(idle_r_lcl_reg_4),
        .I2(rb_hit_busies_r[5]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [5]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ),
        .I1(idle_r_lcl_reg_4),
        .I2(rb_hit_busies_r[6]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [6]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I1(idle_r_lcl_reg_4),
        .I2(rb_hit_busies_r[7]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I1(idle_r_lcl_reg_4),
        .I2(rb_hit_busies_r[8]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\order_q_r_reg[2]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I1(idle_r_lcl_reg_4),
        .I2(rb_hit_busies_r[9]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [9]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [10]),
        .Q(rb_hit_busies_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [11]),
        .Q(rb_hit_busies_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [5]),
        .Q(rb_hit_busies_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [6]),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [9]),
        .Q(rb_hit_busies_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    req_bank_rdy_r_i_1__4
       (.I0(order_q_r[0]),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(col_wait_r),
        .O(\order_q_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rnk_config_strobe_r[0]_i_9 
       (.I0(\order_q_r_reg[0]_2 ),
        .I1(rtc[3]),
        .I2(rtc[4]),
        .I3(rtc[2]),
        .O(\order_q_r_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1__3 
       (.I0(pass_open_bank_r),
        .I1(\rtp_timer_r_reg[0] ),
        .I2(Q),
        .I3(rtp_timer_r),
        .O(pass_open_bank_r_lcl_reg_0));
  FDRE wait_for_maint_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized4
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r,
    pass_open_bank_ns,
    pre_bm_end_r,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    ordered_r_lcl_reg_0,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    pass_open_bank_r_lcl_reg_0,
    pre_bm_end_r_reg_0,
    pass_open_bank_r_lcl_reg_1,
    pre_bm_end_r_reg_1,
    pass_open_bank_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_3,
    idle_r_lcl_reg_3,
    pass_open_bank_r_lcl_reg_4,
    idle_r_lcl_reg_4,
    idle_r_lcl_reg_5,
    idle_r_lcl_reg_6,
    idle_r_lcl_reg_7,
    \order_q_r_reg[1]_0 ,
    demand_priority_ns,
    \q_entry_r_reg[2]_0 ,
    \order_q_r_reg[2]_0 ,
    idle_r_lcl_reg_8,
    p_14_in,
    \order_q_r_reg[2]_1 ,
    \order_q_r_reg[2]_2 ,
    D,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    act_wait_ns,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    idle_r_lcl_reg_9,
    act_wait_r_lcl_reg,
    pre_wait_ns,
    \order_q_r_reg[1]_1 ,
    pass_open_bank_r_lcl_reg_5,
    \q_entry_r_reg[2]_1 ,
    \q_entry_r_reg[0]_0 ,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    pre_bm_end_r_reg_4,
    pass_open_bank_r_lcl_reg_6,
    q_has_rd_r_reg_0,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    q_has_rd_ns,
    in0,
    head_r_lcl_reg_1,
    ordered_r_lcl_reg_1,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    idle_r,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ,
    \q_entry_r_reg[0]_1 ,
    \q_entry_r_reg[1]_2 ,
    \maint_controller.maint_hit_busies_r_reg[5] ,
    set_order_q,
    \maint_controller.maint_hit_busies_r_reg[5]_0 ,
    q_has_priority_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \q_entry_r_reg[1]_3 ,
    accept_req,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ,
    \grant_r[7]_i_9 ,
    adv_order_q,
    req_bank_rdy_r_reg,
    Q,
    demand_priority_r_reg,
    demand_priority_r_reg_0,
    req_priority_r,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    \grant_r[6]_i_8 ,
    \grant_r[6]_i_8_0 ,
    \grant_r[6]_i_8_1 ,
    \grant_r[6]_i_8_2 ,
    \order_q_r_reg[0]_2 ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    act_wait_r_lcl_reg_0,
    passing_open_bank,
    \compute_tail.tail_r_lcl_reg_1 ,
    \q_entry_r_reg[1]_4 ,
    \q_entry_r_reg[1]_5 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_4 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    \ras_timer_r[1]_i_4__4_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \ras_timer_r[1]_i_2__4_0 ,
    \ras_timer_r[1]_i_2__4_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    \ras_timer_r[0]_i_3__3_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ,
    \grant_r[5]_i_10__0 ,
    \grant_r[5]_i_10__0_0 ,
    q_has_priority_r_reg_1,
    was_priority,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    pre_wait_r,
    rtp_timer_r,
    pass_open_bank_r_lcl_reg_7,
    pass_open_bank_r_lcl_reg_8,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    \maint_controller.maint_hit_busies_r_reg[5]_1 ,
    \maint_controller.maint_hit_busies_r_reg[5]_2 ,
    pre_wait_r_reg,
    \ras_timer_r[0]_i_5__4_0 ,
    \ras_timer_r[0]_i_5__4_1 ,
    \compute_tail.tail_r_lcl_reg_2 ,
    \compute_tail.tail_r_lcl_reg_3 ,
    \q_entry_r[1]_i_3__3 ,
    \q_entry_r_reg[0]_2 ,
    \q_entry_r_reg[2]_2 ,
    \order_q_r_reg[1]_2 ,
    \order_q_r_reg[2]_3 ,
    \order_q_r_reg[2]_4 ,
    \order_q_r_reg[2]_5 );
  output idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r;
  output pass_open_bank_ns;
  output pre_bm_end_r;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output ordered_r_lcl_reg_0;
  output idle_r_lcl_reg_1;
  output idle_r_lcl_reg_2;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  output pass_open_bank_r_lcl_reg_0;
  output pre_bm_end_r_reg_0;
  output pass_open_bank_r_lcl_reg_1;
  output pre_bm_end_r_reg_1;
  output pass_open_bank_r_lcl_reg_2;
  output pass_open_bank_r_lcl_reg_3;
  output [0:0]idle_r_lcl_reg_3;
  output pass_open_bank_r_lcl_reg_4;
  output idle_r_lcl_reg_4;
  output idle_r_lcl_reg_5;
  output idle_r_lcl_reg_6;
  output idle_r_lcl_reg_7;
  output \order_q_r_reg[1]_0 ;
  output demand_priority_ns;
  output \q_entry_r_reg[2]_0 ;
  output \order_q_r_reg[2]_0 ;
  output idle_r_lcl_reg_8;
  output p_14_in;
  output \order_q_r_reg[2]_1 ;
  output \order_q_r_reg[2]_2 ;
  output [1:0]D;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  output act_wait_ns;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  output idle_r_lcl_reg_9;
  output act_wait_r_lcl_reg;
  output pre_wait_ns;
  output \order_q_r_reg[1]_1 ;
  output [0:0]pass_open_bank_r_lcl_reg_5;
  output \q_entry_r_reg[2]_1 ;
  output \q_entry_r_reg[0]_0 ;
  output pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  output pre_bm_end_r_reg_4;
  output pass_open_bank_r_lcl_reg_6;
  input q_has_rd_r_reg_0;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input q_has_rd_ns;
  input in0;
  input head_r_lcl_reg_1;
  input ordered_r_lcl_reg_1;
  input \order_q_r_reg[0]_0 ;
  input [2:0]\order_q_r_reg[0]_1 ;
  input [5:0]idle_r;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  input \q_entry_r_reg[0]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input \maint_controller.maint_hit_busies_r_reg[5] ;
  input set_order_q;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[5]_0 ;
  input q_has_priority_r_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \q_entry_r_reg[1]_3 ;
  input accept_req;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  input \grant_r[7]_i_9 ;
  input adv_order_q;
  input req_bank_rdy_r_reg;
  input [0:0]Q;
  input [0:0]demand_priority_r_reg;
  input demand_priority_r_reg_0;
  input req_priority_r;
  input demand_priority_r_reg_1;
  input demand_priority_r_reg_2;
  input \grant_r[6]_i_8 ;
  input \grant_r[6]_i_8_0 ;
  input \grant_r[6]_i_8_1 ;
  input \grant_r[6]_i_8_2 ;
  input \order_q_r_reg[0]_2 ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input act_wait_r_lcl_reg_0;
  input [6:0]passing_open_bank;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input \q_entry_r_reg[1]_4 ;
  input \q_entry_r_reg[1]_5 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_4 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input \ras_timer_r[1]_i_4__4_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \ras_timer_r[1]_i_2__4_0 ;
  input \ras_timer_r[1]_i_2__4_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input \ras_timer_r[0]_i_3__3_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  input \grant_r[5]_i_10__0 ;
  input \grant_r[5]_i_10__0_0 ;
  input q_has_priority_r_reg_1;
  input was_priority;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input pre_wait_r;
  input rtp_timer_r;
  input pass_open_bank_r_lcl_reg_7;
  input pass_open_bank_r_lcl_reg_8;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input \maint_controller.maint_hit_busies_r_reg[5]_1 ;
  input \maint_controller.maint_hit_busies_r_reg[5]_2 ;
  input pre_wait_r_reg;
  input \ras_timer_r[0]_i_5__4_0 ;
  input \ras_timer_r[0]_i_5__4_1 ;
  input \compute_tail.tail_r_lcl_reg_2 ;
  input \compute_tail.tail_r_lcl_reg_3 ;
  input [0:0]\q_entry_r[1]_i_3__3 ;
  input [0:0]\q_entry_r_reg[0]_2 ;
  input [0:0]\q_entry_r_reg[2]_2 ;
  input \order_q_r_reg[1]_2 ;
  input [0:0]\order_q_r_reg[2]_3 ;
  input \order_q_r_reg[2]_4 ;
  input \order_q_r_reg[2]_5 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_req;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_4_n_0;
  wire act_wait_r_lcl_i_5_n_0;
  wire act_wait_r_lcl_i_6_n_0;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1__4_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire \compute_tail.tail_r_lcl_i_1__4_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \compute_tail.tail_r_lcl_reg_2 ;
  wire \compute_tail.tail_r_lcl_reg_3 ;
  wire demand_priority_ns;
  wire demand_priority_r_i_2__4_n_0;
  wire [0:0]demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire \grant_r[5]_i_10__0 ;
  wire \grant_r[5]_i_10__0_0 ;
  wire \grant_r[6]_i_8 ;
  wire \grant_r[6]_i_8_0 ;
  wire \grant_r[6]_i_8_1 ;
  wire \grant_r[6]_i_8_2 ;
  wire \grant_r[7]_i_9 ;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire [5:0]idle_r;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire [0:0]idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire idle_r_lcl_reg_7;
  wire idle_r_lcl_reg_8;
  wire idle_r_lcl_reg_9;
  wire in0;
  wire \maint_controller.maint_hit_busies_r_reg[5] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[5]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[5]_1 ;
  wire \maint_controller.maint_hit_busies_r_reg[5]_2 ;
  wire [2:0]order_q_r;
  wire \order_q_r[0]_i_1__0_n_0 ;
  wire \order_q_r[1]_i_1__4_n_0 ;
  wire \order_q_r[2]_i_1__4_n_0 ;
  wire \order_q_r[2]_i_2__3_n_0 ;
  wire \order_q_r[2]_i_5__0_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire [2:0]\order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[1]_2 ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire \order_q_r_reg[2]_2 ;
  wire [0:0]\order_q_r_reg[2]_3 ;
  wire \order_q_r_reg[2]_4 ;
  wire \order_q_r_reg[2]_5 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_14_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire [0:0]pass_open_bank_r_lcl_reg_5;
  wire pass_open_bank_r_lcl_reg_6;
  wire pass_open_bank_r_lcl_reg_7;
  wire pass_open_bank_r_lcl_reg_8;
  wire [6:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__4_n_0;
  wire pre_wait_r_reg;
  wire [1:0]q_entry_ns;
  wire [2:0]q_entry_r;
  wire \q_entry_r[0]_i_2__3_n_0 ;
  wire \q_entry_r[0]_i_3__1_n_0 ;
  wire \q_entry_r[1]_i_10_n_0 ;
  wire \q_entry_r[1]_i_13_n_0 ;
  wire \q_entry_r[1]_i_15_n_0 ;
  wire [0:0]\q_entry_r[1]_i_3__3 ;
  wire \q_entry_r[1]_i_6_n_0 ;
  wire \q_entry_r[1]_i_7_n_0 ;
  wire \q_entry_r[1]_i_9_n_0 ;
  wire \q_entry_r[2]_i_1__1_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire [0:0]\q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[1]_5 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire [0:0]\q_entry_r_reg[2]_2 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_priority_r_reg_1;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_reg_0;
  wire \ras_timer_r[0]_i_3__3_0 ;
  wire \ras_timer_r[0]_i_3__3_n_0 ;
  wire \ras_timer_r[0]_i_5__4_0 ;
  wire \ras_timer_r[0]_i_5__4_1 ;
  wire \ras_timer_r[0]_i_5__4_n_0 ;
  wire \ras_timer_r[0]_i_6__0_n_0 ;
  wire \ras_timer_r[1]_i_2__4_0 ;
  wire \ras_timer_r[1]_i_2__4_1 ;
  wire \ras_timer_r[1]_i_2__4_n_0 ;
  wire \ras_timer_r[1]_i_4__4_0 ;
  wire \ras_timer_r[1]_i_4__4_n_0 ;
  wire \ras_timer_r[1]_i_5__4_n_0 ;
  wire \ras_timer_r[1]_i_7__4_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire [12:6]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_3 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_4 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire [12:6]rb_hit_busies_r;
  wire req_bank_rdy_r_reg;
  wire req_priority_r;
  wire rtp_timer_r;
  wire set_order_q;
  wire tail_r;
  wire tail_r_lcl0;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;

  LUT6 #(
    .INIT(64'hAEAEAEAEAEFFAEAE)) 
    act_wait_r_lcl_i_1__4
       (.I0(act_wait_r_lcl_reg_0),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_1),
        .I3(\q_entry_r_reg[2]_0 ),
        .I4(demand_priority_r_reg_0),
        .I5(demand_priority_r_reg),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    act_wait_r_lcl_i_3__0
       (.I0(q_entry_r[2]),
        .I1(idle_r_lcl_reg_0),
        .I2(q_entry_r[0]),
        .I3(q_entry_r[1]),
        .I4(act_wait_r_lcl_i_4_n_0),
        .O(\q_entry_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    act_wait_r_lcl_i_4
       (.I0(act_wait_r_lcl_i_5_n_0),
        .I1(passing_open_bank[0]),
        .I2(rb_hit_busies_r[8]),
        .I3(passing_open_bank[2]),
        .I4(rb_hit_busies_r[10]),
        .I5(act_wait_r_lcl_i_6_n_0),
        .O(act_wait_r_lcl_i_4_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    act_wait_r_lcl_i_5
       (.I0(passing_open_bank[3]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I2(passing_open_bank[4]),
        .I3(rb_hit_busies_r[12]),
        .O(act_wait_r_lcl_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    act_wait_r_lcl_i_6
       (.I0(rb_hit_busies_r[7]),
        .I1(passing_open_bank[6]),
        .I2(rb_hit_busies_r[6]),
        .I3(passing_open_bank[5]),
        .I4(passing_open_bank[1]),
        .I5(rb_hit_busies_r[9]),
        .O(act_wait_r_lcl_i_6_n_0));
  LUT5 #(
    .INIT(32'h40404440)) 
    auto_pre_r_lcl_i_1__4
       (.I0(q_has_priority_r_reg_0),
        .I1(pass_open_bank_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(auto_pre_r_lcl_reg_1),
        .I4(auto_pre_r_lcl_reg_2),
        .O(auto_pre_r_lcl_i_1__4_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__4_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCDDDCCCC)) 
    \compute_tail.tail_r_lcl_i_1__4 
       (.I0(\compute_tail.tail_r_lcl_reg_2 ),
        .I1(tail_r_lcl0),
        .I2(accept_req),
        .I3(q_has_priority_r_reg_1),
        .I4(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \compute_tail.tail_r_lcl_i_2__0 
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I3(\compute_tail.tail_r_lcl_reg_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .O(pass_open_bank_r_lcl_reg_4));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \compute_tail.tail_r_lcl_i_2__5 
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I3(\compute_tail.tail_r_lcl_reg_3 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(pass_open_bank_r_lcl_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \compute_tail.tail_r_lcl_i_3 
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(\compute_tail.tail_r_lcl_reg_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I5(set_order_q),
        .O(tail_r_lcl0));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__4_n_0 ),
        .Q(tail_r),
        .R(in0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
    demand_priority_r_i_1__4
       (.I0(demand_priority_r_i_2__4_n_0),
        .I1(req_bank_rdy_r_reg),
        .I2(Q),
        .I3(demand_priority_r_reg),
        .I4(demand_priority_r_reg_0),
        .I5(\q_entry_r_reg[2]_0 ),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'hFFFFFFA800000000)) 
    demand_priority_r_i_2__4
       (.I0(\order_q_r_reg[2]_0 ),
        .I1(req_priority_r),
        .I2(q_has_priority),
        .I3(demand_priority_r_reg_1),
        .I4(demand_priority_r_reg_2),
        .I5(idle_r_lcl_reg_8),
        .O(demand_priority_r_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'h0023)) 
    demand_priority_r_i_3__4
       (.I0(adv_order_q),
        .I1(order_q_r[2]),
        .I2(order_q_r[0]),
        .I3(order_q_r[1]),
        .O(\order_q_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \grant_r[5]_i_18 
       (.I0(\grant_r[5]_i_10__0 ),
        .I1(\grant_r[5]_i_10__0_0 ),
        .I2(demand_priority_r_reg_0),
        .I3(wait_for_maint_r_lcl_reg_0),
        .I4(idle_r_lcl_reg_0),
        .I5(head_r_lcl_reg_0),
        .O(act_wait_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT5 #(
    .INIT(32'h00220002)) 
    \grant_r[6]_i_11__0 
       (.I0(\grant_r[7]_i_9 ),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(order_q_r[2]),
        .I4(adv_order_q),
        .O(\order_q_r_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \grant_r[6]_i_13 
       (.I0(order_q_r[1]),
        .I1(order_q_r[0]),
        .I2(order_q_r[2]),
        .O(\order_q_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    \grant_r[6]_i_14__0 
       (.I0(order_q_r[2]),
        .I1(\grant_r[6]_i_8 ),
        .I2(\grant_r[6]_i_8_0 ),
        .I3(\grant_r[6]_i_8_1 ),
        .I4(\grant_r[6]_i_8_2 ),
        .I5(order_q_r[1]),
        .O(\order_q_r_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h10)) 
    head_r_lcl_i_3__3
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .O(\q_entry_r_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT5 #(
    .INIT(32'h6FFFFF6F)) 
    head_r_lcl_i_4__1
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(pass_open_bank_r_lcl_reg_1),
        .I3(accept_req),
        .I4(idle_r_lcl_reg_1),
        .O(pre_bm_end_r_reg_4));
  FDRE head_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__1_n_0 ),
        .D(head_r_lcl_reg_1),
        .Q(head_r_lcl_reg_0),
        .R(in0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__4
       (.I0(idle_r_lcl_reg_8),
        .O(E));
  LUT4 #(
    .INIT(16'h00B0)) 
    idle_r_lcl_i_2__4
       (.I0(set_order_q),
        .I1(idle_r_lcl_reg_0),
        .I2(pass_open_bank_r_lcl_reg_1),
        .I3(q_has_priority_r_reg_0),
        .O(idle_r_lcl_reg_8));
  FDRE idle_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFA20000)) 
    \maint_controller.maint_hit_busies_r[5]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[5] ),
        .I1(idle_r_lcl_reg_0),
        .I2(set_order_q),
        .I3(\maint_controller.maint_hit_busies_r_reg[5]_0 ),
        .I4(pass_open_bank_r_lcl_reg_1),
        .I5(q_has_priority_r_reg_0),
        .O(idle_r_lcl_reg_3));
  LUT6 #(
    .INIT(64'h0606000FF6F6F0F0)) 
    \order_q_r[0]_i_1__0 
       (.I0(adv_order_q),
        .I1(ordered_r_lcl_reg_0),
        .I2(\order_q_r_reg[2]_2 ),
        .I3(\order_q_r_reg[0]_2 ),
        .I4(set_order_q),
        .I5(order_q_r[0]),
        .O(\order_q_r[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \order_q_r[0]_i_2 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(\order_q_r_reg[0]_1 [0]),
        .I2(\order_q_r_reg[0]_1 [1]),
        .I3(\order_q_r_reg[0]_1 [2]),
        .O(ordered_r_lcl_reg_0));
  LUT6 #(
    .INIT(64'hECECECEFDCDCDCD0)) 
    \order_q_r[1]_i_1__4 
       (.I0(order_q_r[0]),
        .I1(\order_q_r_reg[1]_2 ),
        .I2(\order_q_r_reg[2]_2 ),
        .I3(\order_q_r_reg[0]_2 ),
        .I4(set_order_q),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \order_q_r[1]_i_3__1 
       (.I0(order_q_r[2]),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(adv_order_q),
        .O(\order_q_r_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hEBAAFFFFEBAA0000)) 
    \order_q_r[2]_i_1__4 
       (.I0(\order_q_r[2]_i_2__3_n_0 ),
        .I1(\order_q_r_reg[2]_3 ),
        .I2(\order_q_r_reg[2]_4 ),
        .I3(\order_q_r_reg[2]_5 ),
        .I4(\order_q_r[2]_i_5__0_n_0 ),
        .I5(order_q_r[2]),
        .O(\order_q_r[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \order_q_r[2]_i_2__3 
       (.I0(order_q_r[1]),
        .I1(order_q_r[0]),
        .I2(order_q_r[2]),
        .I3(\order_q_r_reg[2]_2 ),
        .O(\order_q_r[2]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \order_q_r[2]_i_5__0 
       (.I0(\order_q_r_reg[2]_2 ),
        .I1(\order_q_r_reg[0]_2 ),
        .I2(set_order_q),
        .O(\order_q_r[2]_i_5__0_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__0_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__4_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__4_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_1),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF008000000000)) 
    pass_open_bank_r_lcl_i_1__3
       (.I0(auto_pre_r_lcl_reg_2),
        .I1(pass_open_bank_r_lcl_reg_7),
        .I2(tail_r),
        .I3(pre_wait_r),
        .I4(pass_open_bank_r),
        .I5(pass_open_bank_r_lcl_reg_8),
        .O(pass_open_bank_ns));
  FDRE pass_open_bank_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000040554040)) 
    pre_wait_r_i_1__4
       (.I0(q_has_priority_r_reg_0),
        .I1(pre_wait_r),
        .I2(pre_wait_r_i_2__4_n_0),
        .I3(pass_open_bank_r),
        .I4(rtp_timer_r),
        .I5(pass_open_bank_ns),
        .O(pre_wait_ns));
  LUT3 #(
    .INIT(8'h1F)) 
    pre_wait_r_i_2__4
       (.I0(demand_priority_r_reg),
        .I1(auto_pre_r_lcl_reg_0),
        .I2(pre_wait_r_reg),
        .O(pre_wait_r_i_2__4_n_0));
  LUT6 #(
    .INIT(64'hA3ACACA3ACA3A3AC)) 
    \q_entry_r[0]_i_1__4 
       (.I0(\q_entry_r[0]_i_2__3_n_0 ),
        .I1(accept_req),
        .I2(pass_open_bank_r_lcl_reg_1),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I5(\q_entry_r[0]_i_3__1_n_0 ),
        .O(q_entry_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \q_entry_r[0]_i_2__1 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(idle_r_lcl_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'h909F)) 
    \q_entry_r[0]_i_2__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(\q_entry_r_reg[1]_0 ),
        .I2(set_order_q),
        .I3(q_entry_r[0]),
        .O(\q_entry_r[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \q_entry_r[0]_i_2__4 
       (.I0(\q_entry_r_reg[0]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(\q_entry_r_reg[1]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I5(pass_open_bank_r_lcl_reg_1),
        .O(pass_open_bank_r_lcl_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q_entry_r[0]_i_3 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .O(idle_r_lcl_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \q_entry_r[0]_i_3__1 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .O(\q_entry_r[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \q_entry_r[0]_i_3__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I3(pass_open_bank_r_lcl_reg_1),
        .I4(\q_entry_r_reg[1]_2 ),
        .I5(idle_r_lcl_reg_1),
        .O(pre_bm_end_r_reg_2));
  LUT4 #(
    .INIT(16'h4F44)) 
    \q_entry_r[1]_i_10 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I1(rb_hit_busies_r[10]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I3(rb_hit_busies_r[12]),
        .O(\q_entry_r[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_entry_r[1]_i_13 
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(set_order_q),
        .O(\q_entry_r[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF699669960000)) 
    \q_entry_r[1]_i_15 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .O(\q_entry_r[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE100)) 
    \q_entry_r[1]_i_1__5 
       (.I0(\q_entry_r_reg[1]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I2(\q_entry_r_reg[1]_1 ),
        .I3(pass_open_bank_r_lcl_reg_0),
        .I4(\q_entry_r[1]_i_6_n_0 ),
        .I5(\q_entry_r[1]_i_7_n_0 ),
        .O(q_entry_ns[1]));
  LUT5 #(
    .INIT(32'hBD42D42B)) 
    \q_entry_r[1]_i_2__1 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I3(\q_entry_r_reg[1]_3 ),
        .I4(accept_req),
        .O(idle_r_lcl_reg_5));
  LUT6 #(
    .INIT(64'hBD42D42BD42B42BD)) 
    \q_entry_r[1]_i_2__3 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\q_entry_r_reg[1]_3 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .O(idle_r_lcl_reg_7));
  LUT6 #(
    .INIT(64'h0000202220222022)) 
    \q_entry_r[1]_i_3__1 
       (.I0(\q_entry_r[1]_i_9_n_0 ),
        .I1(\q_entry_r[1]_i_10_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I3(rb_hit_busies_r[8]),
        .I4(rb_hit_busies_r[6]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h066060066FF6F66F)) 
    \q_entry_r[1]_i_3__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I3(pass_open_bank_r_lcl_reg_1),
        .I4(\q_entry_r_reg[1]_2 ),
        .I5(idle_r_lcl_reg_1),
        .O(pre_bm_end_r_reg_3));
  LUT6 #(
    .INIT(64'h6F06066F066F6F06)) 
    \q_entry_r[1]_i_4__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I1(\q_entry_r_reg[0]_1 ),
        .I2(idle_r_lcl_reg_1),
        .I3(pass_open_bank_r_lcl_reg_1),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I5(\q_entry_r_reg[1]_2 ),
        .O(pre_bm_end_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q_entry_r[1]_i_5__0 
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(set_order_q),
        .O(pass_open_bank_r_lcl_reg_0));
  LUT4 #(
    .INIT(16'h6996)) 
    \q_entry_r[1]_i_5__2 
       (.I0(idle_r_lcl_reg_2),
        .I1(idle_r[0]),
        .I2(idle_r[1]),
        .I3(idle_r[2]),
        .O(idle_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h1010102020101010)) 
    \q_entry_r[1]_i_6 
       (.I0(\q_entry_r_reg[1]_4 ),
        .I1(pass_open_bank_r_lcl_reg_1),
        .I2(accept_req),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I5(\q_entry_r[0]_i_3__1_n_0 ),
        .O(\q_entry_r[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_entry_r[1]_i_6__1 
       (.I0(idle_r_lcl_reg_0),
        .I1(idle_r[4]),
        .I2(idle_r[3]),
        .I3(\q_entry_r[1]_i_3__3 ),
        .I4(idle_r[5]),
        .O(idle_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'h8282FF82FF828282)) 
    \q_entry_r[1]_i_7 
       (.I0(\q_entry_r[1]_i_13_n_0 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(\q_entry_r_reg[1]_5 ),
        .I4(\q_entry_r_reg[1]_4 ),
        .I5(\q_entry_r[1]_i_15_n_0 ),
        .O(\q_entry_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB0BBB0BB0000B0BB)) 
    \q_entry_r[1]_i_9 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(rb_hit_busies_r[9]),
        .I4(rb_hit_busies_r[7]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .O(\q_entry_r[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_entry_r[2]_i_10__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(\q_entry_r_reg[1]_0 ),
        .I2(\q_entry_r_reg[1]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h69FF0069006969FF)) 
    \q_entry_r[2]_i_10__4 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I2(pass_open_bank_r_lcl_reg_1),
        .I3(idle_r_lcl_reg_1),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .O(pre_bm_end_r_reg_0));
  LUT3 #(
    .INIT(8'hDF)) 
    \q_entry_r[2]_i_1__1 
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(set_order_q),
        .I2(idle_r_lcl_reg_9),
        .O(\q_entry_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'hFA3A)) 
    \q_entry_r[2]_i_3__4 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(accept_req),
        .I2(idle_r_lcl_reg_0),
        .I3(set_order_q),
        .O(idle_r_lcl_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'h22200002)) 
    \q_entry_r[2]_i_7__3 
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(set_order_q),
        .I2(q_entry_r[0]),
        .I3(q_entry_r[1]),
        .I4(q_entry_r[2]),
        .O(\q_entry_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4114144114414114)) 
    \q_entry_r[2]_i_9__5 
       (.I0(\q_entry_r_reg[0]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(\q_entry_r_reg[1]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I5(pass_open_bank_r_lcl_reg_1),
        .O(pass_open_bank_r_lcl_reg_3));
  FDSE \q_entry_r_reg[0] 
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__1_n_0 ),
        .D(q_entry_ns[0]),
        .Q(q_entry_r[0]),
        .S(\q_entry_r_reg[0]_2 ));
  FDRE \q_entry_r_reg[1] 
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__1_n_0 ),
        .D(q_entry_ns[1]),
        .Q(q_entry_r[1]),
        .R(\q_entry_r_reg[0]_2 ));
  FDSE \q_entry_r_reg[2] 
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__1_n_0 ),
        .D(\q_entry_r_reg[2]_2 ),
        .Q(q_entry_r[2]),
        .S(\q_entry_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    q_has_priority_r_i_1__4
       (.I0(q_has_priority_r_reg_1),
        .I1(accept_req),
        .I2(was_priority),
        .I3(q_has_priority),
        .I4(pass_open_bank_r_lcl_reg_1),
        .I5(q_has_priority_r_reg_0),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  FDRE q_has_rd_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCF0AAAACC00AAAA)) 
    \ras_timer_r[0]_i_1__4 
       (.I0(\ras_timer_r_reg[0] ),
        .I1(\ras_timer_r_reg[0]_0 ),
        .I2(\ras_timer_r[0]_i_3__3_n_0 ),
        .I3(rb_hit_busies_r[12]),
        .I4(\q_entry_r_reg[2]_0 ),
        .I5(\ras_timer_r_reg[0]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAFFAAEAAAAAAAEA)) 
    \ras_timer_r[0]_i_3__3 
       (.I0(\ras_timer_r[0]_i_5__4_n_0 ),
        .I1(\ras_timer_r_reg[0]_2 ),
        .I2(rb_hit_busies_r[8]),
        .I3(rb_hit_busies_r[10]),
        .I4(rb_hit_busies_r[9]),
        .I5(\ras_timer_r_reg[0]_3 ),
        .O(\ras_timer_r[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hEEAAEEAAEEAAEEFA)) 
    \ras_timer_r[0]_i_5__4 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I1(\ras_timer_r[0]_i_3__3_0 ),
        .I2(\ras_timer_r[0]_i_6__0_n_0 ),
        .I3(rb_hit_busies_r[10]),
        .I4(rb_hit_busies_r[9]),
        .I5(rb_hit_busies_r[8]),
        .O(\ras_timer_r[0]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \ras_timer_r[0]_i_6__0 
       (.I0(\ras_timer_r[0]_i_5__4_0 ),
        .I1(rb_hit_busies_r[6]),
        .I2(rb_hit_busies_r[7]),
        .I3(\ras_timer_r[0]_i_5__4_1 ),
        .O(\ras_timer_r[0]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hAEFE)) 
    \ras_timer_r[1]_i_1__4 
       (.I0(\ras_timer_r[1]_i_2__4_n_0 ),
        .I1(\ras_timer_r_reg[1] ),
        .I2(\q_entry_r_reg[2]_0 ),
        .I3(\ras_timer_r[1]_i_4__4_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF000000EA00EA00)) 
    \ras_timer_r[1]_i_2__4 
       (.I0(\ras_timer_r[1]_i_5__4_n_0 ),
        .I1(\ras_timer_r_reg[1]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I3(\q_entry_r_reg[2]_0 ),
        .I4(\ras_timer_r_reg[1]_1 ),
        .I5(rb_hit_busies_r[12]),
        .O(\ras_timer_r[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAEAFAFAFAAABABAB)) 
    \ras_timer_r[1]_i_4__4 
       (.I0(\ras_timer_r[1]_i_7__4_n_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(rb_hit_busies_r[8]),
        .I3(rb_hit_busies_r[6]),
        .I4(\ras_timer_r_reg[1]_2 ),
        .I5(\ras_timer_r_reg[1]_3 ),
        .O(\ras_timer_r[1]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'h0000B888)) 
    \ras_timer_r[1]_i_5__4 
       (.I0(\ras_timer_r[1]_i_2__4_0 ),
        .I1(rb_hit_busies_r[10]),
        .I2(rb_hit_busies_r[9]),
        .I3(\ras_timer_r[1]_i_2__4_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .O(\ras_timer_r[1]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \ras_timer_r[1]_i_7__4 
       (.I0(rb_hit_busies_r[12]),
        .I1(rb_hit_busies_r[8]),
        .I2(\ras_timer_r[1]_i_4__4_0 ),
        .I3(rb_hit_busies_r[9]),
        .I4(rb_hit_busies_r[10]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .O(\ras_timer_r[1]_i_7__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF20A0)) 
    \ras_timer_r[1]_i_8__2 
       (.I0(pass_open_bank_r),
        .I1(\maint_controller.maint_hit_busies_r_reg[5]_1 ),
        .I2(Q),
        .I3(\maint_controller.maint_hit_busies_r_reg[5]_2 ),
        .I4(pre_passing_open_bank_r),
        .O(pass_open_bank_r_lcl_reg_5));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__1 
       (.I0(rb_hit_busies_r[10]),
        .I1(idle_r_lcl_reg_8),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [10]));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[11]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I1(idle_r_lcl_reg_8),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_3 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [11]));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[12]_i_1 
       (.I0(rb_hit_busies_r[12]),
        .I1(idle_r_lcl_reg_8),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [12]));
  LUT5 #(
    .INIT(32'h31113333)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_2 
       (.I0(pass_open_bank_r),
        .I1(pre_bm_end_r),
        .I2(\maint_controller.maint_hit_busies_r_reg[5]_1 ),
        .I3(\maint_controller.maint_hit_busies_r_reg[5]_2 ),
        .I4(Q),
        .O(pass_open_bank_r_lcl_reg_1));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1__4 
       (.I0(rb_hit_busies_r[6]),
        .I1(idle_r_lcl_reg_8),
        .I2(q_has_priority_r_reg_0),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [6]));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__3 
       (.I0(rb_hit_busies_r[7]),
        .I1(idle_r_lcl_reg_8),
        .I2(q_has_priority_r_reg_0),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT5 #(
    .INIT(32'h0B000800)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__3 
       (.I0(rb_hit_busies_r[8]),
        .I1(idle_r_lcl_reg_8),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_4 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__1 
       (.I0(rb_hit_busies_r[9]),
        .I1(idle_r_lcl_reg_8),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [9]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [10]),
        .Q(rb_hit_busies_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [11]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [12]),
        .Q(rb_hit_busies_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [6]),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [9]),
        .Q(rb_hit_busies_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'h05010000)) 
    req_bank_rdy_r_i_1__1
       (.I0(order_q_r[1]),
        .I1(order_q_r[0]),
        .I2(order_q_r[2]),
        .I3(adv_order_q),
        .I4(req_bank_rdy_r_reg),
        .O(p_14_in));
  FDRE wait_for_maint_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized5
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg_0,
    pass_open_bank_ns,
    pre_bm_end_r_reg_0,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    \q_entry_r_reg[0]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ,
    \q_entry_r_reg[0]_1 ,
    rb_hit_busy_r_reg,
    pre_bm_end_r_reg_1,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    pre_bm_end_r_reg_4,
    D,
    idle_r_lcl_reg_1,
    pass_open_bank_r_lcl_reg_1,
    pre_bm_end_r_reg_5,
    pass_open_bank_r_lcl_reg_2,
    idle_r_lcl_reg_2,
    \order_q_r_reg[0]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ,
    \q_entry_r_reg[2]_0 ,
    pre_passing_open_bank_r_reg_0,
    idle_r_lcl_reg_3,
    \order_q_r_reg[2]_0 ,
    pass_open_bank_r_lcl_reg_3,
    q_has_priority_r_reg_0,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    in0,
    ordered_r_lcl_reg_0,
    adv_order_q,
    col_wait_r,
    Q,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ,
    \order_q_r_reg[0]_3 ,
    set_order_q,
    \order_q_r_reg[0]_4 ,
    \q_entry_r_reg[2]_1 ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[2]_2 ,
    head_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \maint_controller.maint_hit_busies_r_reg[6] ,
    \maint_controller.maint_hit_busies_r_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    \compute_tail.tail_r_lcl_reg_2 ,
    \compute_tail.tail_r_lcl_reg_3 ,
    req_priority_r,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    passing_open_bank,
    head_r_lcl_reg_2,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    \order_q_r_reg[2]_1 ,
    head_r_lcl_reg_3,
    head_r_lcl_reg_4,
    accept_req,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r[0]_i_3__4_0 ,
    \ras_timer_r[0]_i_3__4_1 ,
    \ras_timer_r[0]_i_4__5_0 ,
    \ras_timer_r[0]_i_4__5_1 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r[1]_i_4__5_0 ,
    \ras_timer_r[1]_i_4__5_1 ,
    \ras_timer_r[1]_i_4__5_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ,
    \ras_timer_r_reg[1]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_4 ,
    was_priority,
    q_has_priority_r_reg_1,
    maint_hit,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_4,
    pass_open_bank_r_lcl_reg_5,
    pre_wait_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    \grant_r[6]_i_11__0__0 ,
    ras_timer_zero_r,
    was_wr,
    rtp_timer_r,
    \compute_tail.tail_r_lcl_reg_4 ,
    \q_entry_r_reg[0]_2 ,
    \q_entry_r_reg[2]_3 ,
    \order_q_r_reg[2]_2 ,
    \order_q_r_reg[1]_0 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r_lcl_reg_0;
  output pass_open_bank_ns;
  output pre_bm_end_r_reg_0;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \order_q_r_reg[0]_0 ;
  output [0:0]\order_q_r_reg[0]_1 ;
  output \q_entry_r_reg[0]_0 ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  output [0:0]\q_entry_r_reg[0]_1 ;
  output rb_hit_busy_r_reg;
  output pre_bm_end_r_reg_1;
  output pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  output pre_bm_end_r_reg_4;
  output [0:0]D;
  output idle_r_lcl_reg_1;
  output pass_open_bank_r_lcl_reg_1;
  output pre_bm_end_r_reg_5;
  output pass_open_bank_r_lcl_reg_2;
  output idle_r_lcl_reg_2;
  output \order_q_r_reg[0]_2 ;
  output [1:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ;
  output \q_entry_r_reg[2]_0 ;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output idle_r_lcl_reg_3;
  output \order_q_r_reg[2]_0 ;
  output pass_open_bank_r_lcl_reg_3;
  input q_has_priority_r_reg_0;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input in0;
  input ordered_r_lcl_reg_0;
  input adv_order_q;
  input col_wait_r;
  input [0:0]Q;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ;
  input \order_q_r_reg[0]_3 ;
  input set_order_q;
  input \order_q_r_reg[0]_4 ;
  input \q_entry_r_reg[2]_1 ;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[2]_2 ;
  input head_r_lcl_reg_1;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \maint_controller.maint_hit_busies_r_reg[6] ;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input [0:0]\compute_tail.tail_r_lcl_reg_1 ;
  input \compute_tail.tail_r_lcl_reg_2 ;
  input \compute_tail.tail_r_lcl_reg_3 ;
  input req_priority_r;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input [6:0]passing_open_bank;
  input head_r_lcl_reg_2;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input \order_q_r_reg[2]_1 ;
  input head_r_lcl_reg_3;
  input head_r_lcl_reg_4;
  input accept_req;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r[0]_i_3__4_0 ;
  input \ras_timer_r[0]_i_3__4_1 ;
  input \ras_timer_r[0]_i_4__5_0 ;
  input \ras_timer_r[0]_i_4__5_1 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r[1]_i_4__5_0 ;
  input \ras_timer_r[1]_i_4__5_1 ;
  input \ras_timer_r[1]_i_4__5_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  input \ras_timer_r_reg[1]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_4 ;
  input was_priority;
  input q_has_priority_r_reg_1;
  input [0:0]maint_hit;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_4;
  input pass_open_bank_r_lcl_reg_5;
  input pre_wait_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input \grant_r[6]_i_11__0__0 ;
  input ras_timer_zero_r;
  input was_wr;
  input rtp_timer_r;
  input \compute_tail.tail_r_lcl_reg_4 ;
  input [0:0]\q_entry_r_reg[0]_2 ;
  input [2:0]\q_entry_r_reg[2]_3 ;
  input \order_q_r_reg[2]_2 ;
  input \order_q_r_reg[1]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_req;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1__5_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__5_n_0 ;
  wire \compute_tail.tail_r_lcl_i_3__3_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire [0:0]\compute_tail.tail_r_lcl_reg_1 ;
  wire \compute_tail.tail_r_lcl_reg_2 ;
  wire \compute_tail.tail_r_lcl_reg_3 ;
  wire \compute_tail.tail_r_lcl_reg_4 ;
  wire \grant_r[6]_i_11__0__0 ;
  wire head_r_lcl_i_2__4_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire head_r_lcl_reg_4;
  wire head_r_lcl_reg_i_1__3_n_0;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire in0;
  wire \maint_controller.maint_hit_busies_r_reg[6] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[6]_0 ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [2:1]order_q_r;
  wire \order_q_r[0]_i_1__3_n_0 ;
  wire \order_q_r[1]_i_1__5_n_0 ;
  wire \order_q_r[1]_i_2__2_n_0 ;
  wire \order_q_r[2]_i_1__5_n_0 ;
  wire \order_q_r[2]_i_2__4_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire [0:0]\order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[0]_3 ;
  wire \order_q_r_reg[0]_4 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire \order_q_r_reg[2]_2 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire pass_open_bank_ns;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire pass_open_bank_r_lcl_reg_5;
  wire [6:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire pre_bm_end_r_reg_5;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [2:1]q_entry_r;
  wire \q_entry_r[2]_i_13__1_n_0 ;
  wire \q_entry_r[2]_i_14__1_n_0 ;
  wire \q_entry_r[2]_i_15__0_n_0 ;
  wire \q_entry_r[2]_i_1__2_n_0 ;
  wire \q_entry_r[2]_i_3__5_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire [0:0]\q_entry_r_reg[0]_1 ;
  wire [0:0]\q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire \q_entry_r_reg[2]_2 ;
  wire [2:0]\q_entry_r_reg[2]_3 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_priority_r_reg_1;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_i_2__5_n_0;
  wire \ras_timer_r[0]_i_3__4_0 ;
  wire \ras_timer_r[0]_i_3__4_1 ;
  wire \ras_timer_r[0]_i_3__4_n_0 ;
  wire \ras_timer_r[0]_i_4__5_0 ;
  wire \ras_timer_r[0]_i_4__5_1 ;
  wire \ras_timer_r[0]_i_4__5_n_0 ;
  wire \ras_timer_r[0]_i_5__5_n_0 ;
  wire \ras_timer_r[1]_i_10__4_n_0 ;
  wire \ras_timer_r[1]_i_12__3_n_0 ;
  wire \ras_timer_r[1]_i_4__5_0 ;
  wire \ras_timer_r[1]_i_4__5_1 ;
  wire \ras_timer_r[1]_i_4__5_2 ;
  wire \ras_timer_r[1]_i_4__5_n_0 ;
  wire \ras_timer_r[1]_i_5__5_n_0 ;
  wire \ras_timer_r[1]_i_8__3_n_0 ;
  wire \ras_timer_r[1]_i_9__2_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire ras_timer_zero_r;
  wire [13:7]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  wire [1:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_3 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_4 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  wire [13:7]rb_hit_busies_r;
  wire rb_hit_busy_r_reg;
  wire req_priority_r;
  wire rtp_timer_r;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_wr;

  LUT5 #(
    .INIT(32'h000000AE)) 
    auto_pre_r_lcl_i_1__5
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_2),
        .I3(pre_bm_end_r_reg_2),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_3 ),
        .O(auto_pre_r_lcl_i_1__5_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__5_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    bm_end_r1_i_1__5
       (.I0(pre_bm_end_r_reg_0),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r_lcl_reg_0),
        .O(pre_bm_end_r_reg_2));
  LUT6 #(
    .INIT(64'hFCFFECECECECECEC)) 
    \compute_tail.tail_r_lcl_i_1__5 
       (.I0(pre_bm_end_r_reg_2),
        .I1(set_order_q),
        .I2(\compute_tail.tail_r_lcl_reg_4 ),
        .I3(idle_r_lcl_reg_0),
        .I4(pass_open_bank_r_lcl_reg_5),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \compute_tail.tail_r_lcl_i_2__1 
       (.I0(pre_bm_end_r_reg_2),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I5(\compute_tail.tail_r_lcl_reg_0 ),
        .O(pre_bm_end_r_reg_5));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \compute_tail.tail_r_lcl_i_2__2 
       (.I0(\compute_tail.tail_r_lcl_i_3__3_n_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(pass_open_bank_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0B0F0)) 
    \compute_tail.tail_r_lcl_i_2__4 
       (.I0(pre_bm_end_r_reg_2),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I2(\compute_tail.tail_r_lcl_reg_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I4(\compute_tail.tail_r_lcl_reg_2 ),
        .I5(\compute_tail.tail_r_lcl_reg_3 ),
        .O(idle_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'hFFFF0888FFFFFFFF)) 
    \compute_tail.tail_r_lcl_i_3__3 
       (.I0(pass_open_bank_r_lcl_reg_0),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r_reg_0),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(\compute_tail.tail_r_lcl_i_3__3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__5_n_0 ),
        .Q(tail_r),
        .R(in0));
  LUT6 #(
    .INIT(64'h000D000D000D0000)) 
    demand_priority_r_i_2__5
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(q_has_priority),
        .I5(req_priority_r),
        .O(\order_q_r_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[6]_i_10__0 
       (.I0(order_q_r[2]),
        .I1(order_q_r[1]),
        .O(\order_q_r_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[6]_i_17 
       (.I0(idle_r_lcl_reg_0),
        .I1(\grant_r[6]_i_11__0__0 ),
        .I2(head_r_lcl_reg_0),
        .I3(wait_for_maint_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .O(idle_r_lcl_reg_3));
  LUT6 #(
    .INIT(64'h04000400040004FF)) 
    head_r_lcl_i_2__4
       (.I0(q_entry_r[2]),
        .I1(\q_entry_r_reg[0]_1 ),
        .I2(q_entry_r[1]),
        .I3(\q_entry_r[2]_i_3__5_n_0 ),
        .I4(head_r_lcl_reg_3),
        .I5(head_r_lcl_reg_4),
        .O(head_r_lcl_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    head_r_lcl_i_4__2
       (.I0(pre_bm_end_r_reg_2),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .I2(head_r_lcl_reg_1),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(pre_bm_end_r_reg_1));
  FDRE head_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(\q_entry_r[2]_i_1__2_n_0 ),
        .D(head_r_lcl_reg_i_1__3_n_0),
        .Q(head_r_lcl_reg_0),
        .R(in0));
  MUXF7 head_r_lcl_reg_i_1__3
       (.I0(head_r_lcl_i_2__4_n_0),
        .I1(head_r_lcl_reg_2),
        .O(head_r_lcl_reg_i_1__3_n_0),
        .S(pre_bm_end_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__5
       (.I0(idle_r_lcl_reg_1),
        .O(E));
  LUT4 #(
    .INIT(16'h000B)) 
    idle_r_lcl_i_2__5
       (.I0(set_order_q),
        .I1(idle_r_lcl_reg_0),
        .I2(pre_bm_end_r_reg_2),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_3 ),
        .O(idle_r_lcl_reg_1));
  FDRE idle_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08080F08)) 
    \maint_controller.maint_hit_busies_r[6]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[6] ),
        .I1(idle_r_lcl_reg_1),
        .I2(pre_bm_end_r_reg_2),
        .I3(\maint_controller.maint_hit_busies_r_reg[6]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_3 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFF0888FFFFFFFF)) 
    \maint_controller.maint_rdy_r1_i_7 
       (.I0(pass_open_bank_r_lcl_reg_0),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r_reg_0),
        .I5(\maint_controller.maint_hit_busies_r_reg[6]_0 ),
        .O(pass_open_bank_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h0060006FFF60FF60)) 
    \order_q_r[0]_i_1__3 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_3 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2__2_n_0 ),
        .I4(\order_q_r_reg[0]_4 ),
        .I5(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA30AA3F55305530)) 
    \order_q_r[1]_i_1__5 
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(\order_q_r_reg[1]_0 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2__2_n_0 ),
        .I4(\order_q_r_reg[2]_1 ),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \order_q_r[1]_i_2__2 
       (.I0(adv_order_q),
        .I1(order_q_r[2]),
        .I2(order_q_r[1]),
        .I3(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0444F4040744F704)) 
    \order_q_r[2]_i_1__5 
       (.I0(\order_q_r_reg[2]_2 ),
        .I1(set_order_q),
        .I2(adv_order_q),
        .I3(order_q_r[2]),
        .I4(\order_q_r[2]_i_2__4_n_0 ),
        .I5(\order_q_r_reg[2]_1 ),
        .O(\order_q_r[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \order_q_r[2]_i_2__4 
       (.I0(order_q_r[1]),
        .I1(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[2]_i_2__4_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__3_n_0 ),
        .Q(\order_q_r_reg[0]_1 ),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__5_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__5_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444454444444444)) 
    pass_open_bank_r_lcl_i_1__4
       (.I0(pass_open_bank_r_lcl_reg_4),
        .I1(pass_open_bank_r_lcl_reg_0),
        .I2(pass_open_bank_r_lcl_reg_5),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(auto_pre_r_lcl_reg_2),
        .O(pass_open_bank_ns));
  FDRE pass_open_bank_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r_lcl_reg_0),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r_reg_0),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE1FFE100E100E1FF)) 
    \q_entry_r[1]_i_5__3 
       (.I0(\q_entry_r_reg[2]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .I2(\q_entry_r_reg[1]_0 ),
        .I3(set_order_q),
        .I4(\q_entry_r_reg[0]_1 ),
        .I5(q_entry_r[1]),
        .O(\q_entry_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q_entry_r[1]_i_6__0 
       (.I0(pre_bm_end_r_reg_2),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(pre_bm_end_r_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q_entry_r[2]_i_11__4 
       (.I0(pre_bm_end_r_reg_2),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .O(pre_bm_end_r_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \q_entry_r[2]_i_13__1 
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(\q_entry_r_reg[0]_1 ),
        .O(\q_entry_r[2]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \q_entry_r[2]_i_14__1 
       (.I0(rb_hit_busies_r[8]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I2(rb_hit_busies_r[12]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I4(rb_hit_busies_r[7]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .O(\q_entry_r[2]_i_14__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \q_entry_r[2]_i_15__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I1(rb_hit_busies_r[9]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I3(rb_hit_busies_r[11]),
        .O(\q_entry_r[2]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \q_entry_r[2]_i_1__2 
       (.I0(pre_bm_end_r_reg_2),
        .I1(\q_entry_r[2]_i_3__5_n_0 ),
        .I2(set_order_q),
        .O(\q_entry_r[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h3505)) 
    \q_entry_r[2]_i_3__5 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .I1(set_order_q),
        .I2(idle_r_lcl_reg_0),
        .I3(accept_req),
        .O(\q_entry_r[2]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0E1FFFFF0E10000)) 
    \q_entry_r[2]_i_7__6 
       (.I0(\q_entry_r_reg[2]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .I2(\q_entry_r_reg[2]_2 ),
        .I3(\q_entry_r_reg[1]_0 ),
        .I4(set_order_q),
        .I5(\q_entry_r[2]_i_13__1_n_0 ),
        .O(rb_hit_busy_r_reg));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \q_entry_r[2]_i_8__4 
       (.I0(\q_entry_r[2]_i_14__1_n_0 ),
        .I1(\q_entry_r[2]_i_15__0_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .I3(rb_hit_busies_r[13]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I5(rb_hit_busies_r[10]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ));
  FDRE \q_entry_r_reg[0] 
       (.C(q_has_priority_r_reg_0),
        .CE(\q_entry_r[2]_i_1__2_n_0 ),
        .D(\q_entry_r_reg[2]_3 [0]),
        .Q(\q_entry_r_reg[0]_1 ),
        .R(\q_entry_r_reg[0]_2 ));
  FDSE \q_entry_r_reg[1] 
       (.C(q_has_priority_r_reg_0),
        .CE(\q_entry_r[2]_i_1__2_n_0 ),
        .D(\q_entry_r_reg[2]_3 [1]),
        .Q(q_entry_r[1]),
        .S(\q_entry_r_reg[0]_2 ));
  FDSE \q_entry_r_reg[2] 
       (.C(q_has_priority_r_reg_0),
        .CE(\q_entry_r[2]_i_1__2_n_0 ),
        .D(\q_entry_r_reg[2]_3 [2]),
        .Q(q_entry_r[2]),
        .S(\q_entry_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h000000000000FF80)) 
    q_has_priority_r_i_1__5
       (.I0(was_priority),
        .I1(q_has_priority_r_reg_1),
        .I2(accept_req),
        .I3(q_has_priority),
        .I4(pre_bm_end_r_reg_2),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_3 ),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000FF20)) 
    q_has_rd_r_i_1__5
       (.I0(maint_hit),
        .I1(idle_r_lcl_reg_0),
        .I2(maint_req_r),
        .I3(q_has_rd_r_i_2__5_n_0),
        .I4(pre_bm_end_r_reg_2),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_3 ),
        .O(q_has_rd_ns));
  LUT4 #(
    .INIT(16'hAAEA)) 
    q_has_rd_r_i_2__5
       (.I0(q_has_rd),
        .I1(accept_req),
        .I2(q_has_priority_r_reg_1),
        .I3(was_wr),
        .O(q_has_rd_r_i_2__5_n_0));
  FDRE q_has_rd_r_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBBBB888)) 
    \ras_timer_r[0]_i_1__5 
       (.I0(\ras_timer_r_reg[0] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\ras_timer_r_reg[0]_0 ),
        .I3(rb_hit_busies_r[13]),
        .I4(\ras_timer_r[0]_i_3__4_n_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 [0]));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \ras_timer_r[0]_i_3__4 
       (.I0(\ras_timer_r_reg[0]_1 ),
        .I1(rb_hit_busies_r[11]),
        .I2(\ras_timer_r[0]_i_4__5_n_0 ),
        .I3(rb_hit_busies_r[12]),
        .I4(\ras_timer_r_reg[0]_2 ),
        .I5(rb_hit_busies_r[13]),
        .O(\ras_timer_r[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D8D888D8)) 
    \ras_timer_r[0]_i_4__5 
       (.I0(rb_hit_busies_r[10]),
        .I1(\ras_timer_r[0]_i_3__4_0 ),
        .I2(\ras_timer_r[0]_i_5__5_n_0 ),
        .I3(rb_hit_busies_r[9]),
        .I4(\ras_timer_r[0]_i_3__4_1 ),
        .I5(rb_hit_busies_r[11]),
        .O(\ras_timer_r[0]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    \ras_timer_r[0]_i_5__5 
       (.I0(rb_hit_busies_r[7]),
        .I1(\ras_timer_r[0]_i_4__5_0 ),
        .I2(rb_hit_busies_r[8]),
        .I3(\ras_timer_r[0]_i_4__5_1 ),
        .I4(rb_hit_busies_r[9]),
        .O(\ras_timer_r[0]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ras_timer_r[1]_i_10__4 
       (.I0(passing_open_bank[1]),
        .I1(rb_hit_busies_r[9]),
        .I2(passing_open_bank[2]),
        .I3(rb_hit_busies_r[10]),
        .O(\ras_timer_r[1]_i_10__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \ras_timer_r[1]_i_12__3 
       (.I0(passing_open_bank[0]),
        .I1(rb_hit_busies_r[8]),
        .I2(rb_hit_busies_r[13]),
        .I3(passing_open_bank[5]),
        .I4(rb_hit_busies_r[7]),
        .I5(passing_open_bank[6]),
        .O(\ras_timer_r[1]_i_12__3_n_0 ));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \ras_timer_r[1]_i_16 
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r_lcl_reg_0),
        .O(pre_passing_open_bank_r_reg_0));
  LUT6 #(
    .INIT(64'hBBBB8888B8BBB8BB)) 
    \ras_timer_r[1]_i_1__5 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\ras_timer_r[1]_i_4__5_n_0 ),
        .I3(\ras_timer_r[1]_i_5__5_n_0 ),
        .I4(\ras_timer_r_reg[1]_0 ),
        .I5(rb_hit_busies_r[13]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \ras_timer_r[1]_i_3__4 
       (.I0(q_entry_r[2]),
        .I1(\q_entry_r_reg[0]_1 ),
        .I2(q_entry_r[1]),
        .I3(idle_r_lcl_reg_0),
        .I4(\ras_timer_r[1]_i_8__3_n_0 ),
        .O(\q_entry_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \ras_timer_r[1]_i_4__5 
       (.I0(\ras_timer_r_reg[1]_1 ),
        .I1(rb_hit_busies_r[10]),
        .I2(\ras_timer_r[1]_i_9__2_n_0 ),
        .I3(rb_hit_busies_r[11]),
        .I4(\ras_timer_r_reg[1]_2 ),
        .I5(rb_hit_busies_r[12]),
        .O(\ras_timer_r[1]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ras_timer_r[1]_i_5__5 
       (.I0(rb_hit_busies_r[12]),
        .I1(\ras_timer_r_reg[1]_3 ),
        .O(\ras_timer_r[1]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFFFFFFF)) 
    \ras_timer_r[1]_i_8__3 
       (.I0(\ras_timer_r[1]_i_10__4_n_0 ),
        .I1(passing_open_bank[4]),
        .I2(rb_hit_busies_r[12]),
        .I3(passing_open_bank[3]),
        .I4(rb_hit_busies_r[11]),
        .I5(\ras_timer_r[1]_i_12__3_n_0 ),
        .O(\ras_timer_r[1]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \ras_timer_r[1]_i_9__2 
       (.I0(\ras_timer_r[1]_i_4__5_0 ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[1]_i_4__5_1 ),
        .I3(rb_hit_busies_r[8]),
        .I4(rb_hit_busies_r[7]),
        .I5(\ras_timer_r[1]_i_4__5_2 ),
        .O(\ras_timer_r[1]_i_9__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[10]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [10]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[11]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[11]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [11]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[12]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[12]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [12]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[13]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_4 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[13]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_3 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [13]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__4 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[7]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_3 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__4 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[8]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I4(\order_q_r_reg[2]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[9]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [9]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [10]),
        .Q(rb_hit_busies_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [11]),
        .Q(rb_hit_busies_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [12]),
        .Q(rb_hit_busies_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [13]),
        .Q(rb_hit_busies_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] 
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [9]),
        .Q(rb_hit_busies_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    req_bank_rdy_r_i_1__3
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(col_wait_r),
        .O(\order_q_r_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1__5 
       (.I0(pass_open_bank_r_lcl_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_3 ),
        .I2(Q),
        .I3(rtp_timer_r),
        .O(pass_open_bank_r_lcl_reg_3));
  FDRE wait_for_maint_r_lcl_reg
       (.C(q_has_priority_r_reg_0),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_queue__parameterized6
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r,
    pass_open_bank_ns,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    idle_r_lcl_reg_1,
    \maint_controller.maint_hit_busies_r_reg[7] ,
    \order_q_r_reg[0]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ,
    rb_hit_busy_r_reg,
    demand_priority_ns,
    p_14_in,
    act_wait_ns,
    pre_bm_end_r_reg_0,
    \grant_r_reg[7] ,
    D,
    pre_passing_open_bank_r_reg_0,
    bm_end,
    wait_for_maint_r_lcl_reg_1,
    \order_q_r_reg[1]_0 ,
    pass_open_bank_r_lcl_reg_0,
    \maint_controller.maint_hit_busies_r_reg[7]_0 ,
    q_has_rd_r_reg_0,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    in0,
    ordered_r_lcl_reg_0,
    col_wait_r_reg,
    act_wait_r_lcl_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ,
    Q,
    \rtp_timer_r_reg[0] ,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    adv_order_q,
    \order_q_r_reg[0]_1 ,
    set_order_q,
    \order_q_r_reg[0]_2 ,
    \q_entry_r_reg[2]_0 ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[2]_1 ,
    col_wait_r,
    demand_priority_r_reg,
    demand_priority_r_reg_0,
    req_priority_r,
    \order_q_r_reg[1]_1 ,
    bm_end_r1_0,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    passing_open_bank,
    \q_entry_r_reg[1]_1 ,
    accept_req,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[1]_3 ,
    \q_entry_r_reg[0]_0 ,
    \q_entry_r_reg[0]_1 ,
    idle_cnt_0,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    head_r_lcl_reg_3,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r[0]_i_2__6_0 ,
    \ras_timer_r[0]_i_2__6_1 ,
    \ras_timer_r[0]_i_3__5_0 ,
    \ras_timer_r[0]_i_3__5_1 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r[1]_i_2__6_0 ,
    \ras_timer_r[1]_i_2__6_1 ,
    \ras_timer_r[1]_i_2__6_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ,
    \ras_timer_r_reg[1]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_2 ,
    q_has_priority_r_reg_0,
    was_priority,
    maint_hit,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_1,
    pre_wait_r,
    ras_timer_zero_r,
    was_wr,
    rtp_timer_r,
    \maint_controller.maint_hit_busies_r_reg[7]_1 ,
    \q_entry_r_reg[0]_2 ,
    \q_entry_r_reg[2]_2 ,
    \order_q_r_reg[1]_2 ,
    \order_q_r_reg[2]_0 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r;
  output pass_open_bank_ns;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output idle_r_lcl_reg_1;
  output \maint_controller.maint_hit_busies_r_reg[7] ;
  output [0:0]\order_q_r_reg[0]_0 ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ;
  output rb_hit_busy_r_reg;
  output demand_priority_ns;
  output p_14_in;
  output act_wait_ns;
  output pre_bm_end_r_reg_0;
  output \grant_r_reg[7] ;
  output [1:0]D;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output [0:0]bm_end;
  output wait_for_maint_r_lcl_reg_1;
  output \order_q_r_reg[1]_0 ;
  output pass_open_bank_r_lcl_reg_0;
  output [0:0]\maint_controller.maint_hit_busies_r_reg[7]_0 ;
  input q_has_rd_r_reg_0;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input in0;
  input ordered_r_lcl_reg_0;
  input [0:0]col_wait_r_reg;
  input act_wait_r_lcl_reg;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  input [0:0]Q;
  input [0:0]\rtp_timer_r_reg[0] ;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input adv_order_q;
  input \order_q_r_reg[0]_1 ;
  input set_order_q;
  input \order_q_r_reg[0]_2 ;
  input \q_entry_r_reg[2]_0 ;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[2]_1 ;
  input col_wait_r;
  input demand_priority_r_reg;
  input demand_priority_r_reg_0;
  input req_priority_r;
  input \order_q_r_reg[1]_1 ;
  input bm_end_r1_0;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input [6:0]passing_open_bank;
  input \q_entry_r_reg[1]_1 ;
  input accept_req;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[1]_3 ;
  input \q_entry_r_reg[0]_0 ;
  input \q_entry_r_reg[0]_1 ;
  input [1:0]idle_cnt_0;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input head_r_lcl_reg_3;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r[0]_i_2__6_0 ;
  input \ras_timer_r[0]_i_2__6_1 ;
  input \ras_timer_r[0]_i_3__5_0 ;
  input \ras_timer_r[0]_i_3__5_1 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r[1]_i_2__6_0 ;
  input \ras_timer_r[1]_i_2__6_1 ;
  input \ras_timer_r[1]_i_2__6_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_2 ;
  input q_has_priority_r_reg_0;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_1;
  input pre_wait_r;
  input ras_timer_zero_r;
  input was_wr;
  input rtp_timer_r;
  input \maint_controller.maint_hit_busies_r_reg[7]_1 ;
  input [0:0]\q_entry_r_reg[0]_2 ;
  input [0:0]\q_entry_r_reg[2]_2 ;
  input \order_q_r_reg[1]_2 ;
  input \order_q_r_reg[2]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_req;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__3_n_0;
  wire act_wait_r_lcl_reg;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1__6_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire [0:0]bm_end;
  wire bm_end_r1_0;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire [0:0]col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_i_1__6_n_0 ;
  wire demand_priority_ns;
  wire demand_priority_r_i_2__6_n_0;
  wire demand_priority_r_i_4__0_n_0;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire \grant_r_reg[7] ;
  wire head_r_lcl_i_1__1_n_0;
  wire head_r_lcl_i_2__5_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire [1:0]idle_cnt_0;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire in0;
  wire \maint_controller.maint_hit_busies_r_reg[7] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[7]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[7]_1 ;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [2:1]order_q_r;
  wire \order_q_r[0]_i_1__4_n_0 ;
  wire \order_q_r[1]_i_1__6_n_0 ;
  wire \order_q_r[1]_i_2__3_n_0 ;
  wire \order_q_r[2]_i_1__6_n_0 ;
  wire \order_q_r[2]_i_2__5_n_0 ;
  wire [0:0]\order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[1]_2 ;
  wire \order_q_r_reg[2]_0 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire p_14_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_2__1_n_0;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire [6:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [1:0]q_entry_ns;
  wire [2:0]q_entry_r;
  wire \q_entry_r[1]_i_3__5_n_0 ;
  wire \q_entry_r[2]_i_13__2_n_0 ;
  wire \q_entry_r[2]_i_16_n_0 ;
  wire \q_entry_r[2]_i_17_n_0 ;
  wire \q_entry_r[2]_i_1__3_n_0 ;
  wire \q_entry_r[2]_i_3__6_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire [0:0]\q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire [0:0]\q_entry_r_reg[2]_2 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_i_2__6_n_0;
  wire q_has_rd_r_reg_0;
  wire \ras_timer_r[0]_i_2__6_0 ;
  wire \ras_timer_r[0]_i_2__6_1 ;
  wire \ras_timer_r[0]_i_2__6_n_0 ;
  wire \ras_timer_r[0]_i_3__5_0 ;
  wire \ras_timer_r[0]_i_3__5_1 ;
  wire \ras_timer_r[0]_i_3__5_n_0 ;
  wire \ras_timer_r[0]_i_4__6_n_0 ;
  wire \ras_timer_r[1]_i_2__6_0 ;
  wire \ras_timer_r[1]_i_2__6_1 ;
  wire \ras_timer_r[1]_i_2__6_2 ;
  wire \ras_timer_r[1]_i_2__6_n_0 ;
  wire \ras_timer_r[1]_i_3__5_n_0 ;
  wire \ras_timer_r[1]_i_4__6_n_0 ;
  wire \ras_timer_r[1]_i_5__6_n_0 ;
  wire \ras_timer_r[1]_i_6__6_n_0 ;
  wire \ras_timer_r[1]_i_7__6_n_0 ;
  wire \ras_timer_r[1]_i_9__3_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire ras_timer_zero_r;
  wire [14:9]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__3_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__5_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire [14:8]rb_hit_busies_r;
  wire rb_hit_busy_r_reg;
  wire req_priority_r;
  wire rtp_timer_r;
  wire [0:0]\rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire was_priority;
  wire was_wr;

  LUT6 #(
    .INIT(64'hFFFFFFFFFF4FFF44)) 
    act_wait_r_lcl_i_1__6
       (.I0(act_wait_r_lcl_i_2__3_n_0),
        .I1(act_wait_r_lcl_reg),
        .I2(pre_bm_end_r_reg_0),
        .I3(\order_q_r_reg[1]_1 ),
        .I4(pass_open_bank_r),
        .I5(bm_end_r1_0),
        .O(act_wait_ns));
  LUT3 #(
    .INIT(8'hEA)) 
    act_wait_r_lcl_i_2__3
       (.I0(\ras_timer_r[1]_i_4__6_n_0 ),
        .I1(col_wait_r_reg),
        .I2(act_wait_r_lcl_reg),
        .O(act_wait_r_lcl_i_2__3_n_0));
  LUT5 #(
    .INIT(32'h00AE0000)) 
    auto_pre_r_lcl_i_1__6
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_2),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .I4(pre_bm_end_r_reg_0),
        .O(auto_pre_r_lcl_i_1__6_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__6_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    bm_end_r1_i_1__6
       (.I0(pass_open_bank_r),
        .I1(\rtp_timer_r_reg[0] ),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .O(bm_end));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    col_wait_r_i_1__6
       (.I0(act_wait_r_lcl_i_2__3_n_0),
        .I1(\rtp_timer_r_reg[0] ),
        .I2(col_wait_r),
        .O(\grant_r_reg[7] ));
  LUT6 #(
    .INIT(64'hFCFFDCDCDCDCDCDC)) 
    \compute_tail.tail_r_lcl_i_1__6 
       (.I0(pre_bm_end_r_reg_0),
        .I1(set_order_q),
        .I2(head_r_lcl_reg_2),
        .I3(idle_r_lcl_reg_0),
        .I4(pass_open_bank_r_lcl_reg_1),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__6_n_0 ),
        .Q(tail_r),
        .R(in0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    demand_priority_r_i_1__6
       (.I0(col_wait_r),
        .I1(\rtp_timer_r_reg[0] ),
        .I2(act_wait_r_lcl_i_2__3_n_0),
        .I3(demand_priority_r_i_2__6_n_0),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'h5D5D5D5D5555555D)) 
    demand_priority_r_i_2__6
       (.I0(idle_r_lcl_reg_1),
        .I1(demand_priority_r_reg),
        .I2(demand_priority_r_reg_0),
        .I3(q_has_priority),
        .I4(req_priority_r),
        .I5(demand_priority_r_i_4__0_n_0),
        .O(demand_priority_r_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    demand_priority_r_i_4__0
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_0 ),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .O(demand_priority_r_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[7]_i_12__0 
       (.I0(wait_for_maint_r_lcl_reg_0),
        .I1(head_r_lcl_reg_0),
        .I2(act_wait_r_lcl_reg),
        .I3(idle_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .O(wait_for_maint_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[7]_i_14__1 
       (.I0(order_q_r[1]),
        .I1(order_q_r[2]),
        .O(\order_q_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5555555500030000)) 
    head_r_lcl_i_1__1
       (.I0(head_r_lcl_i_2__5_n_0),
        .I1(idle_cnt_0[1]),
        .I2(idle_cnt_0[0]),
        .I3(head_r_lcl_reg_1),
        .I4(head_r_lcl_reg_2),
        .I5(pre_bm_end_r_reg_0),
        .O(head_r_lcl_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFFFB00)) 
    head_r_lcl_i_2__5
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(\q_entry_r[2]_i_3__6_n_0 ),
        .I4(\q_entry_r_reg[0]_1 ),
        .I5(head_r_lcl_reg_3),
        .O(head_r_lcl_i_2__5_n_0));
  FDRE head_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__3_n_0 ),
        .D(head_r_lcl_i_1__1_n_0),
        .Q(head_r_lcl_reg_0),
        .R(in0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__6
       (.I0(idle_r_lcl_reg_1),
        .O(E));
  LUT4 #(
    .INIT(16'h4044)) 
    idle_r_lcl_i_2__6
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .I1(pre_bm_end_r_reg_0),
        .I2(set_order_q),
        .I3(idle_r_lcl_reg_0),
        .O(idle_r_lcl_reg_1));
  FDRE idle_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \maint_controller.maint_hit_busies_r[7]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[7]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(Q),
        .I3(pre_bm_end_r_reg_0),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(\maint_controller.maint_hit_busies_r_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55D5D5D5)) 
    \maint_controller.maint_rdy_r1_i_6 
       (.I0(Q),
        .I1(pass_open_bank_r),
        .I2(\rtp_timer_r_reg[0] ),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(\maint_controller.maint_hit_busies_r_reg[7] ));
  LUT6 #(
    .INIT(64'h0600060FF6F0F6F0)) 
    \order_q_r[0]_i_1__4 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_1 ),
        .I2(\order_q_r[1]_i_2__3_n_0 ),
        .I3(set_order_q),
        .I4(\order_q_r_reg[0]_2 ),
        .I5(\order_q_r_reg[0]_0 ),
        .O(\order_q_r[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3AF53505350)) 
    \order_q_r[1]_i_1__6 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(\order_q_r_reg[1]_2 ),
        .I2(\order_q_r[1]_i_2__3_n_0 ),
        .I3(set_order_q),
        .I4(\order_q_r_reg[1]_1 ),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \order_q_r[1]_i_2__3 
       (.I0(adv_order_q),
        .I1(order_q_r[2]),
        .I2(\order_q_r_reg[0]_0 ),
        .I3(order_q_r[1]),
        .O(\order_q_r[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h34553000345530F0)) 
    \order_q_r[2]_i_1__6 
       (.I0(\order_q_r_reg[2]_0 ),
        .I1(\order_q_r[2]_i_2__5_n_0 ),
        .I2(order_q_r[2]),
        .I3(adv_order_q),
        .I4(set_order_q),
        .I5(\order_q_r_reg[1]_1 ),
        .O(\order_q_r[2]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \order_q_r[2]_i_2__5 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(order_q_r[1]),
        .O(\order_q_r[2]_i_2__5_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__4_n_0 ),
        .Q(\order_q_r_reg[0]_0 ),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__6_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__6_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888A8888888888)) 
    pass_open_bank_r_lcl_i_1__5
       (.I0(pass_open_bank_r_lcl_i_2__1_n_0),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_1),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(auto_pre_r_lcl_reg_2),
        .O(pass_open_bank_ns));
  LUT6 #(
    .INIT(64'h000000000000F777)) 
    pass_open_bank_r_lcl_i_2__1
       (.I0(pass_open_bank_r),
        .I1(\rtp_timer_r_reg[0] ),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(pass_open_bank_r_lcl_i_2__1_n_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE444E4EEB111B1BB)) 
    \q_entry_r[0]_i_1__6 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\q_entry_r_reg[0]_1 ),
        .I3(set_order_q),
        .I4(q_entry_r[0]),
        .I5(accept_req),
        .O(q_entry_ns[0]));
  LUT6 #(
    .INIT(64'hF808FB0BFB0BF808)) 
    \q_entry_r[1]_i_1__4 
       (.I0(\q_entry_r_reg[1]_1 ),
        .I1(accept_req),
        .I2(pre_bm_end_r_reg_0),
        .I3(\q_entry_r[1]_i_3__5_n_0 ),
        .I4(\q_entry_r_reg[1]_2 ),
        .I5(\q_entry_r_reg[1]_3 ),
        .O(q_entry_ns[1]));
  LUT6 #(
    .INIT(64'hE1FFE100E100E1FF)) 
    \q_entry_r[1]_i_3__5 
       (.I0(\q_entry_r_reg[2]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ),
        .I2(\q_entry_r_reg[1]_0 ),
        .I3(set_order_q),
        .I4(q_entry_r[0]),
        .I5(q_entry_r[1]),
        .O(\q_entry_r[1]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \q_entry_r[2]_i_13__2 
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .O(\q_entry_r[2]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \q_entry_r[2]_i_16 
       (.I0(rb_hit_busies_r[9]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(rb_hit_busies_r[11]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I4(rb_hit_busies_r[8]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .O(\q_entry_r[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \q_entry_r[2]_i_17 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ),
        .I1(rb_hit_busies_r[10]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I3(rb_hit_busies_r[12]),
        .O(\q_entry_r[2]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \q_entry_r[2]_i_1__3 
       (.I0(\q_entry_r[2]_i_3__6_n_0 ),
        .I1(pre_bm_end_r_reg_0),
        .I2(set_order_q),
        .O(\q_entry_r[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h220F)) 
    \q_entry_r[2]_i_3__6 
       (.I0(accept_req),
        .I1(set_order_q),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ),
        .I3(idle_r_lcl_reg_0),
        .O(\q_entry_r[2]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0E1FFFFF0E10000)) 
    \q_entry_r[2]_i_5__6 
       (.I0(\q_entry_r_reg[2]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ),
        .I2(\q_entry_r_reg[2]_1 ),
        .I3(\q_entry_r_reg[1]_0 ),
        .I4(set_order_q),
        .I5(\q_entry_r[2]_i_13__2_n_0 ),
        .O(rb_hit_busy_r_reg));
  LUT6 #(
    .INIT(64'h0222000002220222)) 
    \q_entry_r[2]_i_7__4 
       (.I0(\q_entry_r[2]_i_16_n_0 ),
        .I1(\q_entry_r[2]_i_17_n_0 ),
        .I2(rb_hit_busies_r[14]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .I5(rb_hit_busies_r[13]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ));
  FDSE \q_entry_r_reg[0] 
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__3_n_0 ),
        .D(q_entry_ns[0]),
        .Q(q_entry_r[0]),
        .S(\q_entry_r_reg[0]_2 ));
  FDSE \q_entry_r_reg[1] 
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__3_n_0 ),
        .D(q_entry_ns[1]),
        .Q(q_entry_r[1]),
        .S(\q_entry_r_reg[0]_2 ));
  FDSE \q_entry_r_reg[2] 
       (.C(q_has_rd_r_reg_0),
        .CE(\q_entry_r[2]_i_1__3_n_0 ),
        .D(\q_entry_r_reg[2]_2 ),
        .Q(q_entry_r[2]),
        .S(\q_entry_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h4440404040404040)) 
    q_has_priority_r_i_1__6
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .I1(pre_bm_end_r_reg_0),
        .I2(q_has_priority),
        .I3(accept_req),
        .I4(q_has_priority_r_reg_0),
        .I5(was_priority),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040444040404040)) 
    q_has_rd_r_i_1__6
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .I1(pre_bm_end_r_reg_0),
        .I2(q_has_rd_r_i_2__6_n_0),
        .I3(maint_hit),
        .I4(idle_r_lcl_reg_0),
        .I5(maint_req_r),
        .O(q_has_rd_ns));
  LUT4 #(
    .INIT(16'hAAEA)) 
    q_has_rd_r_i_2__6
       (.I0(q_has_rd),
        .I1(q_has_priority_r_reg_0),
        .I2(accept_req),
        .I3(was_wr),
        .O(q_has_rd_r_i_2__6_n_0));
  FDRE q_has_rd_r_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \ras_timer_r[0]_i_1__6 
       (.I0(\ras_timer_r_reg[0] ),
        .I1(rb_hit_busies_r[14]),
        .I2(\ras_timer_r[0]_i_2__6_n_0 ),
        .I3(\ras_timer_r[1]_i_4__6_n_0 ),
        .I4(\ras_timer_r_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \ras_timer_r[0]_i_2__6 
       (.I0(\ras_timer_r_reg[0]_1 ),
        .I1(rb_hit_busies_r[12]),
        .I2(\ras_timer_r[0]_i_3__5_n_0 ),
        .I3(rb_hit_busies_r[13]),
        .I4(\ras_timer_r_reg[0]_2 ),
        .I5(rb_hit_busies_r[14]),
        .O(\ras_timer_r[0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D8D888D8)) 
    \ras_timer_r[0]_i_3__5 
       (.I0(rb_hit_busies_r[11]),
        .I1(\ras_timer_r[0]_i_2__6_0 ),
        .I2(\ras_timer_r[0]_i_4__6_n_0 ),
        .I3(rb_hit_busies_r[10]),
        .I4(\ras_timer_r[0]_i_2__6_1 ),
        .I5(rb_hit_busies_r[12]),
        .O(\ras_timer_r[0]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \ras_timer_r[0]_i_4__6 
       (.I0(rb_hit_busies_r[10]),
        .I1(\ras_timer_r[0]_i_3__5_0 ),
        .I2(rb_hit_busies_r[8]),
        .I3(rb_hit_busies_r[9]),
        .I4(\ras_timer_r[0]_i_3__5_1 ),
        .O(\ras_timer_r[0]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \ras_timer_r[1]_i_13__0 
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(\rtp_timer_r_reg[0] ),
        .I4(pass_open_bank_r),
        .O(pre_passing_open_bank_r_reg_0));
  LUT6 #(
    .INIT(64'h88F8000088F8FFFF)) 
    \ras_timer_r[1]_i_1__6 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(rb_hit_busies_r[14]),
        .I2(\ras_timer_r[1]_i_2__6_n_0 ),
        .I3(\ras_timer_r[1]_i_3__5_n_0 ),
        .I4(\ras_timer_r[1]_i_4__6_n_0 ),
        .I5(\ras_timer_r_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \ras_timer_r[1]_i_2__6 
       (.I0(rb_hit_busies_r[13]),
        .I1(\ras_timer_r[1]_i_5__6_n_0 ),
        .I2(rb_hit_busies_r[11]),
        .I3(\ras_timer_r_reg[1]_1 ),
        .I4(rb_hit_busies_r[12]),
        .I5(\ras_timer_r_reg[1]_2 ),
        .O(\ras_timer_r[1]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ras_timer_r[1]_i_3__5 
       (.I0(rb_hit_busies_r[14]),
        .I1(\ras_timer_r_reg[1]_3 ),
        .I2(rb_hit_busies_r[13]),
        .O(\ras_timer_r[1]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ras_timer_r[1]_i_4__6 
       (.I0(\ras_timer_r[1]_i_6__6_n_0 ),
        .I1(q_entry_r[2]),
        .I2(q_entry_r[0]),
        .I3(q_entry_r[1]),
        .I4(idle_r_lcl_reg_0),
        .O(\ras_timer_r[1]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[1]_i_5__6 
       (.I0(\ras_timer_r[1]_i_2__6_0 ),
        .I1(rb_hit_busies_r[10]),
        .I2(\ras_timer_r[1]_i_2__6_1 ),
        .I3(rb_hit_busies_r[9]),
        .I4(rb_hit_busies_r[8]),
        .I5(\ras_timer_r[1]_i_2__6_2 ),
        .O(\ras_timer_r[1]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFFFFFFF)) 
    \ras_timer_r[1]_i_6__6 
       (.I0(\ras_timer_r[1]_i_7__6_n_0 ),
        .I1(rb_hit_busies_r[13]),
        .I2(passing_open_bank[5]),
        .I3(rb_hit_busies_r[14]),
        .I4(passing_open_bank[6]),
        .I5(\ras_timer_r[1]_i_9__3_n_0 ),
        .O(\ras_timer_r[1]_i_6__6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ras_timer_r[1]_i_7__6 
       (.I0(rb_hit_busies_r[9]),
        .I1(passing_open_bank[1]),
        .I2(rb_hit_busies_r[11]),
        .I3(passing_open_bank[3]),
        .O(\ras_timer_r[1]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \ras_timer_r[1]_i_9__3 
       (.I0(rb_hit_busies_r[12]),
        .I1(passing_open_bank[4]),
        .I2(passing_open_bank[2]),
        .I3(rb_hit_busies_r[10]),
        .I4(passing_open_bank[0]),
        .I5(rb_hit_busies_r[8]),
        .O(\ras_timer_r[1]_i_9__3_n_0 ));
  LUT5 #(
    .INIT(32'hF4040000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I2(idle_r_lcl_reg_1),
        .I3(rb_hit_busies_r[10]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[11]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[11]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [11]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[12]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[12]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [12]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[13]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[13]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [13]));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[14]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_2 ),
        .I2(idle_r_lcl_reg_1),
        .I3(rb_hit_busies_r[14]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [14]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT5 #(
    .INIT(32'h40555555)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_2 
       (.I0(pre_bm_end_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(\rtp_timer_r_reg[0] ),
        .I4(pass_open_bank_r),
        .O(pre_bm_end_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'hF4040000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__5 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I2(idle_r_lcl_reg_1),
        .I3(rb_hit_busies_r[8]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[9]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [9]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__3_n_0 ),
        .Q(rb_hit_busies_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [11]),
        .Q(rb_hit_busies_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [12]),
        .Q(rb_hit_busies_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [13]),
        .Q(rb_hit_busies_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [14]),
        .Q(rb_hit_busies_r[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__5_n_0 ),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] 
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [9]),
        .Q(rb_hit_busies_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'h02020002)) 
    req_bank_rdy_r_i_1__2
       (.I0(col_wait_r),
        .I1(order_q_r[1]),
        .I2(order_q_r[2]),
        .I3(\order_q_r_reg[0]_0 ),
        .I4(adv_order_q),
        .O(p_14_in));
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1__6 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .I1(pass_open_bank_r),
        .I2(\rtp_timer_r_reg[0] ),
        .I3(rtp_timer_r),
        .O(pass_open_bank_r_lcl_reg_0));
  FDRE wait_for_maint_r_lcl_reg
       (.C(q_has_rd_r_reg_0),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_state
   (bm_end_r1_reg_0,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r_reg_0,
    override_demand_r_reg_0,
    override_demand_r_reg_1,
    override_demand_r_reg_2,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    demand_act_priority_r_reg_0,
    rb_hit_busy_r_reg,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    act_wait_r_lcl_reg_1,
    override_demand_r_reg_3,
    override_demand_r_reg_4,
    ofs_rdy_r0,
    override_demand_r_reg_5,
    ofs_rdy_r0_0,
    override_demand_r_reg_6,
    ofs_rdy_r0_1,
    override_demand_r_reg_7,
    ofs_rdy_r0_2,
    override_demand_r_reg_8,
    ofs_rdy_r0_3,
    ofs_rdy_r0_4,
    override_demand_r_reg_9,
    ofs_rdy_r0_5,
    auto_pre_r_lcl_reg,
    bm_end,
    \rd_this_rank_r_reg[0]_0 ,
    p_14_in,
    in0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_1 ,
    phy_mc_cmd_full,
    phy_mc_ctl_full,
    override_demand_r_reg_10,
    rnk_config_strobe,
    rnk_config_valid_r_lcl_reg,
    rnk_config_valid_r_lcl_reg_0,
    rnk_config_valid_r_lcl_reg_1,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    act_wait_r_lcl_reg_2,
    pass_open_bank_r,
    act_wait_r_lcl_reg_3,
    col_wait_r_reg_1,
    pre_bm_end_r_reg,
    pass_open_bank_ns,
    Q,
    demand_act_priority_r_reg_1,
    E,
    wait_for_maint_r,
    rb_hit_busy_r,
    accept_req,
    tail_r,
    \rtp_timer_r_reg[0]_0 ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    \starve_limit_cntr_r_reg[0]_0 ,
    q_has_rd,
    demand_priority_r_reg_3,
    col_wait_r_reg_2,
    inhbt_rd,
    inhbt_wr,
    granted_col_r_i_2,
    demanded_prior_r_reg_0,
    phy_mc_data_full,
    \grant_r[6]_i_8__0 ,
    demand_priority_r_6,
    ofs_rdy_r_reg_0,
    \grant_r[7]_i_11 ,
    demand_priority_r_7,
    \grant_r[7]_i_12 ,
    demand_priority_r_8,
    ofs_rdy_r_reg_1,
    \grant_r[7]_i_16__0 ,
    demand_priority_r_9,
    \grant_r[7]_i_15 ,
    demand_priority_r_10,
    \grant_r[7]_i_17__0 ,
    demand_priority_r_11,
    ofs_rdy_r_reg_2,
    \grant_r_reg[0] ,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[0]_1 ,
    D);
  output bm_end_r1_reg_0;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r_reg_0;
  output override_demand_r_reg_0;
  output override_demand_r_reg_1;
  output override_demand_r_reg_2;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output demand_act_priority_r_reg_0;
  output rb_hit_busy_r_reg;
  output \ras_timer_r_reg[1]_0 ;
  output \ras_timer_r_reg[1]_1 ;
  output act_wait_r_lcl_reg_1;
  output override_demand_r_reg_3;
  output override_demand_r_reg_4;
  output ofs_rdy_r0;
  output override_demand_r_reg_5;
  output ofs_rdy_r0_0;
  output override_demand_r_reg_6;
  output ofs_rdy_r0_1;
  output override_demand_r_reg_7;
  output ofs_rdy_r0_2;
  output override_demand_r_reg_8;
  output ofs_rdy_r0_3;
  output ofs_rdy_r0_4;
  output override_demand_r_reg_9;
  output ofs_rdy_r0_5;
  output auto_pre_r_lcl_reg;
  input [0:0]bm_end;
  input \rd_this_rank_r_reg[0]_0 ;
  input p_14_in;
  input in0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_1 ;
  input phy_mc_cmd_full;
  input phy_mc_ctl_full;
  input override_demand_r_reg_10;
  input rnk_config_strobe;
  input rnk_config_valid_r_lcl_reg;
  input rnk_config_valid_r_lcl_reg_0;
  input rnk_config_valid_r_lcl_reg_1;
  input demand_priority_r_reg_1;
  input demand_priority_r_reg_2;
  input act_wait_r_lcl_reg_2;
  input pass_open_bank_r;
  input act_wait_r_lcl_reg_3;
  input [0:0]col_wait_r_reg_1;
  input pre_bm_end_r_reg;
  input pass_open_bank_ns;
  input [0:0]Q;
  input demand_act_priority_r_reg_1;
  input [0:0]E;
  input wait_for_maint_r;
  input [0:0]rb_hit_busy_r;
  input accept_req;
  input tail_r;
  input \rtp_timer_r_reg[0]_0 ;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input q_has_rd;
  input demand_priority_r_reg_3;
  input col_wait_r_reg_2;
  input inhbt_rd;
  input inhbt_wr;
  input granted_col_r_i_2;
  input demanded_prior_r_reg_0;
  input phy_mc_data_full;
  input \grant_r[6]_i_8__0 ;
  input demand_priority_r_6;
  input [4:0]ofs_rdy_r_reg_0;
  input \grant_r[7]_i_11 ;
  input demand_priority_r_7;
  input \grant_r[7]_i_12 ;
  input demand_priority_r_8;
  input ofs_rdy_r_reg_1;
  input \grant_r[7]_i_16__0 ;
  input demand_priority_r_9;
  input \grant_r[7]_i_15 ;
  input demand_priority_r_10;
  input \grant_r[7]_i_17__0 ;
  input demand_priority_r_11;
  input ofs_rdy_r_reg_2;
  input \grant_r_reg[0] ;
  input \grant_r_reg[0]_0 ;
  input \grant_r_reg[0]_1 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_3_n_0;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire act_wait_r_lcl_reg_3;
  wire auto_pre_r_lcl_reg;
  wire [0:0]bm_end;
  wire bm_end_r1_reg_0;
  wire clear;
  wire col_wait_r_i_1_n_0;
  wire col_wait_r_reg_0;
  wire [0:0]col_wait_r_reg_1;
  wire col_wait_r_reg_2;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r_10;
  wire demand_priority_r_11;
  wire demand_priority_r_6;
  wire demand_priority_r_7;
  wire demand_priority_r_8;
  wire demand_priority_r_9;
  wire demand_priority_r_i_3_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_reg_0;
  wire \grant_r[6]_i_8__0 ;
  wire \grant_r[7]_i_11 ;
  wire \grant_r[7]_i_12 ;
  wire \grant_r[7]_i_15 ;
  wire \grant_r[7]_i_16__0 ;
  wire \grant_r[7]_i_17__0 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire granted_col_r_i_2;
  wire in0;
  wire inhbt_rd;
  wire inhbt_wr;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire ofs_rdy_r0_2;
  wire ofs_rdy_r0_3;
  wire ofs_rdy_r0_4;
  wire ofs_rdy_r0_5;
  wire ofs_rdy_r0_6;
  wire [4:0]ofs_rdy_r_reg_0;
  wire ofs_rdy_r_reg_1;
  wire ofs_rdy_r_reg_2;
  wire override_demand_r_reg_0;
  wire override_demand_r_reg_1;
  wire override_demand_r_reg_10;
  wire override_demand_r_reg_2;
  wire override_demand_r_reg_3;
  wire override_demand_r_reg_4;
  wire override_demand_r_reg_5;
  wire override_demand_r_reg_6;
  wire override_demand_r_reg_7;
  wire override_demand_r_reg_8;
  wire override_demand_r_reg_9;
  wire [3:0]p_0_in;
  wire p_14_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire phy_mc_cmd_full;
  wire phy_mc_cmd_full_r;
  wire phy_mc_ctl_full;
  wire phy_mc_ctl_full_r;
  wire phy_mc_data_full;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2_n_0;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire \rd_this_rank_r_reg[0]_1 ;
  wire req_bank_rdy_r;
  wire rnk_config_strobe;
  wire \rnk_config_strobe_r[0]_i_34_n_0 ;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rnk_config_valid_r_lcl_reg_1;
  wire rtp_timer_r;
  wire \rtp_timer_r[0]_i_1_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBAFFFFFFBAFFBA)) 
    act_wait_r_lcl_i_1
       (.I0(bm_end_r1_reg_0),
        .I1(act_wait_r_lcl_reg_2),
        .I2(pass_open_bank_r),
        .I3(act_wait_r_lcl_reg_3),
        .I4(act_wait_r_lcl_i_3_n_0),
        .I5(act_wait_r_lcl_reg_0),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    act_wait_r_lcl_i_3
       (.I0(col_wait_r_reg_1),
        .I1(act_wait_r_lcl_reg_0),
        .I2(col_wait_r_reg_2),
        .O(act_wait_r_lcl_i_3_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2
       (.I0(rb_hit_busy_r),
        .I1(accept_req),
        .I2(tail_r),
        .I3(col_wait_r_reg_0),
        .I4(Q),
        .I5(act_wait_r_lcl_reg_0),
        .O(rb_hit_busy_r_reg));
  FDRE bm_end_r1_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    col_wait_r_i_1
       (.I0(col_wait_r_reg_2),
        .I1(act_wait_r_lcl_reg_0),
        .I2(col_wait_r_reg_1),
        .I3(Q),
        .I4(col_wait_r_reg_0),
        .O(col_wait_r_i_1_n_0));
  FDRE col_wait_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(col_wait_r_i_1_n_0),
        .Q(col_wait_r_reg_0),
        .R(in0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    demand_act_priority_r_i_1
       (.I0(demand_act_priority_r),
        .I1(demand_act_priority_r_reg_1),
        .I2(E),
        .I3(wait_for_maint_r),
        .I4(act_wait_r_lcl_reg_0),
        .I5(ras_timer_zero_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80888888)) 
    demand_priority_r_i_1
       (.I0(col_wait_r_i_1_n_0),
        .I1(demand_priority_r_reg_1),
        .I2(demand_priority_r_reg_0),
        .I3(demand_priority_r_reg_2),
        .I4(demand_priority_r_i_3_n_0),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFDFFFDF)) 
    demand_priority_r_i_3
       (.I0(\starve_limit_cntr_r_reg[0]_0 ),
        .I1(Q),
        .I2(req_bank_rdy_r),
        .I3(\starve_limit_cntr_r[3]_i_4_n_0 ),
        .I4(q_has_rd),
        .I5(demand_priority_r_reg_3),
        .O(demand_priority_r_i_3_n_0));
  FDRE demand_priority_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0D)) 
    demanded_prior_r_i_1
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r),
        .I2(demanded_prior_r_reg_0),
        .O(demanded_prior_ns));
  FDRE demanded_prior_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \grant_r[2]_i_18 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(col_wait_r_reg_1),
        .O(act_wait_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \grant_r[5]_i_10 
       (.I0(override_demand_r_reg_0),
        .I1(\grant_r[7]_i_16__0 ),
        .I2(demand_priority_r_9),
        .O(override_demand_r_reg_7));
  LUT6 #(
    .INIT(64'h00000000BAAA0000)) 
    \grant_r[5]_i_4__1 
       (.I0(\grant_r_reg[0] ),
        .I1(pre_bm_end_r_reg),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .I4(\grant_r_reg[0]_0 ),
        .I5(\grant_r_reg[0]_1 ),
        .O(auto_pre_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \grant_r[5]_i_8__0__0 
       (.I0(override_demand_r_reg_0),
        .I1(\grant_r[6]_i_8__0 ),
        .I2(demand_priority_r_6),
        .O(override_demand_r_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \grant_r[5]_i_9__1 
       (.I0(override_demand_r_reg_0),
        .I1(\grant_r[7]_i_17__0 ),
        .I2(demand_priority_r_11),
        .O(override_demand_r_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \grant_r[6]_i_14 
       (.I0(override_demand_r_reg_0),
        .I1(demanded_prior_r_reg_0),
        .I2(demand_priority_r_reg_0),
        .O(override_demand_r_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \grant_r[7]_i_14 
       (.I0(override_demand_r_reg_0),
        .I1(\grant_r[7]_i_12 ),
        .I2(demand_priority_r_8),
        .O(override_demand_r_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[7]_i_18 
       (.I0(demand_act_priority_r),
        .I1(col_wait_r_reg_1),
        .O(demand_act_priority_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \grant_r[7]_i_20 
       (.I0(override_demand_r_reg_0),
        .I1(\grant_r[7]_i_11 ),
        .I2(demand_priority_r_7),
        .O(override_demand_r_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \grant_r[7]_i_8 
       (.I0(override_demand_r_reg_0),
        .I1(\grant_r[7]_i_15 ),
        .I2(demand_priority_r_10),
        .O(override_demand_r_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h1101)) 
    ofs_rdy_r_i_1
       (.I0(phy_mc_cmd_full_r),
        .I1(phy_mc_ctl_full_r),
        .I2(phy_mc_data_full),
        .I3(\rd_this_rank_r_reg[0]_1 ),
        .O(ofs_rdy_r0_6));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ofs_rdy_r_i_1__0
       (.I0(phy_mc_data_full),
        .I1(ofs_rdy_r_reg_0[0]),
        .I2(phy_mc_ctl_full_r),
        .I3(phy_mc_cmd_full_r),
        .O(ofs_rdy_r0_0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ofs_rdy_r_i_1__1
       (.I0(phy_mc_data_full),
        .I1(ofs_rdy_r_reg_1),
        .I2(phy_mc_ctl_full_r),
        .I3(phy_mc_cmd_full_r),
        .O(ofs_rdy_r0_1));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ofs_rdy_r_i_1__2
       (.I0(phy_mc_data_full),
        .I1(ofs_rdy_r_reg_0[1]),
        .I2(phy_mc_ctl_full_r),
        .I3(phy_mc_cmd_full_r),
        .O(ofs_rdy_r0_2));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ofs_rdy_r_i_1__3
       (.I0(phy_mc_data_full),
        .I1(ofs_rdy_r_reg_0[2]),
        .I2(phy_mc_ctl_full_r),
        .I3(phy_mc_cmd_full_r),
        .O(ofs_rdy_r0_3));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'h1101)) 
    ofs_rdy_r_i_1__4
       (.I0(phy_mc_cmd_full_r),
        .I1(phy_mc_ctl_full_r),
        .I2(phy_mc_data_full),
        .I3(ofs_rdy_r_reg_0[3]),
        .O(ofs_rdy_r0_4));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ofs_rdy_r_i_1__5
       (.I0(phy_mc_data_full),
        .I1(ofs_rdy_r_reg_2),
        .I2(phy_mc_ctl_full_r),
        .I3(phy_mc_cmd_full_r),
        .O(ofs_rdy_r0_5));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ofs_rdy_r_i_1__6
       (.I0(phy_mc_data_full),
        .I1(ofs_rdy_r_reg_0[4]),
        .I2(phy_mc_ctl_full_r),
        .I3(phy_mc_cmd_full_r),
        .O(ofs_rdy_r0));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(ofs_rdy_r0_6),
        .Q(ofs_rdy_r),
        .R(in0));
  FDSE override_demand_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(rnk_config_strobe),
        .Q(override_demand_r_reg_0),
        .S(override_demand_r_reg_10));
  FDRE #(
    .INIT(1'b0)) 
    phy_mc_cmd_full_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(phy_mc_cmd_full),
        .Q(phy_mc_cmd_full_r),
        .R(in0));
  FDRE #(
    .INIT(1'b0)) 
    phy_mc_ctl_full_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(phy_mc_ctl_full),
        .Q(phy_mc_ctl_full_r),
        .R(in0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    pre_bm_end_r_i_1
       (.I0(pre_passing_open_bank_ns),
        .I1(col_wait_r_reg_1),
        .I2(pre_bm_end_r_reg),
        .I3(pre_wait_r),
        .I4(ras_timer_zero_r),
        .O(pre_bm_end_ns));
  LUT5 #(
    .INIT(32'hAAAAAA20)) 
    pre_passing_open_bank_r_i_1
       (.I0(pass_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(rtp_timer_r),
        .I4(Q),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0000020F00000202)) 
    pre_wait_r_i_1
       (.I0(pre_wait_r),
        .I1(pre_wait_r_i_2_n_0),
        .I2(pass_open_bank_ns),
        .I3(pass_open_bank_r),
        .I4(act_wait_r_lcl_reg_3),
        .I5(rtp_timer_r),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(pre_bm_end_r_reg),
        .I3(col_wait_r_reg_1),
        .O(pre_wait_r_i_2_n_0));
  FDRE pre_wait_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00020002000F0002)) 
    \ras_timer_r[0]_i_2 
       (.I0(ras_timer_r[1]),
        .I1(ras_timer_r[0]),
        .I2(\rtp_timer_r_reg[0]_0 ),
        .I3(bm_end_r1_reg_0),
        .I4(Q),
        .I5(\rd_this_rank_r_reg[0]_1 ),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEAAEEAAAEAAAEAAA)) 
    \ras_timer_r[1]_i_2 
       (.I0(ras_timer_zero_r_reg_0),
        .I1(ras_timer_zero_r_reg_1),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(act_wait_r_lcl_reg_0),
        .I5(col_wait_r_reg_1),
        .O(\ras_timer_r_reg[1]_1 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    ras_timer_zero_r_i_1
       (.I0(\ras_timer_r_reg[1]_0 ),
        .I1(\ras_timer_r_reg[1]_1 ),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_1 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(p_14_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0E000EEE00000000)) 
    \rnk_config_strobe_r[0]_i_17 
       (.I0(\rnk_config_strobe_r[0]_i_34_n_0 ),
        .I1(override_demand_r_reg_0),
        .I2(inhbt_rd),
        .I3(\rd_this_rank_r_reg[0]_1 ),
        .I4(inhbt_wr),
        .I5(granted_col_r_i_2),
        .O(override_demand_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rnk_config_strobe_r[0]_i_34 
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r_reg_0),
        .O(\rnk_config_strobe_r[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h000000008888FFF8)) 
    \rnk_config_strobe_r[0]_i_6 
       (.I0(override_demand_r_reg_2),
        .I1(rnk_config_valid_r_lcl_reg),
        .I2(rnk_config_valid_r_lcl_reg_0),
        .I3(override_demand_r_reg_0),
        .I4(rnk_config_valid_r_lcl_reg_1),
        .I5(override_demand_r_reg_10),
        .O(override_demand_r_reg_1));
  LUT4 #(
    .INIT(16'h0004)) 
    \rtp_timer_r[0]_i_1 
       (.I0(rtp_timer_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(\rtp_timer_r_reg[0]_0 ),
        .O(\rtp_timer_r[0]_i_1_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1_n_0 ),
        .Q(rtp_timer_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1 
       (.I0(col_wait_r_reg_0),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    \starve_limit_cntr_r[3]_i_2 
       (.I0(\starve_limit_cntr_r[3]_i_4_n_0 ),
        .I1(req_bank_rdy_r),
        .I2(Q),
        .I3(\starve_limit_cntr_r_reg[0]_0 ),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[2]),
        .I2(starve_limit_cntr_r_reg[0]),
        .I3(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \starve_limit_cntr_r[3]_i_4 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[3]),
        .O(\starve_limit_cntr_r[3]_i_4_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized0
   (bm_end_r1,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    rtp_timer_r,
    \grant_r_reg[1] ,
    rtc,
    demand_priority_r_reg_1,
    ras_timer_zero_r_reg_0,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[1]_1 ,
    demanded_prior_r_reg_0,
    \grant_r_reg[1]_2 ,
    \order_q_r_reg[0] ,
    granted_row_ns,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    bm_end,
    \starve_limit_cntr_r_reg[3]_0 ,
    act_wait_ns,
    req_bank_rdy_r_reg_0,
    in0,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    \rtp_timer_r_reg[0]_0 ,
    Q,
    \grant_r[7]_i_12__1 ,
    \grant_r[7]_i_12__1_0 ,
    adv_order_q,
    \grant_r[7]_i_12__1_1 ,
    demand_priority_r_reg_2,
    demand_priority_r_reg_3,
    pre_bm_end_r_reg,
    col_wait_r_reg_0,
    pre_bm_end_r_reg_0,
    \grant_r[2]_i_3__1 ,
    \grant_r[2]_i_3__1_0 ,
    \rnk_config_strobe_r[0]_i_6 ,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    \rnk_config_strobe_r[0]_i_6_0 ,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    pass_open_bank_ns,
    pre_wait_r_reg_0,
    pass_open_bank_r,
    ras_timer_zero_r_reg_3,
    wait_for_maint_r,
    demand_act_priority_r_reg_1,
    idle_r,
    tail_r,
    accept_req,
    rb_hit_busy_r,
    demand_priority_r_reg_4,
    q_has_rd,
    \starve_limit_cntr_r_reg[0]_0 ,
    demanded_prior_r_reg_5,
    demanded_prior_r_reg_6,
    demanded_prior_r_reg_7,
    demanded_prior_r_reg_8,
    demand_priority_r_0,
    demanded_prior_r,
    demanded_prior_r_reg_9,
    demanded_prior_r_reg_10,
    \grant_r_reg[2] ,
    granted_row_r_reg,
    granted_row_r_reg_0,
    granted_row_r_reg_1,
    granted_row_r_reg_2,
    granted_row_r_reg_3,
    \grant_r_reg[1]_3 ,
    \grant_r_reg[1]_4 ,
    \grant_r_reg[1]_5 ,
    D);
  output bm_end_r1;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output rtp_timer_r;
  output \grant_r_reg[1] ;
  output [0:0]rtc;
  output demand_priority_r_reg_1;
  output ras_timer_zero_r_reg_0;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output bm_end_r1_reg_0;
  output bm_end_r1_reg_1;
  output act_wait_r_lcl_reg_1;
  output demand_act_priority_r_reg_0;
  output \compute_tail.tail_r_lcl_reg ;
  output \grant_r_reg[1]_0 ;
  output \grant_r_reg[1]_1 ;
  output demanded_prior_r_reg_0;
  output \grant_r_reg[1]_2 ;
  output \order_q_r_reg[0] ;
  output granted_row_ns;
  output ras_timer_zero_r_reg_1;
  output ras_timer_zero_r_reg_2;
  input [0:0]bm_end;
  input \starve_limit_cntr_r_reg[3]_0 ;
  input act_wait_ns;
  input req_bank_rdy_r_reg_0;
  input in0;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input \rtp_timer_r_reg[0]_0 ;
  input [1:0]Q;
  input \grant_r[7]_i_12__1 ;
  input [0:0]\grant_r[7]_i_12__1_0 ;
  input adv_order_q;
  input \grant_r[7]_i_12__1_1 ;
  input demand_priority_r_reg_2;
  input demand_priority_r_reg_3;
  input [0:0]pre_bm_end_r_reg;
  input col_wait_r_reg_0;
  input pre_bm_end_r_reg_0;
  input \grant_r[2]_i_3__1 ;
  input \grant_r[2]_i_3__1_0 ;
  input \rnk_config_strobe_r[0]_i_6 ;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input \rnk_config_strobe_r[0]_i_6_0 ;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input pass_open_bank_ns;
  input pre_wait_r_reg_0;
  input pass_open_bank_r;
  input ras_timer_zero_r_reg_3;
  input wait_for_maint_r;
  input demand_act_priority_r_reg_1;
  input [0:0]idle_r;
  input tail_r;
  input accept_req;
  input [0:0]rb_hit_busy_r;
  input demand_priority_r_reg_4;
  input q_has_rd;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input demanded_prior_r_reg_5;
  input demanded_prior_r_reg_6;
  input demanded_prior_r_reg_7;
  input demanded_prior_r_reg_8;
  input demand_priority_r_0;
  input demanded_prior_r;
  input demanded_prior_r_reg_9;
  input demanded_prior_r_reg_10;
  input [0:0]\grant_r_reg[2] ;
  input granted_row_r_reg;
  input granted_row_r_reg_0;
  input granted_row_r_reg_1;
  input granted_row_r_reg_2;
  input granted_row_r_reg_3;
  input \grant_r_reg[1]_3 ;
  input \grant_r_reg[1]_4 ;
  input \grant_r_reg[1]_5 ;
  input [1:0]D;

  wire [1:0]D;
  wire [1:0]Q;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire adv_order_q;
  wire [0:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire clear;
  wire col_wait_r;
  wire col_wait_r_i_1__0_n_0;
  wire col_wait_r_reg_0;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demand_priority_r_i_3__0_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demand_priority_r_reg_4;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_0;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_10;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire demanded_prior_r_reg_7;
  wire demanded_prior_r_reg_8;
  wire demanded_prior_r_reg_9;
  wire \grant_r[2]_i_3__1 ;
  wire \grant_r[2]_i_3__1_0 ;
  wire \grant_r[7]_i_12__1 ;
  wire [0:0]\grant_r[7]_i_12__1_0 ;
  wire \grant_r[7]_i_12__1_1 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[1]_4 ;
  wire \grant_r_reg[1]_5 ;
  wire [0:0]\grant_r_reg[2] ;
  wire granted_row_ns;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire granted_row_r_reg_1;
  wire granted_row_r_reg_2;
  wire granted_row_r_reg_3;
  wire [0:0]idle_r;
  wire in0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire [3:0]p_0_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire [0:0]pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__0_n_0;
  wire pre_wait_r_reg_0;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg_0;
  wire \rnk_config_strobe_r[0]_i_6 ;
  wire \rnk_config_strobe_r[0]_i_6_0 ;
  wire [0:0]rtc;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0]_0 ;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__0_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire \starve_limit_cntr_r_reg[3]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  FDRE act_wait_r_lcl_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__0
       (.I0(tail_r),
        .I1(accept_req),
        .I2(rb_hit_busy_r),
        .I3(col_wait_r),
        .I4(Q[0]),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    col_wait_r_i_1__0
       (.I0(act_wait_r_lcl_reg_0),
        .I1(pre_bm_end_r_reg),
        .I2(col_wait_r_reg_0),
        .I3(Q[0]),
        .I4(col_wait_r),
        .O(col_wait_r_i_1__0_n_0));
  FDRE col_wait_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(col_wait_r_i_1__0_n_0),
        .Q(col_wait_r),
        .R(in0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1__0
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(wait_for_maint_r),
        .I3(demand_act_priority_r_reg_1),
        .I4(act_wait_r_lcl_reg_0),
        .I5(idle_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AA0000)) 
    demand_priority_r_i_1__0
       (.I0(col_wait_r_i_1__0_n_0),
        .I1(demand_priority_r_reg_2),
        .I2(demand_priority_r_reg_0),
        .I3(demand_priority_r_i_3__0_n_0),
        .I4(demand_priority_r_reg_3),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    demand_priority_r_i_3__0
       (.I0(\starve_limit_cntr_r[3]_i_4__0_n_0 ),
        .I1(demand_priority_r_reg_4),
        .I2(q_has_rd),
        .I3(req_bank_rdy_r),
        .I4(Q[0]),
        .I5(\starve_limit_cntr_r_reg[0]_0 ),
        .O(demand_priority_r_i_3__0_n_0));
  FDRE demand_priority_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    demanded_prior_r_i_1__0
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r_0),
        .I2(demanded_prior_r_reg_4),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    demanded_prior_r_i_2__1
       (.I0(\grant_r_reg[1] ),
        .I1(demanded_prior_r_reg_5),
        .I2(demanded_prior_r_reg_3),
        .I3(demanded_prior_r_reg_6),
        .I4(demanded_prior_r_reg_7),
        .I5(demanded_prior_r_reg_2),
        .O(\grant_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    demanded_prior_r_i_2__4
       (.I0(\grant_r_reg[1] ),
        .I1(demanded_prior_r_reg_1),
        .I2(demanded_prior_r_reg_7),
        .I3(demanded_prior_r_reg_3),
        .I4(demanded_prior_r_reg_5),
        .I5(demanded_prior_r_reg_8),
        .O(\grant_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    demanded_prior_r_i_2__5
       (.I0(\grant_r_reg[1] ),
        .I1(demanded_prior_r_reg_9),
        .I2(demanded_prior_r_reg_3),
        .I3(demanded_prior_r_reg_2),
        .I4(demanded_prior_r_reg_7),
        .I5(demanded_prior_r_reg_10),
        .O(\grant_r_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h04)) 
    demanded_prior_r_i_7
       (.I0(Q[0]),
        .I1(demand_priority_r_reg_0),
        .I2(demanded_prior_r_0),
        .O(\grant_r_reg[1] ));
  FDRE demanded_prior_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    \grant_r[1]_i_2__1 
       (.I0(\grant_r_reg[1]_3 ),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(pre_bm_end_r_reg_0),
        .I4(\grant_r_reg[1]_4 ),
        .I5(\grant_r_reg[1]_5 ),
        .O(ras_timer_zero_r_reg_2));
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[2]_i_3__0 
       (.I0(rtc),
        .I1(\grant_r_reg[2] ),
        .O(\order_q_r_reg[0] ));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \grant_r[2]_i_5 
       (.I0(demand_priority_r_reg_1),
        .I1(\grant_r[7]_i_12__1 ),
        .I2(\grant_r[7]_i_12__1_0 ),
        .I3(adv_order_q),
        .I4(\grant_r[7]_i_12__1_1 ),
        .I5(col_wait_r),
        .O(rtc));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \grant_r[2]_i_9 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(pre_bm_end_r_reg_0),
        .I3(\grant_r[2]_i_3__1 ),
        .I4(\grant_r[2]_i_3__1_0 ),
        .O(ras_timer_zero_r_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[7]_i_16 
       (.I0(demand_act_priority_r),
        .I1(pre_bm_end_r_reg),
        .O(demand_act_priority_r_reg_0));
  LUT3 #(
    .INIT(8'hFE)) 
    granted_row_r_i_1
       (.I0(ras_timer_zero_r_reg_1),
        .I1(granted_row_r_reg),
        .I2(granted_row_r_reg_0),
        .O(granted_row_ns));
  LUT4 #(
    .INIT(16'hFFFE)) 
    granted_row_r_i_2
       (.I0(ras_timer_zero_r_reg_2),
        .I1(granted_row_r_reg_1),
        .I2(granted_row_r_reg_2),
        .I3(granted_row_r_reg_3),
        .O(ras_timer_zero_r_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(in0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    pre_bm_end_r_i_1__0
       (.I0(pre_passing_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(pre_bm_end_r_reg),
        .I4(pre_bm_end_r_reg_0),
        .O(pre_bm_end_ns));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1__0
       (.I0(pass_open_bank_ns),
        .I1(Q[0]),
        .I2(rtp_timer_r),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001011110010)) 
    pre_wait_r_i_1__0
       (.I0(pass_open_bank_ns),
        .I1(pre_wait_r_reg_0),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2__0_n_0),
        .I4(rtp_timer_r),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2__0
       (.I0(pre_bm_end_r_reg_0),
        .I1(pre_bm_end_r_reg),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(pre_wait_r_i_2__0_n_0));
  FDRE pre_wait_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    \ras_timer_r[0]_i_3 
       (.I0(bm_end_r1),
        .I1(pre_wait_r_reg_0),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(\rd_this_rank_r_reg[0]_0 ),
        .I5(Q[0]),
        .O(bm_end_r1_reg_0));
  LUT6 #(
    .INIT(64'h1000100111111111)) 
    \ras_timer_r[1]_i_4__0 
       (.I0(bm_end_r1),
        .I1(pre_wait_r_reg_0),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(act_wait_r_lcl_reg_1),
        .I5(ras_timer_zero_r_reg_3),
        .O(bm_end_r1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ras_timer_r[1]_i_8__1 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(pre_bm_end_r_reg),
        .O(act_wait_r_lcl_reg_1));
  FDRE \ras_timer_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    ras_timer_zero_r_i_1__0
       (.I0(bm_end_r1_reg_0),
        .I1(bm_end_r1_reg_1),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(req_bank_rdy_r_reg_0),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \rnk_config_strobe_r[0]_i_19 
       (.I0(demand_priority_r_reg_0),
        .I1(\rnk_config_strobe_r[0]_i_6 ),
        .I2(demanded_prior_r_reg_1),
        .I3(demanded_prior_r_reg_2),
        .I4(\rnk_config_strobe_r[0]_i_6_0 ),
        .I5(demanded_prior_r_reg_3),
        .O(demand_priority_r_reg_1));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    \rnk_config_strobe_r[0]_i_40 
       (.I0(demanded_prior_r_0),
        .I1(demand_priority_r_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(demand_priority_r_0),
        .I5(demanded_prior_r),
        .O(demanded_prior_r_reg_0));
  FDRE \rtp_timer_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(\rtp_timer_r_reg[0]_0 ),
        .Q(rtp_timer_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__0 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__0 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1__0 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__0 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    \starve_limit_cntr_r[3]_i_2__0 
       (.I0(\starve_limit_cntr_r[3]_i_4__0_n_0 ),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(Q[0]),
        .I3(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3__0 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \starve_limit_cntr_r[3]_i_4__0 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[3]),
        .O(\starve_limit_cntr_r[3]_i_4__0_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized1
   (bm_end_r1,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    rtp_timer_r,
    rtc,
    demand_priority_r_reg_1,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    demanded_prior_r_reg_0,
    col_wait_r_reg_0,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    bm_end,
    \rd_this_rank_r_reg[0]_0 ,
    act_wait_ns,
    p_14_in,
    in0,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_1 ,
    \rtp_timer_r_reg[0]_0 ,
    demand_priority_r_reg_2,
    demand_priority_r_reg_3,
    \grant_r_reg[2] ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[2]_1 ,
    adv_order_q,
    pre_bm_end_r_reg,
    col_wait_r_reg_1,
    Q,
    \rnk_config_strobe_r[0]_i_5 ,
    \rnk_config_strobe_r[0]_i_5_0 ,
    \rnk_config_strobe_r[0]_i_5_1 ,
    \rnk_config_strobe_r[0]_i_5_2 ,
    \rnk_config_strobe_r[0]_i_5_3 ,
    demanded_prior_r_reg_1,
    pre_bm_end_r_reg_0,
    pass_open_bank_ns,
    pre_wait_r_reg_0,
    pass_open_bank_r,
    ras_timer_zero_r_reg_2,
    idle_r,
    demand_act_priority_r_reg_1,
    wait_for_maint_r,
    tail_r,
    rb_hit_busy_r,
    accept_req,
    demand_priority_r_reg_4,
    q_has_rd,
    \starve_limit_cntr_r_reg[0]_0 ,
    \grant_r[5]_i_7__1 ,
    \grant_r_reg[6] ,
    \grant_r_reg[2]_2 ,
    \grant_r_reg[2]_3 ,
    \grant_r_reg[2]_4 ,
    D);
  output bm_end_r1;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output rtp_timer_r;
  output [0:0]rtc;
  output demand_priority_r_reg_1;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output bm_end_r1_reg_0;
  output bm_end_r1_reg_1;
  output act_wait_r_lcl_reg_1;
  output demand_act_priority_r_reg_0;
  output \compute_tail.tail_r_lcl_reg ;
  output demanded_prior_r_reg_0;
  output col_wait_r_reg_0;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  input [0:0]bm_end;
  input \rd_this_rank_r_reg[0]_0 ;
  input act_wait_ns;
  input p_14_in;
  input in0;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_1 ;
  input \rtp_timer_r_reg[0]_0 ;
  input demand_priority_r_reg_2;
  input demand_priority_r_reg_3;
  input \grant_r_reg[2] ;
  input \grant_r_reg[2]_0 ;
  input [0:0]\grant_r_reg[2]_1 ;
  input adv_order_q;
  input [0:0]pre_bm_end_r_reg;
  input col_wait_r_reg_1;
  input [0:0]Q;
  input \rnk_config_strobe_r[0]_i_5 ;
  input \rnk_config_strobe_r[0]_i_5_0 ;
  input \rnk_config_strobe_r[0]_i_5_1 ;
  input \rnk_config_strobe_r[0]_i_5_2 ;
  input \rnk_config_strobe_r[0]_i_5_3 ;
  input demanded_prior_r_reg_1;
  input pre_bm_end_r_reg_0;
  input pass_open_bank_ns;
  input pre_wait_r_reg_0;
  input pass_open_bank_r;
  input ras_timer_zero_r_reg_2;
  input [0:0]idle_r;
  input demand_act_priority_r_reg_1;
  input wait_for_maint_r;
  input tail_r;
  input [0:0]rb_hit_busy_r;
  input accept_req;
  input demand_priority_r_reg_4;
  input q_has_rd;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input [0:0]\grant_r[5]_i_7__1 ;
  input \grant_r_reg[6] ;
  input \grant_r_reg[2]_2 ;
  input \grant_r_reg[2]_3 ;
  input \grant_r_reg[2]_4 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]Q;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire adv_order_q;
  wire [0:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire clear;
  wire col_wait_r;
  wire col_wait_r_i_1__1_n_0;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r_i_3__1_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demand_priority_r_reg_4;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire [0:0]\grant_r[5]_i_7__1 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire [0:0]\grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[2]_4 ;
  wire \grant_r_reg[6] ;
  wire [0:0]idle_r;
  wire in0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [3:0]p_0_in;
  wire p_14_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire [0:0]pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__1_n_0;
  wire pre_wait_r_reg_0;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire \rd_this_rank_r_reg[0]_1 ;
  wire req_bank_rdy_r;
  wire \rnk_config_strobe_r[0]_i_5 ;
  wire \rnk_config_strobe_r[0]_i_5_0 ;
  wire \rnk_config_strobe_r[0]_i_5_1 ;
  wire \rnk_config_strobe_r[0]_i_5_2 ;
  wire \rnk_config_strobe_r[0]_i_5_3 ;
  wire [0:0]rtc;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0]_0 ;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__1_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  FDRE act_wait_r_lcl_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__1
       (.I0(tail_r),
        .I1(rb_hit_busy_r),
        .I2(accept_req),
        .I3(col_wait_r),
        .I4(Q),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    col_wait_r_i_1__1
       (.I0(act_wait_r_lcl_reg_0),
        .I1(pre_bm_end_r_reg),
        .I2(col_wait_r_reg_1),
        .I3(Q),
        .I4(col_wait_r),
        .O(col_wait_r_i_1__1_n_0));
  FDRE col_wait_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(col_wait_r_i_1__1_n_0),
        .Q(col_wait_r),
        .R(in0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1__1
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(idle_r),
        .I3(act_wait_r_lcl_reg_0),
        .I4(demand_act_priority_r_reg_1),
        .I5(wait_for_maint_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AA0000)) 
    demand_priority_r_i_1__1
       (.I0(col_wait_r_i_1__1_n_0),
        .I1(demand_priority_r_reg_2),
        .I2(demand_priority_r_reg_0),
        .I3(demand_priority_r_i_3__1_n_0),
        .I4(demand_priority_r_reg_3),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    demand_priority_r_i_3__1
       (.I0(\starve_limit_cntr_r[3]_i_4__1_n_0 ),
        .I1(demand_priority_r_reg_4),
        .I2(q_has_rd),
        .I3(req_bank_rdy_r),
        .I4(Q),
        .I5(\starve_limit_cntr_r_reg[0]_0 ),
        .O(demand_priority_r_i_3__1_n_0));
  FDRE demand_priority_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h45)) 
    demanded_prior_r_i_1__1
       (.I0(demanded_prior_r_reg_1),
        .I1(demanded_prior_r),
        .I2(demand_priority_r_reg_0),
        .O(demanded_prior_ns));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h04)) 
    demanded_prior_r_i_4
       (.I0(demanded_prior_r),
        .I1(demand_priority_r_reg_0),
        .I2(Q),
        .O(demanded_prior_r_reg_0));
  FDRE demanded_prior_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF080000)) 
    \grant_r[2]_i_2__1 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(pre_bm_end_r_reg_0),
        .I3(\grant_r_reg[2]_2 ),
        .I4(\grant_r_reg[2]_3 ),
        .I5(\grant_r_reg[2]_4 ),
        .O(ras_timer_zero_r_reg_1));
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[5]_i_10__1 
       (.I0(rtc),
        .I1(\grant_r[5]_i_7__1 ),
        .O(col_wait_r_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[6]_i_16 
       (.I0(demand_act_priority_r),
        .I1(pre_bm_end_r_reg),
        .O(demand_act_priority_r_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[6]_i_5__0 
       (.I0(ras_timer_zero_r_reg_1),
        .I1(\grant_r_reg[6] ),
        .O(ras_timer_zero_r_reg_0));
  LUT6 #(
    .INIT(64'h0080008000000080)) 
    \grant_r[6]_i_6 
       (.I0(demand_priority_r_reg_1),
        .I1(\grant_r_reg[2] ),
        .I2(col_wait_r),
        .I3(\grant_r_reg[2]_0 ),
        .I4(\grant_r_reg[2]_1 ),
        .I5(adv_order_q),
        .O(rtc));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(in0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    pre_bm_end_r_i_1__1
       (.I0(pre_passing_open_bank_ns),
        .I1(pre_bm_end_r_reg),
        .I2(pre_bm_end_r_reg_0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_bm_end_ns));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1__1
       (.I0(pass_open_bank_ns),
        .I1(Q),
        .I2(rtp_timer_r),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001011110010)) 
    pre_wait_r_i_1__1
       (.I0(pass_open_bank_ns),
        .I1(pre_wait_r_reg_0),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2__1_n_0),
        .I4(rtp_timer_r),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2__1
       (.I0(pre_wait_r),
        .I1(ras_timer_zero_r),
        .I2(pre_bm_end_r_reg_0),
        .I3(pre_bm_end_r_reg),
        .O(pre_wait_r_i_2__1_n_0));
  FDRE pre_wait_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    \ras_timer_r[0]_i_4__1 
       (.I0(bm_end_r1),
        .I1(pre_wait_r_reg_0),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(\rd_this_rank_r_reg[0]_1 ),
        .I5(Q),
        .O(bm_end_r1_reg_1));
  LUT6 #(
    .INIT(64'h1000100111111111)) 
    \ras_timer_r[1]_i_5__1 
       (.I0(bm_end_r1),
        .I1(pre_wait_r_reg_0),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(act_wait_r_lcl_reg_1),
        .I5(ras_timer_zero_r_reg_2),
        .O(bm_end_r1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ras_timer_r[1]_i_8__0__0 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(pre_bm_end_r_reg),
        .O(act_wait_r_lcl_reg_1));
  FDRE \ras_timer_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    ras_timer_zero_r_i_1__1
       (.I0(bm_end_r1_reg_0),
        .I1(bm_end_r1_reg_1),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_1 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(p_14_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \rnk_config_strobe_r[0]_i_13 
       (.I0(demand_priority_r_reg_0),
        .I1(\rnk_config_strobe_r[0]_i_5 ),
        .I2(\rnk_config_strobe_r[0]_i_5_0 ),
        .I3(\rnk_config_strobe_r[0]_i_5_1 ),
        .I4(\rnk_config_strobe_r[0]_i_5_2 ),
        .I5(\rnk_config_strobe_r[0]_i_5_3 ),
        .O(demand_priority_r_reg_1));
  FDRE \rtp_timer_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\rtp_timer_r_reg[0]_0 ),
        .Q(rtp_timer_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__1 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__1 
       (.I0(starve_limit_cntr_r_reg[1]),
        .I1(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1__1 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__1 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    \starve_limit_cntr_r[3]_i_2__1 
       (.I0(\starve_limit_cntr_r[3]_i_4__1_n_0 ),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(Q),
        .I3(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3__1 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \starve_limit_cntr_r[3]_i_4__1 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .I3(starve_limit_cntr_r_reg[3]),
        .O(\starve_limit_cntr_r[3]_i_4__1_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized2
   (bm_end_r1,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r_reg_0,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    rtp_timer_r,
    \grant_r_reg[3] ,
    demanded_prior_r_reg_1,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    demand_act_priority_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    bm_end,
    \starve_limit_cntr_r_reg[3]_0 ,
    act_wait_ns,
    req_bank_rdy_r_reg_0,
    in0,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    \rtp_timer_r_reg[0]_0 ,
    Q,
    demand_priority_r_0,
    demanded_prior_r_1,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    col_wait_r_reg_0,
    col_wait_r_reg_1,
    demanded_prior_r_reg_2,
    pre_wait_r_reg_0,
    pre_wait_r_reg_1,
    pass_open_bank_r,
    pre_bm_end_r_reg,
    wait_for_maint_r,
    demand_act_priority_r_reg_1,
    idle_r,
    tail_r,
    accept_req,
    rb_hit_busy_r,
    ras_timer_zero_r_reg_2,
    ras_timer_zero_r_reg_3,
    demand_priority_r_reg_3,
    q_has_rd,
    \starve_limit_cntr_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_0 ,
    \grant_r_reg[0] ,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[3]_2 ,
    D);
  output bm_end_r1;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r_reg_0;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output rtp_timer_r;
  output \grant_r_reg[3] ;
  output demanded_prior_r_reg_1;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output demand_act_priority_r_reg_0;
  output \compute_tail.tail_r_lcl_reg ;
  output bm_end_r1_reg_0;
  output bm_end_r1_reg_1;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  input [0:0]bm_end;
  input \starve_limit_cntr_r_reg[3]_0 ;
  input act_wait_ns;
  input req_bank_rdy_r_reg_0;
  input in0;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input \rtp_timer_r_reg[0]_0 ;
  input [1:0]Q;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input demand_priority_r_reg_1;
  input demand_priority_r_reg_2;
  input [0:0]col_wait_r_reg_0;
  input col_wait_r_reg_1;
  input demanded_prior_r_reg_2;
  input pre_wait_r_reg_0;
  input pre_wait_r_reg_1;
  input pass_open_bank_r;
  input pre_bm_end_r_reg;
  input wait_for_maint_r;
  input demand_act_priority_r_reg_1;
  input [0:0]idle_r;
  input tail_r;
  input accept_req;
  input [0:0]rb_hit_busy_r;
  input ras_timer_zero_r_reg_2;
  input ras_timer_zero_r_reg_3;
  input demand_priority_r_reg_3;
  input q_has_rd;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input [0:0]\ras_timer_r_reg[0]_0 ;
  input \grant_r_reg[0] ;
  input \grant_r_reg[3]_0 ;
  input \grant_r_reg[3]_1 ;
  input \grant_r_reg[3]_2 ;
  input [1:0]D;

  wire [1:0]D;
  wire [1:0]Q;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg_0;
  wire [0:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire clear;
  wire col_wait_r;
  wire col_wait_r_i_1__2_n_0;
  wire [0:0]col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demand_priority_r_i_3__2_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire [0:0]idle_r;
  wire in0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [3:0]p_0_in;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__2_n_0;
  wire pre_wait_r_reg_0;
  wire pre_wait_r_reg_1;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire [0:0]\ras_timer_r_reg[0]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg_0;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0]_0 ;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__2_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire \starve_limit_cntr_r_reg[3]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  FDRE act_wait_r_lcl_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__2
       (.I0(tail_r),
        .I1(accept_req),
        .I2(rb_hit_busy_r),
        .I3(col_wait_r),
        .I4(Q[0]),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    col_wait_r_i_1__2
       (.I0(act_wait_r_lcl_reg_0),
        .I1(col_wait_r_reg_0),
        .I2(col_wait_r_reg_1),
        .I3(Q[0]),
        .I4(col_wait_r),
        .O(col_wait_r_i_1__2_n_0));
  FDRE col_wait_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(col_wait_r_i_1__2_n_0),
        .Q(col_wait_r),
        .R(in0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1__2
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(wait_for_maint_r),
        .I3(demand_act_priority_r_reg_1),
        .I4(act_wait_r_lcl_reg_0),
        .I5(idle_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AA0000)) 
    demand_priority_r_i_1__2
       (.I0(col_wait_r_i_1__2_n_0),
        .I1(demand_priority_r_reg_1),
        .I2(demand_priority_r_reg_0),
        .I3(demand_priority_r_i_3__2_n_0),
        .I4(demand_priority_r_reg_2),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    demand_priority_r_i_3__2
       (.I0(\starve_limit_cntr_r[3]_i_4__2_n_0 ),
        .I1(demand_priority_r_reg_3),
        .I2(q_has_rd),
        .I3(req_bank_rdy_r),
        .I4(Q[0]),
        .I5(\starve_limit_cntr_r_reg[0]_0 ),
        .O(demand_priority_r_i_3__2_n_0));
  FDRE demand_priority_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    demanded_prior_r_i_1__2
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r_reg_0),
        .I2(demanded_prior_r_reg_2),
        .O(demanded_prior_ns));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h04)) 
    demanded_prior_r_i_3__3
       (.I0(Q[0]),
        .I1(demand_priority_r_reg_0),
        .I2(demanded_prior_r_reg_0),
        .O(\grant_r_reg[3] ));
  FDRE demanded_prior_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    \grant_r[3]_i_3__1 
       (.I0(\grant_r_reg[3]_0 ),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(pre_bm_end_r_reg),
        .I4(\grant_r_reg[3]_1 ),
        .I5(\grant_r_reg[3]_2 ),
        .O(ras_timer_zero_r_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \grant_r[4]_i_2__0 
       (.I0(ras_timer_zero_r_reg_1),
        .I1(\grant_r_reg[0] ),
        .O(ras_timer_zero_r_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[7]_i_17 
       (.I0(demand_act_priority_r),
        .I1(col_wait_r_reg_0),
        .O(demand_act_priority_r_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(in0));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    pre_bm_end_r_i_1__2
       (.I0(pre_passing_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(col_wait_r_reg_0),
        .I4(pre_bm_end_r_reg),
        .O(pre_bm_end_ns));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1__2
       (.I0(pre_wait_r_reg_0),
        .I1(Q[0]),
        .I2(rtp_timer_r),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001011110010)) 
    pre_wait_r_i_1__2
       (.I0(pre_wait_r_reg_0),
        .I1(pre_wait_r_reg_1),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2__2_n_0),
        .I4(rtp_timer_r),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2__2
       (.I0(pre_bm_end_r_reg),
        .I1(col_wait_r_reg_0),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(pre_wait_r_i_2__2_n_0));
  FDRE pre_wait_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    \ras_timer_r[0]_i_3__1 
       (.I0(bm_end_r1),
        .I1(pre_wait_r_reg_1),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(\rd_this_rank_r_reg[0]_0 ),
        .I5(Q[0]),
        .O(bm_end_r1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ras_timer_r[0]_i_4__4 
       (.I0(bm_end_r1_reg_0),
        .I1(\ras_timer_r_reg[0]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ));
  LUT6 #(
    .INIT(64'h1000100111111111)) 
    \ras_timer_r[1]_i_4__2 
       (.I0(bm_end_r1),
        .I1(pre_wait_r_reg_1),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_zero_r_reg_2),
        .I5(ras_timer_zero_r_reg_3),
        .O(bm_end_r1_reg_1));
  FDRE \ras_timer_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ras_timer_zero_r_i_1__2
       (.I0(bm_end_r1_reg_0),
        .I1(bm_end_r1_reg_1),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(req_bank_rdy_r_reg_0),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \rnk_config_strobe_r[0]_i_30 
       (.I0(demanded_prior_r_reg_0),
        .I1(demand_priority_r_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(demand_priority_r_0),
        .I5(demanded_prior_r_1),
        .O(demanded_prior_r_reg_1));
  FDRE \rtp_timer_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(\rtp_timer_r_reg[0]_0 ),
        .Q(rtp_timer_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__2 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__2 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1__2 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__2 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    \starve_limit_cntr_r[3]_i_2__2 
       (.I0(\starve_limit_cntr_r[3]_i_4__2_n_0 ),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(Q[0]),
        .I3(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3__2 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \starve_limit_cntr_r[3]_i_4__2 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[3]),
        .O(\starve_limit_cntr_r[3]_i_4__2_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized3
   (act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    rtp_timer_r,
    \grant_r_reg[4] ,
    \grant_r_reg[4]_0 ,
    \grant_r_reg[4]_1 ,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    bm_end,
    \rd_this_rank_r_reg[0]_0 ,
    req_bank_rdy_r_reg_0,
    in0,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_1 ,
    \rtp_timer_r_reg[0]_0 ,
    Q,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    demanded_prior_r_reg_6,
    demanded_prior_r_reg_7,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    col_wait_r_reg_0,
    col_wait_r_reg_1,
    act_wait_r_lcl_reg_2,
    pass_open_bank_r,
    act_wait_r_lcl_reg_3,
    demanded_prior_r_reg_8,
    pre_bm_end_r_reg,
    pass_open_bank_ns,
    pre_wait_r_reg_0,
    ras_timer_zero_r_reg_3,
    ras_timer_zero_r_reg_4,
    wait_for_maint_r,
    demand_act_priority_r_reg_1,
    idle_r,
    tail_r,
    accept_req,
    rb_hit_busy_r,
    demand_priority_r_reg_3,
    q_has_rd,
    \starve_limit_cntr_r_reg[0]_0 ,
    granted_row_r_reg,
    \grant_r_reg[4]_2 ,
    \grant_r_reg[4]_3 ,
    \grant_r_reg[4]_4 ,
    D);
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output rtp_timer_r;
  output \grant_r_reg[4] ;
  output \grant_r_reg[4]_0 ;
  output \grant_r_reg[4]_1 ;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output bm_end_r1_reg_0;
  output bm_end_r1_reg_1;
  output act_wait_r_lcl_reg_1;
  output demand_act_priority_r_reg_0;
  output \compute_tail.tail_r_lcl_reg ;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output ras_timer_zero_r_reg_2;
  input [0:0]bm_end;
  input \rd_this_rank_r_reg[0]_0 ;
  input req_bank_rdy_r_reg_0;
  input in0;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_1 ;
  input \rtp_timer_r_reg[0]_0 ;
  input [0:0]Q;
  input demanded_prior_r_reg_0;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input demanded_prior_r_reg_6;
  input demanded_prior_r_reg_7;
  input demand_priority_r_reg_1;
  input demand_priority_r_reg_2;
  input col_wait_r_reg_0;
  input [0:0]col_wait_r_reg_1;
  input act_wait_r_lcl_reg_2;
  input pass_open_bank_r;
  input act_wait_r_lcl_reg_3;
  input demanded_prior_r_reg_8;
  input pre_bm_end_r_reg;
  input pass_open_bank_ns;
  input pre_wait_r_reg_0;
  input ras_timer_zero_r_reg_3;
  input ras_timer_zero_r_reg_4;
  input wait_for_maint_r;
  input demand_act_priority_r_reg_1;
  input [0:0]idle_r;
  input tail_r;
  input accept_req;
  input [0:0]rb_hit_busy_r;
  input demand_priority_r_reg_3;
  input q_has_rd;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input granted_row_r_reg;
  input \grant_r_reg[4]_2 ;
  input \grant_r_reg[4]_3 ;
  input \grant_r_reg[4]_4 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]Q;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__0_n_0;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire act_wait_r_lcl_reg_3;
  wire [0:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire clear;
  wire col_wait_r;
  wire col_wait_r_i_1__3_n_0;
  wire col_wait_r_reg_0;
  wire [0:0]col_wait_r_reg_1;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r_i_3__3_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire demanded_prior_r_reg_7;
  wire demanded_prior_r_reg_8;
  wire \grant_r_reg[4] ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[4]_2 ;
  wire \grant_r_reg[4]_3 ;
  wire \grant_r_reg[4]_4 ;
  wire granted_row_r_reg;
  wire [0:0]idle_r;
  wire in0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [3:0]p_0_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__3_n_0;
  wire pre_wait_r_reg_0;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire ras_timer_zero_r_reg_4;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire \rd_this_rank_r_reg[0]_1 ;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg_0;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0]_0 ;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__3_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    act_wait_r_lcl_i_1__3
       (.I0(act_wait_r_lcl_i_2__0_n_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(act_wait_r_lcl_reg_2),
        .I3(pass_open_bank_r),
        .I4(act_wait_r_lcl_reg_3),
        .I5(bm_end_r1),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    act_wait_r_lcl_i_2__0
       (.I0(col_wait_r_reg_1),
        .I1(act_wait_r_lcl_reg_0),
        .I2(col_wait_r_reg_0),
        .O(act_wait_r_lcl_i_2__0_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__3
       (.I0(tail_r),
        .I1(accept_req),
        .I2(rb_hit_busy_r),
        .I3(col_wait_r),
        .I4(Q),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    col_wait_r_i_1__3
       (.I0(col_wait_r_reg_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(col_wait_r_reg_1),
        .I3(Q),
        .I4(col_wait_r),
        .O(col_wait_r_i_1__3_n_0));
  FDRE col_wait_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(col_wait_r_i_1__3_n_0),
        .Q(col_wait_r),
        .R(in0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1__3
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(wait_for_maint_r),
        .I3(demand_act_priority_r_reg_1),
        .I4(act_wait_r_lcl_reg_0),
        .I5(idle_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AA0000)) 
    demand_priority_r_i_1__3
       (.I0(col_wait_r_i_1__3_n_0),
        .I1(demand_priority_r_reg_1),
        .I2(demand_priority_r_reg_0),
        .I3(demand_priority_r_i_3__3_n_0),
        .I4(demand_priority_r_reg_2),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    demand_priority_r_i_3__3
       (.I0(\starve_limit_cntr_r[3]_i_4__3_n_0 ),
        .I1(demand_priority_r_reg_3),
        .I2(q_has_rd),
        .I3(req_bank_rdy_r),
        .I4(Q),
        .I5(\starve_limit_cntr_r_reg[0]_0 ),
        .O(demand_priority_r_i_3__3_n_0));
  FDRE demand_priority_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    demanded_prior_r_i_1__3
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r),
        .I2(demanded_prior_r_reg_8),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    demanded_prior_r_i_2
       (.I0(\grant_r_reg[4] ),
        .I1(demanded_prior_r_reg_0),
        .I2(demanded_prior_r_reg_1),
        .I3(demanded_prior_r_reg_2),
        .I4(demanded_prior_r_reg_3),
        .I5(demanded_prior_r_reg_4),
        .O(\grant_r_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    demanded_prior_r_i_2__0
       (.I0(\grant_r_reg[4] ),
        .I1(demanded_prior_r_reg_0),
        .I2(demanded_prior_r_reg_5),
        .I3(demanded_prior_r_reg_2),
        .I4(demanded_prior_r_reg_6),
        .I5(demanded_prior_r_reg_7),
        .O(\grant_r_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h04)) 
    demanded_prior_r_i_3__4
       (.I0(Q),
        .I1(demand_priority_r_reg_0),
        .I2(demanded_prior_r),
        .O(\grant_r_reg[4] ));
  FDRE demanded_prior_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[3]_i_8 
       (.I0(demand_act_priority_r),
        .I1(col_wait_r_reg_1),
        .O(demand_act_priority_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    \grant_r[4]_i_4__0 
       (.I0(\grant_r_reg[4]_2 ),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(pre_bm_end_r_reg),
        .I4(\grant_r_reg[4]_3 ),
        .I5(\grant_r_reg[4]_4 ),
        .O(ras_timer_zero_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \grant_r[6]_i_12__0 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .O(ras_timer_zero_r_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    granted_row_r_i_4
       (.I0(ras_timer_zero_r_reg_2),
        .I1(granted_row_r_reg),
        .O(ras_timer_zero_r_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(in0));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    pre_bm_end_r_i_1__3
       (.I0(pre_passing_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(col_wait_r_reg_1),
        .I4(pre_bm_end_r_reg),
        .O(pre_bm_end_ns));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1__3
       (.I0(pass_open_bank_ns),
        .I1(Q),
        .I2(rtp_timer_r),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001011110010)) 
    pre_wait_r_i_1__3
       (.I0(pass_open_bank_ns),
        .I1(pre_wait_r_reg_0),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2__3_n_0),
        .I4(rtp_timer_r),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2__3
       (.I0(pre_bm_end_r_reg),
        .I1(col_wait_r_reg_1),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(pre_wait_r_i_2__3_n_0));
  FDRE pre_wait_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    \ras_timer_r[0]_i_3__2 
       (.I0(bm_end_r1),
        .I1(ras_timer_zero_r_reg_3),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(\rd_this_rank_r_reg[0]_1 ),
        .I5(Q),
        .O(bm_end_r1_reg_0));
  LUT6 #(
    .INIT(64'h1010010011111111)) 
    \ras_timer_r[1]_i_4__3 
       (.I0(bm_end_r1),
        .I1(ras_timer_zero_r_reg_3),
        .I2(ras_timer_r[1]),
        .I3(act_wait_r_lcl_reg_1),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_zero_r_reg_4),
        .O(bm_end_r1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ras_timer_r[1]_i_8__1__0 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(col_wait_r_reg_1),
        .O(act_wait_r_lcl_reg_1));
  FDRE \ras_timer_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    ras_timer_zero_r_i_1__3
       (.I0(bm_end_r1_reg_0),
        .I1(bm_end_r1_reg_1),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_1 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(req_bank_rdy_r_reg_0),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\rtp_timer_r_reg[0]_0 ),
        .Q(rtp_timer_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__3 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__3 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1__3 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__3 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    \starve_limit_cntr_r[3]_i_2__3 
       (.I0(\starve_limit_cntr_r[3]_i_4__3_n_0 ),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(Q),
        .I3(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3__3 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \starve_limit_cntr_r[3]_i_4__3 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(\starve_limit_cntr_r[3]_i_4__3_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized4
   (act_wait_r_lcl_reg_0,
    ras_timer_zero_r_reg_0,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r_reg_0,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r_reg_0,
    rtp_timer_r,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    demand_act_priority_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    bm_end_r1_reg_0,
    q_has_rd_r_reg,
    \grant_r_reg[5] ,
    ofs_rdy_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    bm_end,
    \starve_limit_cntr_r_reg[3]_0 ,
    act_wait_ns,
    pre_wait_ns,
    p_14_in,
    demand_priority_ns,
    in0,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    Q,
    demand_priority_r_0,
    demanded_prior_r_1,
    demanded_prior_r_2,
    demand_priority_r_3,
    col_wait_r_reg_1,
    col_wait_r_reg_2,
    demanded_prior_r_reg_3,
    col_addr,
    pass_open_bank_ns,
    demand_act_priority_r_reg_1,
    E,
    demand_act_priority_r_reg_2,
    tail_r,
    accept_req,
    rb_hit_busy_r,
    \rtp_timer_r_reg[0]_0 ,
    ras_timer_zero_r_reg_3,
    pass_open_bank_r,
    q_has_rd,
    demand_priority_r_i_2__4,
    \starve_limit_cntr_r_reg[0]_0 ,
    \rnk_config_strobe_r_reg[0] ,
    \rnk_config_strobe_r_reg[0]_0 ,
    rnk_config_kill_rts_col,
    \grant_r_reg[0] ,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[0]_1 ,
    \grant_r_reg[5]_0 ,
    \grant_r_reg[5]_1 ,
    \grant_r_reg[5]_2 ,
    D);
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r_reg_0;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r_reg_0;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r_reg_0;
  output rtp_timer_r;
  output demanded_prior_r_reg_1;
  output demanded_prior_r_reg_2;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output demand_act_priority_r_reg_0;
  output \compute_tail.tail_r_lcl_reg ;
  output \ras_timer_r_reg[1]_0 ;
  output \ras_timer_r_reg[1]_1 ;
  output bm_end_r1_reg_0;
  output q_has_rd_r_reg;
  output \grant_r_reg[5] ;
  output ofs_rdy_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output ras_timer_zero_r_reg_2;
  input [0:0]bm_end;
  input \starve_limit_cntr_r_reg[3]_0 ;
  input act_wait_ns;
  input pre_wait_ns;
  input p_14_in;
  input demand_priority_ns;
  input in0;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input [2:0]Q;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input demanded_prior_r_2;
  input demand_priority_r_3;
  input col_wait_r_reg_1;
  input [0:0]col_wait_r_reg_2;
  input demanded_prior_r_reg_3;
  input [0:0]col_addr;
  input pass_open_bank_ns;
  input demand_act_priority_r_reg_1;
  input [0:0]E;
  input demand_act_priority_r_reg_2;
  input tail_r;
  input accept_req;
  input [0:0]rb_hit_busy_r;
  input \rtp_timer_r_reg[0]_0 ;
  input ras_timer_zero_r_reg_3;
  input pass_open_bank_r;
  input q_has_rd;
  input demand_priority_r_i_2__4;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input \rnk_config_strobe_r_reg[0] ;
  input \rnk_config_strobe_r_reg[0]_0 ;
  input rnk_config_kill_rts_col;
  input \grant_r_reg[0] ;
  input \grant_r_reg[0]_0 ;
  input \grant_r_reg[0]_1 ;
  input \grant_r_reg[5]_0 ;
  input \grant_r_reg[5]_1 ;
  input \grant_r_reg[5]_2 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg_0;
  wire [0:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg_0;
  wire clear;
  wire [0:0]col_addr;
  wire col_wait_r_i_1__4_n_0;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire [0:0]col_wait_r_reg_2;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_act_priority_r_reg_2;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demand_priority_r_3;
  wire demand_priority_r_i_2__4;
  wire demand_priority_r_reg_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire demanded_prior_r_2;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[5] ;
  wire \grant_r_reg[5]_0 ;
  wire \grant_r_reg[5]_1 ;
  wire \grant_r_reg[5]_2 ;
  wire in0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r_reg_0;
  wire [3:0]p_0_in;
  wire p_14_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire q_has_rd_r_reg;
  wire [1:0]ras_timer_r;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire req_bank_rdy_r;
  wire rnk_config_kill_rts_col;
  wire \rnk_config_strobe_r[0]_i_11_n_0 ;
  wire \rnk_config_strobe_r_reg[0] ;
  wire \rnk_config_strobe_r_reg[0]_0 ;
  wire rtp_timer_r;
  wire \rtp_timer_r[0]_i_1__4_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__4_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire \starve_limit_cntr_r_reg[3]_0 ;
  wire tail_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'hE)) 
    act_wait_r_lcl_i_2__1
       (.I0(bm_end_r1),
        .I1(\rtp_timer_r_reg[0]_0 ),
        .O(bm_end_r1_reg_0));
  FDRE act_wait_r_lcl_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000800080808000)) 
    auto_pre_r_lcl_i_2__4
       (.I0(tail_r),
        .I1(accept_req),
        .I2(rb_hit_busy_r),
        .I3(act_wait_r_lcl_reg_0),
        .I4(col_wait_r_reg_0),
        .I5(Q[2]),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    col_wait_r_i_1__4
       (.I0(col_wait_r_reg_1),
        .I1(act_wait_r_lcl_reg_0),
        .I2(col_wait_r_reg_2),
        .I3(Q[2]),
        .I4(col_wait_r_reg_0),
        .O(col_wait_r_i_1__4_n_0));
  FDRE col_wait_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(col_wait_r_i_1__4_n_0),
        .Q(col_wait_r_reg_0),
        .R(in0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    demand_act_priority_r_i_1__4
       (.I0(act_wait_r_lcl_reg_0),
        .I1(demand_act_priority_r_reg_1),
        .I2(demand_act_priority_r),
        .I3(ras_timer_zero_r_reg_0),
        .I4(E),
        .I5(demand_act_priority_r_reg_2),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000B000000)) 
    demand_priority_r_i_4
       (.I0(q_has_rd),
        .I1(demand_priority_r_i_2__4),
        .I2(Q[2]),
        .I3(\starve_limit_cntr_r_reg[0]_0 ),
        .I4(req_bank_rdy_r),
        .I5(\starve_limit_cntr_r[3]_i_4__4_n_0 ),
        .O(q_has_rd_r_reg));
  FDRE demand_priority_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    demanded_prior_r_i_1__4
       (.I0(demanded_prior_r_reg_0),
        .I1(demand_priority_r_reg_0),
        .I2(demanded_prior_r_reg_3),
        .O(demanded_prior_ns));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h04)) 
    demanded_prior_r_i_4__0
       (.I0(Q[2]),
        .I1(demand_priority_r_reg_0),
        .I2(demanded_prior_r_reg_0),
        .O(\grant_r_reg[5] ));
  FDRE demanded_prior_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \grant_r[0]_i_3__0 
       (.I0(ras_timer_zero_r_reg_2),
        .I1(\grant_r_reg[0] ),
        .I2(\grant_r_reg[0]_0 ),
        .I3(\grant_r_reg[0]_1 ),
        .O(ras_timer_zero_r_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[4]_i_9__0 
       (.I0(demand_act_priority_r),
        .I1(col_wait_r_reg_2),
        .O(demand_act_priority_r_reg_0));
  LUT6 #(
    .INIT(64'h00000000AAEA0000)) 
    \grant_r[5]_i_6 
       (.I0(\grant_r_reg[5]_0 ),
        .I1(ras_timer_zero_r_reg_0),
        .I2(pre_wait_r),
        .I3(col_addr),
        .I4(\grant_r_reg[5]_1 ),
        .I5(\grant_r_reg[5]_2 ),
        .O(ras_timer_zero_r_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(in0));
  LUT5 #(
    .INIT(32'hFFFFE000)) 
    pre_bm_end_r_i_1__4
       (.I0(col_wait_r_reg_2),
        .I1(col_addr),
        .I2(ras_timer_zero_r_reg_0),
        .I3(pre_wait_r),
        .I4(pre_passing_open_bank_ns),
        .O(pre_bm_end_ns));
  LUT5 #(
    .INIT(32'hFFBA0000)) 
    pre_passing_open_bank_r_i_1__4
       (.I0(rtp_timer_r),
        .I1(ras_timer_zero_r_reg_0),
        .I2(pre_wait_r),
        .I3(Q[2]),
        .I4(pass_open_bank_ns),
        .O(pre_passing_open_bank_ns));
  FDRE pre_wait_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000022F2)) 
    \ras_timer_r[0]_i_2__4 
       (.I0(ras_timer_r[1]),
        .I1(ras_timer_r[0]),
        .I2(Q[2]),
        .I3(\rd_this_rank_r_reg[0]_0 ),
        .I4(\rtp_timer_r_reg[0]_0 ),
        .I5(bm_end_r1),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h3113311131113111)) 
    \ras_timer_r[1]_i_3__3 
       (.I0(ras_timer_zero_r_reg_3),
        .I1(bm_end_r1_reg_0),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(act_wait_r_lcl_reg_0),
        .I5(col_wait_r_reg_2),
        .O(\ras_timer_r_reg[1]_1 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF0000DD0D)) 
    ras_timer_zero_r_i_1__4
       (.I0(ras_timer_r[1]),
        .I1(ras_timer_r[0]),
        .I2(Q[2]),
        .I3(\rd_this_rank_r_reg[0]_0 ),
        .I4(\ras_timer_r_reg[1]_1 ),
        .I5(bm_end_r1_reg_0),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r_reg_0),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(p_14_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rnk_config_strobe_r[0]_i_11 
       (.I0(col_wait_r_reg_0),
        .I1(Q[2]),
        .O(\rnk_config_strobe_r[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    \rnk_config_strobe_r[0]_i_35 
       (.I0(demanded_prior_r_reg_0),
        .I1(demand_priority_r_reg_0),
        .I2(Q[2]),
        .I3(demanded_prior_r_2),
        .I4(demand_priority_r_3),
        .I5(Q[1]),
        .O(demanded_prior_r_reg_2));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \rnk_config_strobe_r[0]_i_38 
       (.I0(demanded_prior_r_reg_0),
        .I1(demand_priority_r_reg_0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(demand_priority_r_0),
        .I5(demanded_prior_r_1),
        .O(demanded_prior_r_reg_1));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \rnk_config_strobe_r[0]_i_4 
       (.I0(\rnk_config_strobe_r[0]_i_11_n_0 ),
        .I1(ofs_rdy_r),
        .I2(\starve_limit_cntr_r_reg[0]_0 ),
        .I3(\rnk_config_strobe_r_reg[0] ),
        .I4(\rnk_config_strobe_r_reg[0]_0 ),
        .I5(rnk_config_kill_rts_col),
        .O(ofs_rdy_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rtp_timer_r[0]_i_1__4 
       (.I0(rtp_timer_r),
        .I1(Q[2]),
        .I2(pass_open_bank_r),
        .I3(\rtp_timer_r_reg[0]_0 ),
        .O(\rtp_timer_r[0]_i_1__4_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1__4_n_0 ),
        .Q(rtp_timer_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__4 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__4 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \starve_limit_cntr_r[2]_i_1__4 
       (.I0(starve_limit_cntr_r_reg[1]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__4 
       (.I0(col_wait_r_reg_0),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    \starve_limit_cntr_r[3]_i_2__4 
       (.I0(req_bank_rdy_r),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(Q[2]),
        .I3(\starve_limit_cntr_r[3]_i_4__4_n_0 ),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \starve_limit_cntr_r[3]_i_3__4 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \starve_limit_cntr_r[3]_i_4__4 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[3]),
        .O(\starve_limit_cntr_r[3]_i_4__4_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized5
   (act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    rtp_timer_r,
    \grant_r_reg[6] ,
    \grant_r_reg[6]_0 ,
    \grant_r_reg[6]_1 ,
    rtc,
    demand_priority_r_reg_1,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    \order_q_r_reg[0] ,
    \order_q_r_reg[0]_0 ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    bm_end_r1_reg_2,
    \rd_this_rank_r_reg[0]_0 ,
    req_bank_rdy_r_reg_0,
    in0,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_1 ,
    \rtp_timer_r_reg[0]_0 ,
    Q,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    demanded_prior_r_reg_6,
    demanded_prior_r_reg_7,
    \grant_r_reg[6]_2 ,
    \grant_r_reg[6]_3 ,
    adv_order_q,
    \grant_r_reg[6]_4 ,
    demand_priority_r_reg_2,
    demand_priority_r_reg_3,
    col_wait_r_reg_0,
    pre_bm_end_r_reg,
    act_wait_r_lcl_reg_2,
    act_wait_r_lcl_reg_3,
    \rnk_config_strobe_r[0]_i_7 ,
    demanded_prior_r_reg_8,
    pre_bm_end_r_reg_0,
    pass_open_bank_ns,
    pre_wait_r_reg_0,
    ras_timer_zero_r_reg_2,
    wait_for_maint_r,
    demand_act_priority_r_reg_1,
    idle_r,
    tail_r,
    accept_req,
    rb_hit_busy_r,
    demand_priority_r_reg_4,
    q_has_rd,
    \starve_limit_cntr_r_reg[0]_0 ,
    \grant_r_reg[2] ,
    granted_row_r_reg,
    \grant_r_reg[6]_5 ,
    \grant_r_reg[6]_6 ,
    \grant_r_reg[6]_7 ,
    D);
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output rtp_timer_r;
  output \grant_r_reg[6] ;
  output \grant_r_reg[6]_0 ;
  output \grant_r_reg[6]_1 ;
  output [0:0]rtc;
  output demand_priority_r_reg_1;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output bm_end_r1_reg_0;
  output bm_end_r1_reg_1;
  output act_wait_r_lcl_reg_1;
  output demand_act_priority_r_reg_0;
  output \compute_tail.tail_r_lcl_reg ;
  output \order_q_r_reg[0] ;
  output \order_q_r_reg[0]_0 ;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  input [0:0]bm_end_r1_reg_2;
  input \rd_this_rank_r_reg[0]_0 ;
  input req_bank_rdy_r_reg_0;
  input in0;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_1 ;
  input \rtp_timer_r_reg[0]_0 ;
  input [0:0]Q;
  input demanded_prior_r_reg_0;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input demanded_prior_r_reg_6;
  input demanded_prior_r_reg_7;
  input \grant_r_reg[6]_2 ;
  input [0:0]\grant_r_reg[6]_3 ;
  input adv_order_q;
  input \grant_r_reg[6]_4 ;
  input demand_priority_r_reg_2;
  input demand_priority_r_reg_3;
  input col_wait_r_reg_0;
  input [0:0]pre_bm_end_r_reg;
  input act_wait_r_lcl_reg_2;
  input act_wait_r_lcl_reg_3;
  input \rnk_config_strobe_r[0]_i_7 ;
  input demanded_prior_r_reg_8;
  input pre_bm_end_r_reg_0;
  input pass_open_bank_ns;
  input pre_wait_r_reg_0;
  input ras_timer_zero_r_reg_2;
  input wait_for_maint_r;
  input demand_act_priority_r_reg_1;
  input [0:0]idle_r;
  input tail_r;
  input accept_req;
  input [0:0]rb_hit_busy_r;
  input demand_priority_r_reg_4;
  input q_has_rd;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input [1:0]\grant_r_reg[2] ;
  input granted_row_r_reg;
  input \grant_r_reg[6]_5 ;
  input \grant_r_reg[6]_6 ;
  input \grant_r_reg[6]_7 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]Q;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__2_n_0;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire act_wait_r_lcl_reg_3;
  wire adv_order_q;
  wire bm_end_r1;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire [0:0]bm_end_r1_reg_2;
  wire clear;
  wire col_wait_r;
  wire col_wait_r_i_1__5_n_0;
  wire col_wait_r_reg_0;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r_i_3__5_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demand_priority_r_reg_4;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire demanded_prior_r_reg_7;
  wire demanded_prior_r_reg_8;
  wire [1:0]\grant_r_reg[2] ;
  wire \grant_r_reg[6] ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[6]_2 ;
  wire [0:0]\grant_r_reg[6]_3 ;
  wire \grant_r_reg[6]_4 ;
  wire \grant_r_reg[6]_5 ;
  wire \grant_r_reg[6]_6 ;
  wire \grant_r_reg[6]_7 ;
  wire granted_row_r_reg;
  wire [0:0]idle_r;
  wire in0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire [3:0]p_0_in;
  wire pass_open_bank_ns;
  wire pre_bm_end_ns;
  wire [0:0]pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__5_n_0;
  wire pre_wait_r_reg_0;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire \rd_this_rank_r_reg[0]_1 ;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg_0;
  wire \rnk_config_strobe_r[0]_i_7 ;
  wire [0:0]rtc;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0]_0 ;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__5_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    act_wait_r_lcl_i_1__5
       (.I0(act_wait_r_lcl_i_2__2_n_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(bm_end_r1_reg_2),
        .I3(act_wait_r_lcl_reg_2),
        .I4(act_wait_r_lcl_reg_3),
        .I5(bm_end_r1),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    act_wait_r_lcl_i_2__2
       (.I0(pre_bm_end_r_reg),
        .I1(act_wait_r_lcl_reg_0),
        .I2(col_wait_r_reg_0),
        .O(act_wait_r_lcl_i_2__2_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__5
       (.I0(tail_r),
        .I1(accept_req),
        .I2(rb_hit_busy_r),
        .I3(col_wait_r),
        .I4(Q),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(bm_end_r1_reg_2),
        .Q(bm_end_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    col_wait_r_i_1__5
       (.I0(col_wait_r_reg_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(pre_bm_end_r_reg),
        .I3(Q),
        .I4(col_wait_r),
        .O(col_wait_r_i_1__5_n_0));
  FDRE col_wait_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(col_wait_r_i_1__5_n_0),
        .Q(col_wait_r),
        .R(in0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1__5
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(wait_for_maint_r),
        .I3(demand_act_priority_r_reg_1),
        .I4(act_wait_r_lcl_reg_0),
        .I5(idle_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AA0000)) 
    demand_priority_r_i_1__5
       (.I0(col_wait_r_i_1__5_n_0),
        .I1(demand_priority_r_reg_2),
        .I2(demand_priority_r_reg_0),
        .I3(demand_priority_r_i_3__5_n_0),
        .I4(demand_priority_r_reg_3),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    demand_priority_r_i_3__5
       (.I0(\starve_limit_cntr_r[3]_i_4__5_n_0 ),
        .I1(demand_priority_r_reg_4),
        .I2(q_has_rd),
        .I3(req_bank_rdy_r),
        .I4(Q),
        .I5(\starve_limit_cntr_r_reg[0]_0 ),
        .O(demand_priority_r_i_3__5_n_0));
  FDRE demand_priority_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    demanded_prior_r_i_1__5
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r),
        .I2(demanded_prior_r_reg_8),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    demanded_prior_r_i_2__2
       (.I0(\grant_r_reg[6] ),
        .I1(demanded_prior_r_reg_5),
        .I2(demanded_prior_r_reg_2),
        .I3(demanded_prior_r_reg_1),
        .I4(demanded_prior_r_reg_6),
        .I5(demanded_prior_r_reg_7),
        .O(\grant_r_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    demanded_prior_r_i_2__6
       (.I0(\grant_r_reg[6] ),
        .I1(demanded_prior_r_reg_0),
        .I2(demanded_prior_r_reg_1),
        .I3(demanded_prior_r_reg_2),
        .I4(demanded_prior_r_reg_3),
        .I5(demanded_prior_r_reg_4),
        .O(\grant_r_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h04)) 
    demanded_prior_r_i_5__0
       (.I0(Q),
        .I1(demand_priority_r_reg_0),
        .I2(demanded_prior_r),
        .O(\grant_r_reg[6] ));
  FDRE demanded_prior_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[2]_i_2 
       (.I0(rtc),
        .I1(\grant_r_reg[2] [1]),
        .O(\order_q_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[3]_i_3__0 
       (.I0(rtc),
        .I1(\grant_r_reg[2] [0]),
        .O(\order_q_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[5]_i_20 
       (.I0(demand_act_priority_r),
        .I1(pre_bm_end_r_reg),
        .O(demand_act_priority_r_reg_0));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \grant_r[6]_i_4 
       (.I0(demand_priority_r_reg_1),
        .I1(\grant_r_reg[6]_2 ),
        .I2(\grant_r_reg[6]_3 ),
        .I3(adv_order_q),
        .I4(\grant_r_reg[6]_4 ),
        .I5(col_wait_r),
        .O(rtc));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    \grant_r[6]_i_4__1 
       (.I0(\grant_r_reg[6]_5 ),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(pre_bm_end_r_reg_0),
        .I4(\grant_r_reg[6]_6 ),
        .I5(\grant_r_reg[6]_7 ),
        .O(ras_timer_zero_r_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    granted_row_r_i_3
       (.I0(ras_timer_zero_r_reg_1),
        .I1(granted_row_r_reg),
        .O(ras_timer_zero_r_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(in0));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    pre_bm_end_r_i_1__5
       (.I0(pre_passing_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(pre_bm_end_r_reg),
        .I4(pre_bm_end_r_reg_0),
        .O(pre_bm_end_ns));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1__5
       (.I0(pass_open_bank_ns),
        .I1(Q),
        .I2(rtp_timer_r),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001011110010)) 
    pre_wait_r_i_1__5
       (.I0(pass_open_bank_ns),
        .I1(pre_wait_r_reg_0),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2__5_n_0),
        .I4(rtp_timer_r),
        .I5(act_wait_r_lcl_reg_2),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2__5
       (.I0(pre_bm_end_r_reg_0),
        .I1(pre_bm_end_r_reg),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(pre_wait_r_i_2__5_n_0));
  FDRE pre_wait_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    \ras_timer_r[0]_i_2__5 
       (.I0(bm_end_r1),
        .I1(pre_wait_r_reg_0),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(\rd_this_rank_r_reg[0]_1 ),
        .I5(Q),
        .O(bm_end_r1_reg_0));
  LUT6 #(
    .INIT(64'h1010010011111111)) 
    \ras_timer_r[1]_i_2__5 
       (.I0(bm_end_r1),
        .I1(pre_wait_r_reg_0),
        .I2(ras_timer_r[1]),
        .I3(act_wait_r_lcl_reg_1),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_zero_r_reg_2),
        .O(bm_end_r1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ras_timer_r[1]_i_6__5 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(pre_bm_end_r_reg),
        .O(act_wait_r_lcl_reg_1));
  FDRE \ras_timer_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    ras_timer_zero_r_i_1__5
       (.I0(bm_end_r1_reg_0),
        .I1(bm_end_r1_reg_1),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_1 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(req_bank_rdy_r_reg_0),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \rnk_config_strobe_r[0]_i_21 
       (.I0(demand_priority_r_reg_0),
        .I1(\rnk_config_strobe_r[0]_i_7 ),
        .I2(demanded_prior_r_reg_5),
        .I3(demanded_prior_r_reg_6),
        .I4(demanded_prior_r_reg_7),
        .I5(demanded_prior_r_reg_1),
        .O(demand_priority_r_reg_1));
  FDRE \rtp_timer_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\rtp_timer_r_reg[0]_0 ),
        .Q(rtp_timer_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__5 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__5 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1__5 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__5 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    \starve_limit_cntr_r[3]_i_2__5 
       (.I0(\starve_limit_cntr_r[3]_i_4__5_n_0 ),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(Q),
        .I3(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3__5 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \starve_limit_cntr_r[3]_i_4__5 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(\starve_limit_cntr_r[3]_i_4__5_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(\rd_this_rank_r_reg[0]_0 ),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_bank_state__parameterized6
   (bm_end_r1_0,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    rtp_timer_r,
    \ras_timer_r_reg[1]_0 ,
    col_wait_r_reg_0,
    demand_priority_r_reg_1,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    demand_act_priority_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    ras_timer_zero_r_reg_0,
    bm_end_r1_reg_0,
    req_wr_r_lcl_reg,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    ras_timer_zero_r_reg_1,
    bm_end,
    \starve_limit_cntr_r_reg[3]_0 ,
    act_wait_ns,
    p_14_in,
    demand_priority_ns,
    in0,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    col_wait_r_reg_1,
    \rtp_timer_r_reg[0]_0 ,
    ras_timer_zero_r_reg_2,
    \starve_limit_cntr_r_reg[0]_0 ,
    ras_timer_zero_r_reg_3,
    \grant_r_reg[7] ,
    \grant_r_reg[7]_0 ,
    \grant_r_reg[7]_1 ,
    adv_order_q,
    \rnk_config_strobe_r[0]_i_7 ,
    \rnk_config_strobe_r[0]_i_7_0 ,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    \rnk_config_strobe_r[0]_i_7_1 ,
    demanded_prior_r_reg_4,
    pre_bm_end_r_reg,
    pre_bm_end_r_reg_0,
    pass_open_bank_ns,
    pre_wait_r_reg_0,
    pass_open_bank_r,
    idle_r,
    demand_act_priority_r_reg_1,
    wait_for_maint_r,
    tail_r,
    rb_hit_busy_r,
    accept_req,
    demand_priority_r_i_2__6,
    q_has_rd,
    \starve_limit_cntr_r_reg[0]_1 ,
    demanded_prior_r_reg_5,
    demanded_prior_r_reg_6,
    demanded_prior_r_reg_7,
    \grant_r_reg[7]_2 ,
    \grant_r_reg[7]_3 ,
    \grant_r_reg[7]_4 ,
    D);
  output bm_end_r1_0;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output rtp_timer_r;
  output \ras_timer_r_reg[1]_0 ;
  output [0:0]col_wait_r_reg_0;
  output demand_priority_r_reg_1;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output demand_act_priority_r_reg_0;
  output \compute_tail.tail_r_lcl_reg ;
  output ras_timer_zero_r_reg_0;
  output bm_end_r1_reg_0;
  output req_wr_r_lcl_reg;
  output demanded_prior_r_reg_0;
  output demanded_prior_r_reg_1;
  output ras_timer_zero_r_reg_1;
  input [0:0]bm_end;
  input \starve_limit_cntr_r_reg[3]_0 ;
  input act_wait_ns;
  input p_14_in;
  input demand_priority_ns;
  input in0;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input col_wait_r_reg_1;
  input \rtp_timer_r_reg[0]_0 ;
  input ras_timer_zero_r_reg_2;
  input [0:0]\starve_limit_cntr_r_reg[0]_0 ;
  input ras_timer_zero_r_reg_3;
  input \grant_r_reg[7] ;
  input \grant_r_reg[7]_0 ;
  input [0:0]\grant_r_reg[7]_1 ;
  input adv_order_q;
  input \rnk_config_strobe_r[0]_i_7 ;
  input \rnk_config_strobe_r[0]_i_7_0 ;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input \rnk_config_strobe_r[0]_i_7_1 ;
  input demanded_prior_r_reg_4;
  input [0:0]pre_bm_end_r_reg;
  input pre_bm_end_r_reg_0;
  input pass_open_bank_ns;
  input pre_wait_r_reg_0;
  input pass_open_bank_r;
  input [0:0]idle_r;
  input demand_act_priority_r_reg_1;
  input wait_for_maint_r;
  input tail_r;
  input [0:0]rb_hit_busy_r;
  input accept_req;
  input demand_priority_r_i_2__6;
  input q_has_rd;
  input \starve_limit_cntr_r_reg[0]_1 ;
  input demanded_prior_r_reg_5;
  input demanded_prior_r_reg_6;
  input demanded_prior_r_reg_7;
  input \grant_r_reg[7]_2 ;
  input \grant_r_reg[7]_3 ;
  input \grant_r_reg[7]_4 ;
  input [1:0]D;

  wire [1:0]D;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire [0:0]bm_end;
  wire bm_end_r1_0;
  wire bm_end_r1_reg_0;
  wire clear;
  wire col_wait_r;
  wire [0:0]col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r_i_2__6;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire demanded_prior_r_reg_7;
  wire \grant_r_reg[7] ;
  wire \grant_r_reg[7]_0 ;
  wire [0:0]\grant_r_reg[7]_1 ;
  wire \grant_r_reg[7]_2 ;
  wire \grant_r_reg[7]_3 ;
  wire \grant_r_reg[7]_4 ;
  wire [0:0]idle_r;
  wire in0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [3:0]p_0_in;
  wire p_14_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire [0:0]pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__6_n_0;
  wire pre_wait_r_reg_0;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire \ras_timer_r_reg[1]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire req_bank_rdy_r;
  wire req_wr_r_lcl_reg;
  wire \rnk_config_strobe_r[0]_i_7 ;
  wire \rnk_config_strobe_r[0]_i_7_0 ;
  wire \rnk_config_strobe_r[0]_i_7_1 ;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0]_0 ;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__6_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire [0:0]\starve_limit_cntr_r_reg[0]_0 ;
  wire \starve_limit_cntr_r_reg[0]_1 ;
  wire \starve_limit_cntr_r_reg[3]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  FDRE act_wait_r_lcl_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__6
       (.I0(tail_r),
        .I1(rb_hit_busy_r),
        .I2(accept_req),
        .I3(col_wait_r),
        .I4(\starve_limit_cntr_r_reg[0]_0 ),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1_0),
        .R(1'b0));
  FDRE col_wait_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(col_wait_r_reg_1),
        .Q(col_wait_r),
        .R(in0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1__6
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(idle_r),
        .I3(act_wait_r_lcl_reg_0),
        .I4(demand_act_priority_r_reg_1),
        .I5(wait_for_maint_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    demand_priority_r_i_3__6
       (.I0(\starve_limit_cntr_r[3]_i_4__6_n_0 ),
        .I1(demand_priority_r_i_2__6),
        .I2(q_has_rd),
        .I3(req_bank_rdy_r),
        .I4(\starve_limit_cntr_r_reg[0]_0 ),
        .I5(\starve_limit_cntr_r_reg[0]_1 ),
        .O(req_wr_r_lcl_reg));
  FDRE demand_priority_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h45)) 
    demanded_prior_r_i_1__6
       (.I0(demanded_prior_r_reg_4),
        .I1(demanded_prior_r),
        .I2(demand_priority_r_reg_0),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    demanded_prior_r_i_2__3
       (.I0(demanded_prior_r_reg_0),
        .I1(demanded_prior_r_reg_5),
        .I2(demanded_prior_r_reg_6),
        .I3(demanded_prior_r_reg_7),
        .I4(demanded_prior_r_reg_3),
        .I5(demanded_prior_r_reg_2),
        .O(demanded_prior_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h04)) 
    demanded_prior_r_i_6
       (.I0(demanded_prior_r),
        .I1(demand_priority_r_reg_0),
        .I2(\starve_limit_cntr_r_reg[0]_0 ),
        .O(demanded_prior_r_reg_0));
  FDRE demanded_prior_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \grant_r[6]_i_13__0 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .O(ras_timer_zero_r_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[6]_i_15 
       (.I0(demand_act_priority_r),
        .I1(pre_bm_end_r_reg),
        .O(demand_act_priority_r_reg_0));
  LUT6 #(
    .INIT(64'h00000000FF080000)) 
    \grant_r[7]_i_6__0 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(pre_bm_end_r_reg_0),
        .I3(\grant_r_reg[7]_2 ),
        .I4(\grant_r_reg[7]_3 ),
        .I5(\grant_r_reg[7]_4 ),
        .O(ras_timer_zero_r_reg_1));
  LUT6 #(
    .INIT(64'h0080008000000080)) 
    \grant_r[7]_i_7 
       (.I0(demand_priority_r_reg_1),
        .I1(\grant_r_reg[7] ),
        .I2(col_wait_r),
        .I3(\grant_r_reg[7]_0 ),
        .I4(\grant_r_reg[7]_1 ),
        .I5(adv_order_q),
        .O(col_wait_r_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(in0));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    pre_bm_end_r_i_1__6
       (.I0(pre_passing_open_bank_ns),
        .I1(pre_bm_end_r_reg),
        .I2(pre_bm_end_r_reg_0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_bm_end_ns));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1__6
       (.I0(pass_open_bank_ns),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(rtp_timer_r),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001011110010)) 
    pre_wait_r_i_1__6
       (.I0(pass_open_bank_ns),
        .I1(pre_wait_r_reg_0),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2__6_n_0),
        .I4(rtp_timer_r),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2__6
       (.I0(pre_wait_r),
        .I1(ras_timer_zero_r),
        .I2(pre_bm_end_r_reg_0),
        .I3(pre_bm_end_r_reg),
        .O(pre_wait_r_i_2__6_n_0));
  FDRE pre_wait_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    \ras_timer_r[0]_i_3__6 
       (.I0(bm_end_r1_0),
        .I1(pre_wait_r_reg_0),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(\rd_this_rank_r_reg[0]_0 ),
        .I5(\starve_limit_cntr_r_reg[0]_0 ),
        .O(bm_end_r1_reg_0));
  LUT6 #(
    .INIT(64'h76007676FFFFFFFF)) 
    \ras_timer_r[1]_i_3__6 
       (.I0(ras_timer_r[1]),
        .I1(ras_timer_r[0]),
        .I2(ras_timer_zero_r_reg_2),
        .I3(\rd_this_rank_r_reg[0]_0 ),
        .I4(\starve_limit_cntr_r_reg[0]_0 ),
        .I5(ras_timer_zero_r_reg_3),
        .O(\ras_timer_r_reg[1]_0 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ras_timer_zero_r_i_1__6
       (.I0(\ras_timer_r_reg[1]_0 ),
        .I1(bm_end_r1_reg_0),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(p_14_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \rnk_config_strobe_r[0]_i_23 
       (.I0(demand_priority_r_reg_0),
        .I1(\rnk_config_strobe_r[0]_i_7 ),
        .I2(\rnk_config_strobe_r[0]_i_7_0 ),
        .I3(demanded_prior_r_reg_2),
        .I4(demanded_prior_r_reg_3),
        .I5(\rnk_config_strobe_r[0]_i_7_1 ),
        .O(demand_priority_r_reg_1));
  FDRE \rtp_timer_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(\rtp_timer_r_reg[0]_0 ),
        .Q(rtp_timer_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__6 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__6 
       (.I0(starve_limit_cntr_r_reg[1]),
        .I1(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1__6 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__6 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    \starve_limit_cntr_r[3]_i_2__6 
       (.I0(\starve_limit_cntr_r[3]_i_4__6_n_0 ),
        .I1(\starve_limit_cntr_r_reg[0]_1 ),
        .I2(\starve_limit_cntr_r_reg[0]_0 ),
        .I3(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3__6 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \starve_limit_cntr_r[3]_i_4__6 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(\starve_limit_cntr_r[3]_i_4__6_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(\starve_limit_cntr_r_reg[3]_0 ),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_clk_ibuf" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_clk_ibuf
   (mmcm_clk,
    sys_clk_i);
  output mmcm_clk;
  input sys_clk_i;

  wire sys_clk_i;
  (* RTL_KEEP = "true" *) (* syn_keep = "true" *) wire sys_clk_ibufg;

  assign mmcm_clk = sys_clk_ibufg;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \se_input_clk.u_ibufg_sys_clk 
       (.I(sys_clk_i),
        .O(sys_clk_ibufg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_col_mach" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_col_mach
   (DIC,
    \read_fifo.head_r_reg[1]_0 ,
    mc_wrdata_en_ns,
    wr_data_en_ns,
    wr_data_offset_ns,
    p_0_in,
    mc_ref_zq_wip_ns,
    Q,
    mc_read_idle_ns,
    \read_fifo.fifo_out_data_r_reg[5]_0 ,
    DIA,
    col_data_buf_addr,
    mc_cmd,
    offset_ns0,
    col_rd_wr,
    \read_fifo.head_r_reg[1]_1 ,
    \read_fifo.head_r_reg[0]_0 ,
    \read_fifo.head_r_reg[4]_0 ,
    \read_fifo.head_r_reg[4]_1 ,
    maint_ref_zq_wip,
    mc_read_idle_r_reg,
    \read_fifo.tail_r_reg[0]_0 ,
    \read_fifo.tail_r_reg[1]_0 ,
    \read_fifo.tail_r_reg[3]_0 ,
    \read_fifo.tail_r_reg[4]_0 );
  output [0:0]DIC;
  output [1:0]\read_fifo.head_r_reg[1]_0 ;
  output mc_wrdata_en_ns;
  output wr_data_en_ns;
  output wr_data_offset_ns;
  output p_0_in;
  output mc_ref_zq_wip_ns;
  output [0:0]Q;
  output mc_read_idle_ns;
  input \read_fifo.fifo_out_data_r_reg[5]_0 ;
  input [1:0]DIA;
  input [2:0]col_data_buf_addr;
  input [0:0]mc_cmd;
  input offset_ns0;
  input col_rd_wr;
  input \read_fifo.head_r_reg[1]_1 ;
  input \read_fifo.head_r_reg[0]_0 ;
  input \read_fifo.head_r_reg[4]_0 ;
  input \read_fifo.head_r_reg[4]_1 ;
  input maint_ref_zq_wip;
  input mc_read_idle_r_reg;
  input \read_fifo.tail_r_reg[0]_0 ;
  input \read_fifo.tail_r_reg[1]_0 ;
  input \read_fifo.tail_r_reg[3]_0 ;
  input \read_fifo.tail_r_reg[4]_0 ;

  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]Q;
  wire [2:0]col_data_buf_addr;
  wire col_rd_wr;
  wire col_rd_wr_r1;
  wire col_rd_wr_r2;
  wire maint_ref_zq_wip;
  wire [0:0]mc_cmd;
  wire mc_read_idle_ns;
  wire mc_read_idle_r_i_2_n_0;
  wire mc_read_idle_r_reg;
  wire mc_ref_zq_wip_ns;
  wire mc_wrdata_en_ns;
  wire offset_ns0;
  wire offset_r2;
  wire p_0_in;
  wire [5:0]\read_fifo.fifo_out_data_ns ;
  wire \read_fifo.fifo_out_data_r_reg[5]_0 ;
  wire \read_fifo.head_r[2]_i_1_n_0 ;
  wire \read_fifo.head_r[3]_i_1_n_0 ;
  wire \read_fifo.head_r[4]_i_1_n_0 ;
  wire [4:2]\read_fifo.head_r_reg ;
  wire \read_fifo.head_r_reg[0]_0 ;
  wire [1:0]\read_fifo.head_r_reg[1]_0 ;
  wire \read_fifo.head_r_reg[1]_1 ;
  wire \read_fifo.head_r_reg[4]_0 ;
  wire \read_fifo.head_r_reg[4]_1 ;
  wire [4:0]\read_fifo.tail_ns ;
  wire [4:1]\read_fifo.tail_r_reg ;
  wire \read_fifo.tail_r_reg[0]_0 ;
  wire \read_fifo.tail_r_reg[1]_0 ;
  wire \read_fifo.tail_r_reg[3]_0 ;
  wire \read_fifo.tail_r_reg[4]_0 ;
  wire sent_col_r2;
  wire wr_data_en_ns;
  wire wr_data_offset_ns;
  wire [1:0]\NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \data_valid_2_1.offset_r_reg[0] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(offset_ns0),
        .Q(DIC),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    mc_read_idle_r_i_1
       (.I0(mc_read_idle_r_reg),
        .I1(\read_fifo.tail_r_reg [2]),
        .I2(\read_fifo.head_r_reg [2]),
        .I3(Q),
        .I4(\read_fifo.head_r_reg[1]_0 [0]),
        .I5(mc_read_idle_r_i_2_n_0),
        .O(mc_read_idle_ns));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    mc_read_idle_r_i_2
       (.I0(\read_fifo.head_r_reg [3]),
        .I1(\read_fifo.tail_r_reg [3]),
        .I2(\read_fifo.head_r_reg [4]),
        .I3(\read_fifo.tail_r_reg [4]),
        .I4(\read_fifo.tail_r_reg [1]),
        .I5(\read_fifo.head_r_reg[1]_0 [1]),
        .O(mc_read_idle_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    mc_ref_zq_wip_r_i_1
       (.I0(maint_ref_zq_wip),
        .I1(\read_fifo.tail_r_reg [2]),
        .I2(\read_fifo.head_r_reg [2]),
        .I3(Q),
        .I4(\read_fifo.head_r_reg[1]_0 [0]),
        .I5(mc_read_idle_r_i_2_n_0),
        .O(mc_ref_zq_wip_ns));
  FDRE \offset_pipe_0.col_rd_wr_r1_reg 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(col_rd_wr),
        .Q(col_rd_wr_r1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_pipe_0.offset_r1_reg[0] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(DIC),
        .Q(wr_data_offset_ns),
        .R(1'b0));
  FDRE \offset_pipe_1.col_rd_wr_r2_reg 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(col_rd_wr_r1),
        .Q(col_rd_wr_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_pipe_1.offset_r2_reg[0] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(wr_data_offset_ns),
        .Q(offset_r2),
        .R(1'b0));
  FDRE \read_fifo.fifo_out_data_r_reg[5] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(\read_fifo.fifo_out_data_ns [5]),
        .Q(p_0_in),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \read_fifo.fifo_ram[0].RAM32M0 
       (.ADDRA(\read_fifo.tail_ns ),
        .ADDRB(\read_fifo.tail_ns ),
        .ADDRC(\read_fifo.tail_ns ),
        .ADDRD({\read_fifo.head_r_reg ,\read_fifo.head_r_reg[1]_0 }),
        .DIA(DIA),
        .DIB(col_data_buf_addr[2:1]),
        .DIC({col_data_buf_addr[0],DIC}),
        .DID({1'b0,1'b0}),
        .DOA(\read_fifo.fifo_out_data_ns [5:4]),
        .DOB(\read_fifo.fifo_out_data_ns [3:2]),
        .DOC(\read_fifo.fifo_out_data_ns [1:0]),
        .DOD(\NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .WE(1'b1));
  LUT6 #(
    .INIT(64'h00000000F7FF0800)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_5 
       (.I0(\read_fifo.tail_r_reg [2]),
        .I1(\read_fifo.tail_r_reg [1]),
        .I2(\read_fifo.tail_r_reg[4]_0 ),
        .I3(\read_fifo.tail_r_reg [3]),
        .I4(\read_fifo.tail_r_reg [4]),
        .I5(\read_fifo.tail_r_reg[3]_0 ),
        .O(\read_fifo.tail_ns [4]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_6 
       (.I0(Q),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(\read_fifo.tail_r_reg [1]),
        .I3(\read_fifo.tail_r_reg [2]),
        .I4(\read_fifo.tail_r_reg [3]),
        .I5(\read_fifo.tail_r_reg[3]_0 ),
        .O(\read_fifo.tail_ns [3]));
  LUT5 #(
    .INIT(32'h00007F80)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_7 
       (.I0(\read_fifo.tail_r_reg [1]),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(Q),
        .I3(\read_fifo.tail_r_reg [2]),
        .I4(\read_fifo.tail_r_reg[1]_0 ),
        .O(\read_fifo.tail_ns [2]));
  LUT4 #(
    .INIT(16'h0078)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_8 
       (.I0(Q),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(\read_fifo.tail_r_reg [1]),
        .I3(\read_fifo.tail_r_reg[1]_0 ),
        .O(\read_fifo.tail_ns [1]));
  LUT3 #(
    .INIT(8'h06)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_9 
       (.I0(Q),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(\read_fifo.tail_r_reg[3]_0 ),
        .O(\read_fifo.tail_ns [0]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'h00B4)) 
    \read_fifo.head_r[2]_i_1 
       (.I0(\read_fifo.head_r_reg[4]_0 ),
        .I1(\read_fifo.head_r_reg[1]_0 [1]),
        .I2(\read_fifo.head_r_reg [2]),
        .I3(\read_fifo.head_r_reg[4]_1 ),
        .O(\read_fifo.head_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT5 #(
    .INIT(32'h0000DF20)) 
    \read_fifo.head_r[3]_i_1 
       (.I0(\read_fifo.head_r_reg[1]_0 [1]),
        .I1(\read_fifo.head_r_reg[4]_0 ),
        .I2(\read_fifo.head_r_reg [2]),
        .I3(\read_fifo.head_r_reg [3]),
        .I4(\read_fifo.head_r_reg[4]_1 ),
        .O(\read_fifo.head_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFFF2000)) 
    \read_fifo.head_r[4]_i_1 
       (.I0(\read_fifo.head_r_reg[1]_0 [1]),
        .I1(\read_fifo.head_r_reg[4]_0 ),
        .I2(\read_fifo.head_r_reg [2]),
        .I3(\read_fifo.head_r_reg [3]),
        .I4(\read_fifo.head_r_reg [4]),
        .I5(\read_fifo.head_r_reg[4]_1 ),
        .O(\read_fifo.head_r[4]_i_1_n_0 ));
  FDRE \read_fifo.head_r_reg[0] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(\read_fifo.head_r_reg[0]_0 ),
        .Q(\read_fifo.head_r_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \read_fifo.head_r_reg[1] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(\read_fifo.head_r_reg[1]_1 ),
        .Q(\read_fifo.head_r_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \read_fifo.head_r_reg[2] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(\read_fifo.head_r[2]_i_1_n_0 ),
        .Q(\read_fifo.head_r_reg [2]),
        .R(1'b0));
  FDRE \read_fifo.head_r_reg[3] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(\read_fifo.head_r[3]_i_1_n_0 ),
        .Q(\read_fifo.head_r_reg [3]),
        .R(1'b0));
  FDRE \read_fifo.head_r_reg[4] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(\read_fifo.head_r[4]_i_1_n_0 ),
        .Q(\read_fifo.head_r_reg [4]),
        .R(1'b0));
  FDRE \read_fifo.tail_r_reg[0] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(\read_fifo.tail_ns [0]),
        .Q(Q),
        .R(1'b0));
  FDRE \read_fifo.tail_r_reg[1] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(\read_fifo.tail_ns [1]),
        .Q(\read_fifo.tail_r_reg [1]),
        .R(1'b0));
  FDRE \read_fifo.tail_r_reg[2] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(\read_fifo.tail_ns [2]),
        .Q(\read_fifo.tail_r_reg [2]),
        .R(1'b0));
  FDRE \read_fifo.tail_r_reg[3] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(\read_fifo.tail_ns [3]),
        .Q(\read_fifo.tail_r_reg [3]),
        .R(1'b0));
  FDRE \read_fifo.tail_r_reg[4] 
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(\read_fifo.tail_ns [4]),
        .Q(\read_fifo.tail_r_reg [4]),
        .R(1'b0));
  FDRE sent_col_r2_reg
       (.C(\read_fifo.fifo_out_data_r_reg[5]_0 ),
        .CE(1'b1),
        .D(mc_cmd),
        .Q(sent_col_r2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    wr_data_en
       (.I0(wr_data_offset_ns),
        .I1(mc_cmd),
        .I2(col_rd_wr_r1),
        .O(wr_data_en_ns));
  LUT3 #(
    .INIT(8'h0E)) 
    wrdata_en
       (.I0(offset_r2),
        .I1(sent_col_r2),
        .I2(col_rd_wr_r2),
        .O(mc_wrdata_en_ns));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_group_io
   (D1,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    out_dq_2,
    mem_dq_ts,
    out_dm_0,
    out_dq_0,
    out_dq_6,
    out_dq_3,
    out_dq_1,
    out_dq_4,
    out_dq_7,
    out_dq_5,
    mem_dqs_out,
    mem_dqs_ts,
    \input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ,
    \input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ,
    mem_dq_in,
    idelay_inc,
    LD0,
    \input_[1].iserdes_dq_.idelay_dq.idelaye2_1 ,
    \input_[9].iserdes_dq_.iserdesdq_0 ,
    CLKB0,
    iserdes_clkdiv,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    of_dqbus,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS);
  output [3:0]D1;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output [3:0]D9;
  output out_dq_2;
  output [8:0]mem_dq_ts;
  output out_dm_0;
  output out_dq_0;
  output out_dq_6;
  output out_dq_3;
  output out_dq_1;
  output out_dq_4;
  output out_dq_7;
  output out_dq_5;
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  input \input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ;
  input \input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input \input_[1].iserdes_dq_.idelay_dq.idelaye2_1 ;
  input \input_[9].iserdes_dq_.iserdesdq_0 ;
  input CLKB0;
  input iserdes_clkdiv;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input [35:0]of_dqbus;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;

  wire CLKB0;
  wire [0:0]CTSBUS;
  wire [3:0]D1;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire LD0;
  wire data_in_dly_1;
  wire data_in_dly_3;
  wire data_in_dly_4;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire data_in_dly_7;
  wire data_in_dly_8;
  wire data_in_dly_9;
  wire idelay_inc;
  wire \input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ;
  wire \input_[1].iserdes_dq_.idelay_dq.idelaye2_1 ;
  wire \input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ;
  wire \input_[9].iserdes_dq_.iserdesdq_0 ;
  wire iserdes_clkdiv;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire [35:0]of_dqbus;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire out_dm_0;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire po_oserdes_rst;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(mem_dqs_out),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(mem_dqs_ts),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2 
       (.C(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CE(\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_1),
        .IDATAIN(mem_dq_in[0]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[1].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[1].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[0]),
        .DDLY(data_in_dly_1),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D1[3]),
        .Q2(D1[2]),
        .Q3(D1[1]),
        .Q4(D1[0]),
        .Q5(\NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[3].iserdes_dq_.idelay_dq.idelaye2 
       (.C(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CE(\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_3),
        .IDATAIN(mem_dq_in[1]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[1].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[3].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[1]),
        .DDLY(data_in_dly_3),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D3[3]),
        .Q2(D3[2]),
        .Q3(D3[1]),
        .Q4(D3[0]),
        .Q5(\NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[4].iserdes_dq_.idelay_dq.idelaye2 
       (.C(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CE(\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_4),
        .IDATAIN(mem_dq_in[2]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[1].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[2]),
        .DDLY(data_in_dly_4),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[5].iserdes_dq_.idelay_dq.idelaye2 
       (.C(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CE(\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(mem_dq_in[3]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[1].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[3]),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[6].iserdes_dq_.idelay_dq.idelaye2 
       (.C(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CE(\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(mem_dq_in[4]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[1].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[4]),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[7].iserdes_dq_.idelay_dq.idelaye2 
       (.C(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CE(\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_7),
        .IDATAIN(mem_dq_in[5]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[1].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[5]),
        .DDLY(data_in_dly_7),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[8].iserdes_dq_.idelay_dq.idelaye2 
       (.C(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CE(\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_8),
        .IDATAIN(mem_dq_in[6]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[1].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[8].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[6]),
        .DDLY(data_in_dly_8),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D8[3]),
        .Q2(D8[2]),
        .Q3(D8[1]),
        .Q4(D8[0]),
        .Q5(\NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[9].iserdes_dq_.idelay_dq.idelaye2 
       (.C(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CE(\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_9),
        .IDATAIN(mem_dq_in[7]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[1].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[9].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[7]),
        .DDLY(data_in_dly_9),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D9[3]),
        .Q2(D9[2]),
        .Q3(D9[1]),
        .Q4(D9[0]),
        .Q5(\NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[0]),
        .D2(of_dqbus[1]),
        .D3(of_dqbus[2]),
        .D4(of_dqbus[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_2),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[4]),
        .D2(of_dqbus[5]),
        .D3(of_dqbus[6]),
        .D4(of_dqbus[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dm_0),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[8]),
        .D2(of_dqbus[9]),
        .D3(of_dqbus[10]),
        .D4(of_dqbus[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_0),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[12]),
        .D2(of_dqbus[13]),
        .D3(of_dqbus[14]),
        .D4(of_dqbus[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_6),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[16]),
        .D2(of_dqbus[17]),
        .D3(of_dqbus[18]),
        .D4(of_dqbus[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_3),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[20]),
        .D2(of_dqbus[21]),
        .D3(of_dqbus[22]),
        .D4(of_dqbus[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_1),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[24]),
        .D2(of_dqbus[25]),
        .D3(of_dqbus[26]),
        .D4(of_dqbus[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_4),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[28]),
        .D2(of_dqbus[29]),
        .D3(of_dqbus[30]),
        .D4(of_dqbus[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_7),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[32]),
        .D2(of_dqbus[33]),
        .D3(of_dqbus[34]),
        .D4(of_dqbus[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_5),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
    \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_group_io__parameterized0
   (mem_dq_out,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [11:0]mem_dq_out;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [47:0]oserdes_dq;
  input po_oserdes_rst;

  wire [11:0]mem_dq_out;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [47:0]oserdes_dq;
  wire po_oserdes_rst;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[0].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[40]),
        .D2(oserdes_dq[41]),
        .D3(oserdes_dq[42]),
        .D4(oserdes_dq[43]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[10]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[44]),
        .D2(oserdes_dq[45]),
        .D3(oserdes_dq[46]),
        .D4(oserdes_dq[47]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[11]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[36]),
        .D2(oserdes_dq[37]),
        .D3(oserdes_dq[38]),
        .D4(oserdes_dq[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[9]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_group_io__parameterized1
   (D0,
    D1,
    D2,
    D4,
    D5,
    D6,
    D7,
    D8,
    out_dq_13,
    mem_dq_ts,
    out_dq_8,
    out_dq_15,
    out_dq_12,
    out_dq_10,
    out_dq_9,
    out_dq_11,
    out_dq_14,
    out_dm_1,
    mem_dqs_out,
    mem_dqs_ts,
    idelay_ld_rst,
    idelay_ld_rst_reg_0,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ,
    mem_dq_in,
    idelay_inc,
    LD0_0,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ,
    \input_[8].iserdes_dq_.iserdesdq_0 ,
    CLKB0_6,
    iserdes_clkdiv,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    of_dqbus,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS);
  output [3:0]D0;
  output [3:0]D1;
  output [3:0]D2;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output out_dq_13;
  output [8:0]mem_dq_ts;
  output out_dq_8;
  output out_dq_15;
  output out_dq_12;
  output out_dq_10;
  output out_dq_9;
  output out_dq_11;
  output out_dq_14;
  output out_dm_1;
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output idelay_ld_rst;
  input idelay_ld_rst_reg_0;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0_0;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ;
  input \input_[8].iserdes_dq_.iserdesdq_0 ;
  input CLKB0_6;
  input iserdes_clkdiv;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input [35:0]of_dqbus;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;

  wire CLKB0_6;
  wire [0:0]CTSBUS;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire LD0_0;
  wire data_in_dly_0;
  wire data_in_dly_1;
  wire data_in_dly_2;
  wire data_in_dly_4;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire data_in_dly_7;
  wire data_in_dly_8;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idelay_ld_rst_i_1_n_0;
  wire idelay_ld_rst_reg_0;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ;
  wire \input_[8].iserdes_dq_.iserdesdq_0 ;
  wire iserdes_clkdiv;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire [35:0]of_dqbus;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire out_dm_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_8;
  wire out_dq_9;
  wire po_oserdes_rst;
  wire rst_r3_reg_srl3_n_0;
  wire rst_r4;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(mem_dqs_out),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(mem_dqs_ts),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    idelay_ld_rst_i_1
       (.I0(rst_r4),
        .I1(idelay_ld_rst),
        .I2(\input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ),
        .O(idelay_ld_rst_i_1_n_0));
  FDRE idelay_ld_rst_reg
       (.C(idelay_ld_rst_reg_0),
        .CE(1'b1),
        .D(idelay_ld_rst_i_1_n_0),
        .Q(idelay_ld_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 
       (.C(idelay_ld_rst_reg_0),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_0),
        .IDATAIN(mem_dq_in[0]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[0].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_6),
        .CLKDIV(\NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[0]),
        .DDLY(data_in_dly_0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D0[3]),
        .Q2(D0[2]),
        .Q3(D0[1]),
        .Q4(D0[0]),
        .Q5(\NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2 
       (.C(idelay_ld_rst_reg_0),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_1),
        .IDATAIN(mem_dq_in[1]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[1].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_6),
        .CLKDIV(\NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[1]),
        .DDLY(data_in_dly_1),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D1[3]),
        .Q2(D1[2]),
        .Q3(D1[1]),
        .Q4(D1[0]),
        .Q5(\NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[2].iserdes_dq_.idelay_dq.idelaye2 
       (.C(idelay_ld_rst_reg_0),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_2),
        .IDATAIN(mem_dq_in[2]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[2].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_6),
        .CLKDIV(\NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[2]),
        .DDLY(data_in_dly_2),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D2[3]),
        .Q2(D2[2]),
        .Q3(D2[1]),
        .Q4(D2[0]),
        .Q5(\NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[4].iserdes_dq_.idelay_dq.idelaye2 
       (.C(idelay_ld_rst_reg_0),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_4),
        .IDATAIN(mem_dq_in[3]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_6),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[3]),
        .DDLY(data_in_dly_4),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[5].iserdes_dq_.idelay_dq.idelaye2 
       (.C(idelay_ld_rst_reg_0),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(mem_dq_in[4]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_6),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[4]),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[6].iserdes_dq_.idelay_dq.idelaye2 
       (.C(idelay_ld_rst_reg_0),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(mem_dq_in[5]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_6),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[5]),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[7].iserdes_dq_.idelay_dq.idelaye2 
       (.C(idelay_ld_rst_reg_0),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_7),
        .IDATAIN(mem_dq_in[6]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_6),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[6]),
        .DDLY(data_in_dly_7),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[8].iserdes_dq_.idelay_dq.idelaye2 
       (.C(idelay_ld_rst_reg_0),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_8),
        .IDATAIN(mem_dq_in[7]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[8].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_6),
        .CLKDIV(\NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[7]),
        .DDLY(data_in_dly_8),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D8[3]),
        .Q2(D8[2]),
        .Q3(D8[1]),
        .Q4(D8[0]),
        .Q5(\NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[0].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[0]),
        .D2(of_dqbus[1]),
        .D3(of_dqbus[2]),
        .D4(of_dqbus[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_13),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[4]),
        .D2(of_dqbus[5]),
        .D3(of_dqbus[6]),
        .D4(of_dqbus[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_8),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[8]),
        .D2(of_dqbus[9]),
        .D3(of_dqbus[10]),
        .D4(of_dqbus[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_15),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[12]),
        .D2(of_dqbus[13]),
        .D3(of_dqbus[14]),
        .D4(of_dqbus[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_12),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[16]),
        .D2(of_dqbus[17]),
        .D3(of_dqbus[18]),
        .D4(of_dqbus[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_10),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[20]),
        .D2(of_dqbus[21]),
        .D3(of_dqbus[22]),
        .D4(of_dqbus[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_9),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[24]),
        .D2(of_dqbus[25]),
        .D3(of_dqbus[26]),
        .D4(of_dqbus[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_11),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[28]),
        .D2(of_dqbus[29]),
        .D3(of_dqbus[30]),
        .D4(of_dqbus[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_14),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[32]),
        .D2(of_dqbus[33]),
        .D3(of_dqbus[34]),
        .D4(of_dqbus[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dm_1),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[8]));
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg_srl3 " *) 
  SRL16E rst_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(idelay_ld_rst_reg_0),
        .D(\input_[0].iserdes_dq_.idelay_dq.idelaye2_1 ),
        .Q(rst_r3_reg_srl3_n_0));
  FDRE rst_r4_reg
       (.C(idelay_ld_rst_reg_0),
        .CE(1'b1),
        .D(rst_r3_reg_srl3_n_0),
        .Q(rst_r4),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
    \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_group_io__parameterized2
   (\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [9:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [39:0]oserdes_dq;
  input po_oserdes_rst;

  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [39:0]oserdes_dq;
  wire [9:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ;
  wire po_oserdes_rst;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[36]),
        .D2(oserdes_dq[37]),
        .D3(oserdes_dq[38]),
        .D4(oserdes_dq[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [9]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_lane
   (out,
    \phaser_in_gen.phaser_in_0 ,
    out_dq_2,
    mem_dq_ts,
    out_dm_0,
    out_dq_0,
    out_dq_6,
    out_dq_3,
    out_dq_1,
    out_dq_4,
    out_dq_7,
    out_dq_5,
    mem_dqs_out,
    mem_dqs_ts,
    pi_dqs_found_lanes,
    if_empty_r,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \my_empty_reg[1] ,
    rd_data_en,
    \my_empty_reg[3] ,
    \read_fifo.tail_r_reg[0] ,
    \phaser_in_gen.phaser_in_1 ,
    phy_mc_data_full,
    wr_en_4,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[0] ,
    in,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 ,
    wr_en_2,
    \wr_ptr_reg[3] ,
    D,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \entry_cnt_reg[0] ,
    \input_[1].iserdes_dq_.idelay_dq.idelaye2 ,
    mem_dq_in,
    idelay_inc,
    LD0,
    \input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ,
    CLKB0,
    INBURSTPENDING,
    \phaser_in_gen.phaser_in_2 ,
    \phaser_in_gen.phaser_in_3 ,
    \phaser_in_gen.phaser_in_4 ,
    \phaser_in_gen.phaser_in_5 ,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    \phaser_in_gen.phaser_in_6 ,
    sync_pulse,
    PCENABLECALIB,
    INRANKA,
    COUNTERLOADVAL,
    OUTBURSTPENDING,
    phaser_out_0,
    phaser_out_1,
    phaser_out_2,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    mux_wrdata_en,
    mc_wrdata_en,
    out_fifo_0,
    calib_wrdata_en,
    my_empty,
    if_empty_r_0,
    \cnt_read_reg[0] ,
    p_0_in,
    \read_fifo.tail_r_reg[4] ,
    pi_phase_locked_all_r1_reg,
    Q,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    calib_sel,
    COUNTERREADVAL,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] );
  output [1:0]out;
  output \phaser_in_gen.phaser_in_0 ;
  output out_dq_2;
  output [8:0]mem_dq_ts;
  output out_dm_0;
  output out_dq_0;
  output out_dq_6;
  output out_dq_3;
  output out_dq_1;
  output out_dq_4;
  output out_dq_7;
  output out_dq_5;
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output [0:0]pi_dqs_found_lanes;
  output [0:0]if_empty_r;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \my_empty_reg[1] ;
  output rd_data_en;
  output [1:0]\my_empty_reg[3] ;
  output \read_fifo.tail_r_reg[0] ;
  output \phaser_in_gen.phaser_in_1 ;
  output phy_mc_data_full;
  output wr_en_4;
  output \wr_ptr_reg[1] ;
  output \wr_ptr_reg[0] ;
  output [31:0]in;
  output [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 ;
  output wr_en_2;
  output [3:0]\wr_ptr_reg[3] ;
  output [5:0]D;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input \entry_cnt_reg[0] ;
  input \input_[1].iserdes_dq_.idelay_dq.idelaye2 ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input \input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ;
  input CLKB0;
  input [0:0]INBURSTPENDING;
  input \phaser_in_gen.phaser_in_2 ;
  input \phaser_in_gen.phaser_in_3 ;
  input \phaser_in_gen.phaser_in_4 ;
  input \phaser_in_gen.phaser_in_5 ;
  input freq_refclk;
  input mem_refclk;
  input [0:0]mem_dqs_in;
  input \phaser_in_gen.phaser_in_6 ;
  input sync_pulse;
  input [1:0]PCENABLECALIB;
  input [1:0]INRANKA;
  input [5:0]COUNTERLOADVAL;
  input [0:0]OUTBURSTPENDING;
  input phaser_out_0;
  input phaser_out_1;
  input phaser_out_2;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input mux_wrdata_en;
  input mc_wrdata_en;
  input out_fifo_0;
  input calib_wrdata_en;
  input [1:0]my_empty;
  input [0:0]if_empty_r_0;
  input \cnt_read_reg[0] ;
  input p_0_in;
  input [0:0]\read_fifo.tail_r_reg[4] ;
  input pi_phase_locked_all_r1_reg;
  input [2:0]Q;
  input [31:0]\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  input [0:0]calib_sel;
  input [5:0]COUNTERREADVAL;
  input [31:0]\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  input [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;

  wire A_if_a_empty;
  wire A_of_a_full;
  wire A_of_full;
  wire [5:0]A_pi_counter_read_val;
  wire A_pi_dqs_out_of_range;
  wire A_pi_fine_overflow;
  wire A_po_coarse_overflow;
  wire [8:0]A_po_counter_read_val;
  wire A_po_fine_overflow;
  wire CLKB0;
  wire [5:0]COUNTERLOADVAL;
  wire [5:0]COUNTERREADVAL;
  wire [5:0]D;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [0:0]INBURSTPENDING;
  wire [1:0]INRANKA;
  wire LD0;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [2:0]Q;
  wire [0:0]calib_sel;
  wire calib_wrdata_en;
  wire \cnt_read_reg[0] ;
  wire [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 ;
  wire \entry_cnt_reg[0] ;
  wire freq_refclk;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire idelay_inc;
  wire [3:0]if_d1;
  wire [3:0]if_d3;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire [3:0]if_d8;
  wire [3:0]if_d9;
  wire if_empty_;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire ififo_rst_reg0;
  wire ififo_wr_enable;
  wire [31:0]in;
  wire \in_fifo_gen.in_fifo_n_1 ;
  wire \in_fifo_gen.in_fifo_n_3 ;
  wire \input_[1].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ;
  wire iserdes_clkdiv;
  wire mc_wrdata_en;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_in;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire [1:0]my_empty;
  wire \my_empty_reg[1] ;
  wire [1:0]\my_empty_reg[3] ;
  wire [39:0]of_dqbus;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ;
  wire ofifo_rst;
  wire ofifo_rst_reg0;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire [1:0]out;
  wire out_dm_0;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_fifo_0;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire p_0_in;
  wire \phaser_in_gen.phaser_in_0 ;
  wire \phaser_in_gen.phaser_in_1 ;
  wire \phaser_in_gen.phaser_in_2 ;
  wire \phaser_in_gen.phaser_in_3 ;
  wire \phaser_in_gen.phaser_in_4 ;
  wire \phaser_in_gen.phaser_in_5 ;
  wire \phaser_in_gen.phaser_in_6 ;
  wire \phaser_in_gen.phaser_in_n_5 ;
  wire \phaser_in_gen.phaser_in_n_6 ;
  wire \phaser_in_gen.phaser_in_n_7 ;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phy_mc_data_full;
  wire [0:0]pi_dqs_found_lanes;
  wire pi_phase_locked_all_r1_reg;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire [79:0]rd_data;
  wire rd_data_en;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[3] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire [0:0]\read_fifo.tail_r_reg[4] ;
  wire sync_pulse;
  wire wr_en_2;
  wire wr_en_4;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[1] ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_group_io ddr_byte_group_io
       (.CLKB0(CLKB0),
        .CTSBUS(oserdes_dqs_ts[0]),
        .D1(if_d1),
        .D3(if_d3),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .D8(if_d8),
        .D9(if_d9),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .LD0(LD0),
        .idelay_inc(idelay_inc),
        .\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 (\input_[1].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[1].iserdes_dq_.idelay_dq.idelaye2_1 (\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 (\entry_cnt_reg[0] ),
        .\input_[9].iserdes_dq_.iserdesdq_0 (\phaser_in_gen.phaser_in_0 ),
        .iserdes_clkdiv(iserdes_clkdiv),
        .mem_dq_in(mem_dq_in),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .of_dqbus(of_dqbus[39:4]),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .out_dm_0(out_dm_0),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .po_oserdes_rst(po_oserdes_rst));
  (* syn_maxfan = "3" *) 
  FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(if_empty_),
        .Q(if_empty_r),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[10]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [4]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[11]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [5]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[24]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [6]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[25]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [7]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[26]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [8]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[27]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [9]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[28]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [10]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[29]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [11]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[30]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [12]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[31]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [13]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[32]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [14]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[33]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [15]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[34]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [16]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[35]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [17]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[36]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [18]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[37]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [19]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[38]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [20]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[39]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [21]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[40]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [22]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[41]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [23]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[42]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [24]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[43]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [25]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[44]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [26]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[45]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [27]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[46]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [28]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[47]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [29]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[48]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [30]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[49]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [31]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[50]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [32]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[51]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [33]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[52]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [34]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[53]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [35]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[54]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [36]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[55]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [37]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[56]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [38]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[57]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [39]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[58]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [40]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[59]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [41]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[60]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [42]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[61]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [43]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[62]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [44]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[63]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [45]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[64]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [46]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[65]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [47]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[66]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [48]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[67]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [49]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[68]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [50]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[69]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [51]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[6]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [0]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[70]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [52]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[71]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [53]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[72] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[72]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [54]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[73]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [55]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[74] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[74]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [56]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[75]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [57]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[76] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[76]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [58]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[77]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [59]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[7]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [1]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[8]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [2]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] 
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(rd_data[9]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [3]),
        .R(1'b0));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_if_post_fifo_12 \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.\cnt_read_reg[0] (\cnt_read_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ({\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [57:54],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [49:46],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [41:38],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [33:30],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [25:22],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [17:14],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [9:2]}),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .if_empty_r_0(if_empty_r_0),
        .ififo_rst(ififo_rst),
        .in(in),
        .my_empty(my_empty),
        .\my_empty_reg[0]_0 (\my_empty_reg[3] [0]),
        .\my_empty_reg[3]_0 (\my_empty_reg[3] [1]),
        .\my_empty_reg[4]_rep_0 (if_empty_r),
        .out(out),
        .p_0_in(p_0_in),
        .rd_data_en(rd_data_en),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[4] (\read_fifo.tail_r_reg[4] ),
        .wr_en_2(wr_en_2),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_1 (\entry_cnt_reg[0] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1] ));
  FDRE #(
    .INIT(1'b1)) 
    ififo_rst_reg
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(ififo_rst_reg0),
        .Q(ififo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(A_if_a_empty),
        .ALMOSTFULL(\in_fifo_gen.in_fifo_n_1 ),
        .D0({1'b0,1'b0,1'b0,1'b0}),
        .D1(if_d1),
        .D2({1'b0,1'b0,1'b0,1'b0}),
        .D3(if_d3),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8(if_d8),
        .D9(if_d9),
        .EMPTY(if_empty_),
        .FULL(\in_fifo_gen.in_fifo_n_3 ),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(\entry_cnt_reg[0] ),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_13 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.A_of_full(A_of_full),
        .Q(Q),
        .calib_wrdata_en(calib_wrdata_en),
        .\entry_cnt_reg[0]_0 (\entry_cnt_reg[0] ),
        .mc_wrdata_en(mc_wrdata_en),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1]_0 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1] ),
        .ofifo_rst(ofifo_rst),
        .out_fifo(out_fifo_0),
        .phy_mc_data_full(phy_mc_data_full),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .wr_en_4(wr_en_4),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3] ));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(\entry_cnt_reg[0] ),
        .CE(1'b1),
        .D(ofifo_rst_reg0),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(A_of_a_full),
        .D0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D1({1'b0,1'b0,1'b0,1'b0,D1}),
        .D2({1'b0,1'b0,1'b0,1'b0,D2}),
        .D3({1'b0,1'b0,1'b0,1'b0,D3}),
        .D4({1'b0,1'b0,1'b0,1'b0,D4}),
        .D5({1'b0,1'b0,1'b0,1'b0,D5}),
        .D6({1'b0,1'b0,1'b0,1'b0,D6}),
        .D7({1'b0,1'b0,1'b0,1'b0,D7}),
        .D8({1'b0,1'b0,1'b0,1'b0,D8}),
        .D9({1'b0,1'b0,1'b0,1'b0,D9}),
        .EMPTY(out_fifo_n_2),
        .FULL(A_of_full),
        .Q0(of_dqbus[3:0]),
        .Q1(of_dqbus[7:4]),
        .Q2(of_dqbus[11:8]),
        .Q3(of_dqbus[15:12]),
        .Q4(of_dqbus[19:16]),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],of_dqbus[23:20]}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],of_dqbus[27:24]}),
        .Q7(of_dqbus[31:28]),
        .Q8(of_dqbus[35:32]),
        .Q9(of_dqbus[39:36]),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(\entry_cnt_reg[0] ),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_AUTO_RECAL(1'b1),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b001),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(5.000000),
    .REFCLK_PERIOD(2.500000),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
    \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(INBURSTPENDING),
        .COUNTERLOADEN(\phaser_in_gen.phaser_in_2 ),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADEN(\phaser_in_gen.phaser_in_3 ),
        .COUNTERREADVAL(A_pi_counter_read_val),
        .DQSFOUND(pi_dqs_found_lanes),
        .DQSOUTOFRANGE(A_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\phaser_in_gen.phaser_in_4 ),
        .FINEINC(\phaser_in_gen.phaser_in_5 ),
        .FINEOVERFLOW(A_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(\phaser_in_gen.phaser_in_0 ),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\phaser_in_gen.phaser_in_n_5 ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(\phaser_in_gen.phaser_in_n_6 ),
        .PHASEREFCLK(mem_dqs_in),
        .RANKSELPHY(INRANKA),
        .RCLK(\phaser_in_gen.phaser_in_n_7 ),
        .RST(\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .RSTDQSFIND(\phaser_in_gen.phaser_in_6 ),
        .SYNCIN(sync_pulse),
        .SYSCLK(\entry_cnt_reg[0] ),
        .WRENABLE(ififo_wr_enable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.500000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(phaser_out_0),
        .COARSEINC(\phaser_in_gen.phaser_in_3 ),
        .COARSEOVERFLOW(A_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\phaser_in_gen.phaser_in_3 ),
        .COUNTERREADVAL(A_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(phaser_out_1),
        .FINEINC(phaser_out_2),
        .FINEOVERFLOW(A_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(\entry_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \pi_counter_read_val[0]_i_1 
       (.I0(A_pi_counter_read_val[0]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \pi_counter_read_val[1]_i_1 
       (.I0(A_pi_counter_read_val[1]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \pi_counter_read_val[2]_i_1 
       (.I0(A_pi_counter_read_val[2]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \pi_counter_read_val[3]_i_1 
       (.I0(A_pi_counter_read_val[3]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \pi_counter_read_val[4]_i_1 
       (.I0(A_pi_counter_read_val[4]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \pi_counter_read_val[5]_i_1 
       (.I0(A_pi_counter_read_val[5]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[5]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h8)) 
    pi_phase_locked_all_inferred_i_1
       (.I0(\phaser_in_gen.phaser_in_n_6 ),
        .I1(pi_phase_locked_all_r1_reg),
        .O(\phaser_in_gen.phaser_in_1 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_lane__parameterized0
   (ofifo_rst,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    wr_en_5,
    \my_empty_reg[1] ,
    phy_mc_cmd_full,
    Q,
    mem_dq_out,
    OUTBURSTPENDING,
    phaser_out_0,
    phaser_out_1,
    phaser_out_2,
    phaser_out_3,
    freq_refclk,
    mem_refclk,
    phaser_out_4,
    sync_pulse,
    \wr_ptr_timing_reg[3] ,
    PCENABLECALIB,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    out_fifo_8,
    out_fifo_9,
    calib_cmd_wren,
    out_fifo_10,
    mux_cmd_wren,
    D_of_full);
  output ofifo_rst;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output wr_en_5;
  output \my_empty_reg[1] ;
  output phy_mc_cmd_full;
  output [3:0]Q;
  output [11:0]mem_dq_out;
  input [0:0]OUTBURSTPENDING;
  input phaser_out_0;
  input phaser_out_1;
  input phaser_out_2;
  input phaser_out_3;
  input freq_refclk;
  input mem_refclk;
  input phaser_out_4;
  input sync_pulse;
  input \wr_ptr_timing_reg[3] ;
  input [1:0]PCENABLECALIB;
  input [3:0]out_fifo_0;
  input [3:0]out_fifo_1;
  input [3:0]out_fifo_2;
  input [3:0]out_fifo_3;
  input [3:0]out_fifo_4;
  input [7:0]out_fifo_5;
  input [7:0]out_fifo_6;
  input [3:0]out_fifo_7;
  input [3:0]out_fifo_8;
  input [3:0]out_fifo_9;
  input calib_cmd_wren;
  input out_fifo_10;
  input mux_cmd_wren;
  input D_of_full;

  wire B_of_a_full;
  wire B_of_full;
  wire B_po_coarse_overflow;
  wire [8:0]B_po_counter_read_val;
  wire B_po_fine_overflow;
  wire D_of_full;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire freq_refclk;
  wire [11:0]mem_dq_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire \my_empty_reg[1] ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire out_fifo_10;
  wire [3:0]out_fifo_2;
  wire [3:0]out_fifo_3;
  wire [3:0]out_fifo_4;
  wire [7:0]out_fifo_5;
  wire [7:0]out_fifo_6;
  wire [3:0]out_fifo_7;
  wire [3:0]out_fifo_8;
  wire [3:0]out_fifo_9;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phaser_out_4;
  wire phy_mc_cmd_full;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[3] ;
  wire sync_pulse;
  wire wr_en_5;
  wire \wr_ptr_timing_reg[3] ;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_group_io__parameterized0 ddr_byte_group_io
       (.mem_dq_out(mem_dq_out),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2,of_q1,of_q0}),
        .po_oserdes_rst(po_oserdes_rst));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_11 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.B_of_full(B_of_full),
        .Q(Q),
        .SR(ofifo_rst),
        .calib_cmd_wren(calib_cmd_wren),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[1]_1 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ),
        .out_fifo(out_fifo_10),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .wr_en_5(wr_en_5),
        .\wr_ptr_timing_reg[3]_0 (\wr_ptr_timing_reg[3] ));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(phaser_out_4),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(B_of_a_full),
        .D0({1'b0,1'b0,1'b0,1'b0,out_fifo_0}),
        .D1({1'b0,1'b0,1'b0,1'b0,out_fifo_1}),
        .D2({1'b0,1'b0,1'b0,1'b0,out_fifo_2}),
        .D3({1'b0,1'b0,1'b0,1'b0,out_fifo_3}),
        .D4({1'b0,1'b0,1'b0,1'b0,out_fifo_4}),
        .D5(out_fifo_5),
        .D6(out_fifo_6),
        .D7({1'b0,1'b0,1'b0,1'b0,out_fifo_7}),
        .D8({1'b0,1'b0,1'b0,1'b0,out_fifo_8}),
        .D9({1'b0,1'b0,1'b0,1'b0,out_fifo_9}),
        .EMPTY(out_fifo_n_2),
        .FULL(B_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(\wr_ptr_timing_reg[3] ),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.500000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(phaser_out_0),
        .COARSEINC(phaser_out_1),
        .COARSEOVERFLOW(B_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(phaser_out_1),
        .COUNTERREADVAL(B_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(phaser_out_2),
        .FINEINC(phaser_out_3),
        .FINEOVERFLOW(B_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(phaser_out_4),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(\wr_ptr_timing_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    phy_mc_cmd_full_r_i_1
       (.I0(B_of_full),
        .I1(D_of_full),
        .O(phy_mc_cmd_full));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_lane__parameterized1
   (\rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    out_dq_13,
    mem_dq_ts,
    out_dq_8,
    out_dq_15,
    out_dq_12,
    out_dq_10,
    out_dq_9,
    out_dq_11,
    out_dq_14,
    out_dm_1,
    mem_dqs_out,
    mem_dqs_ts,
    pi_dqs_found_lanes,
    \phaser_in_gen.phaser_in_1 ,
    COUNTERREADVAL,
    if_empty_r,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    idelay_ld_rst,
    init_complete_r1_timing_reg,
    \my_empty_reg[3] ,
    \my_empty_reg[1] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    phy_rddata_en,
    Q,
    wr_en_3,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ,
    wr_en,
    \wr_ptr_reg[3] ,
    \entry_cnt_reg[4] ,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 ,
    mem_dq_in,
    idelay_inc,
    LD0_0,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ,
    CLKB0_6,
    INBURSTPENDING,
    \phaser_in_gen.phaser_in_2 ,
    \phaser_in_gen.phaser_in_3 ,
    \phaser_in_gen.phaser_in_4 ,
    \phaser_in_gen.phaser_in_5 ,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    \phaser_in_gen.phaser_in_6 ,
    sync_pulse,
    PCENABLECALIB,
    INRANKC,
    \phaser_in_gen.phaser_in_7 ,
    OUTBURSTPENDING,
    phaser_out_0,
    phaser_out_1,
    phaser_out_2,
    D0,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    \read_fifo.tail_r_reg[0] ,
    if_empty_r_0,
    \my_empty_reg[4]_rep ,
    mux_wrdata_en,
    mc_wrdata_en,
    out_fifo_8,
    calib_wrdata_en,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    in,
    \wr_ptr_timing_reg[0] );
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output out_dq_13;
  output [8:0]mem_dq_ts;
  output out_dq_8;
  output out_dq_15;
  output out_dq_12;
  output out_dq_10;
  output out_dq_9;
  output out_dq_11;
  output out_dq_14;
  output out_dm_1;
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output [0:0]pi_dqs_found_lanes;
  output \phaser_in_gen.phaser_in_1 ;
  output [5:0]COUNTERREADVAL;
  output [0:0]if_empty_r;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output idelay_ld_rst;
  output init_complete_r1_timing_reg;
  output [1:0]\my_empty_reg[3] ;
  output \my_empty_reg[1] ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output phy_rddata_en;
  output [2:0]Q;
  output wr_en_3;
  output \wr_ptr_reg[1] ;
  output \wr_ptr_reg[0] ;
  output [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ;
  output wr_en;
  output [3:0]\wr_ptr_reg[3] ;
  input \entry_cnt_reg[4] ;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0_0;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ;
  input CLKB0_6;
  input [0:0]INBURSTPENDING;
  input \phaser_in_gen.phaser_in_2 ;
  input \phaser_in_gen.phaser_in_3 ;
  input \phaser_in_gen.phaser_in_4 ;
  input \phaser_in_gen.phaser_in_5 ;
  input freq_refclk;
  input mem_refclk;
  input [0:0]mem_dqs_in;
  input \phaser_in_gen.phaser_in_6 ;
  input sync_pulse;
  input [1:0]PCENABLECALIB;
  input [1:0]INRANKC;
  input [5:0]\phaser_in_gen.phaser_in_7 ;
  input [0:0]OUTBURSTPENDING;
  input phaser_out_0;
  input phaser_out_1;
  input phaser_out_2;
  input [3:0]D0;
  input [3:0]out_fifo_0;
  input [3:0]out_fifo_1;
  input [3:0]out_fifo_2;
  input [3:0]out_fifo_3;
  input [3:0]out_fifo_4;
  input [3:0]out_fifo_5;
  input [3:0]out_fifo_6;
  input [3:0]out_fifo_7;
  input ififo_rst_reg0_1;
  input ofifo_rst_reg0_2;
  input \read_fifo.tail_r_reg[0] ;
  input [0:0]if_empty_r_0;
  input [1:0]\my_empty_reg[4]_rep ;
  input mux_wrdata_en;
  input mc_wrdata_en;
  input out_fifo_8;
  input calib_wrdata_en;
  input [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  input \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  input [31:0]in;
  input \wr_ptr_timing_reg[0] ;

  wire CLKB0_6;
  wire [5:0]COUNTERREADVAL;
  wire C_if_a_empty;
  wire C_of_a_full;
  wire C_of_full;
  wire C_pi_dqs_out_of_range;
  wire C_pi_fine_overflow;
  wire C_po_coarse_overflow;
  wire [8:0]C_po_counter_read_val;
  wire C_po_fine_overflow;
  wire [3:0]D0;
  wire [0:0]INBURSTPENDING;
  wire [1:0]INRANKC;
  wire LD0_0;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [2:0]Q;
  wire calib_wrdata_en;
  wire [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 ;
  wire \entry_cnt_reg[4] ;
  wire freq_refclk;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire [3:0]if_d0;
  wire [3:0]if_d1;
  wire [3:0]if_d2;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire [3:0]if_d8;
  wire if_empty_;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire ififo_rst_reg0_1;
  wire ififo_wr_enable;
  wire [31:0]in;
  wire \in_fifo_gen.in_fifo_n_1 ;
  wire \in_fifo_gen.in_fifo_n_3 ;
  wire init_complete_r1_timing_reg;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ;
  wire iserdes_clkdiv;
  wire mc_wrdata_en;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_in;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire \my_empty_reg[1] ;
  wire [1:0]\my_empty_reg[3] ;
  wire [1:0]\my_empty_reg[4]_rep ;
  wire [39:0]of_dqbus;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ;
  wire ofifo_rst;
  wire ofifo_rst_reg0_2;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out_dm_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_8;
  wire out_dq_9;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire [3:0]out_fifo_2;
  wire [3:0]out_fifo_3;
  wire [3:0]out_fifo_4;
  wire [3:0]out_fifo_5;
  wire [3:0]out_fifo_6;
  wire [3:0]out_fifo_7;
  wire out_fifo_8;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire \phaser_in_gen.phaser_in_0 ;
  wire \phaser_in_gen.phaser_in_1 ;
  wire \phaser_in_gen.phaser_in_2 ;
  wire \phaser_in_gen.phaser_in_3 ;
  wire \phaser_in_gen.phaser_in_4 ;
  wire \phaser_in_gen.phaser_in_5 ;
  wire \phaser_in_gen.phaser_in_6 ;
  wire [5:0]\phaser_in_gen.phaser_in_7 ;
  wire \phaser_in_gen.phaser_in_n_5 ;
  wire \phaser_in_gen.phaser_in_n_7 ;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phy_rddata_en;
  wire [0:0]pi_dqs_found_lanes;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire [79:0]rd_data;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[3] ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire sync_pulse;
  wire wr_en;
  wire wr_en_3;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[1] ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire \wr_ptr_timing_reg[0] ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_group_io__parameterized1 ddr_byte_group_io
       (.CLKB0_6(CLKB0_6),
        .CTSBUS(oserdes_dqs_ts[0]),
        .D0(if_d0),
        .D1(if_d1),
        .D2(if_d2),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .D8(if_d8),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .LD0_0(LD0_0),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .idelay_ld_rst_reg_0(\entry_cnt_reg[4] ),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 (\input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2_1 (\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .\input_[8].iserdes_dq_.iserdesdq_0 (\phaser_in_gen.phaser_in_0 ),
        .iserdes_clkdiv(iserdes_clkdiv),
        .mem_dq_in(mem_dq_in),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .of_dqbus({of_dqbus[39:16],of_dqbus[11:0]}),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .out_dm_1(out_dm_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .po_oserdes_rst(po_oserdes_rst));
  (* syn_maxfan = "3" *) 
  FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(if_empty_),
        .Q(if_empty_r),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[0]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [0]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[10]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [10]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[11]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [11]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[12]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [12]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[13]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [13]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[14]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [14]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[15]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [15]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[16]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [16]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[17]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [17]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[18]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [18]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[19]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [19]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[1]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [1]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[20]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [20]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[21]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [21]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[22]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [22]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[23]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [23]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[2]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [2]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[30]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [24]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[31]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [25]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[32]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [26]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[33]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [27]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[34]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [28]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[35]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [29]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[36]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [30]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[37]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [31]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[38]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [32]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[39]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [33]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[3]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [3]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[40]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [34]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[41]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [35]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[42]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [36]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[43]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [37]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[44]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [38]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[45]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [39]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[46]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [40]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[47]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [41]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[48]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [42]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[49]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [43]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[4]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [4]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[50]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [44]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[51]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [45]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[52]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [46]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[53]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [47]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[54]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [48]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[55]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [49]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[56]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [50]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[57]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [51]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[58]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [52]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[59]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [53]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[5]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [5]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[60]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [54]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[61]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [55]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[62]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [56]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[63]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [57]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[64]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [58]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[65]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [59]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[66]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [60]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[67]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [61]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[68]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [62]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[69]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [63]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[6]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [6]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[70]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [64]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[71]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [65]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[7]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [7]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[8]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [8]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] 
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(rd_data[9]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [9]),
        .R(1'b0));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_if_post_fifo \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ({\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [61:58],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [53:50],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [45:42],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [37:34],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [29:26],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [19:16],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [11:8],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [3:0]}),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .if_empty_r_0(if_empty_r_0),
        .ififo_rst(ififo_rst),
        .in(in),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\my_empty_reg[0]_0 (\my_empty_reg[3] [0]),
        .\my_empty_reg[3]_0 (\my_empty_reg[3] [1]),
        .\my_empty_reg[4]_rep_0 (if_empty_r),
        .\my_empty_reg[4]_rep_1 (\my_empty_reg[4]_rep ),
        .phy_rddata_en(phy_rddata_en),
        .\rd_ptr_timing_reg[1]_0 (\rd_ptr_timing_reg[1] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .wr_en(wr_en),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_1 (\entry_cnt_reg[4] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1] ));
  FDRE #(
    .INIT(1'b1)) 
    ififo_rst_reg
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(ififo_rst_reg0_1),
        .Q(ififo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(C_if_a_empty),
        .ALMOSTFULL(\in_fifo_gen.in_fifo_n_1 ),
        .D0(if_d0),
        .D1(if_d1),
        .D2(if_d2),
        .D3({1'b0,1'b0,1'b0,1'b0}),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8(if_d8),
        .D9({1'b0,1'b0,1'b0,1'b0}),
        .EMPTY(if_empty_),
        .FULL(\in_fifo_gen.in_fifo_n_3 ),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(\entry_cnt_reg[4] ),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_10 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.C_of_full(C_of_full),
        .Q(Q),
        .calib_wrdata_en(calib_wrdata_en),
        .\entry_cnt_reg[4]_0 (\entry_cnt_reg[4] ),
        .mc_wrdata_en(mc_wrdata_en),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1]_0 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1] ),
        .ofifo_rst(ofifo_rst),
        .out_fifo(out_fifo_8),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .wr_en_3(wr_en_3),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3] ),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0] ));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(\entry_cnt_reg[4] ),
        .CE(1'b1),
        .D(ofifo_rst_reg0_2),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(C_of_a_full),
        .D0({1'b0,1'b0,1'b0,1'b0,D0}),
        .D1({1'b0,1'b0,1'b0,1'b0,out_fifo_0}),
        .D2({1'b0,1'b0,1'b0,1'b0,out_fifo_1}),
        .D3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D4({1'b0,1'b0,1'b0,1'b0,out_fifo_2}),
        .D5({1'b0,1'b0,1'b0,1'b0,out_fifo_3}),
        .D6({1'b0,1'b0,1'b0,1'b0,out_fifo_4}),
        .D7({1'b0,1'b0,1'b0,1'b0,out_fifo_5}),
        .D8({1'b0,1'b0,1'b0,1'b0,out_fifo_6}),
        .D9({1'b0,1'b0,1'b0,1'b0,out_fifo_7}),
        .EMPTY(out_fifo_n_2),
        .FULL(C_of_full),
        .Q0(of_dqbus[3:0]),
        .Q1(of_dqbus[7:4]),
        .Q2(of_dqbus[11:8]),
        .Q3(of_dqbus[15:12]),
        .Q4(of_dqbus[19:16]),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],of_dqbus[23:20]}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],of_dqbus[27:24]}),
        .Q7(of_dqbus[31:28]),
        .Q8(of_dqbus[35:32]),
        .Q9(of_dqbus[39:36]),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(\entry_cnt_reg[4] ),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_AUTO_RECAL(1'b1),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b001),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(5.000000),
    .REFCLK_PERIOD(2.500000),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
    \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(INBURSTPENDING),
        .COUNTERLOADEN(\phaser_in_gen.phaser_in_2 ),
        .COUNTERLOADVAL(\phaser_in_gen.phaser_in_7 ),
        .COUNTERREADEN(\phaser_in_gen.phaser_in_3 ),
        .COUNTERREADVAL(COUNTERREADVAL),
        .DQSFOUND(pi_dqs_found_lanes),
        .DQSOUTOFRANGE(C_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\phaser_in_gen.phaser_in_4 ),
        .FINEINC(\phaser_in_gen.phaser_in_5 ),
        .FINEOVERFLOW(C_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(\phaser_in_gen.phaser_in_0 ),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\phaser_in_gen.phaser_in_n_5 ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(\phaser_in_gen.phaser_in_1 ),
        .PHASEREFCLK(mem_dqs_in),
        .RANKSELPHY(INRANKC),
        .RCLK(\phaser_in_gen.phaser_in_n_7 ),
        .RST(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .RSTDQSFIND(\phaser_in_gen.phaser_in_6 ),
        .SYNCIN(sync_pulse),
        .SYSCLK(\entry_cnt_reg[4] ),
        .WRENABLE(ififo_wr_enable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.500000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(phaser_out_0),
        .COARSEINC(\phaser_in_gen.phaser_in_3 ),
        .COARSEOVERFLOW(C_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\phaser_in_gen.phaser_in_3 ),
        .COUNTERREADVAL(C_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(phaser_out_1),
        .FINEINC(phaser_out_2),
        .FINEOVERFLOW(C_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(\entry_cnt_reg[4] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_lane__parameterized2
   (ddr_ck_out,
    D_of_full,
    \my_empty_reg[1] ,
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i ,
    mem_out,
    OUTBURSTPENDING,
    phaser_out_0,
    phaser_out_1,
    phaser_out_2,
    phaser_out_3,
    freq_refclk,
    mem_refclk,
    phaser_out_4,
    sync_pulse,
    \wr_ptr_timing_reg[3] ,
    PCENABLECALIB,
    ofifo_rst,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    calib_cmd_wren,
    mux_cmd_wren,
    mc_cas_n,
    out_fifo_8,
    out_fifo_9,
    out_fifo_10,
    mc_cs_n,
    phy_dout);
  output [1:0]ddr_ck_out;
  output D_of_full;
  output \my_empty_reg[1] ;
  output [9:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  output [29:0]mem_out;
  input [0:0]OUTBURSTPENDING;
  input phaser_out_0;
  input phaser_out_1;
  input phaser_out_2;
  input phaser_out_3;
  input freq_refclk;
  input mem_refclk;
  input phaser_out_4;
  input sync_pulse;
  input \wr_ptr_timing_reg[3] ;
  input [1:0]PCENABLECALIB;
  input ofifo_rst;
  input [3:0]out_fifo_0;
  input [3:0]out_fifo_1;
  input [7:0]out_fifo_2;
  input [5:0]out_fifo_3;
  input [1:0]out_fifo_4;
  input [3:0]out_fifo_5;
  input [1:0]out_fifo_6;
  input out_fifo_7;
  input calib_cmd_wren;
  input mux_cmd_wren;
  input [1:0]mc_cas_n;
  input [0:0]out_fifo_8;
  input [0:0]out_fifo_9;
  input out_fifo_10;
  input [0:0]mc_cs_n;
  input [18:0]phy_dout;

  wire D_of_full;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire calib_cmd_wren;
  wire [1:0]ddr_ck_out;
  wire [0:0]ddr_ck_out_q;
  wire freq_refclk;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [29:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire \my_empty_reg[1] ;
  wire [3:0]of_d3;
  wire [7:6]of_d6;
  wire [3:2]of_d7;
  wire [3:2]of_d9;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire out_fifo_10;
  wire [7:0]out_fifo_2;
  wire [5:0]out_fifo_3;
  wire [1:0]out_fifo_4;
  wire [3:0]out_fifo_5;
  wire [1:0]out_fifo_6;
  wire out_fifo_7;
  wire [0:0]out_fifo_8;
  wire [0:0]out_fifo_9;
  wire out_fifo_n_0;
  wire out_fifo_n_1;
  wire out_fifo_n_2;
  wire [9:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phaser_out_4;
  wire phaser_out_n_0;
  wire phaser_out_n_1;
  wire phaser_out_n_13;
  wire phaser_out_n_14;
  wire phaser_out_n_15;
  wire phaser_out_n_16;
  wire phaser_out_n_17;
  wire phaser_out_n_18;
  wire phaser_out_n_19;
  wire phaser_out_n_20;
  wire phaser_out_n_21;
  wire [18:0]phy_dout;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire sync_pulse;
  wire \wr_ptr_timing_reg[3] ;
  wire \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_group_io__parameterized2 ddr_byte_group_io
       (.oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2}),
        .\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 (\output_[11].oserdes_dq_.sdr.oserdes_dq_i ),
        .po_oserdes_rst(po_oserdes_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck 
       (.C(oserdes_clk),
        .CE(1'b1),
        .D1(1'b0),
        .D2(1'b1),
        .Q(ddr_ck_out_q),
        .R(1'b0),
        .S(\NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf 
       (.I(ddr_ck_out_q),
        .O(ddr_ck_out[0]),
        .OB(ddr_ck_out[1]));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.D3(of_d3),
        .D6(of_d6),
        .D7(of_d7),
        .D9(of_d9),
        .calib_cmd_wren(calib_cmd_wren),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mem_out(mem_out),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[1]_1 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ),
        .ofifo_rst(ofifo_rst),
        .out_fifo(out_fifo_7),
        .out_fifo_0(out_fifo_8),
        .out_fifo_1(out_fifo_9),
        .out_fifo_2(out_fifo_10),
        .phy_dout(phy_dout),
        .\rd_ptr_reg[3]_0 (D_of_full),
        .\wr_ptr_timing_reg[3]_0 (\wr_ptr_timing_reg[3] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(out_fifo_n_1),
        .D0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D2({1'b0,1'b0,1'b0,1'b0,out_fifo_0}),
        .D3({1'b0,1'b0,1'b0,1'b0,of_d3}),
        .D4({1'b0,1'b0,1'b0,1'b0,out_fifo_1}),
        .D5(out_fifo_2),
        .D6({of_d6,out_fifo_3}),
        .D7({1'b0,1'b0,1'b0,1'b0,of_d7,out_fifo_4}),
        .D8({1'b0,1'b0,1'b0,1'b0,out_fifo_5}),
        .D9({1'b0,1'b0,1'b0,1'b0,of_d9,out_fifo_6}),
        .EMPTY(out_fifo_n_2),
        .FULL(D_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(\wr_ptr_timing_reg[3] ),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.500000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(phaser_out_0),
        .COARSEINC(phaser_out_1),
        .COARSEOVERFLOW(phaser_out_n_0),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(phaser_out_1),
        .COUNTERREADVAL({phaser_out_n_13,phaser_out_n_14,phaser_out_n_15,phaser_out_n_16,phaser_out_n_17,phaser_out_n_18,phaser_out_n_19,phaser_out_n_20,phaser_out_n_21}),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(phaser_out_2),
        .FINEINC(phaser_out_3),
        .FINEOVERFLOW(phaser_out_n_1),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(phaser_out_4),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(\wr_ptr_timing_reg[3] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_calib_top" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_calib_top
   (po_ck_addr_cmd_delay_done,
    dqs_po_dec_done,
    \rd_mux_sel_r_reg[0] ,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r,
    pi_fine_dly_dec_done,
    pi_cnt_dec_reg,
    rdlvl_stg1_done_int_reg,
    out,
    prbs_rdlvl_done_pulse_reg,
    calib_complete,
    calib_cmd_wren,
    cnt_pwron_cke_done_r,
    calib_wrdata_en,
    phy_read_calib,
    tempmon_pi_f_inc,
    tempmon_pi_f_dec,
    idelay_inc,
    init_calib_complete,
    calib_sel,
    calib_in_common,
    init_calib_complete_reg_rep_0,
    init_calib_complete_reg_rep__2_0,
    init_calib_complete_reg_rep__3_0,
    init_calib_complete_reg_rep__4_0,
    init_calib_complete_reg_rep__5_0,
    \calib_sel_reg[1]_0 ,
    po_en_s2_c_reg,
    ck_po_stg2_f_en_reg,
    ck_po_stg2_f_indec_reg,
    \calib_sel_reg[1]_1 ,
    \calib_sel_reg[1]_2 ,
    \calib_sel_reg[1]_3 ,
    \calib_sel_reg[1]_4 ,
    \calib_sel_reg[1]_5 ,
    \calib_sel_reg[1]_6 ,
    \calib_sel_reg[1]_7 ,
    \calib_sel_reg[1]_8 ,
    idelay_ce_r2_reg_0,
    po_en_s2_f_reg,
    po_en_s2_c_reg_0,
    ck_po_stg2_f_indec_reg_0,
    \pi_rst_stg1_cal_reg[0] ,
    tempmon_pi_f_en_r_reg_0,
    tempmon_pi_f_inc_r_reg_0,
    pi_stg2_load_reg,
    \calib_zero_ctrl_reg[0]_0 ,
    \calib_sel_reg[1]_9 ,
    \write_buffer.wr_buf_out_data_reg[53] ,
    init_calib_complete_reg_rep_1,
    \po_stg2_wrcal_cnt_reg[0] ,
    \en_cnt_div2.wrlvl_odt_reg ,
    LD0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    LD0_0,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    D0,
    \write_buffer.wr_buf_out_data_reg[56] ,
    \write_buffer.wr_buf_out_data_reg[63] ,
    \write_buffer.wr_buf_out_data_reg[60] ,
    \write_buffer.wr_buf_out_data_reg[58] ,
    \write_buffer.wr_buf_out_data_reg[57] ,
    \write_buffer.wr_buf_out_data_reg[59] ,
    \write_buffer.wr_buf_out_data_reg[62] ,
    init_calib_complete_reg_rep__2_1,
    E,
    calib_ctl_wren_reg,
    calib_ctl_wren_reg_0,
    calib_ctl_wren_reg_1,
    init_calib_complete_reg_rep__1_0,
    mux_cmd_wren,
    init_calib_complete_reg_rep__1_1,
    \cmd_pipe_plus.mc_address_reg[21] ,
    \cmd_pipe_plus.mc_address_reg[19] ,
    \cmd_pipe_plus.mc_address_reg[20] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    \cmd_pipe_plus.mc_cke_reg[1] ,
    \cmd_pipe_plus.mc_cas_n_reg[0]_0 ,
    PHYCTLWD,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ,
    init_dqsfound_done_r_reg,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ,
    COUNTERLOADVAL,
    \pi_stg2_reg_l_reg[5] ,
    calib_sel0,
    fine_adjust_done_r_reg,
    rd_data_offset_cal_done,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_address_reg[15] ,
    \cmd_pipe_plus.mc_address_reg[16] ,
    init_calib_complete_reg_rep__2_2,
    \cmd_pipe_plus.mc_ras_n_reg[1] ,
    \cmd_pipe_plus.mc_address_reg[23] ,
    \cmd_pipe_plus.mc_bank_reg[3] ,
    \cmd_pipe_plus.mc_address_reg[14] ,
    \cmd_pipe_plus.mc_address_reg[18] ,
    \cmd_pipe_plus.mc_address_reg[22] ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ,
    phy_dout,
    \cmd_pipe_plus.mc_cas_n_reg[0]_1 ,
    mux_wrdata_en,
    Q,
    \tap_inc_wait_cnt_reg[3] ,
    rdlvl_prech_req_reg,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \samp_edge_cnt1_r_reg[0] ,
    SR,
    in0,
    pi_phase_locked_all_r1_reg,
    \complex_num_reads_dec_reg[1] ,
    \en_cnt_div2.wrlvl_odt_reg_0 ,
    p_121_in,
    \cnt_pwron_ce_r_reg[9] ,
    tempmon_sample_en,
    \cnt_pwron_r_reg[0] ,
    tempmon_sel_pi_incdec,
    phy_rddata_en,
    \calib_sel_reg[1]_10 ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    \calib_zero_ctrl_reg[0]_1 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \idelay_tap_cnt_r_reg[0][1][4] ,
    \tap_inc_wait_cnt_reg[3]_0 ,
    out_fifo,
    \cnt_idel_dec_cpt_r_reg[5] ,
    store_sr_req_r_reg,
    \complex_num_writes_reg[4] ,
    idelay_ld_rst,
    A_rst_primitives,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    \wr_ptr_timing_reg[0] ,
    wr_en_inferred__0_i_1,
    \wr_ptr_timing_reg[0]_0 ,
    wr_en_inferred__0_i_1__0,
    out_fifo_4,
    mem_out,
    out_fifo_5,
    mc_odt,
    out_fifo_6,
    mc_cas_n,
    out_fifo_7,
    \tap_cnt_cpt_r_reg[5] ,
    SS,
    \en_cnt_div2.enable_wrlvl_cnt_reg[3] ,
    D,
    mc_ras_n,
    out_fifo_8,
    out_fifo_9,
    out_fifo_10,
    pi_dqs_found_lanes,
    mc_cmd,
    phy_control_i,
    phy_control_i_0,
    phy_control_i_1,
    phy_control_i_2,
    phy_control_i_3,
    phy_control_i_4,
    mc_wrdata_en);
  output po_ck_addr_cmd_delay_done;
  output dqs_po_dec_done;
  output \rd_mux_sel_r_reg[0] ;
  output new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_fine_dly_dec_done;
  output pi_cnt_dec_reg;
  output [0:0]rdlvl_stg1_done_int_reg;
  output out;
  output prbs_rdlvl_done_pulse_reg;
  output calib_complete;
  output calib_cmd_wren;
  output cnt_pwron_cke_done_r;
  output calib_wrdata_en;
  output phy_read_calib;
  output tempmon_pi_f_inc;
  output tempmon_pi_f_dec;
  output idelay_inc;
  output init_calib_complete;
  output [0:0]calib_sel;
  output calib_in_common;
  output init_calib_complete_reg_rep_0;
  output init_calib_complete_reg_rep__2_0;
  output init_calib_complete_reg_rep__3_0;
  output init_calib_complete_reg_rep__4_0;
  output init_calib_complete_reg_rep__5_0;
  output \calib_sel_reg[1]_0 ;
  output po_en_s2_c_reg;
  output ck_po_stg2_f_en_reg;
  output ck_po_stg2_f_indec_reg;
  output \calib_sel_reg[1]_1 ;
  output \calib_sel_reg[1]_2 ;
  output \calib_sel_reg[1]_3 ;
  output \calib_sel_reg[1]_4 ;
  output \calib_sel_reg[1]_5 ;
  output \calib_sel_reg[1]_6 ;
  output \calib_sel_reg[1]_7 ;
  output \calib_sel_reg[1]_8 ;
  output idelay_ce_r2_reg_0;
  output po_en_s2_f_reg;
  output po_en_s2_c_reg_0;
  output ck_po_stg2_f_indec_reg_0;
  output \pi_rst_stg1_cal_reg[0] ;
  output tempmon_pi_f_en_r_reg_0;
  output tempmon_pi_f_inc_r_reg_0;
  output pi_stg2_load_reg;
  output \calib_zero_ctrl_reg[0]_0 ;
  output \calib_sel_reg[1]_9 ;
  output [35:0]\write_buffer.wr_buf_out_data_reg[53] ;
  output [35:0]init_calib_complete_reg_rep_1;
  output [0:0]\po_stg2_wrcal_cnt_reg[0] ;
  output \en_cnt_div2.wrlvl_odt_reg ;
  output LD0;
  output ififo_rst_reg0;
  output ofifo_rst_reg0;
  output LD0_0;
  output ififo_rst_reg0_1;
  output ofifo_rst_reg0_2;
  output [3:0]D1;
  output [3:0]D2;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output [3:0]D9;
  output [3:0]D0;
  output [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  output [3:0]init_calib_complete_reg_rep__2_1;
  output [0:0]E;
  output calib_ctl_wren_reg;
  output [0:0]calib_ctl_wren_reg_0;
  output calib_ctl_wren_reg_1;
  output init_calib_complete_reg_rep__1_0;
  output mux_cmd_wren;
  output init_calib_complete_reg_rep__1_1;
  output [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[19] ;
  output [7:0]\cmd_pipe_plus.mc_address_reg[20] ;
  output [5:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  output [1:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  output [3:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  output [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  output [10:0]PHYCTLWD;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  output init_dqsfound_done_r_reg;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  output [5:0]COUNTERLOADVAL;
  output [5:0]\pi_stg2_reg_l_reg[5] ;
  output calib_sel0;
  output fine_adjust_done_r_reg;
  output rd_data_offset_cal_done;
  output [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[15] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[16] ;
  output [3:0]init_calib_complete_reg_rep__2_2;
  output [3:0]\cmd_pipe_plus.mc_ras_n_reg[1] ;
  output [7:0]\cmd_pipe_plus.mc_address_reg[23] ;
  output [7:0]\cmd_pipe_plus.mc_bank_reg[3] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[14] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[22] ;
  output [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  output [22:0]phy_dout;
  output [15:0]\cmd_pipe_plus.mc_cas_n_reg[0]_1 ;
  output mux_wrdata_en;
  input [0:0]Q;
  input \tap_inc_wait_cnt_reg[3] ;
  input [1:0]rdlvl_prech_req_reg;
  input \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  input \samp_edge_cnt1_r_reg[0] ;
  input [0:0]SR;
  input in0;
  input pi_phase_locked_all_r1_reg;
  input [0:0]\complex_num_reads_dec_reg[1] ;
  input \en_cnt_div2.wrlvl_odt_reg_0 ;
  input p_121_in;
  input [3:0]\cnt_pwron_ce_r_reg[9] ;
  input tempmon_sample_en;
  input [0:0]\cnt_pwron_r_reg[0] ;
  input tempmon_sel_pi_incdec;
  input phy_rddata_en;
  input \calib_sel_reg[1]_10 ;
  input \gen_byte_sel_div2.calib_in_common_reg_0 ;
  input \calib_zero_ctrl_reg[0]_1 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input \idelay_tap_cnt_r_reg[0][1][4] ;
  input \tap_inc_wait_cnt_reg[3]_0 ;
  input [71:0]out_fifo;
  input [5:0]\cnt_idel_dec_cpt_r_reg[5] ;
  input store_sr_req_r_reg;
  input \complex_num_writes_reg[4] ;
  input idelay_ld_rst;
  input A_rst_primitives;
  input [35:0]out_fifo_0;
  input out_fifo_1;
  input [35:0]out_fifo_2;
  input out_fifo_3;
  input \wr_ptr_timing_reg[0] ;
  input wr_en_inferred__0_i_1;
  input \wr_ptr_timing_reg[0]_0 ;
  input wr_en_inferred__0_i_1__0;
  input [20:0]out_fifo_4;
  input [29:0]mem_out;
  input out_fifo_5;
  input [0:0]mc_odt;
  input [0:0]out_fifo_6;
  input [0:0]mc_cas_n;
  input [1:0]out_fifo_7;
  input [0:0]\tap_cnt_cpt_r_reg[5] ;
  input [0:0]SS;
  input \en_cnt_div2.enable_wrlvl_cnt_reg[3] ;
  input [11:0]D;
  input [1:0]mc_ras_n;
  input [47:0]out_fifo_8;
  input out_fifo_9;
  input [5:0]out_fifo_10;
  input [1:0]pi_dqs_found_lanes;
  input [1:0]mc_cmd;
  input phy_control_i;
  input phy_control_i_0;
  input phy_control_i_1;
  input phy_control_i_2;
  input phy_control_i_3;
  input phy_control_i_4;
  input mc_wrdata_en;

  wire A_rst_primitives;
  wire [5:0]COUNTERLOADVAL;
  wire [11:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [0:0]E;
  wire LD0;
  wire LD0_0;
  wire [10:0]PHYCTLWD;
  wire [0:0]Q;
  wire RSTB;
  wire [0:0]SR;
  wire [0:0]SS;
  wire calib_cmd_wren;
  wire calib_complete;
  wire calib_ctl_wren_reg;
  wire [0:0]calib_ctl_wren_reg_0;
  wire calib_ctl_wren_reg_1;
  wire calib_in_common;
  wire [0:0]calib_sel;
  wire calib_sel0;
  wire \calib_sel_reg[1]_0 ;
  wire \calib_sel_reg[1]_1 ;
  wire \calib_sel_reg[1]_10 ;
  wire \calib_sel_reg[1]_2 ;
  wire \calib_sel_reg[1]_3 ;
  wire \calib_sel_reg[1]_4 ;
  wire \calib_sel_reg[1]_5 ;
  wire \calib_sel_reg[1]_6 ;
  wire \calib_sel_reg[1]_7 ;
  wire \calib_sel_reg[1]_8 ;
  wire \calib_sel_reg[1]_9 ;
  wire calib_wrdata_en;
  wire calib_zero_ctrl;
  wire \calib_zero_ctrl_reg[0]_0 ;
  wire \calib_zero_ctrl_reg[0]_1 ;
  wire calib_zero_inputs;
  wire ck_po_stg2_f_en;
  wire ck_po_stg2_f_en_reg;
  wire ck_po_stg2_f_indec_reg;
  wire ck_po_stg2_f_indec_reg_0;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[14] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[15] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[16] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[19] ;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[22] ;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[23] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [7:0]\cmd_pipe_plus.mc_bank_reg[3] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  wire [15:0]\cmd_pipe_plus.mc_cas_n_reg[0]_1 ;
  wire [3:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  wire [3:0]\cmd_pipe_plus.mc_ras_n_reg[1] ;
  wire [5:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire cmd_po_en_stg2_f;
  wire [5:0]\cnt_idel_dec_cpt_r_reg[5] ;
  wire [3:0]\cnt_pwron_ce_r_reg[9] ;
  wire cnt_pwron_cke_done_r;
  wire [0:0]\cnt_pwron_r_reg[0] ;
  wire [0:0]cnt_shift_r_reg;
  wire [0:0]\complex_num_reads_dec_reg[1] ;
  wire \complex_num_writes_reg[4] ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_19 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_20 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_22 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_23 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_24 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_25 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_26 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_27 ;
  wire ddr_phy_tempmon_0_n_2;
  wire ddr_phy_tempmon_0_n_4;
  wire detect_pi_found_dqs;
  wire dqs_found_prech_req;
  wire dqs_po_dec_done;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_13 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_14 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_15 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_16 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_17 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_18 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_19 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_3 ;
  wire \en_cnt_div2.enable_wrlvl_cnt_reg[3] ;
  wire \en_cnt_div2.wrlvl_odt_reg ;
  wire \en_cnt_div2.wrlvl_odt_reg_0 ;
  wire fine_adjust_done_r_reg;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire idelay_ce;
  wire idelay_ce_int;
  wire idelay_ce_r1;
  wire idelay_ce_r2_reg_0;
  wire idelay_inc;
  wire idelay_inc_int;
  wire idelay_inc_r1;
  wire idelay_ld_rst;
  wire \idelay_tap_cnt_r_reg[0][1][4] ;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire in0;
  wire init_calib_complete;
  wire init_calib_complete_reg_rep_0;
  wire [35:0]init_calib_complete_reg_rep_1;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete_reg_rep__0_n_0;
  wire init_calib_complete_reg_rep__1_0;
  wire init_calib_complete_reg_rep__1_1;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete_reg_rep__1_n_0;
  wire init_calib_complete_reg_rep__2_0;
  wire [3:0]init_calib_complete_reg_rep__2_1;
  wire [3:0]init_calib_complete_reg_rep__2_2;
  wire init_calib_complete_reg_rep__3_0;
  wire init_calib_complete_reg_rep__4_0;
  wire init_calib_complete_reg_rep__5_0;
  wire init_dqsfound_done_r_reg;
  wire [0:0]mc_cas_n;
  wire [1:0]mc_cmd;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire mc_wrdata_en;
  wire [29:0]mem_out;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire new_cnt_cpt_r_reg;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire out;
  wire [71:0]out_fifo;
  wire [35:0]out_fifo_0;
  wire out_fifo_1;
  wire [5:0]out_fifo_10;
  wire [35:0]out_fifo_2;
  wire out_fifo_3;
  wire [20:0]out_fifo_4;
  wire out_fifo_5;
  wire [0:0]out_fifo_6;
  wire [1:0]out_fifo_7;
  wire [47:0]out_fifo_8;
  wire out_fifo_9;
  wire p_121_in;
  wire phy_control_i;
  wire phy_control_i_0;
  wire phy_control_i_1;
  wire phy_control_i_2;
  wire phy_control_i_3;
  wire phy_control_i_4;
  wire [22:0]phy_dout;
  wire phy_if_reset;
  wire phy_if_reset0__0;
  wire phy_if_reset_w;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire pi_calib_done;
  wire pi_cnt_dec_reg;
  wire pi_dqs_found_all_bank;
  wire pi_dqs_found_done_r1;
  wire [1:0]pi_dqs_found_lanes;
  wire pi_dqs_found_rank_done;
  wire pi_fine_dly_dec_done;
  wire pi_phase_locked_all_r1_reg;
  wire \pi_rst_stg1_cal_reg[0] ;
  wire pi_stg2_load_reg;
  wire [5:0]\pi_stg2_reg_l_reg[5] ;
  wire po_ck_addr_cmd_delay_done;
  wire po_en_s2_c_reg;
  wire po_en_s2_c_reg_0;
  wire po_en_s2_f_reg;
  wire [0:0]\po_stg2_wrcal_cnt_reg[0] ;
  wire prbs_rdlvl_done_pulse0;
  wire prbs_rdlvl_done_pulse_reg;
  wire prech_done;
  wire [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  wire rd_active_r;
  wire rd_data_offset_cal_done;
  wire \rd_mux_sel_r_reg[0] ;
  wire rdlvl_last_byte_done;
  wire rdlvl_pi_incdec;
  wire rdlvl_prech_req;
  wire [1:0]rdlvl_prech_req_reg;
  wire [0:0]rdlvl_stg1_done_int_reg;
  wire rdlvl_stg1_done_r1;
  wire rdlvl_stg1_rank_done;
  wire reset_if;
  wire reset_if_r8_reg_srl8_n_0;
  wire reset_if_r9;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire stg1_wr_done;
  wire store_sr_req_r_reg;
  wire [0:0]\tap_cnt_cpt_r_reg[5] ;
  wire \tap_inc_wait_cnt_reg[3] ;
  wire \tap_inc_wait_cnt_reg[3]_0 ;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_en_r_reg_0;
  wire tempmon_pi_f_inc;
  wire tempmon_pi_f_inc_r;
  wire tempmon_pi_f_inc_r_reg_0;
  wire tempmon_sample_en;
  wire tempmon_sel_pi_incdec;
  wire u_ddr_phy_init_n_13;
  wire u_ddr_phy_init_n_198;
  wire u_ddr_phy_init_n_199;
  wire u_ddr_phy_init_n_2;
  wire u_ddr_phy_init_n_200;
  wire u_ddr_phy_init_n_89;
  wire u_ddr_phy_wrcal_n_10;
  wire u_ddr_phy_wrcal_n_4;
  wire u_ddr_phy_wrcal_n_5;
  wire u_ddr_phy_wrcal_n_7;
  wire wr_en_inferred__0_i_1;
  wire wr_en_inferred__0_i_1__0;
  wire \wr_ptr_timing_reg[0] ;
  wire \wr_ptr_timing_reg[0]_0 ;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire [35:0]\write_buffer.wr_buf_out_data_reg[53] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  wire wrlvl_byte_redo;
  wire wrlvl_final_if_rst;

  (* syn_maxfan = "10" *) 
  FDRE \calib_sel_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(\calib_sel_reg[1]_10 ),
        .Q(calib_sel),
        .R(1'b0));
  FDRE \calib_zero_ctrl_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(\calib_zero_ctrl_reg[0]_1 ),
        .Q(calib_zero_ctrl),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDSE \calib_zero_inputs_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(ddr_phy_tempmon_0_n_4),
        .Q(calib_zero_inputs),
        .S(in0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14 
       (.I0(init_calib_complete_reg_rep__2_0),
        .I1(out_fifo_10[5]),
        .I2(out_fifo_8[43]),
        .I3(out_fifo_9),
        .O(init_calib_complete_reg_rep__2_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15 
       (.I0(init_calib_complete_reg_rep__2_0),
        .I1(out_fifo_10[5]),
        .I2(out_fifo_8[42]),
        .I3(out_fifo_9),
        .O(init_calib_complete_reg_rep__2_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16 
       (.I0(init_calib_complete_reg_rep__2_0),
        .I1(out_fifo_10[2]),
        .I2(out_fifo_8[41]),
        .I3(out_fifo_9),
        .O(init_calib_complete_reg_rep__2_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17 
       (.I0(init_calib_complete_reg_rep__2_0),
        .I1(out_fifo_10[2]),
        .I2(out_fifo_8[40]),
        .I3(out_fifo_9),
        .O(init_calib_complete_reg_rep__2_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18 
       (.I0(mc_ras_n[1]),
        .I1(init_calib_complete_reg_rep__2_0),
        .I2(out_fifo_8[15]),
        .I3(out_fifo_9),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19 
       (.I0(mc_ras_n[1]),
        .I1(init_calib_complete_reg_rep__2_0),
        .I2(out_fifo_8[14]),
        .I3(out_fifo_9),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [2]));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_rdlvl \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl 
       (.COUNTERLOADVAL(COUNTERLOADVAL),
        .E(u_ddr_phy_wrcal_n_5),
        .RSTB(RSTB),
        .SR(SR),
        .SS(SS),
        .\cal1_cnt_cpt_r_reg[0]_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_22 ),
        .\cal1_cnt_cpt_r_reg[0]_1 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_26 ),
        .\calib_sel_reg[1] (\calib_sel_reg[1]_6 ),
        .\calib_sel_reg[1]_0 (\calib_sel_reg[1]_7 ),
        .\calib_sel_reg[1]_1 (\calib_sel_reg[1]_8 ),
        .calib_zero_inputs(calib_zero_inputs),
        .\cnt_idel_dec_cpt_r_reg[5]_0 (\cnt_idel_dec_cpt_r_reg[5] ),
        .\cnt_shift_r_reg[0]_0 (cnt_shift_r_reg),
        .\cnt_shift_r_reg[0]_1 (u_ddr_phy_wrcal_n_4),
        .dqs_po_dec_done_r1_reg_0(dqs_po_dec_done),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0] (\idelay_tap_cnt_r_reg[0][1][4] ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 (init_dqsfound_done_r_reg),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0]_1 (\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1] (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_25 ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 (\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 (ddr_phy_tempmon_0_n_2),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_ce_int(idelay_ce_int),
        .idelay_inc_int(idelay_inc_int),
        .\idelay_tap_cnt_r_reg[0][0][0]_0 (u_ddr_phy_wrcal_n_7),
        .\idelay_tap_cnt_r_reg[0][0][0]_1 (\po_stg2_wrcal_cnt_reg[0] ),
        .in0(in0),
        .\init_state_r[6]_i_28 (po_ck_addr_cmd_delay_done),
        .mpr_rdlvl_start_r_reg_0(u_ddr_phy_init_n_200),
        .new_cnt_cpt_r_reg_0(new_cnt_cpt_r_reg),
        .\phaser_in_gen.phaser_in (calib_sel),
        .\phaser_in_gen.phaser_in_0 (calib_in_common),
        .pi_cnt_dec_reg_0(pi_cnt_dec_reg),
        .pi_dqs_found_done(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_3 ),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .pi_fine_dly_dec_done_reg_0(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_20 ),
        .pi_stg2_load_reg_0(pi_stg2_load_reg),
        .\pi_stg2_reg_l_reg[5]_0 (\pi_stg2_reg_l_reg[5] ),
        .prbs_rdlvl_done_pulse0(prbs_rdlvl_done_pulse0),
        .prech_done(prech_done),
        .rd_active_r(rd_active_r),
        .\rd_mux_sel_r_reg[0]_0 (\rd_mux_sel_r_reg[0] ),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_pi_incdec(rdlvl_pi_incdec),
        .rdlvl_prech_req(rdlvl_prech_req),
        .rdlvl_prech_req_reg_0(rdlvl_prech_req_reg),
        .rdlvl_stg1_done_int_reg_0(rdlvl_stg1_done_int_reg),
        .rdlvl_stg1_done_int_reg_1(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_19 ),
        .rdlvl_stg1_done_int_reg_2(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_23 ),
        .rdlvl_stg1_done_int_reg_3(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_24 ),
        .rdlvl_stg1_done_r1(rdlvl_stg1_done_r1),
        .rdlvl_stg1_rank_done(rdlvl_stg1_rank_done),
        .rdlvl_stg1_start_r_reg_0(u_ddr_phy_init_n_13),
        .reset_if(reset_if),
        .reset_if_r9(reset_if_r9),
        .reset_if_r9_reg(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_27 ),
        .reset_if_reg(\tap_inc_wait_cnt_reg[3]_0 ),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt1_r_reg[0]_0 (\samp_edge_cnt1_r_reg[0] ),
        .\second_edge_taps_r_reg[0]_0 (\tap_inc_wait_cnt_reg[3] ),
        .stg1_wr_done(stg1_wr_done),
        .store_sr_req_r_reg_0(store_sr_req_r_reg),
        .\tap_cnt_cpt_r_reg[5]_0 (\tap_cnt_cpt_r_reg[5] ),
        .tempmon_pi_f_en_r(tempmon_pi_f_en_r),
        .tempmon_pi_f_en_r_reg(tempmon_pi_f_en_r_reg_0),
        .tempmon_pi_f_inc_r(tempmon_pi_f_inc_r),
        .tempmon_pi_f_inc_r_reg(tempmon_pi_f_inc_r_reg_0),
        .\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] (u_ddr_phy_wrcal_n_10));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_tempmon ddr_phy_tempmon_0
       (.D(D),
        .calib_sel0(calib_sel0),
        .\calib_zero_ctrl_reg[0] (\tap_inc_wait_cnt_reg[3]_0 ),
        .\calib_zero_inputs_reg[0] (calib_complete),
        .\four_dec_min_limit_reg[0]_0 (\cnt_pwron_ce_r_reg[9] ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1] (rdlvl_stg1_done_int_reg),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 (po_ck_addr_cmd_delay_done),
        .init_calib_complete_reg(ddr_phy_tempmon_0_n_4),
        .\one_dec_min_limit_reg[11]_0 (\cnt_pwron_r_reg[0] ),
        .pi_f_dec_reg_0(tempmon_pi_f_dec),
        .pi_f_dec_reg_1(ddr_phy_tempmon_0_n_2),
        .pi_f_dec_reg_2(\tap_inc_wait_cnt_reg[3] ),
        .pi_f_dec_reg_3(\complex_num_reads_dec_reg[1] ),
        .pi_f_inc_reg_0(tempmon_pi_f_inc),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .tempmon_sample_en(tempmon_sample_en));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr 
       (.A_rst_primitives(A_rst_primitives),
        .\calib_sel_reg[1] (\calib_sel_reg[1]_4 ),
        .\calib_sel_reg[1]_0 (\calib_sel_reg[1]_5 ),
        .calib_zero_ctrl(calib_zero_ctrl),
        .calib_zero_inputs(calib_zero_inputs),
        .ck_po_stg2_f_en(ck_po_stg2_f_en),
        .ck_po_stg2_f_en_reg_0(ck_po_stg2_f_en_reg),
        .ck_po_stg2_f_indec_reg_0(ck_po_stg2_f_indec_reg),
        .ck_po_stg2_f_indec_reg_1(ck_po_stg2_f_indec_reg_0),
        .ck_po_stg2_f_indec_reg_2(rdlvl_prech_req_reg[0]),
        .\dec_cnt_reg[0]_0 (\en_cnt_div2.wrlvl_odt_reg_0 ),
        .\dec_cnt_reg[0]_1 (u_ddr_phy_init_n_89),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .\detect_rd_cnt_reg[2]_0 (\idelay_tap_cnt_r_reg[0][1][4] ),
        .dqs_found_done_r_reg_0(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_19 ),
        .dqs_found_prech_req(dqs_found_prech_req),
        .dqs_found_start_r_reg_0(u_ddr_phy_init_n_199),
        .fine_adjust_done_r_reg_0(fine_adjust_done_r_reg),
        .ififo_rst_reg0(ififo_rst_reg0),
        .ififo_rst_reg0_1(ififo_rst_reg0_1),
        .in0(in0),
        .\inc_cnt_reg[5]_0 (\cnt_pwron_r_reg[0] ),
        .init_dqsfound_done_r5_reg_0(\tap_inc_wait_cnt_reg[3] ),
        .init_dqsfound_done_r_reg_0(rd_data_offset_cal_done),
        .\init_state_r[1]_i_12 (u_ddr_phy_init_n_2),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofifo_rst_reg0_2(ofifo_rst_reg0_2),
        .\phaser_in_gen.phaser_in (calib_in_common),
        .\phaser_in_gen.phaser_in_0 (calib_sel),
        .phy_if_reset(phy_if_reset),
        .pi_dqs_found_all_bank(pi_dqs_found_all_bank),
        .pi_dqs_found_done(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_3 ),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_done_r1_reg(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_13 ),
        .pi_dqs_found_done_r1_reg_0(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_14 ),
        .pi_dqs_found_done_r1_reg_1(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_15 ),
        .pi_dqs_found_done_r1_reg_2(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_16 ),
        .pi_dqs_found_done_r1_reg_3(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_17 ),
        .pi_dqs_found_done_r1_reg_4(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_18 ),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .pi_dqs_found_rank_done(pi_dqs_found_rank_done),
        .\pi_rst_stg1_cal_reg[0]_0 (\pi_rst_stg1_cal_reg[0] ),
        .po_en_s2_f(cmd_po_en_stg2_f),
        .prech_done(prech_done),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ),
        .\stable_pass_cnt_reg[0]_0 (\cnt_pwron_ce_r_reg[9] [2]));
  FDRE \gen_byte_sel_div2.byte_sel_cnt_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_26 ),
        .Q(\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ),
        .R(1'b0));
  FDRE \gen_byte_sel_div2.byte_sel_cnt_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_25 ),
        .Q(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDRE \gen_byte_sel_div2.calib_in_common_reg 
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(\gen_byte_sel_div2.calib_in_common_reg_0 ),
        .Q(calib_in_common),
        .R(rdlvl_prech_req_reg[0]));
  FDRE idelay_ce_r1_reg
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(idelay_ce_int),
        .Q(idelay_ce_r1),
        .R(rdlvl_prech_req_reg[0]));
  FDRE idelay_ce_r2_reg
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(idelay_ce_r1),
        .Q(idelay_ce),
        .R(rdlvl_prech_req_reg[0]));
  FDRE idelay_inc_r1_reg
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(idelay_inc_int),
        .Q(idelay_inc_r1),
        .R(rdlvl_prech_req_reg[0]));
  (* syn_maxfan = "30" *) 
  FDRE idelay_inc_r2_reg
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(idelay_inc_r1),
        .Q(idelay_inc),
        .R(rdlvl_prech_req_reg[0]));
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE init_calib_complete_reg_rep__0
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__0_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE init_calib_complete_reg_rep__1
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__1_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__2
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__2_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__3
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__3_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__4
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__4_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__5
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__5_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1 
       (.I0(idelay_ce),
        .I1(calib_sel),
        .I2(calib_in_common),
        .I3(calib_zero_inputs),
        .O(idelay_ce_r2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h00C4)) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2_i_1 
       (.I0(calib_sel),
        .I1(idelay_ce),
        .I2(calib_in_common),
        .I3(calib_zero_inputs),
        .O(\calib_sel_reg[1]_1 ));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_wrlvl_off_delay \mb_wrlvl_off.u_phy_wrlvl_off_delay 
       (.Q(Q),
        .RSTB(RSTB),
        .\calib_sel_reg[1] (\calib_sel_reg[1]_2 ),
        .\calib_sel_reg[1]_0 (\calib_sel_reg[1]_3 ),
        .calib_zero_ctrl(calib_zero_ctrl),
        .calib_zero_inputs(calib_zero_inputs),
        .ck_po_stg2_f_en(ck_po_stg2_f_en),
        .delay_done_r4_reg_0(po_ck_addr_cmd_delay_done),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0] (fine_adjust_done_r_reg),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1] (\tap_inc_wait_cnt_reg[3]_0 ),
        .init_dqsfound_done_r_reg(init_dqsfound_done_r_reg),
        .\lane_cnt_po_r_reg[0]_0 (rdlvl_prech_req_reg[0]),
        .phaser_out(calib_in_common),
        .phaser_out_0(calib_sel),
        .pi_calib_done(pi_calib_done),
        .pi_dqs_found_done(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_3 ),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .po_delay_done_r4_reg_0(dqs_po_dec_done),
        .po_delay_done_r4_reg_1(\tap_inc_wait_cnt_reg[3] ),
        .po_en_s2_c_reg_0(po_en_s2_c_reg),
        .po_en_s2_c_reg_1(po_en_s2_c_reg_0),
        .po_en_s2_f(cmd_po_en_stg2_f),
        .po_en_s2_f_reg_0(po_en_s2_f_reg),
        .po_en_stg2_f_reg_0(\idelay_tap_cnt_r_reg[0][1][4] ),
        .rd_data_offset_cal_done(rd_data_offset_cal_done));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_12_17_i_1__2
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[66]),
        .O(\write_buffer.wr_buf_out_data_reg[53] [5]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_12_17_i_2__0
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[64]),
        .O(\write_buffer.wr_buf_out_data_reg[53] [4]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_1__2
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[70]),
        .O(\write_buffer.wr_buf_out_data_reg[53] [7]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_2__0
       (.I0(init_calib_complete_reg_rep__0_n_0),
        .I1(mc_cas_n),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_2__2
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[68]),
        .O(\write_buffer.wr_buf_out_data_reg[53] [6]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_3
       (.I0(init_calib_complete_reg_rep__0_n_0),
        .I1(out_fifo_4[19]),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_66_71_i_2
       (.I0(init_calib_complete_reg_rep__1_n_0),
        .I1(out_fifo_10[2]),
        .O(phy_dout[19]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_66_71_i_3
       (.I0(init_calib_complete_reg_rep__1_n_0),
        .I1(out_fifo_10[5]),
        .O(phy_dout[20]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_66_71_i_3__2
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[67]),
        .O(init_calib_complete_reg_rep_1[33]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_66_71_i_4__0
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[65]),
        .O(init_calib_complete_reg_rep_1[32]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_66_71_i_5__0
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[71]),
        .O(init_calib_complete_reg_rep_1[35]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_66_71_i_6__0
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[69]),
        .O(init_calib_complete_reg_rep_1[34]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_34__0
       (.I0(init_calib_complete_reg_rep__2_0),
        .I1(out_fifo[71]),
        .I2(out_fifo_2[35]),
        .I3(out_fifo_3),
        .O(init_calib_complete_reg_rep__2_1[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_35__0
       (.I0(init_calib_complete_reg_rep__2_0),
        .I1(out_fifo[69]),
        .I2(out_fifo_2[34]),
        .I3(out_fifo_3),
        .O(init_calib_complete_reg_rep__2_1[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_36__0
       (.I0(init_calib_complete_reg_rep__2_0),
        .I1(out_fifo[67]),
        .I2(out_fifo_2[33]),
        .I3(out_fifo_3),
        .O(init_calib_complete_reg_rep__2_1[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_37__0
       (.I0(init_calib_complete_reg_rep__2_0),
        .I1(out_fifo[65]),
        .I2(out_fifo_2[32]),
        .I3(out_fifo_3),
        .O(init_calib_complete_reg_rep__2_1[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_6
       (.I0(init_calib_complete_reg_rep__4_0),
        .I1(out_fifo[70]),
        .I2(out_fifo_0[7]),
        .I3(out_fifo_1),
        .O(D2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_7
       (.I0(init_calib_complete_reg_rep__4_0),
        .I1(out_fifo[68]),
        .I2(out_fifo_0[6]),
        .I3(out_fifo_1),
        .O(D2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_8
       (.I0(init_calib_complete_reg_rep__4_0),
        .I1(out_fifo[66]),
        .I2(out_fifo_0[5]),
        .I3(out_fifo_1),
        .O(D2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_9
       (.I0(init_calib_complete_reg_rep__4_0),
        .I1(out_fifo[64]),
        .I2(out_fifo_0[4]),
        .I3(out_fifo_1),
        .O(D2[0]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \phaser_in_gen.phaser_in_i_2 
       (.I0(calib_sel),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(\calib_sel_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \phaser_in_gen.phaser_in_i_2__0 
       (.I0(calib_sel),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(\calib_sel_reg[1]_9 ));
  LUT3 #(
    .INIT(8'h04)) 
    phaser_out_i_2__1
       (.I0(calib_zero_ctrl),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(\calib_zero_ctrl_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    phy_if_reset0
       (.I0(phy_if_reset_w),
        .I1(reset_if),
        .I2(wrlvl_final_if_rst),
        .O(phy_if_reset0__0));
  FDRE phy_if_reset_reg
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(phy_if_reset0__0),
        .Q(phy_if_reset),
        .R(1'b0));
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8 " *) 
  SRL16E reset_if_r8_reg_srl8
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\tap_inc_wait_cnt_reg[3] ),
        .D(reset_if),
        .Q(reset_if_r8_reg_srl8_n_0));
  FDRE reset_if_r9_reg
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(reset_if_r8_reg_srl8_n_0),
        .Q(reset_if_r9),
        .R(1'b0));
  FDRE reset_if_reg
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_27 ),
        .Q(reset_if),
        .R(1'b0));
  FDRE tempmon_pi_f_en_r_reg
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(tempmon_sel_pi_incdec),
        .Q(tempmon_pi_f_en_r),
        .R(rdlvl_prech_req_reg[0]));
  FDRE tempmon_pi_f_inc_r_reg
       (.C(\tap_inc_wait_cnt_reg[3] ),
        .CE(1'b1),
        .D(tempmon_pi_f_inc),
        .Q(tempmon_pi_f_inc_r),
        .R(rdlvl_prech_req_reg[0]));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_init u_ddr_phy_init
       (.D0(D0),
        .D1(D1),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .E(E),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .burst_addr_r_reg_0(u_ddr_phy_wrcal_n_10),
        .calib_ctl_wren_reg_0(calib_cmd_wren),
        .calib_ctl_wren_reg_1(calib_ctl_wren_reg),
        .calib_ctl_wren_reg_2(calib_ctl_wren_reg_0),
        .calib_ctl_wren_reg_3(calib_ctl_wren_reg_1),
        .\calib_data_offset_0_reg[0]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_18 ),
        .\calib_data_offset_0_reg[1]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_17 ),
        .\calib_data_offset_0_reg[2]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_16 ),
        .\calib_data_offset_0_reg[3]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_15 ),
        .\calib_data_offset_0_reg[4]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_14 ),
        .\calib_data_offset_0_reg[5]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_13 ),
        .calib_wrdata_en(calib_wrdata_en),
        .\cmd_pipe_plus.mc_address_reg[14] (\cmd_pipe_plus.mc_address_reg[14] ),
        .\cmd_pipe_plus.mc_address_reg[15] (\cmd_pipe_plus.mc_address_reg[15] ),
        .\cmd_pipe_plus.mc_address_reg[16] (\cmd_pipe_plus.mc_address_reg[16] ),
        .\cmd_pipe_plus.mc_address_reg[18] (\cmd_pipe_plus.mc_address_reg[18] ),
        .\cmd_pipe_plus.mc_address_reg[19] (\cmd_pipe_plus.mc_address_reg[19] ),
        .\cmd_pipe_plus.mc_address_reg[20] (\cmd_pipe_plus.mc_address_reg[20] ),
        .\cmd_pipe_plus.mc_address_reg[21] (\cmd_pipe_plus.mc_address_reg[21] ),
        .\cmd_pipe_plus.mc_address_reg[22] (\cmd_pipe_plus.mc_address_reg[22] ),
        .\cmd_pipe_plus.mc_address_reg[23] (\cmd_pipe_plus.mc_address_reg[23] ),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_bank_reg[3] (\cmd_pipe_plus.mc_bank_reg[3] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0] ({\cmd_pipe_plus.mc_cas_n_reg[0]_1 [15:4],\cmd_pipe_plus.mc_cas_n_reg[0]_1 [1:0]}),
        .\cmd_pipe_plus.mc_cas_n_reg[0]_0 (\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0]_1 (\cmd_pipe_plus.mc_cas_n_reg[0]_0 ),
        .\cmd_pipe_plus.mc_cke_reg[1] (\cmd_pipe_plus.mc_cke_reg[1] ),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (\cmd_pipe_plus.mc_ras_n_reg[1] [1:0]),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .\cnt_pwron_ce_r_reg[9]_0 (\cnt_pwron_ce_r_reg[9] ),
        .cnt_pwron_cke_done_r_reg_0(cnt_pwron_cke_done_r),
        .\cnt_pwron_r_reg[0]_0 (\cnt_pwron_r_reg[0] ),
        .\complex_num_reads_dec_reg[1]_0 (\complex_num_reads_dec_reg[1] ),
        .\complex_num_writes_dec_reg[1]_0 (\tap_inc_wait_cnt_reg[3]_0 ),
        .\complex_num_writes_reg[4]_0 (\complex_num_writes_reg[4] ),
        .\complex_row1_rd_cnt_reg[0]_0 (\idelay_tap_cnt_r_reg[0][1][4] ),
        .\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 (init_calib_complete_reg_rep_0),
        .\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 (init_calib_complete_reg_rep__0_n_0),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .detect_pi_found_dqs_reg_0(u_ddr_phy_init_n_89),
        .dqs_found_prech_req(dqs_found_prech_req),
        .\en_cnt_div2.enable_wrlvl_cnt_reg[3]_0 (\en_cnt_div2.enable_wrlvl_cnt_reg[3] ),
        .\en_cnt_div2.wrlvl_odt_reg_0 (\en_cnt_div2.wrlvl_odt_reg ),
        .\en_cnt_div2.wrlvl_odt_reg_1 (\en_cnt_div2.wrlvl_odt_reg_0 ),
        .init_calib_complete_reg_0(calib_complete),
        .init_calib_complete_reg_rep__1(init_calib_complete_reg_rep__1_0),
        .init_calib_complete_reg_rep__1_0(init_calib_complete_reg_rep__1_1),
        .\init_state_r[1]_i_7_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_19 ),
        .\init_state_r[2]_i_14_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_23 ),
        .\init_state_r[6]_i_17_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_20 ),
        .mc_cas_n(mc_cas_n),
        .mc_cmd(mc_cmd),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n[0]),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out),
        .mpr_rdlvl_start_reg_0(u_ddr_phy_init_n_200),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .out(out),
        .out_fifo(out_fifo[63:0]),
        .out_fifo_0(init_calib_complete_reg_rep__4_0),
        .out_fifo_1({out_fifo_0[35:8],out_fifo_0[3:0]}),
        .out_fifo_10({out_fifo_8[47:44],out_fifo_8[39:16],out_fifo_8[13:0]}),
        .out_fifo_11(out_fifo_9),
        .out_fifo_12(init_calib_complete_reg_rep__5_0),
        .out_fifo_13(out_fifo_5),
        .out_fifo_14(out_fifo_7),
        .out_fifo_2(out_fifo_1),
        .out_fifo_3(init_calib_complete_reg_rep__3_0),
        .out_fifo_4(out_fifo_2[31:0]),
        .out_fifo_5(out_fifo_3),
        .out_fifo_6({out_fifo_10[4:3],out_fifo_10[1:0]}),
        .out_fifo_7({out_fifo_4[20],out_fifo_4[18:0]}),
        .out_fifo_8(out_fifo_6),
        .out_fifo_9(init_calib_complete_reg_rep__2_0),
        .p_121_in(p_121_in),
        .phy_control_i(init_calib_complete_reg_rep__1_n_0),
        .phy_control_i_0(phy_control_i),
        .phy_control_i_1(phy_control_i_0),
        .phy_control_i_2(phy_control_i_1),
        .phy_control_i_3(phy_control_i_2),
        .phy_control_i_4(phy_control_i_3),
        .phy_control_i_5(phy_control_i_4),
        .phy_dout({phy_dout[22:21],phy_dout[18:0]}),
        .phy_read_calib(phy_read_calib),
        .pi_calib_done(pi_calib_done),
        .pi_dqs_found_all_bank(pi_dqs_found_all_bank),
        .pi_dqs_found_done(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_3 ),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_rank_done(pi_dqs_found_rank_done),
        .pi_dqs_found_start_reg_0(u_ddr_phy_init_n_199),
        .pi_phase_locked_all_r1_reg_0(pi_phase_locked_all_r1_reg),
        .prbs_rdlvl_done_pulse0(prbs_rdlvl_done_pulse0),
        .prbs_rdlvl_done_pulse_reg_0(prbs_rdlvl_done_pulse_reg),
        .prech_done(prech_done),
        .prech_req_posedge_r_reg_0(u_ddr_phy_init_n_2),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_pi_incdec(rdlvl_pi_incdec),
        .rdlvl_prech_req(rdlvl_prech_req),
        .\rdlvl_start_dly0_r_reg[14]_0 (\tap_inc_wait_cnt_reg[3] ),
        .rdlvl_stg1_done_r1(rdlvl_stg1_done_r1),
        .rdlvl_stg1_done_r1_reg_0(rdlvl_stg1_done_int_reg),
        .rdlvl_stg1_rank_done(rdlvl_stg1_rank_done),
        .rdlvl_stg1_start_reg_0(u_ddr_phy_init_n_13),
        .stg1_wr_done(stg1_wr_done),
        .\stg1_wr_rd_cnt_reg[3]_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_19 ),
        .wr_en_inferred__0_i_1_0(wr_en_inferred__0_i_1),
        .wr_en_inferred__0_i_1__0_0(wr_en_inferred__0_i_1__0),
        .\wr_ptr_timing_reg[0] (\wr_ptr_timing_reg[0] ),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0]_0 ),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrcal_start_reg_0(u_ddr_phy_init_n_198),
        .\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_24 ),
        .\write_buffer.wr_buf_out_data_reg[53] ({\write_buffer.wr_buf_out_data_reg[53] [35:8],\write_buffer.wr_buf_out_data_reg[53] [3:0]}),
        .\write_buffer.wr_buf_out_data_reg[56] (\write_buffer.wr_buf_out_data_reg[56] ),
        .\write_buffer.wr_buf_out_data_reg[57] (\write_buffer.wr_buf_out_data_reg[57] ),
        .\write_buffer.wr_buf_out_data_reg[58] (\write_buffer.wr_buf_out_data_reg[58] ),
        .\write_buffer.wr_buf_out_data_reg[59] (\write_buffer.wr_buf_out_data_reg[59] ),
        .\write_buffer.wr_buf_out_data_reg[60] (\write_buffer.wr_buf_out_data_reg[60] ),
        .\write_buffer.wr_buf_out_data_reg[62] (\write_buffer.wr_buf_out_data_reg[62] ),
        .\write_buffer.wr_buf_out_data_reg[62]_0 (init_calib_complete_reg_rep_1[31:0]),
        .\write_buffer.wr_buf_out_data_reg[63] (\write_buffer.wr_buf_out_data_reg[63] ),
        .wrlvl_byte_redo(wrlvl_byte_redo),
        .wrlvl_final_if_rst(wrlvl_final_if_rst));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_wrcal u_ddr_phy_wrcal
       (.E(u_ddr_phy_wrcal_n_5),
        .LD0(LD0),
        .LD0_0(LD0_0),
        .SR(SR),
        .cal1_dq_idel_ce_reg(u_ddr_phy_wrcal_n_7),
        .\cal2_state_r[3]_i_3_0 (u_ddr_phy_init_n_198),
        .calib_zero_inputs(calib_zero_inputs),
        .\cnt_shift_r_reg[0] (cnt_shift_r_reg),
        .\cnt_shift_r_reg[0]_0 (u_ddr_phy_init_n_13),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_ce_int(idelay_ce_int),
        .idelay_ld_rst(idelay_ld_rst),
        .\idelay_tap_cnt_r_reg[0][1][4] (\idelay_tap_cnt_r_reg[0][1][4] ),
        .\idelay_tap_cnt_r_reg[0][1][4]_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_22 ),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2 (calib_in_common),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 (calib_sel),
        .phy_if_reset_w(phy_if_reset_w),
        .phy_rddata_en(phy_rddata_en),
        .\po_stg2_wrcal_cnt_reg[0]_0 (\po_stg2_wrcal_cnt_reg[0] ),
        .prech_done(prech_done),
        .rd_active_r(rd_active_r),
        .rd_active_r_reg_0(u_ddr_phy_wrcal_n_4),
        .\tap_inc_wait_cnt_reg[3]_0 (\tap_inc_wait_cnt_reg[3] ),
        .\tap_inc_wait_cnt_reg[3]_1 (\tap_inc_wait_cnt_reg[3]_0 ),
        .wrcal_done_reg_0(u_ddr_phy_wrcal_n_10),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrlvl_byte_redo(wrlvl_byte_redo));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_if_post_fifo" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_if_post_fifo
   (\rd_ptr_timing_reg[1]_0 ,
    init_complete_r1_timing_reg,
    \my_empty_reg[0]_0 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    phy_rddata_en,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[0]_0 ,
    \my_empty_reg[3]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ,
    wr_en,
    \read_fifo.tail_r_reg[0] ,
    \my_empty_reg[4]_rep_0 ,
    if_empty_r_0,
    \my_empty_reg[4]_rep_1 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    in,
    ififo_rst,
    \wr_ptr_reg[0]_1 );
  output [1:0]\rd_ptr_timing_reg[1]_0 ;
  output init_complete_r1_timing_reg;
  output \my_empty_reg[0]_0 ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output phy_rddata_en;
  output \wr_ptr_reg[1]_0 ;
  output \wr_ptr_reg[0]_0 ;
  output \my_empty_reg[3]_0 ;
  output [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  output wr_en;
  input \read_fifo.tail_r_reg[0] ;
  input \my_empty_reg[4]_rep_0 ;
  input [0:0]if_empty_r_0;
  input [1:0]\my_empty_reg[4]_rep_1 ;
  input [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  input [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 ;
  input \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  input [31:0]in;
  input ififo_rst;
  input \wr_ptr_reg[0]_1 ;

  wire [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire [31:0]in;
  wire init_complete_r1_timing_reg;
  wire [4:1]my_empty;
  wire [1:1]my_empty1;
  wire \my_empty[0]_i_1_n_0 ;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[1]_i_2_n_0 ;
  wire \my_empty[2]_i_1_n_0 ;
  wire \my_empty[3]_i_1_n_0 ;
  wire \my_empty[4]_i_1_n_0 ;
  wire \my_empty[4]_i_2__0_n_0 ;
  wire \my_empty_reg[0]_0 ;
  wire \my_empty_reg[3]_0 ;
  wire \my_empty_reg[4]_rep_0 ;
  wire [1:0]\my_empty_reg[4]_rep_1 ;
  wire \my_empty_reg[4]_rep_n_0 ;
  wire [1:0]my_full;
  wire \my_full[0]_i_1_n_0 ;
  wire \my_full[0]_i_2__0_n_0 ;
  wire \my_full[1]_i_1__0_n_0 ;
  wire \my_full[1]_i_2_n_0 ;
  wire \my_full[1]_i_3_n_0 ;
  wire phy_rddata_en;
  wire [1:0]rd_ptr;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr[1]_i_1__0_n_0 ;
  (* RTL_KEEP = "true" *) (* syn_maxfan = "10" *) wire [1:0]rd_ptr_timing;
  wire \rd_ptr_timing[0]_i_1__0_n_0 ;
  wire \rd_ptr_timing[1]_i_1__0_n_0 ;
  wire \read_fifo.tail_r_reg[0] ;
  wire wr_en;
  wire \wr_ptr[0]_i_1__1_n_0 ;
  wire \wr_ptr[1]_i_1__1_n_0 ;
  wire \wr_ptr[1]_i_2_n_0 ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[0]_1 ;
  wire \wr_ptr_reg[1]_0 ;

  assign \rd_ptr_timing_reg[1]_0 [1:0] = rd_ptr_timing;
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [5]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [5]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[8]),
        .O(\gen_mux_rd[0].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [7]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [7]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[24]),
        .O(\gen_mux_rd[0].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [4]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [4]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[0]),
        .O(\gen_mux_rd[0].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [6]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [6]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[16]),
        .O(\gen_mux_rd[0].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [21]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [21]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[9]),
        .O(\gen_mux_rd[1].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [23]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [23]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[25]),
        .O(\gen_mux_rd[1].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [20]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [20]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[1]),
        .O(\gen_mux_rd[1].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [22]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [22]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[17]),
        .O(\gen_mux_rd[1].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [17]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [17]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[10]),
        .O(\gen_mux_rd[2].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [19]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [19]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[26]),
        .O(\gen_mux_rd[2].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [16]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [16]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[2]),
        .O(\gen_mux_rd[2].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [18]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [18]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[18]),
        .O(\gen_mux_rd[2].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [25]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [25]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[11]),
        .O(\gen_mux_rd[3].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [27]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [27]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[27]),
        .O(\gen_mux_rd[3].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [24]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [24]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[3]),
        .O(\gen_mux_rd[3].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [26]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [26]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[19]),
        .O(\gen_mux_rd[3].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [13]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [13]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[12]),
        .O(\gen_mux_rd[4].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [15]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [15]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[28]),
        .O(\gen_mux_rd[4].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [12]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [12]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[4]),
        .O(\gen_mux_rd[4].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [14]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [14]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[20]),
        .O(\gen_mux_rd[4].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [1]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [1]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[13]),
        .O(\gen_mux_rd[5].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [3]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [3]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[29]),
        .O(\gen_mux_rd[5].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [0]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [0]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[5]),
        .O(\gen_mux_rd[5].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [2]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [2]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[21]),
        .O(\gen_mux_rd[5].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [29]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [29]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[14]),
        .O(\gen_mux_rd[6].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [31]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [31]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[30]),
        .O(\gen_mux_rd[6].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [28]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [28]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[6]),
        .O(\gen_mux_rd[6].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [30]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [30]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[22]),
        .O(\gen_mux_rd[6].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [9]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [9]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[15]),
        .O(\gen_mux_rd[7].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [11]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [11]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[31]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [8]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [8]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[7]),
        .O(\gen_mux_rd[7].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [10]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [10]),
        .I2(my_empty[4]),
        .I3(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .I4(in[23]),
        .O(\gen_mux_rd[7].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'h0000078F)) 
    mem_reg_0_3_0_5_i_1
       (.I0(if_empty_r_0),
        .I1(\my_empty_reg[4]_rep_1 [1]),
        .I2(my_empty[2]),
        .I3(my_full[0]),
        .I4(\my_empty_reg[4]_rep_0 ),
        .O(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][10]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [16]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [16]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [2]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][11]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [24]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [24]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [3]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][12]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [12]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [12]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [4]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][13]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [0]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [0]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [5]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][14]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [28]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [28]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [6]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][15]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [8]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [8]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [7]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][24]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [5]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [5]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [8]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][25]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [21]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [21]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [9]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][26]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [17]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [17]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [10]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][27]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [25]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [25]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [11]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][28]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [13]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [13]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [12]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][29]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [1]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [1]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [13]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][30]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [29]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [29]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [14]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][31]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [9]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [9]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [15]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][40]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [6]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [6]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [16]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][41]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [22]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [22]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [17]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][42]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [18]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [18]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [18]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][43]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [26]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [26]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [19]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][44]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [14]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [14]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [20]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][45]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [2]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [2]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [21]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][46]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [30]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [30]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [22]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][47]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [10]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [10]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [23]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][56]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [7]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [7]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [24]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][57]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [23]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [23]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [25]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][58]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [19]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [19]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [26]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][59]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [27]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [27]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [27]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][60]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [15]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [15]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [28]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][61]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [3]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [3]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [29]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][62]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [31]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [31]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [30]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][63]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [11]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [11]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [31]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][8]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [4]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [4]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][9]_srl32_i_1 
       (.I0(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] [20]),
        .I1(\gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 [20]),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] [1]));
  LUT6 #(
    .INIT(64'hAAABBAAAAAA88AAA)) 
    \my_empty[0]_i_1 
       (.I0(\my_empty_reg[0]_0 ),
        .I1(my_full[1]),
        .I2(\my_empty_reg[4]_rep_0 ),
        .I3(\wr_ptr[1]_i_2_n_0 ),
        .I4(my_empty[1]),
        .I5(\my_empty[4]_i_2__0_n_0 ),
        .O(\my_empty[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00411400)) 
    \my_empty[1]_i_1 
       (.I0(\my_empty[1]_i_2_n_0 ),
        .I1(\wr_ptr_reg[1]_0 ),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[0]),
        .I4(\wr_ptr_reg[0]_0 ),
        .I5(my_empty[1]),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFFFEAFF)) 
    \my_empty[1]_i_2 
       (.I0(my_full[1]),
        .I1(if_empty_r_0),
        .I2(\my_empty_reg[4]_rep_1 [1]),
        .I3(\my_empty_reg[4]_rep_0 ),
        .I4(\my_empty_reg[3]_0 ),
        .I5(my_empty[1]),
        .O(\my_empty[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBAAAAAA88AAA)) 
    \my_empty[2]_i_1 
       (.I0(my_empty[2]),
        .I1(my_full[1]),
        .I2(\my_empty_reg[4]_rep_0 ),
        .I3(\wr_ptr[1]_i_2_n_0 ),
        .I4(my_empty[1]),
        .I5(\my_empty[4]_i_2__0_n_0 ),
        .O(\my_empty[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBAAAAAA88AAA)) 
    \my_empty[3]_i_1 
       (.I0(\my_empty_reg[3]_0 ),
        .I1(my_full[1]),
        .I2(\my_empty_reg[4]_rep_0 ),
        .I3(\wr_ptr[1]_i_2_n_0 ),
        .I4(my_empty[1]),
        .I5(\my_empty[4]_i_2__0_n_0 ),
        .O(\my_empty[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBAAAAAA88AAA)) 
    \my_empty[4]_i_1 
       (.I0(my_empty[4]),
        .I1(my_full[1]),
        .I2(\my_empty_reg[4]_rep_0 ),
        .I3(\wr_ptr[1]_i_2_n_0 ),
        .I4(my_empty[1]),
        .I5(\my_empty[4]_i_2__0_n_0 ),
        .O(\my_empty[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000960)) 
    \my_empty[4]_i_2__0 
       (.I0(\wr_ptr_reg[1]_0 ),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(\wr_ptr_reg[0]_0 ),
        .I4(my_empty[1]),
        .O(\my_empty[4]_i_2__0_n_0 ));
  FDSE \my_empty_reg[0] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1__0_n_0 ),
        .D(\my_empty[0]_i_1_n_0 ),
        .Q(\my_empty_reg[0]_0 ),
        .S(ififo_rst));
  FDSE \my_empty_reg[1] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1__0_n_0 ),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(my_empty[1]),
        .S(ififo_rst));
  FDSE \my_empty_reg[2] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1__0_n_0 ),
        .D(\my_empty[2]_i_1_n_0 ),
        .Q(my_empty[2]),
        .S(ififo_rst));
  FDSE \my_empty_reg[3] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1__0_n_0 ),
        .D(\my_empty[3]_i_1_n_0 ),
        .Q(\my_empty_reg[3]_0 ),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1__0_n_0 ),
        .D(\my_empty[4]_i_1_n_0 ),
        .Q(my_empty[4]),
        .S(ififo_rst));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1__0_n_0 ),
        .D(\my_empty[4]_i_1_n_0 ),
        .Q(\my_empty_reg[4]_rep_n_0 ),
        .S(ififo_rst));
  LUT6 #(
    .INIT(64'hBAAAAAAB8AAAAAA8)) 
    \my_full[0]_i_1 
       (.I0(my_full[0]),
        .I1(my_empty[1]),
        .I2(my_full[1]),
        .I3(\my_empty_reg[4]_rep_0 ),
        .I4(\wr_ptr[1]_i_2_n_0 ),
        .I5(\my_full[0]_i_2__0_n_0 ),
        .O(\my_full[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h00000960)) 
    \my_full[0]_i_2__0 
       (.I0(rd_ptr[1]),
        .I1(\wr_ptr_reg[1]_0 ),
        .I2(\wr_ptr_reg[0]_0 ),
        .I3(rd_ptr[0]),
        .I4(my_full[1]),
        .O(\my_full[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAFFFF)) 
    \my_full[1]_i_1__0 
       (.I0(my_full[1]),
        .I1(if_empty_r_0),
        .I2(\my_empty_reg[4]_rep_1 [1]),
        .I3(\my_empty_reg[4]_rep_0 ),
        .I4(my_empty[1]),
        .O(\my_full[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00411400)) 
    \my_full[1]_i_2 
       (.I0(\my_full[1]_i_3_n_0 ),
        .I1(rd_ptr[1]),
        .I2(\wr_ptr_reg[1]_0 ),
        .I3(\wr_ptr_reg[0]_0 ),
        .I4(rd_ptr[0]),
        .I5(my_full[1]),
        .O(\my_full[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEBFBFBF)) 
    \my_full[1]_i_3 
       (.I0(my_empty[1]),
        .I1(my_full[1]),
        .I2(\my_empty_reg[4]_rep_0 ),
        .I3(if_empty_r_0),
        .I4(\my_empty_reg[4]_rep_1 [1]),
        .I5(\my_empty_reg[3]_0 ),
        .O(\my_full[1]_i_3_n_0 ));
  FDRE \my_full_reg[0] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1__0_n_0 ),
        .D(\my_full[0]_i_1_n_0 ),
        .Q(my_full[0]),
        .R(ififo_rst));
  FDRE \my_full_reg[1] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1__0_n_0 ),
        .D(\my_full[1]_i_2_n_0 ),
        .Q(my_full[1]),
        .R(ififo_rst));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    rd_active_r_i_1
       (.I0(\my_empty_reg[4]_rep_0 ),
        .I1(\my_empty_reg[0]_0 ),
        .I2(if_empty_r_0),
        .I3(\my_empty_reg[4]_rep_1 [0]),
        .O(phy_rddata_en));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[0]_i_1__0 
       (.I0(my_empty[1]),
        .I1(\wr_ptr[1]_i_2_n_0 ),
        .I2(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \rd_ptr[1]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(\wr_ptr[1]_i_2_n_0 ),
        .I2(my_empty[1]),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__0_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1__0_n_0 ),
        .Q(rd_ptr[0]),
        .R(ififo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1__0_n_0 ),
        .Q(rd_ptr[1]),
        .R(ififo_rst));
  LUT6 #(
    .INIT(64'hEF0F0000FFFF10F0)) 
    \rd_ptr_timing[0]_i_1__0 
       (.I0(\my_empty_reg[4]_rep_0 ),
        .I1(my_full[1]),
        .I2(\wr_ptr[1]_i_2_n_0 ),
        .I3(my_empty[1]),
        .I4(rd_ptr_timing[0]),
        .I5(rd_ptr[0]),
        .O(\rd_ptr_timing[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF10F0EF0F0000)) 
    \rd_ptr_timing[1]_i_1__0 
       (.I0(\my_empty_reg[4]_rep_0 ),
        .I1(my_full[1]),
        .I2(\wr_ptr[1]_i_2_n_0 ),
        .I3(my_empty[1]),
        .I4(rd_ptr_timing[1]),
        .I5(my_empty1),
        .O(\rd_ptr_timing[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_timing[1]_i_2__0 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(my_empty1));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1__0_n_0 ),
        .D(\rd_ptr_timing[0]_i_1__0_n_0 ),
        .Q(rd_ptr_timing[0]),
        .R(ififo_rst));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1__0_n_0 ),
        .D(\rd_ptr_timing[1]_i_1__0_n_0 ),
        .Q(rd_ptr_timing[1]),
        .R(ififo_rst));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_20 
       (.I0(\read_fifo.tail_r_reg[0] ),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\my_empty_reg[0]_0 ),
        .I3(if_empty_r_0),
        .I4(\my_empty_reg[4]_rep_1 [0]),
        .O(init_complete_r1_timing_reg));
  LUT5 #(
    .INIT(32'hEFEC1013)) 
    \wr_ptr[0]_i_1__1 
       (.I0(my_empty[1]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\wr_ptr[1]_i_2_n_0 ),
        .I3(my_full[1]),
        .I4(\wr_ptr_reg[0]_0 ),
        .O(\wr_ptr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFF5D000200A2)) 
    \wr_ptr[1]_i_1__1 
       (.I0(\wr_ptr_reg[0]_0 ),
        .I1(my_full[1]),
        .I2(\wr_ptr[1]_i_2_n_0 ),
        .I3(\my_empty_reg[4]_rep_0 ),
        .I4(my_empty[1]),
        .I5(\wr_ptr_reg[1]_0 ),
        .O(\wr_ptr[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \wr_ptr[1]_i_2 
       (.I0(\my_empty_reg[3]_0 ),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\my_empty_reg[4]_rep_1 [1]),
        .I3(if_empty_r_0),
        .O(\wr_ptr[1]_i_2_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__1_n_0 ),
        .Q(\wr_ptr_reg[0]_0 ),
        .R(ififo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__1_n_0 ),
        .Q(\wr_ptr_reg[1]_0 ),
        .R(ififo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_if_post_fifo" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_if_post_fifo_12
   (out,
    rd_data_en,
    \my_empty_reg[0]_0 ,
    \read_fifo.tail_r_reg[0] ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[0]_0 ,
    \my_empty_reg[3]_0 ,
    in,
    wr_en_2,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \my_empty_reg[4]_rep_0 ,
    my_empty,
    if_empty_r_0,
    \cnt_read_reg[0] ,
    p_0_in,
    \read_fifo.tail_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 ,
    ififo_rst,
    \wr_ptr_reg[0]_1 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] );
  output [1:0]out;
  output rd_data_en;
  output \my_empty_reg[0]_0 ;
  output \read_fifo.tail_r_reg[0] ;
  output \wr_ptr_reg[1]_0 ;
  output \wr_ptr_reg[0]_0 ;
  output \my_empty_reg[3]_0 ;
  output [31:0]in;
  output wr_en_2;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input \my_empty_reg[4]_rep_0 ;
  input [1:0]my_empty;
  input [0:0]if_empty_r_0;
  input \cnt_read_reg[0] ;
  input p_0_in;
  input [0:0]\read_fifo.tail_r_reg[4] ;
  input [31:0]\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  input [31:0]\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 ;
  input ififo_rst;
  input \wr_ptr_reg[0]_1 ;
  input [31:0]\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  input [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;

  wire \cnt_read_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire [31:0]\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire [31:0]in;
  wire [1:0]my_empty;
  wire [1:1]my_empty1;
  wire \my_empty[0]_i_1__0_n_0 ;
  wire \my_empty[1]_i_1__0_n_0 ;
  wire \my_empty[1]_i_2__0_n_0 ;
  wire \my_empty[2]_i_1__0_n_0 ;
  wire \my_empty[3]_i_1__0_n_0 ;
  wire \my_empty[4]_i_1__0_n_0 ;
  wire \my_empty[4]_i_2_n_0 ;
  wire [4:1]my_empty_0;
  wire \my_empty_reg[0]_0 ;
  wire \my_empty_reg[3]_0 ;
  wire \my_empty_reg[4]_rep_0 ;
  wire \my_empty_reg[4]_rep_n_0 ;
  wire [1:0]my_full;
  wire \my_full[0]_i_1__0_n_0 ;
  wire \my_full[0]_i_2_n_0 ;
  wire \my_full[1]_i_1_n_0 ;
  wire \my_full[1]_i_2__0_n_0 ;
  wire \my_full[1]_i_3__0_n_0 ;
  wire p_0_in;
  wire rd_data_en;
  wire [1:0]rd_ptr;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* syn_maxfan = "10" *) wire [1:0]rd_ptr_timing;
  wire \rd_ptr_timing[0]_i_1__1_n_0 ;
  wire \rd_ptr_timing[1]_i_1__1_n_0 ;
  wire \read_fifo.tail_r_reg[0] ;
  wire [0:0]\read_fifo.tail_r_reg[4] ;
  wire wr_en_2;
  wire \wr_ptr[0]_i_1__0_n_0 ;
  wire \wr_ptr[1]_i_1__0_n_0 ;
  wire \wr_ptr[1]_i_2__0_n_0 ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[0]_1 ;
  wire \wr_ptr_reg[1]_0 ;

  assign out[1:0] = rd_ptr_timing;
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [8]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [5]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [5]),
        .O(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [24]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [7]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [7]),
        .O(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [0]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [4]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [4]),
        .O(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [16]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [6]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [6]),
        .O(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [9]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [17]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [17]),
        .O(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [25]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [19]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [19]),
        .O(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [1]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [16]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [16]),
        .O(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [17]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [18]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [18]),
        .O(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [10]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [1]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [1]),
        .O(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [26]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [3]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [3]),
        .O(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [2]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [0]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [0]),
        .O(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [18]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [2]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [2]),
        .O(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [11]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [13]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [13]),
        .O(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [27]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [15]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [15]),
        .O(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [3]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [12]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [12]),
        .O(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [19]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [14]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [14]),
        .O(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [12]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [21]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [21]),
        .O(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [28]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [23]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [23]),
        .O(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [4]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [20]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [20]),
        .O(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [20]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [22]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [22]),
        .O(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [13]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [29]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [29]),
        .O(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [29]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [31]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [31]),
        .O(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [5]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [28]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [28]),
        .O(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [21]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [30]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [30]),
        .O(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [14]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [9]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [9]),
        .O(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [30]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [11]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [11]),
        .O(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [6]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [8]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [8]),
        .O(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [22]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [10]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [10]),
        .O(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [15]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [25]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [25]),
        .O(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [31]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [27]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [27]),
        .O(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [7]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [24]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [24]),
        .O(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [23]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .I2(\my_empty_reg[4]_rep_n_0 ),
        .I3(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [26]),
        .I4(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [26]),
        .O(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'h0000078F)) 
    mem_reg_0_3_6_11_i_1
       (.I0(if_empty_r_0),
        .I1(my_empty[1]),
        .I2(my_empty_0[2]),
        .I3(my_full[0]),
        .I4(\my_empty_reg[4]_rep_0 ),
        .O(wr_en_2));
  LUT6 #(
    .INIT(64'h0000000007770000)) 
    \memory_reg[63][0]_srl32_i_1 
       (.I0(\my_empty_reg[0]_0 ),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(my_empty[0]),
        .I3(if_empty_r_0),
        .I4(\cnt_read_reg[0] ),
        .I5(p_0_in),
        .O(rd_data_en));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][0]_srl32_i_2 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [4]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [4]),
        .I2(my_empty_0[4]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][16]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [5]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [5]),
        .I2(my_empty_0[4]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][17]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [17]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [17]),
        .I2(my_empty_0[4]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][18]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [1]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [1]),
        .I2(my_empty_0[4]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][19]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [13]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [13]),
        .I2(my_empty_0[4]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][1]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [16]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [16]),
        .I2(my_empty_0[4]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][20]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [21]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [21]),
        .I2(my_empty_0[4]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][21]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [29]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [29]),
        .I2(my_empty_0[4]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][22]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [9]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [9]),
        .I2(my_empty_0[4]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][23]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [25]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [25]),
        .I2(my_empty_0[4]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][2]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [0]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [0]),
        .I2(my_empty_0[4]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][32]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [6]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [6]),
        .I2(my_empty_0[4]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][33]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [18]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [18]),
        .I2(my_empty_0[4]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][34]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [2]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [2]),
        .I2(my_empty_0[4]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][35]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [14]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [14]),
        .I2(my_empty_0[4]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][36]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [22]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [22]),
        .I2(my_empty_0[4]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][37]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [30]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [30]),
        .I2(my_empty_0[4]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][38]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [10]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [10]),
        .I2(my_empty_0[4]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][39]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [26]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [26]),
        .I2(my_empty_0[4]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][3]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [12]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [12]),
        .I2(my_empty_0[4]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][48]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [7]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [7]),
        .I2(my_empty_0[4]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][49]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [19]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [19]),
        .I2(my_empty_0[4]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][4]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [20]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [20]),
        .I2(my_empty_0[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][50]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [3]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [3]),
        .I2(my_empty_0[4]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][51]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [15]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [15]),
        .I2(my_empty_0[4]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][52]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [23]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [23]),
        .I2(my_empty_0[4]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][53]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [31]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [31]),
        .I2(my_empty_0[4]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][54]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [11]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [11]),
        .I2(my_empty_0[4]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][55]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [27]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [27]),
        .I2(my_empty_0[4]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][5]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [28]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [28]),
        .I2(my_empty_0[4]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][6]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [8]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [8]),
        .I2(my_empty_0[4]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_reg[63][7]_srl32_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] [24]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 [24]),
        .I2(my_empty_0[4]),
        .O(in[7]));
  LUT6 #(
    .INIT(64'hAAABBAAAAAA88AAA)) 
    \my_empty[0]_i_1__0 
       (.I0(\my_empty_reg[0]_0 ),
        .I1(my_full[1]),
        .I2(\my_empty_reg[4]_rep_0 ),
        .I3(\wr_ptr[1]_i_2__0_n_0 ),
        .I4(my_empty_0[1]),
        .I5(\my_empty[4]_i_2_n_0 ),
        .O(\my_empty[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00411400)) 
    \my_empty[1]_i_1__0 
       (.I0(\my_empty[1]_i_2__0_n_0 ),
        .I1(\wr_ptr_reg[1]_0 ),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[0]),
        .I4(\wr_ptr_reg[0]_0 ),
        .I5(my_empty_0[1]),
        .O(\my_empty[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFFFEAFF)) 
    \my_empty[1]_i_2__0 
       (.I0(my_full[1]),
        .I1(if_empty_r_0),
        .I2(my_empty[1]),
        .I3(\my_empty_reg[4]_rep_0 ),
        .I4(\my_empty_reg[3]_0 ),
        .I5(my_empty_0[1]),
        .O(\my_empty[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBAAAAAA88AAA)) 
    \my_empty[2]_i_1__0 
       (.I0(my_empty_0[2]),
        .I1(my_full[1]),
        .I2(\my_empty_reg[4]_rep_0 ),
        .I3(\wr_ptr[1]_i_2__0_n_0 ),
        .I4(my_empty_0[1]),
        .I5(\my_empty[4]_i_2_n_0 ),
        .O(\my_empty[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBAAAAAA88AAA)) 
    \my_empty[3]_i_1__0 
       (.I0(\my_empty_reg[3]_0 ),
        .I1(my_full[1]),
        .I2(\my_empty_reg[4]_rep_0 ),
        .I3(\wr_ptr[1]_i_2__0_n_0 ),
        .I4(my_empty_0[1]),
        .I5(\my_empty[4]_i_2_n_0 ),
        .O(\my_empty[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBAAAAAA88AAA)) 
    \my_empty[4]_i_1__0 
       (.I0(my_empty_0[4]),
        .I1(my_full[1]),
        .I2(\my_empty_reg[4]_rep_0 ),
        .I3(\wr_ptr[1]_i_2__0_n_0 ),
        .I4(my_empty_0[1]),
        .I5(\my_empty[4]_i_2_n_0 ),
        .O(\my_empty[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000960)) 
    \my_empty[4]_i_2 
       (.I0(\wr_ptr_reg[1]_0 ),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(\wr_ptr_reg[0]_0 ),
        .I4(my_empty_0[1]),
        .O(\my_empty[4]_i_2_n_0 ));
  FDSE \my_empty_reg[0] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1_n_0 ),
        .D(\my_empty[0]_i_1__0_n_0 ),
        .Q(\my_empty_reg[0]_0 ),
        .S(ififo_rst));
  FDSE \my_empty_reg[1] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1_n_0 ),
        .D(\my_empty[1]_i_1__0_n_0 ),
        .Q(my_empty_0[1]),
        .S(ififo_rst));
  FDSE \my_empty_reg[2] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1_n_0 ),
        .D(\my_empty[2]_i_1__0_n_0 ),
        .Q(my_empty_0[2]),
        .S(ififo_rst));
  FDSE \my_empty_reg[3] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1_n_0 ),
        .D(\my_empty[3]_i_1__0_n_0 ),
        .Q(\my_empty_reg[3]_0 ),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1_n_0 ),
        .D(\my_empty[4]_i_1__0_n_0 ),
        .Q(my_empty_0[4]),
        .S(ififo_rst));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1_n_0 ),
        .D(\my_empty[4]_i_1__0_n_0 ),
        .Q(\my_empty_reg[4]_rep_n_0 ),
        .S(ififo_rst));
  LUT6 #(
    .INIT(64'hBAAAAAAB8AAAAAA8)) 
    \my_full[0]_i_1__0 
       (.I0(my_full[0]),
        .I1(my_empty_0[1]),
        .I2(my_full[1]),
        .I3(\my_empty_reg[4]_rep_0 ),
        .I4(\wr_ptr[1]_i_2__0_n_0 ),
        .I5(\my_full[0]_i_2_n_0 ),
        .O(\my_full[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h00000960)) 
    \my_full[0]_i_2 
       (.I0(rd_ptr[1]),
        .I1(\wr_ptr_reg[1]_0 ),
        .I2(\wr_ptr_reg[0]_0 ),
        .I3(rd_ptr[0]),
        .I4(my_full[1]),
        .O(\my_full[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAFFFF)) 
    \my_full[1]_i_1 
       (.I0(my_full[1]),
        .I1(if_empty_r_0),
        .I2(my_empty[1]),
        .I3(\my_empty_reg[4]_rep_0 ),
        .I4(my_empty_0[1]),
        .O(\my_full[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00411400)) 
    \my_full[1]_i_2__0 
       (.I0(\my_full[1]_i_3__0_n_0 ),
        .I1(rd_ptr[1]),
        .I2(\wr_ptr_reg[1]_0 ),
        .I3(\wr_ptr_reg[0]_0 ),
        .I4(rd_ptr[0]),
        .I5(my_full[1]),
        .O(\my_full[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEBFBFBF)) 
    \my_full[1]_i_3__0 
       (.I0(my_empty_0[1]),
        .I1(my_full[1]),
        .I2(\my_empty_reg[4]_rep_0 ),
        .I3(if_empty_r_0),
        .I4(my_empty[1]),
        .I5(\my_empty_reg[3]_0 ),
        .O(\my_full[1]_i_3__0_n_0 ));
  FDRE \my_full_reg[0] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1_n_0 ),
        .D(\my_full[0]_i_1__0_n_0 ),
        .Q(my_full[0]),
        .R(ififo_rst));
  FDRE \my_full_reg[1] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1_n_0 ),
        .D(\my_full[1]_i_2__0_n_0 ),
        .Q(my_full[1]),
        .R(ififo_rst));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[0]_i_1 
       (.I0(my_empty_0[1]),
        .I1(\wr_ptr[1]_i_2__0_n_0 ),
        .I2(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(\wr_ptr[1]_i_2__0_n_0 ),
        .I2(my_empty_0[1]),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(rd_ptr[0]),
        .R(ififo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(rd_ptr[1]),
        .R(ififo_rst));
  LUT6 #(
    .INIT(64'hEF0F0000FFFF10F0)) 
    \rd_ptr_timing[0]_i_1__1 
       (.I0(\my_empty_reg[4]_rep_0 ),
        .I1(my_full[1]),
        .I2(\wr_ptr[1]_i_2__0_n_0 ),
        .I3(my_empty_0[1]),
        .I4(rd_ptr_timing[0]),
        .I5(rd_ptr[0]),
        .O(\rd_ptr_timing[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF10F0EF0F0000)) 
    \rd_ptr_timing[1]_i_1__1 
       (.I0(\my_empty_reg[4]_rep_0 ),
        .I1(my_full[1]),
        .I2(\wr_ptr[1]_i_2__0_n_0 ),
        .I3(my_empty_0[1]),
        .I4(rd_ptr_timing[1]),
        .I5(my_empty1),
        .O(\rd_ptr_timing[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_timing[1]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(my_empty1));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1_n_0 ),
        .D(\rd_ptr_timing[0]_i_1__1_n_0 ),
        .Q(rd_ptr_timing[0]),
        .R(ififo_rst));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(\my_full[1]_i_1_n_0 ),
        .D(\rd_ptr_timing[1]_i_1__1_n_0 ),
        .Q(rd_ptr_timing[1]),
        .R(ififo_rst));
  LUT6 #(
    .INIT(64'hFFD5D5D5FFFFFFFF)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_19 
       (.I0(\read_fifo.tail_r_reg[4] ),
        .I1(\my_empty_reg[0]_0 ),
        .I2(\my_empty_reg[4]_rep_0 ),
        .I3(my_empty[0]),
        .I4(if_empty_r_0),
        .I5(\cnt_read_reg[0] ),
        .O(\read_fifo.tail_r_reg[0] ));
  LUT5 #(
    .INIT(32'hEFEC1013)) 
    \wr_ptr[0]_i_1__0 
       (.I0(my_empty_0[1]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\wr_ptr[1]_i_2__0_n_0 ),
        .I3(my_full[1]),
        .I4(\wr_ptr_reg[0]_0 ),
        .O(\wr_ptr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFF5D000200A2)) 
    \wr_ptr[1]_i_1__0 
       (.I0(\wr_ptr_reg[0]_0 ),
        .I1(my_full[1]),
        .I2(\wr_ptr[1]_i_2__0_n_0 ),
        .I3(\my_empty_reg[4]_rep_0 ),
        .I4(my_empty_0[1]),
        .I5(\wr_ptr_reg[1]_0 ),
        .O(\wr_ptr[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \wr_ptr[1]_i_2__0 
       (.I0(\my_empty_reg[3]_0 ),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(my_empty[1]),
        .I3(if_empty_r_0),
        .O(\wr_ptr[1]_i_2__0_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__0_n_0 ),
        .Q(\wr_ptr_reg[0]_0 ),
        .R(ififo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(\wr_ptr_reg[0]_1 ),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__0_n_0 ),
        .Q(\wr_ptr_reg[1]_0 ),
        .R(ififo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_mc_phy" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_mc_phy
   (out,
    A_rst_primitives_reg,
    \phaser_in_gen.phaser_in ,
    out_dq_2,
    mem_dq_ts,
    out_dm_0,
    out_dq_0,
    out_dq_6,
    out_dq_3,
    out_dq_1,
    out_dq_4,
    out_dq_7,
    out_dq_5,
    mem_dqs_out,
    mem_dqs_ts,
    pi_dqs_found_lanes,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    out_dq_13,
    out_dq_8,
    out_dq_15,
    out_dq_12,
    out_dq_10,
    out_dq_9,
    out_dq_11,
    out_dq_14,
    out_dm_1,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    idelay_ld_rst,
    ddr_ck_out,
    \my_empty_reg[1] ,
    init_complete_r1_timing_reg,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    in,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \pi_counter_read_val_reg[5] ,
    Q,
    phy_rddata_en,
    p_121_in,
    \mcGo_r_reg[15]_0 ,
    rd_data_en,
    \read_fifo.tail_r_reg[0] ,
    \phaser_in_gen.phaser_in_1 ,
    phy_mc_data_full,
    wr_en_3,
    wr_en_4,
    phy_mc_cmd_full,
    wr_en_5,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    \wr_ptr_reg[3]_0 ,
    mem_dq_out,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[3]_1 ,
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i ,
    mem_out,
    wr_en,
    wr_en_2,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \wr_ptr_timing_reg[3] ,
    \input_[1].iserdes_dq_.idelay_dq.idelaye2 ,
    mem_dq_in,
    idelay_inc,
    LD0,
    CLKB0,
    \phaser_in_gen.phaser_in_2 ,
    \phaser_in_gen.phaser_in_3 ,
    \phaser_in_gen.phaser_in_4 ,
    \phaser_in_gen.phaser_in_5 ,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    \phaser_in_gen.phaser_in_6 ,
    sync_pulse,
    COUNTERLOADVAL,
    phaser_out,
    phaser_out_0,
    phaser_out_1,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    phaser_out_2,
    phaser_out_3,
    phaser_out_4,
    phaser_out_5,
    out_fifo,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    out_fifo_8,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 ,
    LD0_0,
    CLKB0_6,
    \phaser_in_gen.phaser_in_7 ,
    \phaser_in_gen.phaser_in_8 ,
    \phaser_in_gen.phaser_in_9 ,
    \phaser_in_gen.phaser_in_10 ,
    \phaser_in_gen.phaser_in_11 ,
    \phaser_in_gen.phaser_in_12 ,
    phaser_out_6,
    phaser_out_7,
    phaser_out_8,
    D0,
    out_fifo_9,
    out_fifo_10,
    out_fifo_11,
    out_fifo_12,
    out_fifo_13,
    out_fifo_14,
    out_fifo_15,
    out_fifo_16,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    mux_cmd_wren,
    pll_locked,
    phy_read_calib,
    in0,
    PHYCTLWD,
    RST0,
    out_fifo_17,
    out_fifo_18,
    out_fifo_19,
    out_fifo_20,
    out_fifo_21,
    out_fifo_22,
    out_fifo_23,
    out_fifo_24,
    calib_cmd_wren,
    \read_fifo.tail_r_reg[0]_0 ,
    mux_wrdata_en,
    mc_wrdata_en,
    out_fifo_25,
    calib_wrdata_en,
    out_fifo_26,
    out_fifo_27,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    cnt_pwron_cke_done_r,
    p_0_in,
    \read_fifo.tail_r_reg[4] ,
    mc_cas_n,
    out_fifo_28,
    out_fifo_29,
    mc_cs_n,
    SR,
    phy_dout,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    calib_sel,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] );
  output [1:0]out;
  output A_rst_primitives_reg;
  output \phaser_in_gen.phaser_in ;
  output out_dq_2;
  output [17:0]mem_dq_ts;
  output out_dm_0;
  output out_dq_0;
  output out_dq_6;
  output out_dq_3;
  output out_dq_1;
  output out_dq_4;
  output out_dq_7;
  output out_dq_5;
  output [1:0]mem_dqs_out;
  output [1:0]mem_dqs_ts;
  output [1:0]pi_dqs_found_lanes;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output out_dq_13;
  output out_dq_8;
  output out_dq_15;
  output out_dq_12;
  output out_dq_10;
  output out_dq_9;
  output out_dq_11;
  output out_dq_14;
  output out_dm_1;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output idelay_ld_rst;
  output [1:0]ddr_ck_out;
  output \my_empty_reg[1] ;
  output init_complete_r1_timing_reg;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output [63:0]in;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \pi_counter_read_val_reg[5] ;
  output [5:0]Q;
  output phy_rddata_en;
  output p_121_in;
  output [0:0]\mcGo_r_reg[15]_0 ;
  output rd_data_en;
  output \read_fifo.tail_r_reg[0] ;
  output \phaser_in_gen.phaser_in_1 ;
  output phy_mc_data_full;
  output wr_en_3;
  output wr_en_4;
  output phy_mc_cmd_full;
  output wr_en_5;
  output \wr_ptr_reg[0] ;
  output \wr_ptr_reg[1] ;
  output [3:0]\wr_ptr_reg[3] ;
  output [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [11:0]mem_dq_out;
  output \wr_ptr_reg[0]_0 ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output [9:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  output [29:0]mem_out;
  output wr_en;
  output wr_en_2;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input \wr_ptr_timing_reg[3] ;
  input \input_[1].iserdes_dq_.idelay_dq.idelaye2 ;
  input [15:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input \phaser_in_gen.phaser_in_2 ;
  input \phaser_in_gen.phaser_in_3 ;
  input \phaser_in_gen.phaser_in_4 ;
  input \phaser_in_gen.phaser_in_5 ;
  input freq_refclk;
  input mem_refclk;
  input [1:0]mem_dqs_in;
  input \phaser_in_gen.phaser_in_6 ;
  input sync_pulse;
  input [5:0]COUNTERLOADVAL;
  input phaser_out;
  input phaser_out_0;
  input phaser_out_1;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input phaser_out_2;
  input phaser_out_3;
  input phaser_out_4;
  input phaser_out_5;
  input [3:0]out_fifo;
  input [3:0]out_fifo_0;
  input [3:0]out_fifo_1;
  input [3:0]out_fifo_2;
  input [3:0]out_fifo_3;
  input [7:0]out_fifo_4;
  input [7:0]out_fifo_5;
  input [3:0]out_fifo_6;
  input [3:0]out_fifo_7;
  input [3:0]out_fifo_8;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  input LD0_0;
  input CLKB0_6;
  input \phaser_in_gen.phaser_in_7 ;
  input \phaser_in_gen.phaser_in_8 ;
  input \phaser_in_gen.phaser_in_9 ;
  input \phaser_in_gen.phaser_in_10 ;
  input \phaser_in_gen.phaser_in_11 ;
  input [5:0]\phaser_in_gen.phaser_in_12 ;
  input phaser_out_6;
  input phaser_out_7;
  input phaser_out_8;
  input [3:0]D0;
  input [3:0]out_fifo_9;
  input [3:0]out_fifo_10;
  input [3:0]out_fifo_11;
  input [3:0]out_fifo_12;
  input [3:0]out_fifo_13;
  input [3:0]out_fifo_14;
  input [3:0]out_fifo_15;
  input [3:0]out_fifo_16;
  input ififo_rst_reg0_1;
  input ofifo_rst_reg0_2;
  input mux_cmd_wren;
  input pll_locked;
  input phy_read_calib;
  input in0;
  input [10:0]PHYCTLWD;
  input RST0;
  input [3:0]out_fifo_17;
  input [3:0]out_fifo_18;
  input [7:0]out_fifo_19;
  input [5:0]out_fifo_20;
  input [1:0]out_fifo_21;
  input [3:0]out_fifo_22;
  input [1:0]out_fifo_23;
  input out_fifo_24;
  input calib_cmd_wren;
  input \read_fifo.tail_r_reg[0]_0 ;
  input mux_wrdata_en;
  input mc_wrdata_en;
  input out_fifo_25;
  input calib_wrdata_en;
  input out_fifo_26;
  input out_fifo_27;
  input [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  input \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  input cnt_pwron_cke_done_r;
  input p_0_in;
  input [0:0]\read_fifo.tail_r_reg[4] ;
  input [1:0]mc_cas_n;
  input [0:0]out_fifo_28;
  input [0:0]out_fifo_29;
  input [0:0]mc_cs_n;
  input [0:0]SR;
  input [18:0]phy_dout;
  input [31:0]\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  input [0:0]calib_sel;
  input [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;

  wire A_rst_primitives_reg;
  wire CLKB0;
  wire CLKB0_6;
  wire [5:0]COUNTERLOADVAL;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire LD0;
  wire LD0_0;
  wire [10:0]PHYCTLWD;
  wire [5:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire [0:0]calib_sel;
  wire calib_wrdata_en;
  wire cnt_pwron_cke_done_r;
  wire [1:0]ddr_ck_out;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire freq_refclk;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire [63:0]in;
  wire in0;
  wire init_complete_r1_timing_reg;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[1].iserdes_dq_.idelay_dq.idelaye2 ;
  wire [0:0]\mcGo_r_reg[15]_0 ;
  wire [0:0]mcGo_w;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire mc_wrdata_en;
  wire [15:0]mem_dq_in;
  wire [11:0]mem_dq_out;
  wire [17:0]mem_dq_ts;
  wire [1:0]mem_dqs_in;
  wire [1:0]mem_dqs_out;
  wire [1:0]mem_dqs_ts;
  wire [29:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire [1:0]out;
  wire out_dm_0;
  wire out_dm_1;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_dq_8;
  wire out_dq_9;
  wire [3:0]out_fifo;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire [3:0]out_fifo_10;
  wire [3:0]out_fifo_11;
  wire [3:0]out_fifo_12;
  wire [3:0]out_fifo_13;
  wire [3:0]out_fifo_14;
  wire [3:0]out_fifo_15;
  wire [3:0]out_fifo_16;
  wire [3:0]out_fifo_17;
  wire [3:0]out_fifo_18;
  wire [7:0]out_fifo_19;
  wire [3:0]out_fifo_2;
  wire [5:0]out_fifo_20;
  wire [1:0]out_fifo_21;
  wire [3:0]out_fifo_22;
  wire [1:0]out_fifo_23;
  wire out_fifo_24;
  wire out_fifo_25;
  wire out_fifo_26;
  wire out_fifo_27;
  wire [0:0]out_fifo_28;
  wire [0:0]out_fifo_29;
  wire [3:0]out_fifo_3;
  wire [7:0]out_fifo_4;
  wire [7:0]out_fifo_5;
  wire [3:0]out_fifo_6;
  wire [3:0]out_fifo_7;
  wire [3:0]out_fifo_8;
  wire [3:0]out_fifo_9;
  wire [9:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  wire p_0_in;
  wire [15:1]p_0_in_0;
  wire p_121_in;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire \phaser_in_gen.phaser_in_1 ;
  wire \phaser_in_gen.phaser_in_10 ;
  wire \phaser_in_gen.phaser_in_11 ;
  wire [5:0]\phaser_in_gen.phaser_in_12 ;
  wire \phaser_in_gen.phaser_in_2 ;
  wire \phaser_in_gen.phaser_in_3 ;
  wire \phaser_in_gen.phaser_in_4 ;
  wire \phaser_in_gen.phaser_in_5 ;
  wire \phaser_in_gen.phaser_in_6 ;
  wire \phaser_in_gen.phaser_in_7 ;
  wire \phaser_in_gen.phaser_in_8 ;
  wire \phaser_in_gen.phaser_in_9 ;
  wire phaser_out;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phaser_out_4;
  wire phaser_out_5;
  wire phaser_out_6;
  wire phaser_out_7;
  wire phaser_out_8;
  wire [18:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire \pi_counter_read_val_reg[5] ;
  wire [1:0]pi_dqs_found_lanes;
  wire pll_locked;
  wire rd_data_en;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire \read_fifo.tail_r_reg[0]_0 ;
  wire [0:0]\read_fifo.tail_r_reg[4] ;
  wire ref_dll_lock;
  wire sync_pulse;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire wr_en_5;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire \wr_ptr_timing_reg[3] ;

  LUT2 #(
    .INIT(4'h8)) 
    calib_ctl_wren_i_1
       (.I0(\mcGo_r_reg[15]_0 ),
        .I1(cnt_pwron_cke_done_r),
        .O(p_121_in));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_4lanes \ddr_phy_4lanes_0.u_ddr_phy_4lanes 
       (.A_rst_primitives_reg_0(A_rst_primitives_reg),
        .CLKB0(CLKB0),
        .CLKB0_6(CLKB0_6),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .D(mcGo_w),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .LD0(LD0),
        .LD0_0(LD0_0),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .RST0(RST0),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .ififo_rst_reg0(ififo_rst_reg0),
        .ififo_rst_reg0_1(ififo_rst_reg0_1),
        .in(in),
        .in0(in0),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2 (\input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[1].iserdes_dq_.idelay_dq.idelaye2 (\input_[1].iserdes_dq_.idelay_dq.idelaye2 ),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in(mem_dq_in),
        .mem_dq_out(mem_dq_out),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_in(mem_dqs_in),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_0 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1]_1 ),
        .\my_empty_reg[1]_2 (\my_empty_reg[1]_2 ),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofifo_rst_reg0_2(ofifo_rst_reg0_2),
        .out(out),
        .out_dm_0(out_dm_0),
        .out_dm_1(out_dm_1),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(out_fifo_1),
        .out_fifo_10(out_fifo_10),
        .out_fifo_11(out_fifo_11),
        .out_fifo_12(out_fifo_12),
        .out_fifo_13(out_fifo_13),
        .out_fifo_14(out_fifo_14),
        .out_fifo_15(out_fifo_15),
        .out_fifo_16(out_fifo_16),
        .out_fifo_17(out_fifo_17),
        .out_fifo_18(out_fifo_18),
        .out_fifo_19(out_fifo_19),
        .out_fifo_2(out_fifo_2),
        .out_fifo_20(out_fifo_20),
        .out_fifo_21(out_fifo_21),
        .out_fifo_22(out_fifo_22),
        .out_fifo_23(out_fifo_23),
        .out_fifo_24(out_fifo_24),
        .out_fifo_25(out_fifo_25),
        .out_fifo_26(out_fifo_26),
        .out_fifo_27(out_fifo_27),
        .out_fifo_28(out_fifo_28),
        .out_fifo_29(out_fifo_29),
        .out_fifo_3(out_fifo_3),
        .out_fifo_4(out_fifo_4),
        .out_fifo_5(out_fifo_5),
        .out_fifo_6(out_fifo_6),
        .out_fifo_7(out_fifo_7),
        .out_fifo_8(out_fifo_8),
        .out_fifo_9(out_fifo_9),
        .\output_[11].oserdes_dq_.sdr.oserdes_dq_i (\output_[11].oserdes_dq_.sdr.oserdes_dq_i ),
        .p_0_in(p_0_in),
        .\phaser_in_gen.phaser_in (\phaser_in_gen.phaser_in ),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in_0 ),
        .\phaser_in_gen.phaser_in_1 (\phaser_in_gen.phaser_in_1 ),
        .\phaser_in_gen.phaser_in_10 (\phaser_in_gen.phaser_in_10 ),
        .\phaser_in_gen.phaser_in_11 (\phaser_in_gen.phaser_in_11 ),
        .\phaser_in_gen.phaser_in_12 (\phaser_in_gen.phaser_in_12 ),
        .\phaser_in_gen.phaser_in_2 (\phaser_in_gen.phaser_in_2 ),
        .\phaser_in_gen.phaser_in_3 (\phaser_in_gen.phaser_in_3 ),
        .\phaser_in_gen.phaser_in_4 (\phaser_in_gen.phaser_in_4 ),
        .\phaser_in_gen.phaser_in_5 (\phaser_in_gen.phaser_in_5 ),
        .\phaser_in_gen.phaser_in_6 (\phaser_in_gen.phaser_in_6 ),
        .\phaser_in_gen.phaser_in_7 (\phaser_in_gen.phaser_in_7 ),
        .\phaser_in_gen.phaser_in_8 (\phaser_in_gen.phaser_in_8 ),
        .\phaser_in_gen.phaser_in_9 (\phaser_in_gen.phaser_in_9 ),
        .phaser_out(phaser_out),
        .phaser_out_0(phaser_out_0),
        .phaser_out_1(phaser_out_1),
        .phaser_out_2(phaser_out_2),
        .phaser_out_3(phaser_out_3),
        .phaser_out_4(phaser_out_4),
        .phaser_out_5(phaser_out_5),
        .phaser_out_6(phaser_out_6),
        .phaser_out_7(phaser_out_7),
        .phaser_out_8(phaser_out_8),
        .phy_dout(phy_dout),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .\pi_counter_read_val_reg[5]_0 (\pi_counter_read_val_reg[5] ),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .pll_locked(pll_locked),
        .rd_data_en(rd_data_en),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[0]_0 (\read_fifo.tail_r_reg[0]_0 ),
        .\read_fifo.tail_r_reg[4] (\read_fifo.tail_r_reg[4] ),
        .ref_dll_lock(ref_dll_lock),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(wr_en_4),
        .wr_en_5(wr_en_5),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_timing_reg[3] (\wr_ptr_timing_reg[3] ));
  FDRE \mcGo_r_reg[0] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(mcGo_w),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \mcGo_r_reg[10] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[10]),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \mcGo_r_reg[11] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[11]),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \mcGo_r_reg[12] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[12]),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \mcGo_r_reg[13] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[13]),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \mcGo_r_reg[14] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[14]),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \mcGo_r_reg[15] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[15]),
        .Q(\mcGo_r_reg[15]_0 ),
        .R(SR));
  FDRE \mcGo_r_reg[1] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[1]),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \mcGo_r_reg[2] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[2]),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \mcGo_r_reg[3] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[3]),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \mcGo_r_reg[4] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[4]),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \mcGo_r_reg[5] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[5]),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \mcGo_r_reg[6] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[6]),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \mcGo_r_reg[7] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[7]),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \mcGo_r_reg[8] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[8]),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \mcGo_r_reg[9] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(p_0_in_0[9]),
        .Q(p_0_in_0[10]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_mc_phy_wrapper" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_mc_phy_wrapper
   (out,
    A_rst_primitives,
    \phaser_in_gen.phaser_in ,
    pi_dqs_found_lanes,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    idelay_ld_rst,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    ddr_ck_out,
    \my_empty_reg[1] ,
    init_complete_r1_timing_reg,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    \my_empty_reg[6] ,
    \my_empty_reg[6]_0 ,
    \my_empty_reg[0] ,
    \my_empty_reg[0]_0 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    in,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \pi_counter_read_val_reg[5] ,
    Q,
    phy_rddata_en,
    p_121_in,
    \mcGo_r_reg[15] ,
    rd_data_en,
    \read_fifo.tail_r_reg[0] ,
    \phaser_in_gen.phaser_in_1 ,
    phy_mc_data_full,
    wr_en_3,
    wr_en_4,
    phy_mc_cmd_full,
    wr_en_5,
    mem_out,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[3]_1 ,
    wr_en,
    wr_en_2,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    \wr_ptr_timing_reg[3] ,
    \input_[1].iserdes_dq_.idelay_dq.idelaye2 ,
    idelay_inc,
    LD0,
    CLKB0,
    \phaser_in_gen.phaser_in_2 ,
    \phaser_in_gen.phaser_in_3 ,
    \phaser_in_gen.phaser_in_4 ,
    \phaser_in_gen.phaser_in_5 ,
    freq_refclk,
    mem_refclk,
    \phaser_in_gen.phaser_in_6 ,
    sync_pulse,
    COUNTERLOADVAL,
    phaser_out,
    phaser_out_0,
    phaser_out_1,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    phaser_out_2,
    phaser_out_3,
    phaser_out_4,
    phaser_out_5,
    out_fifo,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    out_fifo_8,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 ,
    LD0_0,
    CLKB0_6,
    \phaser_in_gen.phaser_in_7 ,
    \phaser_in_gen.phaser_in_8 ,
    \phaser_in_gen.phaser_in_9 ,
    \phaser_in_gen.phaser_in_10 ,
    \phaser_in_gen.phaser_in_11 ,
    \phaser_in_gen.phaser_in_12 ,
    phaser_out_6,
    phaser_out_7,
    phaser_out_8,
    D0,
    out_fifo_9,
    out_fifo_10,
    out_fifo_11,
    out_fifo_12,
    out_fifo_13,
    out_fifo_14,
    out_fifo_15,
    out_fifo_16,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    mux_cmd_wren,
    pll_locked,
    phy_read_calib,
    in0,
    PHYCTLWD,
    RST0,
    idle,
    UNCONN_IN,
    UNCONN_IN_0,
    out_fifo_17,
    out_fifo_18,
    out_fifo_19,
    out_fifo_20,
    out_fifo_21,
    out_fifo_22,
    out_fifo_23,
    out_fifo_24,
    calib_cmd_wren,
    \read_fifo.tail_r_reg[0]_0 ,
    mux_wrdata_en,
    mc_wrdata_en,
    out_fifo_25,
    calib_wrdata_en,
    out_fifo_26,
    out_fifo_27,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    cnt_pwron_cke_done_r,
    p_0_in,
    \read_fifo.tail_r_reg[4] ,
    \my_full_reg[3] ,
    \my_full_reg[3]_0 ,
    \my_full_reg[3]_1 ,
    mc_cas_n,
    out_fifo_28,
    out_fifo_29,
    mc_cs_n,
    SR,
    \my_empty_reg[0]_1 ,
    E,
    \wr_ptr_timing_reg[0] ,
    phy_dout,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    calib_sel,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] );
  output [1:0]out;
  output A_rst_primitives;
  output \phaser_in_gen.phaser_in ;
  output [1:0]pi_dqs_found_lanes;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output idelay_ld_rst;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]ddr_ck_out;
  output \my_empty_reg[1] ;
  output init_complete_r1_timing_reg;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output \my_empty_reg[6] ;
  output \my_empty_reg[6]_0 ;
  output \my_empty_reg[0] ;
  output \my_empty_reg[0]_0 ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output [63:0]in;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \pi_counter_read_val_reg[5] ;
  output [5:0]Q;
  output phy_rddata_en;
  output p_121_in;
  output [0:0]\mcGo_r_reg[15] ;
  output rd_data_en;
  output \read_fifo.tail_r_reg[0] ;
  output \phaser_in_gen.phaser_in_1 ;
  output phy_mc_data_full;
  output wr_en_3;
  output wr_en_4;
  output phy_mc_cmd_full;
  output wr_en_5;
  output [29:0]mem_out;
  output \wr_ptr_reg[0] ;
  output \wr_ptr_reg[1] ;
  output [3:0]\wr_ptr_reg[3] ;
  output [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output \wr_ptr_reg[0]_0 ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output wr_en;
  output wr_en_2;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input \wr_ptr_timing_reg[3] ;
  input \input_[1].iserdes_dq_.idelay_dq.idelaye2 ;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input \phaser_in_gen.phaser_in_2 ;
  input \phaser_in_gen.phaser_in_3 ;
  input \phaser_in_gen.phaser_in_4 ;
  input \phaser_in_gen.phaser_in_5 ;
  input freq_refclk;
  input mem_refclk;
  input \phaser_in_gen.phaser_in_6 ;
  input sync_pulse;
  input [5:0]COUNTERLOADVAL;
  input phaser_out;
  input phaser_out_0;
  input phaser_out_1;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input phaser_out_2;
  input phaser_out_3;
  input phaser_out_4;
  input phaser_out_5;
  input [3:0]out_fifo;
  input [3:0]out_fifo_0;
  input [3:0]out_fifo_1;
  input [3:0]out_fifo_2;
  input [3:0]out_fifo_3;
  input [7:0]out_fifo_4;
  input [7:0]out_fifo_5;
  input [3:0]out_fifo_6;
  input [3:0]out_fifo_7;
  input [3:0]out_fifo_8;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  input LD0_0;
  input CLKB0_6;
  input \phaser_in_gen.phaser_in_7 ;
  input \phaser_in_gen.phaser_in_8 ;
  input \phaser_in_gen.phaser_in_9 ;
  input \phaser_in_gen.phaser_in_10 ;
  input \phaser_in_gen.phaser_in_11 ;
  input [5:0]\phaser_in_gen.phaser_in_12 ;
  input phaser_out_6;
  input phaser_out_7;
  input phaser_out_8;
  input [3:0]D0;
  input [3:0]out_fifo_9;
  input [3:0]out_fifo_10;
  input [3:0]out_fifo_11;
  input [3:0]out_fifo_12;
  input [3:0]out_fifo_13;
  input [3:0]out_fifo_14;
  input [3:0]out_fifo_15;
  input [3:0]out_fifo_16;
  input ififo_rst_reg0_1;
  input ofifo_rst_reg0_2;
  input mux_cmd_wren;
  input pll_locked;
  input phy_read_calib;
  input in0;
  input [10:0]PHYCTLWD;
  input RST0;
  input idle;
  input UNCONN_IN;
  input UNCONN_IN_0;
  input [3:0]out_fifo_17;
  input [3:0]out_fifo_18;
  input [7:0]out_fifo_19;
  input [5:0]out_fifo_20;
  input [1:0]out_fifo_21;
  input [3:0]out_fifo_22;
  input [1:0]out_fifo_23;
  input out_fifo_24;
  input calib_cmd_wren;
  input \read_fifo.tail_r_reg[0]_0 ;
  input mux_wrdata_en;
  input mc_wrdata_en;
  input out_fifo_25;
  input calib_wrdata_en;
  input out_fifo_26;
  input out_fifo_27;
  input [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  input \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  input cnt_pwron_cke_done_r;
  input p_0_in;
  input [0:0]\read_fifo.tail_r_reg[4] ;
  input \my_full_reg[3] ;
  input \my_full_reg[3]_0 ;
  input \my_full_reg[3]_1 ;
  input [1:0]mc_cas_n;
  input [0:0]out_fifo_28;
  input [0:0]out_fifo_29;
  input [0:0]mc_cs_n;
  input [0:0]SR;
  input [0:0]\my_empty_reg[0]_1 ;
  input [0:0]E;
  input [0:0]\wr_ptr_timing_reg[0] ;
  input [18:0]phy_dout;
  input [31:0]\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  input [0:0]calib_sel;
  input [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;

  wire A_rst_primitives;
  wire CLKB0;
  wire CLKB0_6;
  wire [5:0]COUNTERLOADVAL;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [0:0]E;
  wire LD0;
  wire LD0_0;
  wire [10:0]PHYCTLWD;
  wire [5:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire UNCONN_IN;
  wire UNCONN_IN_0;
  wire calib_cmd_wren;
  wire [0:0]calib_sel;
  wire calib_wrdata_en;
  wire cnt_pwron_cke_done_r;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire freq_refclk;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idle;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire [63:0]in;
  wire in0;
  wire init_complete_r1_timing_reg;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[1].iserdes_dq_.idelay_dq.idelaye2 ;
  wire [0:0]\mcGo_r_reg[15] ;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire mc_wrdata_en;
  wire [28:1]mem_dq_in;
  wire [33:1]mem_dq_ts;
  wire [2:0]mem_dqs_in;
  wire [2:0]mem_dqs_out;
  wire [2:0]mem_dqs_ts;
  wire [29:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \my_empty_reg[0] ;
  wire \my_empty_reg[0]_0 ;
  wire [0:0]\my_empty_reg[0]_1 ;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire \my_empty_reg[6] ;
  wire \my_empty_reg[6]_0 ;
  wire \my_full_reg[3] ;
  wire \my_full_reg[3]_0 ;
  wire \my_full_reg[3]_1 ;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire [1:0]out;
  wire out_addr_0;
  wire out_addr_1;
  wire out_addr_10;
  wire out_addr_11;
  wire out_addr_12;
  wire out_addr_2;
  wire out_addr_3;
  wire out_addr_4;
  wire out_addr_5;
  wire out_addr_6;
  wire out_addr_7;
  wire out_addr_8;
  wire out_addr_9;
  wire out_ba_0;
  wire out_ba_1;
  wire out_ba_2;
  wire out_cas_n;
  wire out_cke;
  wire out_cs_n;
  wire out_dm_0;
  wire out_dm_1;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_dq_8;
  wire out_dq_9;
  wire [3:0]out_fifo;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire [3:0]out_fifo_10;
  wire [3:0]out_fifo_11;
  wire [3:0]out_fifo_12;
  wire [3:0]out_fifo_13;
  wire [3:0]out_fifo_14;
  wire [3:0]out_fifo_15;
  wire [3:0]out_fifo_16;
  wire [3:0]out_fifo_17;
  wire [3:0]out_fifo_18;
  wire [7:0]out_fifo_19;
  wire [3:0]out_fifo_2;
  wire [5:0]out_fifo_20;
  wire [1:0]out_fifo_21;
  wire [3:0]out_fifo_22;
  wire [1:0]out_fifo_23;
  wire out_fifo_24;
  wire out_fifo_25;
  wire out_fifo_26;
  wire out_fifo_27;
  wire [0:0]out_fifo_28;
  wire [0:0]out_fifo_29;
  wire [3:0]out_fifo_3;
  wire [7:0]out_fifo_4;
  wire [7:0]out_fifo_5;
  wire [3:0]out_fifo_6;
  wire [3:0]out_fifo_7;
  wire [3:0]out_fifo_8;
  wire [3:0]out_fifo_9;
  wire out_odt;
  wire out_ras_n;
  wire out_we_n;
  wire p_0_in;
  wire p_121_in;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire \phaser_in_gen.phaser_in_1 ;
  wire \phaser_in_gen.phaser_in_10 ;
  wire \phaser_in_gen.phaser_in_11 ;
  wire [5:0]\phaser_in_gen.phaser_in_12 ;
  wire \phaser_in_gen.phaser_in_2 ;
  wire \phaser_in_gen.phaser_in_3 ;
  wire \phaser_in_gen.phaser_in_4 ;
  wire \phaser_in_gen.phaser_in_5 ;
  wire \phaser_in_gen.phaser_in_6 ;
  wire \phaser_in_gen.phaser_in_7 ;
  wire \phaser_in_gen.phaser_in_8 ;
  wire \phaser_in_gen.phaser_in_9 ;
  wire phaser_out;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phaser_out_4;
  wire phaser_out_5;
  wire phaser_out_6;
  wire phaser_out_7;
  wire phaser_out_8;
  wire [18:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire \pi_counter_read_val_reg[5] ;
  wire [1:0]pi_dqs_found_lanes;
  wire pll_locked;
  wire rd_data_en;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire \read_fifo.tail_r_reg[0]_0 ;
  wire [0:0]\read_fifo.tail_r_reg[4] ;
  wire ref_dll_lock;
  wire sync_pulse;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire wr_en_5;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire [0:0]\wr_ptr_timing_reg[0] ;
  wire \wr_ptr_timing_reg[3] ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf 
       (.I(out_cke),
        .O(ddr2_cke));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf 
       (.I(out_odt),
        .O(ddr2_odt));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[0].u_addr_obuf 
       (.I(out_addr_0),
        .O(ddr2_addr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[10].u_addr_obuf 
       (.I(out_addr_10),
        .O(ddr2_addr[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[11].u_addr_obuf 
       (.I(out_addr_11),
        .O(ddr2_addr[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[12].u_addr_obuf 
       (.I(out_addr_12),
        .O(ddr2_addr[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[1].u_addr_obuf 
       (.I(out_addr_1),
        .O(ddr2_addr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[2].u_addr_obuf 
       (.I(out_addr_2),
        .O(ddr2_addr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[3].u_addr_obuf 
       (.I(out_addr_3),
        .O(ddr2_addr[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[4].u_addr_obuf 
       (.I(out_addr_4),
        .O(ddr2_addr[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[5].u_addr_obuf 
       (.I(out_addr_5),
        .O(ddr2_addr[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[6].u_addr_obuf 
       (.I(out_addr_6),
        .O(ddr2_addr[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[7].u_addr_obuf 
       (.I(out_addr_7),
        .O(ddr2_addr[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[8].u_addr_obuf 
       (.I(out_addr_8),
        .O(ddr2_addr[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[9].u_addr_obuf 
       (.I(out_addr_9),
        .O(ddr2_addr[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[0].u_bank_obuf 
       (.I(out_ba_0),
        .O(ddr2_ba[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[1].u_bank_obuf 
       (.I(out_ba_1),
        .O(ddr2_ba[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[2].u_bank_obuf 
       (.I(out_ba_2),
        .O(ddr2_ba[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf 
       (.I(out_cs_n),
        .O(ddr2_cs_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dm_obuf.loop_dm[0].u_dm_obuf 
       (.I(out_dm_0),
        .O(ddr2_dm[0]),
        .T(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dm_obuf.loop_dm[1].u_dm_obuf 
       (.I(out_dm_1),
        .O(ddr2_dm[1]),
        .T(mem_dq_ts[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq 
       (.I(out_dq_0),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[0]),
        .O(mem_dq_in[3]),
        .T(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq 
       (.I(out_dq_10),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[10]),
        .O(mem_dq_in[25]),
        .T(mem_dq_ts[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq 
       (.I(out_dq_11),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[11]),
        .O(mem_dq_in[27]),
        .T(mem_dq_ts[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq 
       (.I(out_dq_12),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[12]),
        .O(mem_dq_in[24]),
        .T(mem_dq_ts[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq 
       (.I(out_dq_13),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[13]),
        .O(mem_dq_in[20]),
        .T(mem_dq_ts[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq 
       (.I(out_dq_14),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[14]),
        .O(mem_dq_in[28]),
        .T(mem_dq_ts[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq 
       (.I(out_dq_15),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[15]),
        .O(mem_dq_in[22]),
        .T(mem_dq_ts[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq 
       (.I(out_dq_1),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[1]),
        .O(mem_dq_in[6]),
        .T(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq 
       (.I(out_dq_2),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[2]),
        .O(mem_dq_in[1]),
        .T(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq 
       (.I(out_dq_3),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[3]),
        .O(mem_dq_in[5]),
        .T(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq 
       (.I(out_dq_4),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[4]),
        .O(mem_dq_in[7]),
        .T(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq 
       (.I(out_dq_5),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[5]),
        .O(mem_dq_in[9]),
        .T(mem_dq_ts[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq 
       (.I(out_dq_6),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[6]),
        .O(mem_dq_in[4]),
        .T(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq 
       (.I(out_dq_7),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[7]),
        .O(mem_dq_in[8]),
        .T(mem_dq_ts[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq 
       (.I(out_dq_8),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[8]),
        .O(mem_dq_in[21]),
        .T(mem_dq_ts[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq 
       (.I(out_dq_9),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[9]),
        .O(mem_dq_in[26]),
        .T(mem_dq_ts[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUFDS_INTERMDISABLE #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs 
       (.I(mem_dqs_out[0]),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dqs_p[0]),
        .IOB(ddr2_dqs_n[0]),
        .O(mem_dqs_in[0]),
        .T(mem_dqs_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUFDS_INTERMDISABLE #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs 
       (.I(mem_dqs_out[2]),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dqs_p[1]),
        .IOB(ddr2_dqs_n[1]),
        .O(mem_dqs_in[2]),
        .T(mem_dqs_ts[2]));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo \genblk24.phy_ctl_pre_fifo_0 
       (.\wr_ptr_timing_reg[0]_0 (\my_empty_reg[0]_1 ),
        .\wr_ptr_timing_reg[2]_0 (\wr_ptr_timing_reg[3] ));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0 \genblk24.phy_ctl_pre_fifo_1 
       (.E(E),
        .SR(SR),
        .UNCONN_IN(UNCONN_IN),
        .\my_empty_reg[0]_0 (\my_empty_reg[0] ),
        .\my_empty_reg[6]_0 (\my_empty_reg[6] ),
        .\my_full_reg[3]_0 (\my_full_reg[3] ),
        .\my_full_reg[3]_1 (\my_full_reg[3]_0 ),
        .\rd_ptr_timing_reg[0]_0 (\my_empty_reg[0]_1 ),
        .\wr_ptr_timing_reg[2]_0 (\wr_ptr_timing_reg[3] ));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_9 \genblk24.phy_ctl_pre_fifo_2 
       (.SR(SR),
        .UNCONN_IN(UNCONN_IN_0),
        .in0(in0),
        .\my_empty_reg[0]_0 (\my_empty_reg[0]_0 ),
        .\my_empty_reg[0]_1 (\my_empty_reg[0]_1 ),
        .\my_empty_reg[6]_0 (\my_empty_reg[6]_0 ),
        .\my_full_reg[3]_0 (\my_full_reg[3]_1 ),
        .\my_full_reg[3]_1 (\my_full_reg[3]_0 ),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0] ),
        .\wr_ptr_timing_reg[2]_0 (\wr_ptr_timing_reg[3] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_cas_n_obuf
       (.I(out_cas_n),
        .O(ddr2_cas_n));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_mc_phy u_ddr_mc_phy
       (.A_rst_primitives_reg(A_rst_primitives),
        .CLKB0(CLKB0),
        .CLKB0_6(CLKB0_6),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .LD0(LD0),
        .LD0_0(LD0_0),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .RST0(RST0),
        .SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .cnt_pwron_cke_done_r(cnt_pwron_cke_done_r),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .ififo_rst_reg0(ififo_rst_reg0),
        .ififo_rst_reg0_1(ififo_rst_reg0_1),
        .in(in),
        .in0(in0),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2 (\input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[1].iserdes_dq_.idelay_dq.idelaye2 (\input_[1].iserdes_dq_.idelay_dq.idelaye2 ),
        .\mcGo_r_reg[15]_0 (\mcGo_r_reg[15] ),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in({mem_dq_in[28:24],mem_dq_in[22:20],mem_dq_in[9:3],mem_dq_in[1]}),
        .mem_dq_out({out_ba_0,out_addr_10,out_addr_9,out_addr_5,out_addr_1,out_ba_1,out_addr_0,out_ras_n,out_ba_2,out_addr_3,out_addr_2,out_addr_12}),
        .mem_dq_ts({mem_dq_ts[33:28],mem_dq_ts[26:24],mem_dq_ts[9:1]}),
        .mem_dqs_in({mem_dqs_in[2],mem_dqs_in[0]}),
        .mem_dqs_out({mem_dqs_out[2],mem_dqs_out[0]}),
        .mem_dqs_ts({mem_dqs_ts[2],mem_dqs_ts[0]}),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_0 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1]_1 ),
        .\my_empty_reg[1]_2 (\my_empty_reg[1]_2 ),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofifo_rst_reg0_2(ofifo_rst_reg0_2),
        .out(out),
        .out_dm_0(out_dm_0),
        .out_dm_1(out_dm_1),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(out_fifo_1),
        .out_fifo_10(out_fifo_10),
        .out_fifo_11(out_fifo_11),
        .out_fifo_12(out_fifo_12),
        .out_fifo_13(out_fifo_13),
        .out_fifo_14(out_fifo_14),
        .out_fifo_15(out_fifo_15),
        .out_fifo_16(out_fifo_16),
        .out_fifo_17(out_fifo_17),
        .out_fifo_18(out_fifo_18),
        .out_fifo_19(out_fifo_19),
        .out_fifo_2(out_fifo_2),
        .out_fifo_20(out_fifo_20),
        .out_fifo_21(out_fifo_21),
        .out_fifo_22(out_fifo_22),
        .out_fifo_23(out_fifo_23),
        .out_fifo_24(out_fifo_24),
        .out_fifo_25(out_fifo_25),
        .out_fifo_26(out_fifo_26),
        .out_fifo_27(out_fifo_27),
        .out_fifo_28(out_fifo_28),
        .out_fifo_29(out_fifo_29),
        .out_fifo_3(out_fifo_3),
        .out_fifo_4(out_fifo_4),
        .out_fifo_5(out_fifo_5),
        .out_fifo_6(out_fifo_6),
        .out_fifo_7(out_fifo_7),
        .out_fifo_8(out_fifo_8),
        .out_fifo_9(out_fifo_9),
        .\output_[11].oserdes_dq_.sdr.oserdes_dq_i ({out_we_n,out_addr_7,out_cas_n,out_cke,out_cs_n,out_addr_4,out_odt,out_addr_6,out_addr_11,out_addr_8}),
        .p_0_in(p_0_in),
        .p_121_in(p_121_in),
        .\phaser_in_gen.phaser_in (\phaser_in_gen.phaser_in ),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in_0 ),
        .\phaser_in_gen.phaser_in_1 (\phaser_in_gen.phaser_in_1 ),
        .\phaser_in_gen.phaser_in_10 (\phaser_in_gen.phaser_in_10 ),
        .\phaser_in_gen.phaser_in_11 (\phaser_in_gen.phaser_in_11 ),
        .\phaser_in_gen.phaser_in_12 (\phaser_in_gen.phaser_in_12 ),
        .\phaser_in_gen.phaser_in_2 (\phaser_in_gen.phaser_in_2 ),
        .\phaser_in_gen.phaser_in_3 (\phaser_in_gen.phaser_in_3 ),
        .\phaser_in_gen.phaser_in_4 (\phaser_in_gen.phaser_in_4 ),
        .\phaser_in_gen.phaser_in_5 (\phaser_in_gen.phaser_in_5 ),
        .\phaser_in_gen.phaser_in_6 (\phaser_in_gen.phaser_in_6 ),
        .\phaser_in_gen.phaser_in_7 (\phaser_in_gen.phaser_in_7 ),
        .\phaser_in_gen.phaser_in_8 (\phaser_in_gen.phaser_in_8 ),
        .\phaser_in_gen.phaser_in_9 (\phaser_in_gen.phaser_in_9 ),
        .phaser_out(phaser_out),
        .phaser_out_0(phaser_out_0),
        .phaser_out_1(phaser_out_1),
        .phaser_out_2(phaser_out_2),
        .phaser_out_3(phaser_out_3),
        .phaser_out_4(phaser_out_4),
        .phaser_out_5(phaser_out_5),
        .phaser_out_6(phaser_out_6),
        .phaser_out_7(phaser_out_7),
        .phaser_out_8(phaser_out_8),
        .phy_dout(phy_dout),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .\pi_counter_read_val_reg[5] (\pi_counter_read_val_reg[5] ),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .pll_locked(pll_locked),
        .rd_data_en(rd_data_en),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[0]_0 (\read_fifo.tail_r_reg[0]_0 ),
        .\read_fifo.tail_r_reg[4] (\read_fifo.tail_r_reg[4] ),
        .ref_dll_lock(ref_dll_lock),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(wr_en_4),
        .wr_en_5(wr_en_5),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_timing_reg[3] (\wr_ptr_timing_reg[3] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_ras_n_obuf
       (.I(out_ras_n),
        .O(ddr2_ras_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_we_n_obuf
       (.I(out_we_n),
        .O(ddr2_we_n));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo
   (\wr_ptr_timing_reg[0]_0 ,
    \wr_ptr_timing_reg[2]_0 );
  input [0:0]\wr_ptr_timing_reg[0]_0 ;
  input \wr_ptr_timing_reg[2]_0 ;

  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]rd_ptr_timing;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire wr_en;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]wr_ptr_timing;
  wire [0:0]\wr_ptr_timing_reg[0]_0 ;
  wire \wr_ptr_timing_reg[2]_0 ;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(wr_en));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(1'b0),
        .D(1'b1),
        .Q(rd_ptr_timing[0]),
        .R(\wr_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[1]),
        .R(\wr_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[2]),
        .R(\wr_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(1'b0),
        .D(1'b1),
        .Q(wr_ptr_timing[0]),
        .R(\wr_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[1]),
        .R(\wr_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[2]),
        .R(\wr_ptr_timing_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0
   (\my_empty_reg[6]_0 ,
    \my_empty_reg[0]_0 ,
    UNCONN_IN,
    \wr_ptr_timing_reg[2]_0 ,
    \my_full_reg[3]_0 ,
    \my_full_reg[3]_1 ,
    \rd_ptr_timing_reg[0]_0 ,
    E,
    SR);
  output \my_empty_reg[6]_0 ;
  output \my_empty_reg[0]_0 ;
  input UNCONN_IN;
  input \wr_ptr_timing_reg[2]_0 ;
  input \my_full_reg[3]_0 ;
  input \my_full_reg[3]_1 ;
  input [0:0]\rd_ptr_timing_reg[0]_0 ;
  input [0:0]E;
  input [0:0]SR;

  wire [0:0]E;
  wire [0:0]SR;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire UNCONN_IN;
  wire my_empty0__0;
  wire \my_empty[0]_i_1__1_n_0 ;
  wire \my_empty[0]_i_2_n_0 ;
  wire \my_empty[0]_i_3_n_0 ;
  wire \my_empty[0]_i_4_n_0 ;
  wire \my_empty[6]_i_1_n_0 ;
  wire \my_empty[6]_i_2__0_n_0 ;
  wire \my_empty[6]_i_3__0_n_0 ;
  wire \my_empty[6]_i_4_n_0 ;
  wire \my_empty_reg[0]_0 ;
  wire \my_empty_reg[6]_0 ;
  wire \my_empty_reg_n_0_[0] ;
  wire \my_empty_reg_n_0_[6] ;
  wire my_full0;
  wire \my_full[3]_i_1__0_n_0 ;
  wire \my_full[3]_i_2__0_n_0 ;
  wire \my_full_reg[3]_0 ;
  wire \my_full_reg[3]_1 ;
  wire \my_full_reg_n_0_[3] ;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr0;
  wire \rd_ptr[2]_i_1_n_0 ;
  wire [2:0]rd_ptr_timing;
  wire [0:0]\rd_ptr_timing_reg[0]_0 ;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire [2:0]wr_ptr_timing;
  wire \wr_ptr_timing_reg[2]_0 ;

  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \my_empty[0]_i_1__1 
       (.I0(\my_empty[0]_i_2_n_0 ),
        .I1(\my_empty[0]_i_3_n_0 ),
        .I2(\my_empty_reg_n_0_[0] ),
        .O(\my_empty[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \my_empty[0]_i_2 
       (.I0(my_empty0__0),
        .I1(1'b0),
        .O(\my_empty[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \my_empty[0]_i_3 
       (.I0(\my_empty[0]_i_4_n_0 ),
        .I1(1'b0),
        .O(\my_empty[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \my_empty[0]_i_4 
       (.I0(\my_full_reg[3]_0 ),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(\my_empty_reg_n_0_[0] ),
        .O(\my_empty[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \my_empty[6]_i_1 
       (.I0(\my_empty[6]_i_2__0_n_0 ),
        .I1(\my_empty[6]_i_3__0_n_0 ),
        .I2(\my_empty_reg_n_0_[6] ),
        .O(\my_empty[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \my_empty[6]_i_2__0 
       (.I0(my_empty0__0),
        .I1(1'b0),
        .O(\my_empty[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \my_empty[6]_i_3__0 
       (.I0(\my_empty[6]_i_4_n_0 ),
        .I1(1'b0),
        .O(\my_empty[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \my_empty[6]_i_4 
       (.I0(\my_full_reg[3]_0 ),
        .I1(\my_empty_reg_n_0_[6] ),
        .I2(\my_full_reg_n_0_[3] ),
        .O(\my_empty[6]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[0] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(1'b1),
        .D(\my_empty[0]_i_1__1_n_0 ),
        .Q(\my_empty_reg_n_0_[0] ),
        .S(\rd_ptr_timing_reg[0]_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[6] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(1'b1),
        .D(\my_empty[6]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .S(\rd_ptr_timing_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_full0_inferred__0/i_ 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[2]),
        .I2(wr_ptr[2]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[0]),
        .I5(rd_ptr_timing[1]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h0000A2AA)) 
    \my_full[3]_i_1__0 
       (.I0(\my_full[3]_i_2__0_n_0 ),
        .I1(\my_full_reg[3]_0 ),
        .I2(\my_empty_reg_n_0_[6] ),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_full_reg[3]_1 ),
        .O(\my_full[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \my_full[3]_i_2__0 
       (.I0(1'b0),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(my_full0),
        .O(\my_full[3]_i_2__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(1'b1),
        .D(\my_full[3]_i_1__0_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr[0]_i_1 
       (.I0(rd_ptr[0]),
        .O(rd_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(rd_ptr0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_ptr[2]_i_1 
       (.I0(1'b1),
        .I1(\my_empty_reg_n_0_[6] ),
        .O(\rd_ptr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr[2]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(rd_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr[0]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr[1]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr[2]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr_timing[0]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr_timing[1]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr_timing[2]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    wr_en_inferred__0_i_2
       (.I0(\my_empty_reg_n_0_[0] ),
        .I1(1'b0),
        .O(\my_empty_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT2 #(
    .INIT(4'hD)) 
    \wr_ptr[2]_i_3 
       (.I0(\my_empty_reg_n_0_[6] ),
        .I1(1'b0),
        .O(\my_empty_reg[6]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_9
   (\my_empty_reg[6]_0 ,
    \my_empty_reg[0]_0 ,
    UNCONN_IN,
    \wr_ptr_timing_reg[2]_0 ,
    \my_full_reg[3]_0 ,
    \my_full_reg[3]_1 ,
    \my_empty_reg[0]_1 ,
    \wr_ptr_timing_reg[0]_0 ,
    SR,
    in0);
  output \my_empty_reg[6]_0 ;
  output \my_empty_reg[0]_0 ;
  input UNCONN_IN;
  input \wr_ptr_timing_reg[2]_0 ;
  input \my_full_reg[3]_0 ;
  input \my_full_reg[3]_1 ;
  input [0:0]\my_empty_reg[0]_1 ;
  input [0:0]\wr_ptr_timing_reg[0]_0 ;
  input [0:0]SR;
  input in0;

  wire [0:0]SR;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire UNCONN_IN;
  wire in0;
  wire my_empty0__0;
  wire \my_empty[0]_i_1__2_n_0 ;
  wire \my_empty[0]_i_2__0_n_0 ;
  wire \my_empty[0]_i_3__0_n_0 ;
  wire \my_empty[0]_i_4_n_0 ;
  wire \my_empty[6]_i_1__0_n_0 ;
  wire \my_empty[6]_i_2__1_n_0 ;
  wire \my_empty[6]_i_3__1_n_0 ;
  wire \my_empty[6]_i_4_n_0 ;
  wire \my_empty_reg[0]_0 ;
  wire [0:0]\my_empty_reg[0]_1 ;
  wire \my_empty_reg[6]_0 ;
  wire \my_empty_reg_n_0_[0] ;
  wire \my_empty_reg_n_0_[6] ;
  wire my_full0;
  wire \my_full[3]_i_1__1_n_0 ;
  wire \my_full[3]_i_2__1_n_0 ;
  wire \my_full_reg[3]_0 ;
  wire \my_full_reg[3]_1 ;
  wire \my_full_reg_n_0_[3] ;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr0;
  wire \rd_ptr[2]_i_1__0_n_0 ;
  wire [2:0]rd_ptr_timing;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire [2:0]wr_ptr_timing;
  wire [0:0]\wr_ptr_timing_reg[0]_0 ;
  wire \wr_ptr_timing_reg[2]_0 ;

  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \my_empty[0]_i_1__2 
       (.I0(\my_empty[0]_i_2__0_n_0 ),
        .I1(\my_empty[0]_i_3__0_n_0 ),
        .I2(\my_empty_reg_n_0_[0] ),
        .O(\my_empty[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \my_empty[0]_i_2__0 
       (.I0(my_empty0__0),
        .I1(1'b0),
        .O(\my_empty[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \my_empty[0]_i_3__0 
       (.I0(\my_empty[0]_i_4_n_0 ),
        .I1(1'b0),
        .O(\my_empty[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \my_empty[0]_i_4 
       (.I0(\my_full_reg[3]_0 ),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(\my_empty_reg_n_0_[0] ),
        .O(\my_empty[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \my_empty[6]_i_1__0 
       (.I0(\my_empty[6]_i_2__1_n_0 ),
        .I1(\my_empty[6]_i_3__1_n_0 ),
        .I2(\my_empty_reg_n_0_[6] ),
        .O(\my_empty[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \my_empty[6]_i_2__1 
       (.I0(my_empty0__0),
        .I1(1'b0),
        .O(\my_empty[6]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \my_empty[6]_i_3__1 
       (.I0(\my_empty[6]_i_4_n_0 ),
        .I1(1'b0),
        .O(\my_empty[6]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \my_empty[6]_i_4 
       (.I0(\my_full_reg[3]_0 ),
        .I1(\my_empty_reg_n_0_[6] ),
        .I2(\my_full_reg_n_0_[3] ),
        .O(\my_empty[6]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[0] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(1'b1),
        .D(\my_empty[0]_i_1__2_n_0 ),
        .Q(\my_empty_reg_n_0_[0] ),
        .S(\my_empty_reg[0]_1 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[6] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(1'b1),
        .D(\my_empty[6]_i_1__0_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .S(\my_empty_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_full0_inferred__0/i_ 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[2]),
        .I2(wr_ptr[2]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[0]),
        .I5(rd_ptr_timing[1]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h0000A2AA)) 
    \my_full[3]_i_1__1 
       (.I0(\my_full[3]_i_2__1_n_0 ),
        .I1(\my_full_reg[3]_0 ),
        .I2(\my_empty_reg_n_0_[6] ),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_full_reg[3]_1 ),
        .O(\my_full[3]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \my_full[3]_i_2__1 
       (.I0(1'b0),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(my_full0),
        .O(\my_full[3]_i_2__1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(1'b1),
        .D(\my_full[3]_i_1__1_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr[0]_i_1 
       (.I0(rd_ptr[0]),
        .O(rd_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(rd_ptr0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_ptr[2]_i_1__0 
       (.I0(1'b1),
        .I1(\my_empty_reg_n_0_[6] ),
        .O(\rd_ptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr[2]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(rd_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\rd_ptr[2]_i_1__0_n_0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr[0]),
        .R(\my_empty_reg[0]_1 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\rd_ptr[2]_i_1__0_n_0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr[1]),
        .R(\my_empty_reg[0]_1 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\rd_ptr[2]_i_1__0_n_0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr[2]),
        .R(\my_empty_reg[0]_1 ));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\rd_ptr[2]_i_1__0_n_0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\rd_ptr[2]_i_1__0_n_0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\rd_ptr[2]_i_1__0_n_0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
  LUT2 #(
    .INIT(4'hD)) 
    wr_en_inferred__0_i_2__0
       (.I0(\my_empty_reg_n_0_[0] ),
        .I1(1'b0),
        .O(\my_empty_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT2 #(
    .INIT(4'hD)) 
    \wr_ptr[2]_i_3__0 
       (.I0(\my_empty_reg_n_0_[6] ),
        .I1(1'b0),
        .O(\my_empty_reg[6]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(\my_empty_reg[0]_1 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(\my_empty_reg[0]_1 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(\my_empty_reg[0]_1 ));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr_timing[0]),
        .R(in0));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr_timing[1]),
        .R(in0));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(\wr_ptr_timing_reg[2]_0 ),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr_timing[2]),
        .R(in0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1
   (\my_empty_reg[1]_0 ,
    D3,
    D6,
    D7,
    D9,
    \my_empty_reg[1]_1 ,
    mem_out,
    ofifo_rst,
    \wr_ptr_timing_reg[3]_0 ,
    calib_cmd_wren,
    out_fifo,
    \rd_ptr_reg[3]_0 ,
    mc_cas_n,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    mc_cs_n,
    mux_cmd_wren,
    phy_dout);
  output \my_empty_reg[1]_0 ;
  output [3:0]D3;
  output [1:0]D6;
  output [1:0]D7;
  output [1:0]D9;
  output \my_empty_reg[1]_1 ;
  output [29:0]mem_out;
  input ofifo_rst;
  input \wr_ptr_timing_reg[3]_0 ;
  input calib_cmd_wren;
  input out_fifo;
  input \rd_ptr_reg[3]_0 ;
  input [1:0]mc_cas_n;
  input [0:0]out_fifo_0;
  input [0:0]out_fifo_1;
  input out_fifo_2;
  input [0:0]mc_cs_n;
  input mux_cmd_wren;
  input [18:0]phy_dout;

  wire [3:0]D3;
  wire [1:0]D6;
  wire [1:0]D7;
  wire [1:0]D9;
  wire calib_cmd_wren;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [29:0]mem_out;
  wire [75:24]mem_out_0;
  wire mux_cmd_wren;
  wire my_empty0;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[7]_i_1_n_0 ;
  wire \my_empty[7]_i_3_n_0 ;
  wire \my_empty[7]_i_4_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg_n_0_[7] ;
  wire my_full0;
  wire \my_full[4]_i_1_n_0 ;
  wire \my_full[4]_i_3_n_0 ;
  wire \my_full[4]_i_4_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire out_fifo;
  wire [0:0]out_fifo_0;
  wire [0:0]out_fifo_1;
  wire out_fifo_2;
  wire [18:0]phy_dout;
  wire [3:0]rd_ptr;
  wire \rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1_n_0 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire wr_en;
  wire [3:0]wr_ptr;
  wire wr_ptr0__0;
  wire [3:0]wr_ptr_timing;
  wire \wr_ptr_timing_reg[3]_0 ;
  wire [1:0]NLW_mem_reg_0_15_12_17_DOA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_17_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_30_35_DOA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_36_41_DOA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_36_41_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_60_65_DOA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_60_65_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M mem_reg_0_15_12_17
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[0],phy_dout[0]}),
        .DID({1'b0,1'b0}),
        .DOA(NLW_mem_reg_0_15_12_17_DOA_UNCONNECTED[1:0]),
        .DOB(NLW_mem_reg_0_15_12_17_DOB_UNCONNECTED[1:0]),
        .DOC(mem_out[1:0]),
        .DOD(NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(\wr_ptr_timing_reg[3]_0 ),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M mem_reg_0_15_18_23
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[1],phy_dout[1]}),
        .DIB({phy_dout[2],phy_dout[2]}),
        .DIC({phy_dout[3],phy_dout[3]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[3:2]),
        .DOB(mem_out_0[25:24]),
        .DOC(mem_out_0[27:26]),
        .DOD(NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(\wr_ptr_timing_reg[3]_0 ),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M mem_reg_0_15_30_35
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({phy_dout[4],phy_dout[4]}),
        .DIC({phy_dout[5],phy_dout[5]}),
        .DID({1'b0,1'b0}),
        .DOA(NLW_mem_reg_0_15_30_35_DOA_UNCONNECTED[1:0]),
        .DOB(mem_out[5:4]),
        .DOC(mem_out[7:6]),
        .DOD(NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(\wr_ptr_timing_reg[3]_0 ),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M mem_reg_0_15_36_41
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[6],phy_dout[6]}),
        .DID({1'b0,1'b0}),
        .DOA(NLW_mem_reg_0_15_36_41_DOA_UNCONNECTED[1:0]),
        .DOB(NLW_mem_reg_0_15_36_41_DOB_UNCONNECTED[1:0]),
        .DOC(mem_out[9:8]),
        .DOD(NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(\wr_ptr_timing_reg[3]_0 ),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M mem_reg_0_15_42_47
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[6],phy_dout[6]}),
        .DIB({phy_dout[7],phy_dout[7]}),
        .DIC({phy_dout[8],phy_dout[8]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[11:10]),
        .DOB(mem_out[13:12]),
        .DOC(mem_out[15:14]),
        .DOD(NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(\wr_ptr_timing_reg[3]_0 ),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M mem_reg_0_15_48_53
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[9],phy_dout[9]}),
        .DIB({phy_dout[10],phy_dout[10]}),
        .DIC({phy_dout[11],phy_dout[11]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[17:16]),
        .DOB(mem_out[19:18]),
        .DOC(mem_out[21:20]),
        .DOD(NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(\wr_ptr_timing_reg[3]_0 ),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M mem_reg_0_15_54_59
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[12],phy_dout[12]}),
        .DIB({phy_dout[13],phy_dout[13]}),
        .DIC({phy_dout[14],phy_dout[14]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[55:54]),
        .DOB(mem_out[23:22]),
        .DOC(mem_out_0[59:58]),
        .DOD(NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(\wr_ptr_timing_reg[3]_0 ),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M mem_reg_0_15_60_65
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[15],phy_dout[15]}),
        .DID({1'b0,1'b0}),
        .DOA(NLW_mem_reg_0_15_60_65_DOA_UNCONNECTED[1:0]),
        .DOB(NLW_mem_reg_0_15_60_65_DOB_UNCONNECTED[1:0]),
        .DOC(mem_out[25:24]),
        .DOD(NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(\wr_ptr_timing_reg[3]_0 ),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M mem_reg_0_15_66_71
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[16],phy_dout[16]}),
        .DIB({phy_dout[17],phy_dout[17]}),
        .DIC({phy_dout[18],phy_dout[18]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[27:26]),
        .DOB(mem_out[29:28]),
        .DOC(mem_out_0[75:74]),
        .DOD(NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(\wr_ptr_timing_reg[3]_0 ),
        .WE(wr_en));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[1]_i_1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(mux_cmd_wren),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg[1]_0 ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[7]_i_1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(mux_cmd_wren),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[7]_i_2 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[7]_i_3_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[7]_i_4_n_0 ),
        .I4(rd_ptr[2]),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[7]_i_3 
       (.I0(wr_ptr_timing[1]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[3]),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[7]_i_4 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[3]),
        .O(\my_empty[7]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[7] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(1'b1),
        .D(\my_empty[7]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[4]_i_1 
       (.I0(my_full0),
        .I1(mux_cmd_wren),
        .I2(\rd_ptr_reg[3]_0 ),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(ofifo_rst),
        .O(\my_full[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[4]_i_2 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[4]_i_3_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[4]_i_4_n_0 ),
        .I4(wr_ptr[2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[4]_i_3 
       (.I0(rd_ptr_timing[1]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[4]_i_4 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[3]),
        .O(\my_full[4]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[4] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(1'b1),
        .D(\my_full[4]_i_1_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FD)) 
    out_fifo_i_1
       (.I0(\my_empty_reg[1]_0 ),
        .I1(out_fifo),
        .I2(calib_cmd_wren),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(\my_empty_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_22
       (.I0(out_fifo_1),
        .I1(out_fifo_2),
        .I2(mem_out_0[55]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D6[1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_23
       (.I0(out_fifo_1),
        .I1(out_fifo_2),
        .I2(mem_out_0[54]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D6[0]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_30
       (.I0(mc_cs_n),
        .I1(out_fifo_2),
        .I2(mem_out_0[59]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D7[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_31
       (.I0(mc_cs_n),
        .I1(out_fifo_2),
        .I2(mem_out_0[58]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D7[0]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_38
       (.I0(mc_cas_n[1]),
        .I1(out_fifo_2),
        .I2(mem_out_0[75]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D9[1]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_39
       (.I0(mc_cas_n[1]),
        .I1(out_fifo_2),
        .I2(mem_out_0[74]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D9[0]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_6
       (.I0(out_fifo_0),
        .I1(out_fifo),
        .I2(mem_out_0[27]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D3[3]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_7
       (.I0(out_fifo_0),
        .I1(out_fifo),
        .I2(mem_out_0[26]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D3[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_8
       (.I0(mc_cas_n[0]),
        .I1(out_fifo),
        .I2(mem_out_0[25]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D3[1]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_9
       (.I0(mc_cas_n[0]),
        .I1(out_fifo),
        .I2(mem_out_0[24]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D3[0]));
  LUT5 #(
    .INIT(32'h27272700)) 
    p_17_out
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(\my_empty_reg[1]_0 ),
        .I3(calib_cmd_wren),
        .I4(out_fifo),
        .O(wr_en));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr[0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr[1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr[2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr[3]),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[0]),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[3]),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\my_empty_reg_n_0_[7] ),
        .O(\rd_ptr_timing[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[2]),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    wr_ptr0
       (.I0(calib_cmd_wren),
        .I1(out_fifo),
        .I2(\rd_ptr_reg[3]_0 ),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\my_empty_reg_n_0_[7] ),
        .O(wr_ptr0__0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[3]),
        .O(nxt_wr_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr[0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr[1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr[2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr[3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_10
   (\rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    Q,
    wr_en_3,
    \wr_ptr_reg[3]_0 ,
    ofifo_rst,
    \entry_cnt_reg[4]_0 ,
    C_of_full,
    mux_wrdata_en,
    mc_wrdata_en,
    out_fifo,
    calib_wrdata_en,
    \wr_ptr_timing_reg[0]_0 );
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output [2:0]Q;
  output wr_en_3;
  output [3:0]\wr_ptr_reg[3]_0 ;
  input ofifo_rst;
  input \entry_cnt_reg[4]_0 ;
  input C_of_full;
  input mux_wrdata_en;
  input mc_wrdata_en;
  input out_fifo;
  input calib_wrdata_en;
  input \wr_ptr_timing_reg[0]_0 ;

  wire C_of_full;
  wire [2:0]Q;
  wire calib_wrdata_en;
  wire entry_cnt10_out__0;
  wire \entry_cnt[0]_i_1__0_n_0 ;
  wire \entry_cnt[1]_i_1__0_n_0 ;
  wire \entry_cnt[2]_i_1__0_n_0 ;
  wire \entry_cnt[3]_i_1__0_n_0 ;
  wire \entry_cnt[4]_i_1__0_n_0 ;
  wire \entry_cnt[4]_i_2__0_n_0 ;
  wire \entry_cnt_reg[4]_0 ;
  wire \entry_cnt_reg_n_0_[0] ;
  wire \entry_cnt_reg_n_0_[1] ;
  wire mc_wrdata_en;
  wire mux_wrdata_en;
  wire my_empty0;
  wire \my_empty[1]_i_1__2_n_0 ;
  wire \my_empty[7]_i_1__1_n_0 ;
  wire \my_empty[7]_i_3__1_n_0 ;
  wire \my_empty[7]_i_4__1_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg_n_0_[7] ;
  wire my_full0;
  wire \my_full[4]_i_1__1_n_0 ;
  wire \my_full[4]_i_3__1_n_0 ;
  wire \my_full[4]_i_4__1_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire out_fifo;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1__1_n_0 ;
  wire wr_en_3;
  wire wr_ptr0;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]wr_ptr_timing;
  wire \wr_ptr_timing_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \entry_cnt[0]_i_1__0 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .O(\entry_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \entry_cnt[1]_i_1__0 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(C_of_full),
        .I2(mux_wrdata_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \entry_cnt[2]_i_1__0 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(C_of_full),
        .I2(mux_wrdata_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(Q[0]),
        .I5(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \entry_cnt[3]_i_1__0 
       (.I0(entry_cnt10_out__0),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(\entry_cnt_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\entry_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5050500303035003)) 
    \entry_cnt[4]_i_1__0 
       (.I0(\my_full_reg_n_0_[4] ),
        .I1(\my_empty_reg_n_0_[7] ),
        .I2(C_of_full),
        .I3(calib_wrdata_en),
        .I4(\wr_ptr_timing_reg[0]_0 ),
        .I5(mc_wrdata_en),
        .O(\entry_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \entry_cnt[4]_i_2__0 
       (.I0(\entry_cnt_reg_n_0_[1] ),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(entry_cnt10_out__0),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\entry_cnt[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \entry_cnt[4]_i_3__0 
       (.I0(C_of_full),
        .I1(mc_wrdata_en),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .I3(calib_wrdata_en),
        .I4(\my_full_reg_n_0_[4] ),
        .O(entry_cnt10_out__0));
  FDRE \entry_cnt_reg[0] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[0]_i_1__0_n_0 ),
        .Q(\entry_cnt_reg_n_0_[0] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[1] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[1]_i_1__0_n_0 ),
        .Q(\entry_cnt_reg_n_0_[1] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[2] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[2]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[3] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[3]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[4] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[4]_i_2__0_n_0 ),
        .Q(Q[2]),
        .R(ofifo_rst));
  LUT6 #(
    .INIT(64'h2727270000002700)) 
    mem_reg_0_15_6_11_i_1
       (.I0(C_of_full),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(\my_empty_reg[1]_1 ),
        .I3(calib_wrdata_en),
        .I4(\wr_ptr_timing_reg[0]_0 ),
        .I5(mc_wrdata_en),
        .O(wr_en_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[1]_i_1__2 
       (.I0(C_of_full),
        .I1(mux_wrdata_en),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg[1]_1 ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[7]_i_1__1 
       (.I0(C_of_full),
        .I1(mux_wrdata_en),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[7]_i_2__0 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[7]_i_3__1_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[7]_i_4__1_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[7]_i_3__1 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[7]_i_4__1 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[1]_0 ),
        .I4(\rd_ptr_reg[3]_0 ),
        .O(\my_empty[7]_i_4__1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__2_n_0 ),
        .Q(\my_empty_reg[1]_1 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[7] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(1'b1),
        .D(\my_empty[7]_i_1__1_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[4]_i_1__1 
       (.I0(my_full0),
        .I1(mux_wrdata_en),
        .I2(C_of_full),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(ofifo_rst),
        .O(\my_full[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[4]_i_2__1 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[4]_i_3__1_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[4]_i_4__1_n_0 ),
        .I4(\wr_ptr_reg[3]_0 [2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[4]_i_3__1 
       (.I0(rd_ptr_timing[1]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .I2(\wr_ptr_reg[3]_0 [1]),
        .I3(\wr_ptr_reg[3]_0 [3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[4]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[4]_i_4__1 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(\wr_ptr_reg[3]_0 [0]),
        .I3(\wr_ptr_reg[3]_0 [1]),
        .I4(\wr_ptr_reg[3]_0 [3]),
        .O(\my_full[4]_i_4__1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[4] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(1'b1),
        .D(\my_full[4]_i_1__1_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    out_fifo_i_1__1
       (.I0(\my_empty_reg[1]_1 ),
        .I1(mc_wrdata_en),
        .I2(out_fifo),
        .I3(calib_wrdata_en),
        .I4(C_of_full),
        .O(\my_empty_reg[1]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg[0]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg[1]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg[2]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg[3]_0 ),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__4 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1__4 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__2 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__1 
       (.I0(C_of_full),
        .I1(\my_empty_reg_n_0_[7] ),
        .O(\rd_ptr_timing[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2__2 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[1]_0 ),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__4 
       (.I0(\wr_ptr_reg[3]_0 [3]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__4 
       (.I0(\wr_ptr_reg[3]_0 [3]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .I2(\wr_ptr_reg[3]_0 [1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__2 
       (.I0(\wr_ptr_reg[3]_0 [2]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .I2(\wr_ptr_reg[3]_0 [1]),
        .I3(\wr_ptr_reg[3]_0 [3]),
        .O(nxt_wr_ptr[2]));
  LUT6 #(
    .INIT(64'h0000E20000E2E2E2)) 
    \wr_ptr[3]_i_1__0 
       (.I0(calib_wrdata_en),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(mc_wrdata_en),
        .I3(C_of_full),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(\my_empty_reg_n_0_[7] ),
        .O(wr_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_2__0 
       (.I0(\wr_ptr_reg[3]_0 [3]),
        .I1(\wr_ptr_reg[3]_0 [1]),
        .I2(\wr_ptr_reg[3]_0 [0]),
        .I3(\wr_ptr_reg[3]_0 [2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(\wr_ptr_reg[3]_0 [0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(\wr_ptr_reg[3]_0 [1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(\wr_ptr_reg[3]_0 [2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(\wr_ptr_reg[3]_0 [3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(\entry_cnt_reg[4]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_11
   (\rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    wr_en_5,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    Q,
    SR,
    \wr_ptr_timing_reg[3]_0 ,
    calib_cmd_wren,
    out_fifo,
    B_of_full,
    mux_cmd_wren);
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output wr_en_5;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output [3:0]Q;
  input [0:0]SR;
  input \wr_ptr_timing_reg[3]_0 ;
  input calib_cmd_wren;
  input out_fifo;
  input B_of_full;
  input mux_cmd_wren;

  wire B_of_full;
  wire [3:0]Q;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire mux_cmd_wren;
  wire my_empty0;
  wire \my_empty[1]_i_1__1_n_0 ;
  wire \my_empty[6]_i_1_n_0 ;
  wire \my_empty[6]_i_3_n_0 ;
  wire \my_empty[6]_i_4_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg_n_0_[6] ;
  wire my_full0;
  wire \my_full[3]_i_1_n_0 ;
  wire \my_full[3]_i_3_n_0 ;
  wire \my_full[3]_i_4_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire out_fifo;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1__2_n_0 ;
  wire wr_en_5;
  wire wr_ptr0__0;
  wire [3:0]wr_ptr_timing;
  wire \wr_ptr_timing_reg[3]_0 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[1]_i_1__1 
       (.I0(B_of_full),
        .I1(mux_cmd_wren),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(\my_empty_reg[1]_0 ),
        .I4(my_empty0),
        .I5(SR),
        .O(\my_empty[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[6]_i_1 
       (.I0(B_of_full),
        .I1(mux_cmd_wren),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(\my_empty_reg_n_0_[6] ),
        .I4(my_empty0),
        .I5(SR),
        .O(\my_empty[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[6]_i_2 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[6]_i_3_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[6]_i_4_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[6]_i_3 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[6]_i_4 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[1]_0 ),
        .I4(\rd_ptr_reg[3]_0 ),
        .O(\my_empty[6]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__1_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[6] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(1'b1),
        .D(\my_empty[6]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[3]_i_1 
       (.I0(my_full0),
        .I1(mux_cmd_wren),
        .I2(B_of_full),
        .I3(\my_empty_reg_n_0_[6] ),
        .I4(\my_full_reg_n_0_[3] ),
        .I5(SR),
        .O(\my_full[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[3]_i_2 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[3]_i_3_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[3]_i_4_n_0 ),
        .I4(Q[2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[3]_i_3 
       (.I0(rd_ptr_timing[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[3]_i_4 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\my_full[3]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(1'b1),
        .D(\my_full[3]_i_1_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FD)) 
    out_fifo_i_1__2
       (.I0(\my_empty_reg[1]_0 ),
        .I1(out_fifo),
        .I2(calib_cmd_wren),
        .I3(B_of_full),
        .O(\my_empty_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h27272700)) 
    p_17_out
       (.I0(B_of_full),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(\my_empty_reg[1]_0 ),
        .I3(calib_cmd_wren),
        .I4(out_fifo),
        .O(wr_en_5));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg[0]_0 ),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg[1]_0 ),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg[2]_0 ),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg[3]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__3 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1__3 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__1 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__2 
       (.I0(B_of_full),
        .I1(\my_empty_reg_n_0_[6] ),
        .O(\rd_ptr_timing[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2__1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[1]_0 ),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    wr_ptr0
       (.I0(calib_cmd_wren),
        .I1(out_fifo),
        .I2(B_of_full),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .O(wr_ptr0__0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(nxt_wr_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(\wr_ptr_timing_reg[3]_0 ),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_13
   (\rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    phy_mc_data_full,
    wr_en_4,
    \wr_ptr_reg[3]_0 ,
    ofifo_rst,
    \entry_cnt_reg[0]_0 ,
    A_of_full,
    mux_wrdata_en,
    mc_wrdata_en,
    out_fifo,
    calib_wrdata_en,
    Q);
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output phy_mc_data_full;
  output wr_en_4;
  output [3:0]\wr_ptr_reg[3]_0 ;
  input ofifo_rst;
  input \entry_cnt_reg[0]_0 ;
  input A_of_full;
  input mux_wrdata_en;
  input mc_wrdata_en;
  input out_fifo;
  input calib_wrdata_en;
  input [2:0]Q;

  wire A_of_full;
  wire [2:0]Q;
  wire calib_wrdata_en;
  wire entry_cnt10_out__0;
  wire \entry_cnt[0]_i_1_n_0 ;
  wire \entry_cnt[1]_i_1_n_0 ;
  wire \entry_cnt[2]_i_1_n_0 ;
  wire \entry_cnt[3]_i_1_n_0 ;
  wire \entry_cnt[4]_i_1_n_0 ;
  wire \entry_cnt[4]_i_2_n_0 ;
  wire [4:2]entry_cnt_reg;
  wire \entry_cnt_reg[0]_0 ;
  wire \entry_cnt_reg_n_0_[0] ;
  wire \entry_cnt_reg_n_0_[1] ;
  wire mc_wrdata_en;
  wire mux_wrdata_en;
  wire my_empty0;
  wire \my_empty[1]_i_1__0_n_0 ;
  wire \my_empty[7]_i_1__0_n_0 ;
  wire \my_empty[7]_i_4__0_n_0 ;
  wire \my_empty[7]_i_5_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg_n_0_[7] ;
  wire my_full0;
  wire \my_full[4]_i_1__0_n_0 ;
  wire \my_full[4]_i_3__0_n_0 ;
  wire \my_full[4]_i_4__0_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire out_fifo;
  wire phy_mc_data_full;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1__0_n_0 ;
  wire wr_en_4;
  wire wr_ptr0;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]wr_ptr_timing;

  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \entry_cnt[0]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .O(\entry_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \entry_cnt[1]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(A_of_full),
        .I2(mux_wrdata_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \entry_cnt[2]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(A_of_full),
        .I2(mux_wrdata_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(entry_cnt_reg[2]),
        .I5(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \entry_cnt[3]_i_1 
       (.I0(entry_cnt10_out__0),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(\entry_cnt_reg_n_0_[1] ),
        .I3(entry_cnt_reg[3]),
        .I4(entry_cnt_reg[2]),
        .O(\entry_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5050500303035003)) 
    \entry_cnt[4]_i_1 
       (.I0(\my_full_reg_n_0_[4] ),
        .I1(\my_empty_reg_n_0_[7] ),
        .I2(A_of_full),
        .I3(calib_wrdata_en),
        .I4(out_fifo),
        .I5(mc_wrdata_en),
        .O(\entry_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \entry_cnt[4]_i_2 
       (.I0(\entry_cnt_reg_n_0_[1] ),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(entry_cnt10_out__0),
        .I3(entry_cnt_reg[2]),
        .I4(entry_cnt_reg[4]),
        .I5(entry_cnt_reg[3]),
        .O(\entry_cnt[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \entry_cnt[4]_i_3 
       (.I0(A_of_full),
        .I1(mc_wrdata_en),
        .I2(out_fifo),
        .I3(calib_wrdata_en),
        .I4(\my_full_reg_n_0_[4] ),
        .O(entry_cnt10_out__0));
  FDRE \entry_cnt_reg[0] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[0]_i_1_n_0 ),
        .Q(\entry_cnt_reg_n_0_[0] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[1] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[1]_i_1_n_0 ),
        .Q(\entry_cnt_reg_n_0_[1] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[2] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[2]_i_1_n_0 ),
        .Q(entry_cnt_reg[2]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[3] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[3]_i_1_n_0 ),
        .Q(entry_cnt_reg[3]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[4] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[4]_i_2_n_0 ),
        .Q(entry_cnt_reg[4]),
        .R(ofifo_rst));
  LUT6 #(
    .INIT(64'h2727270000002700)) 
    mem_reg_0_15_6_11_i_1__0
       (.I0(A_of_full),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(\my_empty_reg[1]_1 ),
        .I3(calib_wrdata_en),
        .I4(out_fifo),
        .I5(mc_wrdata_en),
        .O(wr_en_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[1]_i_1__0 
       (.I0(A_of_full),
        .I1(mux_wrdata_en),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg[1]_1 ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[7]_i_1__0 
       (.I0(A_of_full),
        .I1(mux_wrdata_en),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[7]_i_3__0 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[7]_i_4__0_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[7]_i_5_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[7]_i_4__0 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[7]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[7]_i_5 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[1]_0 ),
        .I4(\rd_ptr_reg[3]_0 ),
        .O(\my_empty[7]_i_5_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__0_n_0 ),
        .Q(\my_empty_reg[1]_1 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[7] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(1'b1),
        .D(\my_empty[7]_i_1__0_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[4]_i_1__0 
       (.I0(my_full0),
        .I1(mux_wrdata_en),
        .I2(A_of_full),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(ofifo_rst),
        .O(\my_full[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[4]_i_2__0 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[4]_i_3__0_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[4]_i_4__0_n_0 ),
        .I4(\wr_ptr_reg[3]_0 [2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[4]_i_3__0 
       (.I0(rd_ptr_timing[1]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .I2(\wr_ptr_reg[3]_0 [1]),
        .I3(\wr_ptr_reg[3]_0 [3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[4]_i_4__0 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(\wr_ptr_reg[3]_0 [0]),
        .I3(\wr_ptr_reg[3]_0 [1]),
        .I4(\wr_ptr_reg[3]_0 [3]),
        .O(\my_full[4]_i_4__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[4] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(1'b1),
        .D(\my_full[4]_i_1__0_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ofs_rdy_r_i_2
       (.I0(entry_cnt_reg[4]),
        .I1(entry_cnt_reg[2]),
        .I2(entry_cnt_reg[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(phy_mc_data_full));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    out_fifo_i_1__0
       (.I0(\my_empty_reg[1]_1 ),
        .I1(mc_wrdata_en),
        .I2(out_fifo),
        .I3(calib_wrdata_en),
        .I4(A_of_full),
        .O(\my_empty_reg[1]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg[0]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg[1]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg[2]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg[3]_0 ),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__2 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1__2 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__0 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__0 
       (.I0(A_of_full),
        .I1(\my_empty_reg_n_0_[7] ),
        .O(\rd_ptr_timing[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2__0 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[1]_0 ),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(\wr_ptr_reg[3]_0 [3]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__2 
       (.I0(\wr_ptr_reg[3]_0 [3]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .I2(\wr_ptr_reg[3]_0 [1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__0 
       (.I0(\wr_ptr_reg[3]_0 [2]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .I2(\wr_ptr_reg[3]_0 [1]),
        .I3(\wr_ptr_reg[3]_0 [3]),
        .O(nxt_wr_ptr[2]));
  LUT6 #(
    .INIT(64'h0000E20000E2E2E2)) 
    \wr_ptr[3]_i_1__1 
       (.I0(calib_wrdata_en),
        .I1(out_fifo),
        .I2(mc_wrdata_en),
        .I3(A_of_full),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(\my_empty_reg_n_0_[7] ),
        .O(wr_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_2 
       (.I0(\wr_ptr_reg[3]_0 [3]),
        .I1(\wr_ptr_reg[3]_0 [1]),
        .I2(\wr_ptr_reg[3]_0 [0]),
        .I3(\wr_ptr_reg[3]_0 [2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(\wr_ptr_reg[3]_0 [0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(\wr_ptr_reg[3]_0 [1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(\wr_ptr_reg[3]_0 [2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(\wr_ptr_reg[3]_0 [3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(\entry_cnt_reg[0]_0 ),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_4lanes" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_4lanes
   (out,
    A_rst_primitives_reg_0,
    \phaser_in_gen.phaser_in ,
    out_dq_2,
    mem_dq_ts,
    out_dm_0,
    out_dq_0,
    out_dq_6,
    out_dq_3,
    out_dq_1,
    out_dq_4,
    out_dq_7,
    out_dq_5,
    mem_dqs_out,
    mem_dqs_ts,
    pi_dqs_found_lanes,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    out_dq_13,
    out_dq_8,
    out_dq_15,
    out_dq_12,
    out_dq_10,
    out_dq_9,
    out_dq_11,
    out_dq_14,
    out_dm_1,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    D,
    idelay_ld_rst,
    ddr_ck_out,
    \my_empty_reg[1] ,
    init_complete_r1_timing_reg,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    in,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \pi_counter_read_val_reg[5]_0 ,
    Q,
    phy_rddata_en,
    rd_data_en,
    \read_fifo.tail_r_reg[0] ,
    \phaser_in_gen.phaser_in_1 ,
    phy_mc_data_full,
    wr_en_3,
    wr_en_4,
    phy_mc_cmd_full,
    wr_en_5,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    \wr_ptr_reg[3]_0 ,
    mem_dq_out,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[3]_1 ,
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i ,
    mem_out,
    wr_en,
    wr_en_2,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \wr_ptr_timing_reg[3] ,
    \input_[1].iserdes_dq_.idelay_dq.idelaye2 ,
    mem_dq_in,
    idelay_inc,
    LD0,
    CLKB0,
    \phaser_in_gen.phaser_in_2 ,
    \phaser_in_gen.phaser_in_3 ,
    \phaser_in_gen.phaser_in_4 ,
    \phaser_in_gen.phaser_in_5 ,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    \phaser_in_gen.phaser_in_6 ,
    sync_pulse,
    COUNTERLOADVAL,
    phaser_out,
    phaser_out_0,
    phaser_out_1,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    phaser_out_2,
    phaser_out_3,
    phaser_out_4,
    phaser_out_5,
    out_fifo,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    out_fifo_8,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 ,
    LD0_0,
    CLKB0_6,
    \phaser_in_gen.phaser_in_7 ,
    \phaser_in_gen.phaser_in_8 ,
    \phaser_in_gen.phaser_in_9 ,
    \phaser_in_gen.phaser_in_10 ,
    \phaser_in_gen.phaser_in_11 ,
    \phaser_in_gen.phaser_in_12 ,
    phaser_out_6,
    phaser_out_7,
    phaser_out_8,
    D0,
    out_fifo_9,
    out_fifo_10,
    out_fifo_11,
    out_fifo_12,
    out_fifo_13,
    out_fifo_14,
    out_fifo_15,
    out_fifo_16,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    mux_cmd_wren,
    pll_locked,
    phy_read_calib,
    in0,
    PHYCTLWD,
    RST0,
    out_fifo_17,
    out_fifo_18,
    out_fifo_19,
    out_fifo_20,
    out_fifo_21,
    out_fifo_22,
    out_fifo_23,
    out_fifo_24,
    calib_cmd_wren,
    \read_fifo.tail_r_reg[0]_0 ,
    mux_wrdata_en,
    mc_wrdata_en,
    out_fifo_25,
    calib_wrdata_en,
    out_fifo_26,
    out_fifo_27,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    p_0_in,
    \read_fifo.tail_r_reg[4] ,
    mc_cas_n,
    out_fifo_28,
    out_fifo_29,
    mc_cs_n,
    phy_dout,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    calib_sel,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] );
  output [1:0]out;
  output A_rst_primitives_reg_0;
  output \phaser_in_gen.phaser_in ;
  output out_dq_2;
  output [17:0]mem_dq_ts;
  output out_dm_0;
  output out_dq_0;
  output out_dq_6;
  output out_dq_3;
  output out_dq_1;
  output out_dq_4;
  output out_dq_7;
  output out_dq_5;
  output [1:0]mem_dqs_out;
  output [1:0]mem_dqs_ts;
  output [1:0]pi_dqs_found_lanes;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output out_dq_13;
  output out_dq_8;
  output out_dq_15;
  output out_dq_12;
  output out_dq_10;
  output out_dq_9;
  output out_dq_11;
  output out_dq_14;
  output out_dm_1;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output [0:0]D;
  output idelay_ld_rst;
  output [1:0]ddr_ck_out;
  output \my_empty_reg[1] ;
  output init_complete_r1_timing_reg;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output [63:0]in;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \pi_counter_read_val_reg[5]_0 ;
  output [5:0]Q;
  output phy_rddata_en;
  output rd_data_en;
  output \read_fifo.tail_r_reg[0] ;
  output \phaser_in_gen.phaser_in_1 ;
  output phy_mc_data_full;
  output wr_en_3;
  output wr_en_4;
  output phy_mc_cmd_full;
  output wr_en_5;
  output \wr_ptr_reg[0] ;
  output \wr_ptr_reg[1] ;
  output [3:0]\wr_ptr_reg[3] ;
  output [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [11:0]mem_dq_out;
  output \wr_ptr_reg[0]_0 ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output [9:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  output [29:0]mem_out;
  output wr_en;
  output wr_en_2;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input \wr_ptr_timing_reg[3] ;
  input \input_[1].iserdes_dq_.idelay_dq.idelaye2 ;
  input [15:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input \phaser_in_gen.phaser_in_2 ;
  input \phaser_in_gen.phaser_in_3 ;
  input \phaser_in_gen.phaser_in_4 ;
  input \phaser_in_gen.phaser_in_5 ;
  input freq_refclk;
  input mem_refclk;
  input [1:0]mem_dqs_in;
  input \phaser_in_gen.phaser_in_6 ;
  input sync_pulse;
  input [5:0]COUNTERLOADVAL;
  input phaser_out;
  input phaser_out_0;
  input phaser_out_1;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input phaser_out_2;
  input phaser_out_3;
  input phaser_out_4;
  input phaser_out_5;
  input [3:0]out_fifo;
  input [3:0]out_fifo_0;
  input [3:0]out_fifo_1;
  input [3:0]out_fifo_2;
  input [3:0]out_fifo_3;
  input [7:0]out_fifo_4;
  input [7:0]out_fifo_5;
  input [3:0]out_fifo_6;
  input [3:0]out_fifo_7;
  input [3:0]out_fifo_8;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  input LD0_0;
  input CLKB0_6;
  input \phaser_in_gen.phaser_in_7 ;
  input \phaser_in_gen.phaser_in_8 ;
  input \phaser_in_gen.phaser_in_9 ;
  input \phaser_in_gen.phaser_in_10 ;
  input \phaser_in_gen.phaser_in_11 ;
  input [5:0]\phaser_in_gen.phaser_in_12 ;
  input phaser_out_6;
  input phaser_out_7;
  input phaser_out_8;
  input [3:0]D0;
  input [3:0]out_fifo_9;
  input [3:0]out_fifo_10;
  input [3:0]out_fifo_11;
  input [3:0]out_fifo_12;
  input [3:0]out_fifo_13;
  input [3:0]out_fifo_14;
  input [3:0]out_fifo_15;
  input [3:0]out_fifo_16;
  input ififo_rst_reg0_1;
  input ofifo_rst_reg0_2;
  input mux_cmd_wren;
  input pll_locked;
  input phy_read_calib;
  input in0;
  input [10:0]PHYCTLWD;
  input RST0;
  input [3:0]out_fifo_17;
  input [3:0]out_fifo_18;
  input [7:0]out_fifo_19;
  input [5:0]out_fifo_20;
  input [1:0]out_fifo_21;
  input [3:0]out_fifo_22;
  input [1:0]out_fifo_23;
  input out_fifo_24;
  input calib_cmd_wren;
  input \read_fifo.tail_r_reg[0]_0 ;
  input mux_wrdata_en;
  input mc_wrdata_en;
  input out_fifo_25;
  input calib_wrdata_en;
  input out_fifo_26;
  input out_fifo_27;
  input [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  input \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  input p_0_in;
  input [0:0]\read_fifo.tail_r_reg[4] ;
  input [1:0]mc_cas_n;
  input [0:0]out_fifo_28;
  input [0:0]out_fifo_29;
  input [0:0]mc_cs_n;
  input [18:0]phy_dout;
  input [31:0]\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  input [0:0]calib_sel;
  input [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;

  (* async_reg = "true" *) wire A_pi_rst_div2;
  wire A_rst_primitives_reg_0;
  (* async_reg = "true" *) wire B_pi_rst_div2;
  wire CLKB0;
  wire CLKB0_6;
  wire [5:0]COUNTERLOADVAL;
  wire [5:0]C_pi_counter_read_val;
  (* async_reg = "true" *) wire C_pi_rst_div2;
  wire [0:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire D_of_full;
  (* async_reg = "true" *) wire D_pi_rst_div2;
  wire LD0;
  wire LD0_0;
  wire [10:0]PHYCTLWD;
  wire [5:0]Q;
  wire RST0;
  wire calib_cmd_wren;
  wire [0:0]calib_sel;
  wire calib_wrdata_en;
  wire \ddr_byte_lane_A.ddr_byte_lane_A_n_136 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A_n_137 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A_n_138 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A_n_139 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A_n_140 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A_n_141 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_24 ;
  wire [1:0]ddr_ck_out;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire [3:0]\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ;
  wire [3:0]\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 ;
  wire freq_refclk;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire [3:3]if_empty_r;
  wire [3:3]if_empty_r_1;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire [63:0]in;
  wire in0;
  wire init_complete_r1_timing_reg;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[1].iserdes_dq_.idelay_dq.idelaye2 ;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire mc_wrdata_en;
  wire [15:0]mem_dq_in;
  wire [11:0]mem_dq_out;
  wire [17:0]mem_dq_ts;
  wire [1:0]mem_dqs_in;
  wire [1:0]mem_dqs_out;
  wire [1:0]mem_dqs_ts;
  wire [29:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire [4:2]\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ;
  wire ofifo_rst;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire [1:0]out;
  wire out_dm_0;
  wire out_dm_1;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_dq_8;
  wire out_dq_9;
  wire [3:0]out_fifo;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire [3:0]out_fifo_10;
  wire [3:0]out_fifo_11;
  wire [3:0]out_fifo_12;
  wire [3:0]out_fifo_13;
  wire [3:0]out_fifo_14;
  wire [3:0]out_fifo_15;
  wire [3:0]out_fifo_16;
  wire [3:0]out_fifo_17;
  wire [3:0]out_fifo_18;
  wire [7:0]out_fifo_19;
  wire [3:0]out_fifo_2;
  wire [5:0]out_fifo_20;
  wire [1:0]out_fifo_21;
  wire [3:0]out_fifo_22;
  wire [1:0]out_fifo_23;
  wire out_fifo_24;
  wire out_fifo_25;
  wire out_fifo_26;
  wire out_fifo_27;
  wire [0:0]out_fifo_28;
  wire [0:0]out_fifo_29;
  wire [3:0]out_fifo_3;
  wire [7:0]out_fifo_4;
  wire [7:0]out_fifo_5;
  wire [3:0]out_fifo_6;
  wire [3:0]out_fifo_7;
  wire [3:0]out_fifo_8;
  wire [3:0]out_fifo_9;
  wire [9:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  wire p_0_in;
  wire [3:3]phaser_ctl_bus;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire \phaser_in_gen.phaser_in_1 ;
  wire \phaser_in_gen.phaser_in_10 ;
  wire \phaser_in_gen.phaser_in_11 ;
  wire [5:0]\phaser_in_gen.phaser_in_12 ;
  wire \phaser_in_gen.phaser_in_2 ;
  wire \phaser_in_gen.phaser_in_3 ;
  wire \phaser_in_gen.phaser_in_4 ;
  wire \phaser_in_gen.phaser_in_5 ;
  wire \phaser_in_gen.phaser_in_6 ;
  wire \phaser_in_gen.phaser_in_7 ;
  wire \phaser_in_gen.phaser_in_8 ;
  wire \phaser_in_gen.phaser_in_9 ;
  wire phaser_out;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phaser_out_4;
  wire phaser_out_5;
  wire phaser_out_6;
  wire phaser_out_7;
  wire phaser_out_8;
  wire phy_control_i_n_0;
  wire phy_control_i_n_1;
  wire phy_control_i_n_10;
  wire phy_control_i_n_11;
  wire phy_control_i_n_14;
  wire phy_control_i_n_15;
  wire phy_control_i_n_16;
  wire phy_control_i_n_17;
  wire phy_control_i_n_18;
  wire phy_control_i_n_19;
  wire phy_control_i_n_20;
  wire phy_control_i_n_21;
  wire phy_control_i_n_23;
  wire phy_control_i_n_24;
  wire phy_control_i_n_25;
  wire phy_control_i_n_3;
  wire phy_control_i_n_4;
  wire phy_control_i_n_5;
  wire phy_control_i_n_6;
  wire phy_control_i_n_7;
  wire phy_control_i_n_8;
  wire phy_control_i_n_9;
  wire [18:0]phy_dout;
  wire [1:0]phy_encalib;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire \pi_counter_read_val_reg[5]_0 ;
  wire [1:0]pi_dqs_found_lanes;
  wire pll_locked;
  wire rclk_delay_11;
  wire \rclk_delay_reg[10]_srl11_i_1_n_0 ;
  wire \rclk_delay_reg[10]_srl11_n_0 ;
  wire rd_data_en;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire \read_fifo.tail_r_reg[0]_0 ;
  wire [0:0]\read_fifo.tail_r_reg[4] ;
  wire ref_dll_lock;
  wire rst_out_i_1_n_0;
  wire rst_out_reg_n_0;
  wire rst_primitives;
  wire rst_primitives_i_1_n_0;
  wire sync_pulse;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire wr_en_5;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire \wr_ptr_timing_reg[3] ;

  FDRE #(
    .INIT(1'b0)) 
    A_rst_primitives_reg
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(rst_primitives),
        .Q(A_rst_primitives_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_cal1_state_r[16]_i_4 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\pi_counter_read_val_reg[5]_0 ));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_lane \ddr_byte_lane_A.ddr_byte_lane_A 
       (.CLKB0(CLKB0),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADVAL(C_pi_counter_read_val),
        .D({\ddr_byte_lane_A.ddr_byte_lane_A_n_136 ,\ddr_byte_lane_A.ddr_byte_lane_A_n_137 ,\ddr_byte_lane_A.ddr_byte_lane_A_n_138 ,\ddr_byte_lane_A.ddr_byte_lane_A_n_139 ,\ddr_byte_lane_A.ddr_byte_lane_A_n_140 ,\ddr_byte_lane_A.ddr_byte_lane_A_n_141 }),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .INBURSTPENDING(phy_control_i_n_21),
        .INRANKA({phy_control_i_n_4,phy_control_i_n_5}),
        .LD0(LD0),
        .OUTBURSTPENDING(phy_control_i_n_25),
        .PCENABLECALIB(phy_encalib),
        .Q(\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .\cnt_read_reg[0] (\read_fifo.tail_r_reg[0]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .\entry_cnt_reg[0] (\wr_ptr_timing_reg[3] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ({in[63:56],in[47:40],in[31:24],in[15:8]}),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_inc(idelay_inc),
        .if_empty_r(if_empty_r),
        .if_empty_r_0(if_empty_r_1),
        .ififo_rst_reg0(ififo_rst_reg0),
        .in({in[55:48],in[39:32],in[23:16],in[7:0]}),
        .\input_[1].iserdes_dq_.idelay_dq.idelaye2 (\input_[1].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[1].iserdes_dq_.idelay_dq.idelaye2_0 (A_rst_primitives_reg_0),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in(mem_dq_in[7:0]),
        .mem_dq_ts(mem_dq_ts[8:0]),
        .mem_dqs_in(mem_dqs_in[0]),
        .mem_dqs_out(mem_dqs_out[0]),
        .mem_dqs_ts(mem_dqs_ts[0]),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .my_empty({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [0]}),
        .\my_empty_reg[1] (\my_empty_reg[1]_0 ),
        .\my_empty_reg[3] ({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [0]}),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .out(out),
        .out_dm_0(out_dm_0),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .out_fifo_0(out_fifo_25),
        .p_0_in(p_0_in),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in ),
        .\phaser_in_gen.phaser_in_1 (\phaser_in_gen.phaser_in_1 ),
        .\phaser_in_gen.phaser_in_2 (\phaser_in_gen.phaser_in_2 ),
        .\phaser_in_gen.phaser_in_3 (\phaser_in_gen.phaser_in_3 ),
        .\phaser_in_gen.phaser_in_4 (\phaser_in_gen.phaser_in_4 ),
        .\phaser_in_gen.phaser_in_5 (\phaser_in_gen.phaser_in_5 ),
        .\phaser_in_gen.phaser_in_6 (\phaser_in_gen.phaser_in_6 ),
        .phaser_out_0(phaser_out),
        .phaser_out_1(phaser_out_0),
        .phaser_out_2(phaser_out_1),
        .phy_mc_data_full(phy_mc_data_full),
        .pi_dqs_found_lanes(pi_dqs_found_lanes[0]),
        .pi_phase_locked_all_r1_reg(\ddr_byte_lane_C.ddr_byte_lane_C_n_24 ),
        .rd_data_en(rd_data_en),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[4] (\read_fifo.tail_r_reg[4] ),
        .sync_pulse(sync_pulse),
        .wr_en_2(wr_en_2),
        .wr_en_4(wr_en_4),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_lane__parameterized0 \ddr_byte_lane_B.ddr_byte_lane_B 
       (.D_of_full(D_of_full),
        .OUTBURSTPENDING(phy_control_i_n_24),
        .PCENABLECALIB(phy_encalib),
        .Q(\wr_ptr_reg[3]_0 ),
        .calib_cmd_wren(calib_cmd_wren),
        .freq_refclk(freq_refclk),
        .mem_dq_out(mem_dq_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1] (\my_empty_reg[1]_2 ),
        .ofifo_rst(ofifo_rst),
        .out_fifo_0(out_fifo),
        .out_fifo_1(out_fifo_0),
        .out_fifo_10(out_fifo_27),
        .out_fifo_2(out_fifo_1),
        .out_fifo_3(out_fifo_2),
        .out_fifo_4(out_fifo_3),
        .out_fifo_5(out_fifo_4),
        .out_fifo_6(out_fifo_5),
        .out_fifo_7(out_fifo_6),
        .out_fifo_8(out_fifo_7),
        .out_fifo_9(out_fifo_8),
        .phaser_out_0(phaser_out_2),
        .phaser_out_1(phaser_out_3),
        .phaser_out_2(phaser_out_4),
        .phaser_out_3(phaser_out_5),
        .phaser_out_4(A_rst_primitives_reg_0),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3]_0 ),
        .sync_pulse(sync_pulse),
        .wr_en_5(wr_en_5),
        .\wr_ptr_timing_reg[3] (\wr_ptr_timing_reg[3] ));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_lane__parameterized1 \ddr_byte_lane_C.ddr_byte_lane_C 
       (.CLKB0_6(CLKB0_6),
        .COUNTERREADVAL(C_pi_counter_read_val),
        .D0(D0),
        .INBURSTPENDING(phy_control_i_n_19),
        .INRANKC({phy_control_i_n_8,phy_control_i_n_9}),
        .LD0_0(LD0_0),
        .OUTBURSTPENDING(phy_control_i_n_23),
        .PCENABLECALIB(phy_encalib),
        .Q(\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .calib_wrdata_en(calib_wrdata_en),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ({in[63:56],in[47:40],in[31:24],in[15:8]}),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\entry_cnt_reg[4] (\wr_ptr_timing_reg[3] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .if_empty_r(if_empty_r_1),
        .if_empty_r_0(if_empty_r),
        .ififo_rst_reg0_1(ififo_rst_reg0_1),
        .in({in[55:48],in[39:32],in[23:16],in[7:0]}),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2 (\input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 (A_rst_primitives_reg_0),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in(mem_dq_in[15:8]),
        .mem_dq_ts(mem_dq_ts[17:9]),
        .mem_dqs_in(mem_dqs_in[1]),
        .mem_dqs_out(mem_dqs_out[1]),
        .mem_dqs_ts(mem_dqs_ts[1]),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1] (\my_empty_reg[1]_1 ),
        .\my_empty_reg[3] ({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [0]}),
        .\my_empty_reg[4]_rep ({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [0]}),
        .ofifo_rst_reg0_2(ofifo_rst_reg0_2),
        .out_dm_1(out_dm_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .out_fifo_0(out_fifo_9),
        .out_fifo_1(out_fifo_10),
        .out_fifo_2(out_fifo_11),
        .out_fifo_3(out_fifo_12),
        .out_fifo_4(out_fifo_13),
        .out_fifo_5(out_fifo_14),
        .out_fifo_6(out_fifo_15),
        .out_fifo_7(out_fifo_16),
        .out_fifo_8(out_fifo_26),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in_0 ),
        .\phaser_in_gen.phaser_in_1 (\ddr_byte_lane_C.ddr_byte_lane_C_n_24 ),
        .\phaser_in_gen.phaser_in_2 (\phaser_in_gen.phaser_in_7 ),
        .\phaser_in_gen.phaser_in_3 (\phaser_in_gen.phaser_in_8 ),
        .\phaser_in_gen.phaser_in_4 (\phaser_in_gen.phaser_in_9 ),
        .\phaser_in_gen.phaser_in_5 (\phaser_in_gen.phaser_in_10 ),
        .\phaser_in_gen.phaser_in_6 (\phaser_in_gen.phaser_in_11 ),
        .\phaser_in_gen.phaser_in_7 (\phaser_in_gen.phaser_in_12 ),
        .phaser_out_0(phaser_out_6),
        .phaser_out_1(phaser_out_7),
        .phaser_out_2(phaser_out_8),
        .phy_rddata_en(phy_rddata_en),
        .pi_dqs_found_lanes(pi_dqs_found_lanes[1]),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0]_0 ),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_3(wr_en_3),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_timing_reg[0] (out_fifo_25));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_byte_lane__parameterized2 \ddr_byte_lane_D.ddr_byte_lane_D 
       (.D_of_full(D_of_full),
        .OUTBURSTPENDING(phaser_ctl_bus),
        .PCENABLECALIB(phy_encalib),
        .calib_cmd_wren(calib_cmd_wren),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .ofifo_rst(ofifo_rst),
        .out_fifo_0(out_fifo_17),
        .out_fifo_1(out_fifo_18),
        .out_fifo_10(out_fifo_25),
        .out_fifo_2(out_fifo_19),
        .out_fifo_3(out_fifo_20),
        .out_fifo_4(out_fifo_21),
        .out_fifo_5(out_fifo_22),
        .out_fifo_6(out_fifo_23),
        .out_fifo_7(out_fifo_24),
        .out_fifo_8(out_fifo_28),
        .out_fifo_9(out_fifo_29),
        .\output_[11].oserdes_dq_.sdr.oserdes_dq_i (\output_[11].oserdes_dq_.sdr.oserdes_dq_i ),
        .phaser_out_0(phaser_out_2),
        .phaser_out_1(phaser_out_3),
        .phaser_out_2(phaser_out_4),
        .phaser_out_3(phaser_out_5),
        .phaser_out_4(A_rst_primitives_reg_0),
        .phy_dout(phy_dout),
        .sync_pulse(sync_pulse),
        .\wr_ptr_timing_reg[3] (\wr_ptr_timing_reg[3] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(A_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(B_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(C_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(D_pi_rst_div2));
  FDRE #(
    .INIT(1'b0)) 
    mcGo_reg
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(rst_out_reg_n_0),
        .Q(D),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_REF #(
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0)) 
    phaser_ref_i
       (.CLKIN(freq_refclk),
        .LOCKED(ref_dll_lock),
        .PWRDWN(1'b0),
        .RST(RST0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHY_CONTROL #(
    .AO_TOGGLE(1),
    .AO_WRLVL_EN(4'b0000),
    .BURST_MODE("TRUE"),
    .CLK_RATIO(2),
    .CMD_OFFSET(5),
    .CO_DURATION(1),
    .DATA_CTL_A_N("TRUE"),
    .DATA_CTL_B_N("FALSE"),
    .DATA_CTL_C_N("TRUE"),
    .DATA_CTL_D_N("FALSE"),
    .DISABLE_SEQ_MATCH("TRUE"),
    .DI_DURATION(1),
    .DO_DURATION(1),
    .EVENTS_DELAY(18),
    .FOUR_WINDOW_CLOCKS(63),
    .MULTI_REGION("FALSE"),
    .PHY_COUNT_ENABLE("FALSE"),
    .RD_CMD_OFFSET_0(10),
    .RD_CMD_OFFSET_1(10),
    .RD_CMD_OFFSET_2(10),
    .RD_CMD_OFFSET_3(10),
    .RD_DURATION_0(6),
    .RD_DURATION_1(6),
    .RD_DURATION_2(6),
    .RD_DURATION_3(6),
    .SYNC_MODE("FALSE"),
    .WR_CMD_OFFSET_0(4),
    .WR_CMD_OFFSET_1(4),
    .WR_CMD_OFFSET_2(4),
    .WR_CMD_OFFSET_3(4),
    .WR_DURATION_0(7),
    .WR_DURATION_1(7),
    .WR_DURATION_2(7),
    .WR_DURATION_3(7)) 
    phy_control_i
       (.AUXOUTPUT({phy_control_i_n_14,phy_control_i_n_15,phy_control_i_n_16,phy_control_i_n_17}),
        .INBURSTPENDING({phy_control_i_n_18,phy_control_i_n_19,phy_control_i_n_20,phy_control_i_n_21}),
        .INRANKA({phy_control_i_n_4,phy_control_i_n_5}),
        .INRANKB({phy_control_i_n_6,phy_control_i_n_7}),
        .INRANKC({phy_control_i_n_8,phy_control_i_n_9}),
        .INRANKD({phy_control_i_n_10,phy_control_i_n_11}),
        .MEMREFCLK(mem_refclk),
        .OUTBURSTPENDING({phaser_ctl_bus,phy_control_i_n_23,phy_control_i_n_24,phy_control_i_n_25}),
        .PCENABLECALIB(phy_encalib),
        .PHYCLK(\wr_ptr_timing_reg[3] ),
        .PHYCTLALMOSTFULL(phy_control_i_n_0),
        .PHYCTLEMPTY(phy_control_i_n_1),
        .PHYCTLFULL(phy_mc_ctl_full),
        .PHYCTLMSTREMPTY(phy_control_i_n_1),
        .PHYCTLREADY(phy_control_i_n_3),
        .PHYCTLWD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PHYCTLWD[10:3],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PHYCTLWD[2:0]}),
        .PHYCTLWRENABLE(mux_cmd_wren),
        .PLLLOCK(pll_locked),
        .READCALIBENABLE(phy_read_calib),
        .REFDLLLOCK(ref_dll_lock),
        .RESET(in0),
        .SYNCIN(sync_pulse),
        .WRITECALIBENABLE(1'b0));
  FDRE \pi_counter_read_val_reg[0] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(\ddr_byte_lane_A.ddr_byte_lane_A_n_141 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[1] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(\ddr_byte_lane_A.ddr_byte_lane_A_n_140 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[2] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(\ddr_byte_lane_A.ddr_byte_lane_A_n_139 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[3] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(\ddr_byte_lane_A.ddr_byte_lane_A_n_138 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[4] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(\ddr_byte_lane_A.ddr_byte_lane_A_n_137 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[5] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(\ddr_byte_lane_A.ddr_byte_lane_A_n_136 ),
        .Q(Q[5]),
        .R(1'b0));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 " *) 
  SRL16E \rclk_delay_reg[10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(\wr_ptr_timing_reg[3] ),
        .D(\rclk_delay_reg[10]_srl11_i_1_n_0 ),
        .Q(\rclk_delay_reg[10]_srl11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rclk_delay_reg[10]_srl11_i_1 
       (.I0(rst_primitives),
        .O(\rclk_delay_reg[10]_srl11_i_1_n_0 ));
  FDRE \rclk_delay_reg[11] 
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(\rclk_delay_reg[10]_srl11_n_0 ),
        .Q(rclk_delay_11),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    rst_out_i_1
       (.I0(rclk_delay_11),
        .I1(rst_out_reg_n_0),
        .O(rst_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_out_reg
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .CLR(in0),
        .D(rst_out_i_1_n_0),
        .Q(rst_out_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rst_primitives_i_1
       (.I0(phy_control_i_n_3),
        .O(rst_primitives_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rst_primitives_reg
       (.C(\wr_ptr_timing_reg[3] ),
        .CE(1'b1),
        .D(rst_primitives_i_1_n_0),
        .Q(rst_primitives),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_dqs_found_cal_hr" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
   (init_dqsfound_done_r_reg_0,
    pi_dqs_found_all_bank,
    pi_dqs_found_rank_done,
    pi_dqs_found_done,
    fine_adjust_done_r_reg_0,
    dqs_found_prech_req,
    ck_po_stg2_f_en,
    ck_po_stg2_f_en_reg_0,
    ck_po_stg2_f_indec_reg_0,
    \calib_sel_reg[1] ,
    \calib_sel_reg[1]_0 ,
    ck_po_stg2_f_indec_reg_1,
    \pi_rst_stg1_cal_reg[0]_0 ,
    pi_dqs_found_done_r1_reg,
    pi_dqs_found_done_r1_reg_0,
    pi_dqs_found_done_r1_reg_1,
    pi_dqs_found_done_r1_reg_2,
    pi_dqs_found_done_r1_reg_3,
    pi_dqs_found_done_r1_reg_4,
    dqs_found_done_r_reg_0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 ,
    init_dqsfound_done_r5_reg_0,
    pi_dqs_found_lanes,
    dqs_found_start_r_reg_0,
    \dec_cnt_reg[0]_0 ,
    in0,
    ck_po_stg2_f_indec_reg_2,
    po_en_s2_f,
    calib_zero_ctrl,
    \phaser_in_gen.phaser_in ,
    calib_zero_inputs,
    \phaser_in_gen.phaser_in_0 ,
    detect_pi_found_dqs,
    \dec_cnt_reg[0]_1 ,
    pi_dqs_found_done_r1,
    \init_state_r[1]_i_12 ,
    phy_if_reset,
    A_rst_primitives,
    \detect_rd_cnt_reg[2]_0 ,
    prech_done,
    \inc_cnt_reg[5]_0 ,
    \stable_pass_cnt_reg[0]_0 );
  output init_dqsfound_done_r_reg_0;
  output pi_dqs_found_all_bank;
  output pi_dqs_found_rank_done;
  output pi_dqs_found_done;
  output fine_adjust_done_r_reg_0;
  output dqs_found_prech_req;
  output ck_po_stg2_f_en;
  output ck_po_stg2_f_en_reg_0;
  output ck_po_stg2_f_indec_reg_0;
  output \calib_sel_reg[1] ;
  output \calib_sel_reg[1]_0 ;
  output ck_po_stg2_f_indec_reg_1;
  output \pi_rst_stg1_cal_reg[0]_0 ;
  output pi_dqs_found_done_r1_reg;
  output pi_dqs_found_done_r1_reg_0;
  output pi_dqs_found_done_r1_reg_1;
  output pi_dqs_found_done_r1_reg_2;
  output pi_dqs_found_done_r1_reg_3;
  output pi_dqs_found_done_r1_reg_4;
  output dqs_found_done_r_reg_0;
  output ififo_rst_reg0;
  output ofifo_rst_reg0;
  output ififo_rst_reg0_1;
  output ofifo_rst_reg0_2;
  output [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 ;
  input init_dqsfound_done_r5_reg_0;
  input [1:0]pi_dqs_found_lanes;
  input dqs_found_start_r_reg_0;
  input \dec_cnt_reg[0]_0 ;
  input in0;
  input [0:0]ck_po_stg2_f_indec_reg_2;
  input po_en_s2_f;
  input calib_zero_ctrl;
  input \phaser_in_gen.phaser_in ;
  input calib_zero_inputs;
  input \phaser_in_gen.phaser_in_0 ;
  input detect_pi_found_dqs;
  input \dec_cnt_reg[0]_1 ;
  input pi_dqs_found_done_r1;
  input \init_state_r[1]_i_12 ;
  input phy_if_reset;
  input A_rst_primitives;
  input \detect_rd_cnt_reg[2]_0 ;
  input prech_done;
  input [0:0]\inc_cnt_reg[5]_0 ;
  input [0:0]\stable_pass_cnt_reg[0]_0 ;

  wire A_rst_primitives;
  wire \FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_6_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_7_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_8_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire calib_zero_ctrl;
  wire calib_zero_inputs;
  wire ck_po_stg2_f_en;
  wire ck_po_stg2_f_en_i_1_n_0;
  wire ck_po_stg2_f_en_reg_0;
  wire ck_po_stg2_f_indec_i_1_n_0;
  wire ck_po_stg2_f_indec_reg_0;
  wire ck_po_stg2_f_indec_reg_1;
  wire [0:0]ck_po_stg2_f_indec_reg_2;
  wire [5:0]dec_cnt;
  wire \dec_cnt[0]_i_2_n_0 ;
  wire \dec_cnt[0]_i_3_n_0 ;
  wire \dec_cnt[0]_i_4_n_0 ;
  wire \dec_cnt[0]_i_5_n_0 ;
  wire \dec_cnt[0]_i_6_n_0 ;
  wire \dec_cnt[1]_i_2_n_0 ;
  wire \dec_cnt[2]_i_3_n_0 ;
  wire \dec_cnt[2]_i_4_n_0 ;
  wire \dec_cnt[2]_i_5_n_0 ;
  wire \dec_cnt[2]_i_6_n_0 ;
  wire \dec_cnt[2]_i_7_n_0 ;
  wire \dec_cnt[2]_i_8_n_0 ;
  wire \dec_cnt[3]_i_2_n_0 ;
  wire \dec_cnt[3]_i_3_n_0 ;
  wire \dec_cnt[3]_i_4_n_0 ;
  wire \dec_cnt[3]_i_5_n_0 ;
  wire \dec_cnt[3]_i_6_n_0 ;
  wire \dec_cnt[4]_i_2_n_0 ;
  wire \dec_cnt[4]_i_4_n_0 ;
  wire \dec_cnt[4]_i_5_n_0 ;
  wire \dec_cnt[4]_i_6_n_0 ;
  wire \dec_cnt[4]_i_7_n_0 ;
  wire \dec_cnt[4]_i_8_n_0 ;
  wire \dec_cnt[4]_i_9_n_0 ;
  wire \dec_cnt[5]_i_10_n_0 ;
  wire \dec_cnt[5]_i_11_n_0 ;
  wire \dec_cnt[5]_i_1_n_0 ;
  wire \dec_cnt[5]_i_3_n_0 ;
  wire \dec_cnt[5]_i_4_n_0 ;
  wire \dec_cnt[5]_i_5_n_0 ;
  wire \dec_cnt[5]_i_6_n_0 ;
  wire \dec_cnt[5]_i_7_n_0 ;
  wire \dec_cnt[5]_i_8_n_0 ;
  wire \dec_cnt[5]_i_9_n_0 ;
  wire \dec_cnt_reg[0]_0 ;
  wire \dec_cnt_reg[0]_1 ;
  wire \dec_cnt_reg[2]_i_2_n_0 ;
  wire \dec_cnt_reg[2]_i_2_n_1 ;
  wire \dec_cnt_reg[2]_i_2_n_2 ;
  wire \dec_cnt_reg[2]_i_2_n_3 ;
  wire \dec_cnt_reg[2]_i_2_n_4 ;
  wire \dec_cnt_reg[2]_i_2_n_5 ;
  wire \dec_cnt_reg[2]_i_2_n_6 ;
  wire \dec_cnt_reg[4]_i_3_n_3 ;
  wire \dec_cnt_reg[4]_i_3_n_6 ;
  wire \dec_cnt_reg[4]_i_3_n_7 ;
  wire \dec_cnt_reg_n_0_[0] ;
  wire \dec_cnt_reg_n_0_[1] ;
  wire \dec_cnt_reg_n_0_[2] ;
  wire \dec_cnt_reg_n_0_[3] ;
  wire \dec_cnt_reg_n_0_[4] ;
  wire \dec_cnt_reg_n_0_[5] ;
  wire detect_pi_found_dqs;
  wire detect_rd_cnt0;
  wire [3:0]detect_rd_cnt0__0;
  wire \detect_rd_cnt[1]_i_1_n_0 ;
  wire \detect_rd_cnt[3]_i_1_n_0 ;
  wire [3:0]detect_rd_cnt_reg;
  wire \detect_rd_cnt_reg[2]_0 ;
  wire dqs_found_done_r0;
  wire dqs_found_done_r_reg_0;
  wire dqs_found_prech_req;
  wire dqs_found_prech_req_i_1_n_0;
  wire dqs_found_prech_req_i_2_n_0;
  wire dqs_found_prech_req_i_3_n_0;
  wire dqs_found_prech_req_i_4_n_0;
  wire dqs_found_start_r;
  wire dqs_found_start_r_reg_0;
  wire final_data_offset_mc;
  wire final_dec_done_i_1_n_0;
  wire final_dec_done_i_2_n_0;
  wire final_dec_done_reg_n_0;
  wire [3:0]fine_adj_state_r;
  wire fine_adjust_done_r;
  wire fine_adjust_done_r_i_1_n_0;
  wire fine_adjust_done_r_reg_0;
  wire fine_adjust_i_1_n_0;
  wire fine_adjust_reg_n_0;
  wire first_fail_detect;
  wire first_fail_detect_i_1_n_0;
  wire first_fail_detect_reg_n_0;
  wire \first_fail_taps_reg_n_0_[0] ;
  wire \first_fail_taps_reg_n_0_[1] ;
  wire \first_fail_taps_reg_n_0_[2] ;
  wire \first_fail_taps_reg_n_0_[3] ;
  wire \first_fail_taps_reg_n_0_[4] ;
  wire \first_fail_taps_reg_n_0_[5] ;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire in0;
  wire \inc_cnt[5]_i_1_n_0 ;
  wire [0:0]\inc_cnt_reg[5]_0 ;
  wire \inc_cnt_reg_n_0_[0] ;
  wire \inc_cnt_reg_n_0_[1] ;
  wire \inc_cnt_reg_n_0_[2] ;
  wire \inc_cnt_reg_n_0_[3] ;
  wire \inc_cnt_reg_n_0_[4] ;
  wire \inc_cnt_reg_n_0_[5] ;
  wire init_dec_cnt;
  wire [5:0]init_dec_cnt0;
  wire \init_dec_cnt[1]_i_1_n_0 ;
  wire [5:0]init_dec_cnt_reg;
  wire init_dec_done_i_1_n_0;
  wire init_dec_done_i_2_n_0;
  wire init_dec_done_reg_n_0;
  wire init_dqsfound_done_r1_reg_n_0;
  wire init_dqsfound_done_r2;
  wire init_dqsfound_done_r4_reg_srl2_n_0;
  wire init_dqsfound_done_r5;
  wire init_dqsfound_done_r5_reg_0;
  wire init_dqsfound_done_r_i_1_n_0;
  wire init_dqsfound_done_r_reg_0;
  wire \init_state_r[1]_i_12 ;
  wire n_0_0;
  wire n_0_1;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire [5:0]p_0_in;
  wire [5:0]p_0_in__0;
  wire [3:1]p_0_in__1;
  wire p_44_out;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire phy_if_reset;
  wire pi_dqs_found_all_bank;
  wire \pi_dqs_found_all_bank[0]_i_1_n_0 ;
  wire pi_dqs_found_all_bank_r;
  wire pi_dqs_found_any_bank;
  wire \pi_dqs_found_any_bank[0]_i_1_n_0 ;
  wire pi_dqs_found_any_bank_r;
  wire pi_dqs_found_done;
  wire pi_dqs_found_done_r1;
  wire pi_dqs_found_done_r1_reg;
  wire pi_dqs_found_done_r1_reg_0;
  wire pi_dqs_found_done_r1_reg_1;
  wire pi_dqs_found_done_r1_reg_2;
  wire pi_dqs_found_done_r1_reg_3;
  wire pi_dqs_found_done_r1_reg_4;
  wire [1:0]pi_dqs_found_lanes;
  (* async_reg = "true" *) wire [3:0]pi_dqs_found_lanes_r1;
  (* async_reg = "true" *) wire [3:0]pi_dqs_found_lanes_r2;
  (* async_reg = "true" *) wire [3:0]pi_dqs_found_lanes_r3;
  wire pi_dqs_found_rank_done;
  wire \pi_rst_stg1_cal[0]_i_1_n_0 ;
  wire pi_rst_stg1_cal_r;
  wire pi_rst_stg1_cal_r0;
  wire \pi_rst_stg1_cal_r1[0]_i_1_n_0 ;
  wire \pi_rst_stg1_cal_r1_reg_n_0_[0] ;
  wire \pi_rst_stg1_cal_r[0]_i_1_n_0 ;
  wire \pi_rst_stg1_cal_reg[0]_0 ;
  wire po_en_s2_f;
  wire [2:2]po_stg2_fincdec;
  wire prech_done;
  wire rank_done_r1;
  wire rank_done_r_i_1_n_0;
  wire [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 ;
  wire rd_byte_data_offset;
  wire \rd_byte_data_offset[0][5]_i_1_n_0 ;
  wire \rd_byte_data_offset[0][5]_i_4_n_0 ;
  wire \rd_byte_data_offset[0][5]_i_5_n_0 ;
  wire \rd_byte_data_offset[0][5]_i_6_n_0 ;
  wire [5:0]\rd_byte_data_offset_reg[0]_1 ;
  wire [5:0]rd_data_offset_ranks_0;
  wire \rnk_cnt_r[0]_i_1_n_0 ;
  wire \rnk_cnt_r[1]_i_1_n_0 ;
  wire \rnk_cnt_r_reg_n_0_[0] ;
  wire \rnk_cnt_r_reg_n_0_[1] ;
  wire rst_dqs_find;
  wire rst_dqs_find__0;
  wire rst_dqs_find_i_10_n_0;
  wire rst_dqs_find_i_11_n_0;
  wire rst_dqs_find_i_12_n_0;
  wire rst_dqs_find_i_13_n_0;
  wire rst_dqs_find_i_14_n_0;
  wire rst_dqs_find_i_15_n_0;
  wire rst_dqs_find_i_16_n_0;
  wire rst_dqs_find_i_1_n_0;
  wire rst_dqs_find_i_3_n_0;
  wire rst_dqs_find_i_4_n_0;
  wire rst_dqs_find_i_5_n_0;
  wire rst_dqs_find_i_6_n_0;
  wire rst_dqs_find_i_7_n_0;
  wire rst_dqs_find_i_8_n_0;
  wire rst_dqs_find_i_9_n_0;
  wire rst_dqs_find_r1;
  wire rst_dqs_find_r2;
  wire rst_stg1_cal;
  wire \stable_pass_cnt[0]_i_1_n_0 ;
  wire \stable_pass_cnt[2]_i_1_n_0 ;
  wire \stable_pass_cnt[4]_i_1_n_0 ;
  wire \stable_pass_cnt[5]_i_1_n_0 ;
  wire \stable_pass_cnt[5]_i_2_n_0 ;
  wire \stable_pass_cnt[5]_i_3_n_0 ;
  wire [5:1]stable_pass_cnt_reg;
  wire [0:0]\stable_pass_cnt_reg[0]_0 ;
  wire \stable_pass_cnt_reg_n_0_[0] ;
  wire [0:0]\NLW_dec_cnt_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_dec_cnt_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_dec_cnt_reg[4]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0D00)) 
    \FSM_sequential_fine_adj_state_r[0]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[2]),
        .I4(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ),
        .I5(\FSM_sequential_fine_adj_state_r[0]_i_3_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hF2CCC0C0)) 
    \FSM_sequential_fine_adj_state_r[0]_i_2 
       (.I0(\FSM_sequential_fine_adj_state_r[0]_i_4_n_0 ),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000F7F)) 
    \FSM_sequential_fine_adj_state_r[0]_i_3 
       (.I0(final_dec_done_reg_n_0),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[3]),
        .I5(fine_adj_state_r[1]),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \FSM_sequential_fine_adj_state_r[0]_i_4 
       (.I0(detect_rd_cnt_reg[3]),
        .I1(detect_rd_cnt_reg[0]),
        .I2(detect_rd_cnt_reg[2]),
        .I3(detect_rd_cnt_reg[1]),
        .I4(detect_pi_found_dqs),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF03040000)) 
    \FSM_sequential_fine_adj_state_r[1]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[0]),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I5(\FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_fine_adj_state_r[1]_i_2 
       (.I0(\dec_cnt_reg_n_0_[5] ),
        .I1(\dec_cnt_reg_n_0_[3] ),
        .I2(\dec_cnt_reg_n_0_[1] ),
        .I3(\dec_cnt_reg_n_0_[0] ),
        .I4(\dec_cnt_reg_n_0_[2] ),
        .I5(\dec_cnt_reg_n_0_[4] ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF30FF30FFFFFFBA)) 
    \FSM_sequential_fine_adj_state_r[1]_i_3 
       (.I0(\FSM_sequential_fine_adj_state_r[1]_i_4_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ),
        .I3(\FSM_sequential_fine_adj_state_r[1]_i_6_n_0 ),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I5(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0044004400440040)) 
    \FSM_sequential_fine_adj_state_r[1]_i_4 
       (.I0(pi_dqs_found_all_bank),
        .I1(detect_pi_found_dqs),
        .I2(\FSM_sequential_fine_adj_state_r[1]_i_7_n_0 ),
        .I3(\dec_cnt[5]_i_7_n_0 ),
        .I4(first_fail_detect_reg_n_0),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F7F7F7F0F7F0F7)) 
    \FSM_sequential_fine_adj_state_r[1]_i_5 
       (.I0(pi_dqs_found_all_bank),
        .I1(fine_adj_state_r[1]),
        .I2(\FSM_sequential_fine_adj_state_r[1]_i_8_n_0 ),
        .I3(fine_adj_state_r[3]),
        .I4(first_fail_detect_reg_n_0),
        .I5(detect_pi_found_dqs),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h095809480B580B48)) 
    \FSM_sequential_fine_adj_state_r[1]_i_6 
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[3]),
        .I4(pi_dqs_found_all_bank),
        .I5(\FSM_sequential_fine_adj_state_r[0]_i_4_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_sequential_fine_adj_state_r[1]_i_7 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fine_adj_state_r[1]_i_8 
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[2]),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hABBFABBFFAAEFBAE)) 
    \FSM_sequential_fine_adj_state_r[2]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[0]),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I5(fine_adj_state_r[2]),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5055400055554444)) 
    \FSM_sequential_fine_adj_state_r[2]_i_2 
       (.I0(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ),
        .I2(\dec_cnt[5]_i_7_n_0 ),
        .I3(first_fail_detect_reg_n_0),
        .I4(\FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ),
        .I5(\dec_cnt_reg[0]_1 ),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_fine_adj_state_r[2]_i_3 
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000600000000)) 
    \FSM_sequential_fine_adj_state_r[2]_i_4 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[5] ),
        .I4(\inc_cnt_reg_n_0_[0] ),
        .I5(\inc_cnt_reg_n_0_[3] ),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFEFEE)) 
    \FSM_sequential_fine_adj_state_r[3]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ),
        .I2(fine_adj_state_r[1]),
        .I3(init_dqsfound_done_r5),
        .I4(fine_adj_state_r[2]),
        .I5(fine_adj_state_r[0]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FF0FF030F005000)) 
    \FSM_sequential_fine_adj_state_r[3]_i_2 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[2]),
        .I5(fine_adj_state_r[0]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF020F0200020F020)) 
    \FSM_sequential_fine_adj_state_r[3]_i_3 
       (.I0(rst_dqs_find_r2),
        .I1(pi_dqs_found_any_bank),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[1]),
        .I4(fine_adj_state_r[3]),
        .I5(prech_done),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3FFF33F3BBC8BBC8)) 
    \FSM_sequential_fine_adj_state_r[3]_i_4 
       (.I0(pi_dqs_found_all_bank),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[2]),
        .I4(detect_pi_found_dqs),
        .I5(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0505050515000505)) 
    \FSM_sequential_fine_adj_state_r[3]_i_5 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I1(first_fail_detect_reg_n_0),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ),
        .I3(\FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ),
        .I4(detect_pi_found_dqs),
        .I5(pi_dqs_found_all_bank),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_fine_adj_state_r[3]_i_6 
       (.I0(init_dec_cnt_reg[5]),
        .I1(init_dec_cnt_reg[3]),
        .I2(init_dec_cnt_reg[1]),
        .I3(init_dec_cnt_reg[0]),
        .I4(init_dec_cnt_reg[2]),
        .I5(init_dec_cnt_reg[4]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000200020000)) 
    \FSM_sequential_fine_adj_state_r[3]_i_7 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(\inc_cnt_reg_n_0_[4] ),
        .I5(\inc_cnt_reg_n_0_[2] ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009400)) 
    \FSM_sequential_fine_adj_state_r[3]_i_8 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[5] ),
        .I4(\inc_cnt_reg_n_0_[0] ),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF1F1F0F1F1F1F1F1)) 
    \FSM_sequential_fine_adj_state_r[3]_i_9 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(first_fail_detect_reg_n_0),
        .I2(\dec_cnt[5]_i_7_n_0 ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .I4(\dec_cnt[0]_i_5_n_0 ),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ),
        .Q(fine_adj_state_r[0]),
        .R(\dec_cnt_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[1]_i_1_n_0 ),
        .Q(fine_adj_state_r[1]),
        .R(\dec_cnt_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ),
        .Q(fine_adj_state_r[2]),
        .R(\dec_cnt_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ),
        .Q(fine_adj_state_r[3]),
        .R(\dec_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[0]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[0]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [0]),
        .O(pi_dqs_found_done_r1_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[1]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[1]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [1]),
        .O(pi_dqs_found_done_r1_reg_3));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[2]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[2]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [2]),
        .O(pi_dqs_found_done_r1_reg_2));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[3]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[3]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [3]),
        .O(pi_dqs_found_done_r1_reg_1));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[4]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[4]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [4]),
        .O(pi_dqs_found_done_r1_reg_0));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[5]_i_2 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[5]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [5]),
        .O(pi_dqs_found_done_r1_reg));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hF7DF4008)) 
    ck_po_stg2_f_en_i_1
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[0]),
        .I4(ck_po_stg2_f_en),
        .O(ck_po_stg2_f_en_i_1_n_0));
  FDRE ck_po_stg2_f_en_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(ck_po_stg2_f_en_i_1_n_0),
        .Q(ck_po_stg2_f_en),
        .R(\dec_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hB7DF0008)) 
    ck_po_stg2_f_indec_i_1
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[0]),
        .I4(po_stg2_fincdec),
        .O(ck_po_stg2_f_indec_i_1_n_0));
  FDRE ck_po_stg2_f_indec_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(ck_po_stg2_f_indec_i_1_n_0),
        .Q(po_stg2_fincdec),
        .R(ck_po_stg2_f_indec_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF22200000)) 
    \dec_cnt[0]_i_1 
       (.I0(\dec_cnt_reg[0]_1 ),
        .I1(fine_adj_state_r[0]),
        .I2(\dec_cnt[0]_i_2_n_0 ),
        .I3(\dec_cnt_reg[2]_i_2_n_6 ),
        .I4(\dec_cnt[0]_i_3_n_0 ),
        .I5(\dec_cnt[0]_i_4_n_0 ),
        .O(dec_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dec_cnt[0]_i_2 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\dec_cnt[5]_i_7_n_0 ),
        .I2(first_fail_detect_reg_n_0),
        .O(\dec_cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBF0FFFFFFFBF)) 
    \dec_cnt[0]_i_3 
       (.I0(\dec_cnt[0]_i_5_n_0 ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\dec_cnt[5]_i_7_n_0 ),
        .I4(first_fail_detect_reg_n_0),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(\dec_cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h11F111F1FFFF11F1)) 
    \dec_cnt[0]_i_4 
       (.I0(\dec_cnt[4]_i_5_n_0 ),
        .I1(\first_fail_taps_reg_n_0_[1] ),
        .I2(\dec_cnt_reg[2]_i_2_n_6 ),
        .I3(\dec_cnt[0]_i_6_n_0 ),
        .I4(fine_adj_state_r[0]),
        .I5(\dec_cnt_reg_n_0_[0] ),
        .O(\dec_cnt[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \dec_cnt[0]_i_5 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[3] ),
        .O(\dec_cnt[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFFF2)) 
    \dec_cnt[0]_i_6 
       (.I0(detect_pi_found_dqs),
        .I1(pi_dqs_found_all_bank),
        .I2(fine_adj_state_r[0]),
        .I3(\dec_cnt[5]_i_10_n_0 ),
        .O(\dec_cnt[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4FFFFF4)) 
    \dec_cnt[1]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(\dec_cnt_reg[2]_i_2_n_5 ),
        .I2(\dec_cnt[1]_i_2_n_0 ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(\inc_cnt_reg_n_0_[2] ),
        .I5(\dec_cnt[3]_i_4_n_0 ),
        .O(dec_cnt[1]));
  LUT5 #(
    .INIT(32'hF11F1111)) 
    \dec_cnt[1]_i_2 
       (.I0(\dec_cnt[4]_i_5_n_0 ),
        .I1(\first_fail_taps_reg_n_0_[2] ),
        .I2(\dec_cnt_reg_n_0_[1] ),
        .I3(\dec_cnt_reg_n_0_[0] ),
        .I4(fine_adj_state_r[0]),
        .O(\dec_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4FFFFF4)) 
    \dec_cnt[2]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(\dec_cnt_reg[2]_i_2_n_4 ),
        .I2(\dec_cnt[2]_i_3_n_0 ),
        .I3(\dec_cnt[2]_i_4_n_0 ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(\dec_cnt[3]_i_4_n_0 ),
        .O(dec_cnt[2]));
  LUT6 #(
    .INIT(64'hF1F1F11F11111111)) 
    \dec_cnt[2]_i_3 
       (.I0(\dec_cnt[4]_i_5_n_0 ),
        .I1(\first_fail_taps_reg_n_0_[3] ),
        .I2(\dec_cnt_reg_n_0_[2] ),
        .I3(\dec_cnt_reg_n_0_[0] ),
        .I4(\dec_cnt_reg_n_0_[1] ),
        .I5(fine_adj_state_r[0]),
        .O(\dec_cnt[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dec_cnt[2]_i_4 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .O(\dec_cnt[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[2]_i_5 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\first_fail_taps_reg_n_0_[3] ),
        .O(\dec_cnt[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[2]_i_6 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\first_fail_taps_reg_n_0_[2] ),
        .O(\dec_cnt[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[2]_i_7 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\first_fail_taps_reg_n_0_[1] ),
        .O(\dec_cnt[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[2]_i_8 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\first_fail_taps_reg_n_0_[0] ),
        .O(\dec_cnt[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \dec_cnt[3]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(\dec_cnt_reg[4]_i_3_n_7 ),
        .I2(\dec_cnt[3]_i_2_n_0 ),
        .I3(\dec_cnt[3]_i_3_n_0 ),
        .I4(\dec_cnt[3]_i_4_n_0 ),
        .O(dec_cnt[3]));
  LUT5 #(
    .INIT(32'hF11F1111)) 
    \dec_cnt[3]_i_2 
       (.I0(\dec_cnt[4]_i_5_n_0 ),
        .I1(\first_fail_taps_reg_n_0_[4] ),
        .I2(\dec_cnt_reg_n_0_[3] ),
        .I3(\dec_cnt[3]_i_5_n_0 ),
        .I4(fine_adj_state_r[0]),
        .O(\dec_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \dec_cnt[3]_i_3 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .O(\dec_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFEFEFFFEFF)) 
    \dec_cnt[3]_i_4 
       (.I0(\dec_cnt[3]_i_6_n_0 ),
        .I1(first_fail_detect_reg_n_0),
        .I2(\dec_cnt[5]_i_7_n_0 ),
        .I3(\inc_cnt_reg_n_0_[5] ),
        .I4(\dec_cnt[5]_i_11_n_0 ),
        .I5(\inc_cnt_reg_n_0_[0] ),
        .O(\dec_cnt[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \dec_cnt[3]_i_5 
       (.I0(\dec_cnt_reg_n_0_[2] ),
        .I1(\dec_cnt_reg_n_0_[0] ),
        .I2(\dec_cnt_reg_n_0_[1] ),
        .O(\dec_cnt[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dec_cnt[3]_i_6 
       (.I0(fine_adj_state_r[0]),
        .I1(pi_dqs_found_all_bank),
        .I2(detect_pi_found_dqs),
        .O(\dec_cnt[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F4FF)) 
    \dec_cnt[4]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(\dec_cnt_reg[4]_i_3_n_6 ),
        .I2(\dec_cnt[4]_i_4_n_0 ),
        .I3(\first_fail_taps_reg_n_0_[5] ),
        .I4(\dec_cnt[4]_i_5_n_0 ),
        .O(dec_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFAAFAFFFFAACA)) 
    \dec_cnt[4]_i_2 
       (.I0(\dec_cnt[5]_i_10_n_0 ),
        .I1(\dec_cnt[5]_i_4_n_0 ),
        .I2(detect_pi_found_dqs),
        .I3(pi_dqs_found_all_bank),
        .I4(fine_adj_state_r[0]),
        .I5(\dec_cnt[4]_i_6_n_0 ),
        .O(\dec_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF4141FF41414141)) 
    \dec_cnt[4]_i_4 
       (.I0(\dec_cnt[3]_i_4_n_0 ),
        .I1(\inc_cnt_reg_n_0_[5] ),
        .I2(\dec_cnt[5]_i_11_n_0 ),
        .I3(\dec_cnt_reg_n_0_[4] ),
        .I4(\dec_cnt[4]_i_9_n_0 ),
        .I5(fine_adj_state_r[0]),
        .O(\dec_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \dec_cnt[4]_i_5 
       (.I0(first_fail_detect_i_1_n_0),
        .I1(\dec_cnt[5]_i_4_n_0 ),
        .I2(fine_adj_state_r[0]),
        .I3(pi_dqs_found_all_bank),
        .I4(detect_pi_found_dqs),
        .O(\dec_cnt[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF20)) 
    \dec_cnt[4]_i_6 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\dec_cnt[0]_i_5_n_0 ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[5] ),
        .I4(\dec_cnt[5]_i_7_n_0 ),
        .I5(first_fail_detect_reg_n_0),
        .O(\dec_cnt[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[4]_i_7 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\first_fail_taps_reg_n_0_[5] ),
        .O(\dec_cnt[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[4]_i_8 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\first_fail_taps_reg_n_0_[4] ),
        .O(\dec_cnt[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dec_cnt[4]_i_9 
       (.I0(\dec_cnt_reg_n_0_[3] ),
        .I1(\dec_cnt_reg_n_0_[1] ),
        .I2(\dec_cnt_reg_n_0_[0] ),
        .I3(\dec_cnt_reg_n_0_[2] ),
        .O(\dec_cnt[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \dec_cnt[5]_i_1 
       (.I0(\dec_cnt[5]_i_3_n_0 ),
        .I1(\dec_cnt[5]_i_4_n_0 ),
        .I2(\stable_pass_cnt[5]_i_1_n_0 ),
        .I3(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ),
        .I4(\dec_cnt[5]_i_5_n_0 ),
        .I5(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .O(\dec_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFFFFFF)) 
    \dec_cnt[5]_i_10 
       (.I0(\first_fail_taps_reg_n_0_[2] ),
        .I1(\first_fail_taps_reg_n_0_[3] ),
        .I2(\first_fail_taps_reg_n_0_[1] ),
        .I3(\first_fail_taps_reg_n_0_[4] ),
        .I4(\first_fail_taps_reg_n_0_[5] ),
        .I5(first_fail_detect_reg_n_0),
        .O(\dec_cnt[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dec_cnt[5]_i_11 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .O(\dec_cnt[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44F4F444)) 
    \dec_cnt[5]_i_2 
       (.I0(\dec_cnt[5]_i_6_n_0 ),
        .I1(\dec_cnt[5]_i_7_n_0 ),
        .I2(fine_adj_state_r[0]),
        .I3(\dec_cnt[5]_i_8_n_0 ),
        .I4(\dec_cnt_reg_n_0_[5] ),
        .I5(\dec_cnt[5]_i_9_n_0 ),
        .O(dec_cnt[5]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \dec_cnt[5]_i_3 
       (.I0(fine_adj_state_r[0]),
        .I1(\dec_cnt_reg[0]_1 ),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[2]),
        .I5(\FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ),
        .O(\dec_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \dec_cnt[5]_i_4 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[3] ),
        .I3(\inc_cnt_reg_n_0_[4] ),
        .I4(\inc_cnt_reg_n_0_[2] ),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(\dec_cnt[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dec_cnt[5]_i_5 
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[2]),
        .O(\dec_cnt[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \dec_cnt[5]_i_6 
       (.I0(detect_pi_found_dqs),
        .I1(pi_dqs_found_all_bank),
        .I2(fine_adj_state_r[0]),
        .I3(\dec_cnt[5]_i_4_n_0 ),
        .O(\dec_cnt[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    \dec_cnt[5]_i_7 
       (.I0(stable_pass_cnt_reg[5]),
        .I1(stable_pass_cnt_reg[1]),
        .I2(stable_pass_cnt_reg[3]),
        .I3(stable_pass_cnt_reg[2]),
        .I4(stable_pass_cnt_reg[4]),
        .O(\dec_cnt[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \dec_cnt[5]_i_8 
       (.I0(\dec_cnt_reg_n_0_[4] ),
        .I1(\dec_cnt_reg_n_0_[2] ),
        .I2(\dec_cnt_reg_n_0_[0] ),
        .I3(\dec_cnt_reg_n_0_[1] ),
        .I4(\dec_cnt_reg_n_0_[3] ),
        .O(\dec_cnt[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B000FF00B000B0)) 
    \dec_cnt[5]_i_9 
       (.I0(pi_dqs_found_all_bank),
        .I1(detect_pi_found_dqs),
        .I2(\dec_cnt[5]_i_10_n_0 ),
        .I3(fine_adj_state_r[0]),
        .I4(\dec_cnt[5]_i_11_n_0 ),
        .I5(\dec_cnt[0]_i_2_n_0 ),
        .O(\dec_cnt[5]_i_9_n_0 ));
  FDRE \dec_cnt_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[0]),
        .Q(\dec_cnt_reg_n_0_[0] ),
        .R(\dec_cnt_reg[0]_0 ));
  FDRE \dec_cnt_reg[1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[1]),
        .Q(\dec_cnt_reg_n_0_[1] ),
        .R(\dec_cnt_reg[0]_0 ));
  FDRE \dec_cnt_reg[2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[2]),
        .Q(\dec_cnt_reg_n_0_[2] ),
        .R(\dec_cnt_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_cnt_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\dec_cnt_reg[2]_i_2_n_0 ,\dec_cnt_reg[2]_i_2_n_1 ,\dec_cnt_reg[2]_i_2_n_2 ,\dec_cnt_reg[2]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\inc_cnt_reg_n_0_[3] ,\inc_cnt_reg_n_0_[2] ,\inc_cnt_reg_n_0_[1] ,\inc_cnt_reg_n_0_[0] }),
        .O({\dec_cnt_reg[2]_i_2_n_4 ,\dec_cnt_reg[2]_i_2_n_5 ,\dec_cnt_reg[2]_i_2_n_6 ,\NLW_dec_cnt_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\dec_cnt[2]_i_5_n_0 ,\dec_cnt[2]_i_6_n_0 ,\dec_cnt[2]_i_7_n_0 ,\dec_cnt[2]_i_8_n_0 }));
  FDRE \dec_cnt_reg[3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[3]),
        .Q(\dec_cnt_reg_n_0_[3] ),
        .R(\dec_cnt_reg[0]_0 ));
  FDRE \dec_cnt_reg[4] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[4]),
        .Q(\dec_cnt_reg_n_0_[4] ),
        .R(\dec_cnt_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_cnt_reg[4]_i_3 
       (.CI(\dec_cnt_reg[2]_i_2_n_0 ),
        .CO({\NLW_dec_cnt_reg[4]_i_3_CO_UNCONNECTED [3:1],\dec_cnt_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\inc_cnt_reg_n_0_[4] }),
        .O({\NLW_dec_cnt_reg[4]_i_3_O_UNCONNECTED [3:2],\dec_cnt_reg[4]_i_3_n_6 ,\dec_cnt_reg[4]_i_3_n_7 }),
        .S({1'b0,1'b0,\dec_cnt[4]_i_7_n_0 ,\dec_cnt[4]_i_8_n_0 }));
  FDRE \dec_cnt_reg[5] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[5]),
        .Q(\dec_cnt_reg_n_0_[5] ),
        .R(\dec_cnt_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \detect_rd_cnt[0]_i_1 
       (.I0(detect_rd_cnt_reg[0]),
        .O(detect_rd_cnt0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \detect_rd_cnt[1]_i_1 
       (.I0(detect_rd_cnt_reg[1]),
        .I1(detect_rd_cnt_reg[0]),
        .O(\detect_rd_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \detect_rd_cnt[2]_i_1 
       (.I0(detect_rd_cnt_reg[2]),
        .I1(detect_rd_cnt_reg[0]),
        .I2(detect_rd_cnt_reg[1]),
        .O(detect_rd_cnt0__0[2]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \detect_rd_cnt[3]_i_1 
       (.I0(\detect_rd_cnt_reg[2]_0 ),
        .I1(detect_rd_cnt_reg[3]),
        .I2(detect_rd_cnt_reg[0]),
        .I3(detect_rd_cnt_reg[1]),
        .I4(detect_rd_cnt_reg[2]),
        .O(\detect_rd_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \detect_rd_cnt[3]_i_2 
       (.I0(detect_pi_found_dqs),
        .I1(detect_rd_cnt_reg[3]),
        .I2(detect_rd_cnt_reg[0]),
        .I3(detect_rd_cnt_reg[1]),
        .I4(detect_rd_cnt_reg[2]),
        .O(detect_rd_cnt0));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \detect_rd_cnt[3]_i_3 
       (.I0(detect_rd_cnt_reg[3]),
        .I1(detect_rd_cnt_reg[2]),
        .I2(detect_rd_cnt_reg[1]),
        .I3(detect_rd_cnt_reg[0]),
        .O(detect_rd_cnt0__0[3]));
  FDSE \detect_rd_cnt_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[0]),
        .Q(detect_rd_cnt_reg[0]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDSE \detect_rd_cnt_reg[1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(detect_rd_cnt0),
        .D(\detect_rd_cnt[1]_i_1_n_0 ),
        .Q(detect_rd_cnt_reg[1]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDSE \detect_rd_cnt_reg[2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[2]),
        .Q(detect_rd_cnt_reg[2]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDRE \detect_rd_cnt_reg[3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[3]),
        .Q(detect_rd_cnt_reg[3]),
        .R(\detect_rd_cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    dqs_found_done_r_i_1
       (.I0(fine_adjust_done_r),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(init_dqsfound_done_r1_reg_n_0),
        .O(dqs_found_done_r0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    dqs_found_done_r_i_2
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[1]),
        .I2(pi_dqs_found_all_bank),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[0]),
        .O(fine_adjust_done_r));
  FDRE dqs_found_done_r_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(dqs_found_done_r0),
        .Q(pi_dqs_found_done),
        .R(\dec_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0055CFFF00550000)) 
    dqs_found_prech_req_i_1
       (.I0(dqs_found_prech_req_i_2_n_0),
        .I1(dqs_found_prech_req_i_3_n_0),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[2]),
        .I4(dqs_found_prech_req_i_4_n_0),
        .I5(dqs_found_prech_req),
        .O(dqs_found_prech_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h0507050505770505)) 
    dqs_found_prech_req_i_2
       (.I0(\FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ),
        .I1(first_fail_detect_i_1_n_0),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ),
        .I3(pi_dqs_found_all_bank),
        .I4(detect_pi_found_dqs),
        .I5(first_fail_detect_reg_n_0),
        .O(dqs_found_prech_req_i_2_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    dqs_found_prech_req_i_3
       (.I0(prech_done),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[3]),
        .O(dqs_found_prech_req_i_3_n_0));
  LUT6 #(
    .INIT(64'hFBFBF80000000000)) 
    dqs_found_prech_req_i_4
       (.I0(\dec_cnt[5]_i_7_n_0 ),
        .I1(first_fail_detect_reg_n_0),
        .I2(pi_dqs_found_all_bank),
        .I3(\FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ),
        .I4(\FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ),
        .I5(\stable_pass_cnt[5]_i_1_n_0 ),
        .O(dqs_found_prech_req_i_4_n_0));
  FDRE dqs_found_prech_req_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(dqs_found_prech_req_i_1_n_0),
        .Q(dqs_found_prech_req),
        .R(\dec_cnt_reg[0]_0 ));
  FDRE dqs_found_start_r_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(dqs_found_start_r_reg_0),
        .Q(dqs_found_start_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF80)) 
    final_dec_done_i_1
       (.I0(init_dec_done_reg_n_0),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I2(final_dec_done_i_2_n_0),
        .I3(final_dec_done_reg_n_0),
        .O(final_dec_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    final_dec_done_i_2
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .I4(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ),
        .O(final_dec_done_i_2_n_0));
  FDRE final_dec_done_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(final_dec_done_i_1_n_0),
        .Q(final_dec_done_reg_n_0),
        .R(ck_po_stg2_f_indec_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    fine_adjust_done_r_i_1
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[1]),
        .I2(pi_dqs_found_all_bank),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[0]),
        .I5(fine_adjust_done_r_reg_0),
        .O(fine_adjust_done_r_i_1_n_0));
  FDRE fine_adjust_done_r_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(fine_adjust_done_r_i_1_n_0),
        .Q(fine_adjust_done_r_reg_0),
        .R(ck_po_stg2_f_indec_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    fine_adjust_i_1
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[2]),
        .I2(init_dqsfound_done_r5),
        .I3(fine_adj_state_r[1]),
        .I4(fine_adj_state_r[3]),
        .I5(fine_adjust_reg_n_0),
        .O(fine_adjust_i_1_n_0));
  FDRE fine_adjust_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(fine_adjust_i_1_n_0),
        .Q(fine_adjust_reg_n_0),
        .R(ck_po_stg2_f_indec_reg_2));
  LUT6 #(
    .INIT(64'h00007FFFFFFFFFFF)) 
    first_fail_detect_i_1
       (.I0(stable_pass_cnt_reg[4]),
        .I1(stable_pass_cnt_reg[2]),
        .I2(stable_pass_cnt_reg[3]),
        .I3(stable_pass_cnt_reg[1]),
        .I4(stable_pass_cnt_reg[5]),
        .I5(first_fail_detect_reg_n_0),
        .O(first_fail_detect_i_1_n_0));
  FDRE first_fail_detect_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(first_fail_detect),
        .D(first_fail_detect_i_1_n_0),
        .Q(first_fail_detect_reg_n_0),
        .R(in0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \first_fail_taps[5]_i_1 
       (.I0(first_fail_detect_i_1_n_0),
        .I1(fine_adj_state_r[0]),
        .I2(\dec_cnt_reg[0]_1 ),
        .I3(fine_adj_state_r[1]),
        .I4(fine_adj_state_r[3]),
        .I5(fine_adj_state_r[2]),
        .O(first_fail_detect));
  FDRE \first_fail_taps_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[0] ),
        .Q(\first_fail_taps_reg_n_0_[0] ),
        .R(\dec_cnt_reg[0]_0 ));
  FDRE \first_fail_taps_reg[1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[1] ),
        .Q(\first_fail_taps_reg_n_0_[1] ),
        .R(\dec_cnt_reg[0]_0 ));
  FDRE \first_fail_taps_reg[2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[2] ),
        .Q(\first_fail_taps_reg_n_0_[2] ),
        .R(\dec_cnt_reg[0]_0 ));
  FDRE \first_fail_taps_reg[3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[3] ),
        .Q(\first_fail_taps_reg_n_0_[3] ),
        .R(\dec_cnt_reg[0]_0 ));
  FDRE \first_fail_taps_reg[4] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[4] ),
        .Q(\first_fail_taps_reg_n_0_[4] ),
        .R(\dec_cnt_reg[0]_0 ));
  FDRE \first_fail_taps_reg[5] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[5] ),
        .Q(\first_fail_taps_reg_n_0_[5] ),
        .R(\dec_cnt_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFFFF4050)) 
    ififo_rst_i_1
       (.I0(calib_zero_inputs),
        .I1(\phaser_in_gen.phaser_in ),
        .I2(rst_stg1_cal),
        .I3(\phaser_in_gen.phaser_in_0 ),
        .I4(phy_if_reset),
        .O(ififo_rst_reg0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFFFF5400)) 
    ififo_rst_i_1__0
       (.I0(calib_zero_inputs),
        .I1(\phaser_in_gen.phaser_in ),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(rst_stg1_cal),
        .I4(phy_if_reset),
        .O(ififo_rst_reg0_1));
  LUT1 #(
    .INIT(2'h1)) 
    \inc_cnt[0]_i_1 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inc_cnt[1]_i_1 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inc_cnt[2]_i_1 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inc_cnt[3]_i_1 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \inc_cnt[4]_i_1 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .I4(\inc_cnt_reg_n_0_[4] ),
        .O(p_0_in__0[4]));
  LUT4 #(
    .INIT(16'h1000)) 
    \inc_cnt[5]_i_1 
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[1]),
        .O(\inc_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inc_cnt[5]_i_2 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[4] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in__0[5]));
  FDRE \inc_cnt_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\inc_cnt[5]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(\inc_cnt_reg_n_0_[0] ),
        .R(\inc_cnt_reg[5]_0 ));
  FDRE \inc_cnt_reg[1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\inc_cnt[5]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(\inc_cnt_reg_n_0_[1] ),
        .R(\inc_cnt_reg[5]_0 ));
  FDRE \inc_cnt_reg[2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\inc_cnt[5]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(\inc_cnt_reg_n_0_[2] ),
        .R(\inc_cnt_reg[5]_0 ));
  FDRE \inc_cnt_reg[3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\inc_cnt[5]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(\inc_cnt_reg_n_0_[3] ),
        .R(\inc_cnt_reg[5]_0 ));
  FDRE \inc_cnt_reg[4] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\inc_cnt[5]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(\inc_cnt_reg_n_0_[4] ),
        .R(\inc_cnt_reg[5]_0 ));
  FDRE \inc_cnt_reg[5] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\inc_cnt[5]_i_1_n_0 ),
        .D(p_0_in__0[5]),
        .Q(\inc_cnt_reg_n_0_[5] ),
        .R(\inc_cnt_reg[5]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \init_dec_cnt[0]_i_1 
       (.I0(init_dec_cnt_reg[0]),
        .O(init_dec_cnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \init_dec_cnt[1]_i_1 
       (.I0(init_dec_cnt_reg[1]),
        .I1(init_dec_cnt_reg[0]),
        .O(\init_dec_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \init_dec_cnt[2]_i_1 
       (.I0(init_dec_cnt_reg[1]),
        .I1(init_dec_cnt_reg[0]),
        .I2(init_dec_cnt_reg[2]),
        .O(init_dec_cnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \init_dec_cnt[3]_i_1 
       (.I0(init_dec_cnt_reg[2]),
        .I1(init_dec_cnt_reg[0]),
        .I2(init_dec_cnt_reg[1]),
        .I3(init_dec_cnt_reg[3]),
        .O(init_dec_cnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \init_dec_cnt[4]_i_1 
       (.I0(init_dec_cnt_reg[3]),
        .I1(init_dec_cnt_reg[1]),
        .I2(init_dec_cnt_reg[0]),
        .I3(init_dec_cnt_reg[2]),
        .I4(init_dec_cnt_reg[4]),
        .O(init_dec_cnt0[4]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \init_dec_cnt[5]_i_1 
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .O(init_dec_cnt));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \init_dec_cnt[5]_i_2 
       (.I0(init_dec_cnt_reg[4]),
        .I1(init_dec_cnt_reg[2]),
        .I2(init_dec_cnt_reg[0]),
        .I3(init_dec_cnt_reg[1]),
        .I4(init_dec_cnt_reg[3]),
        .I5(init_dec_cnt_reg[5]),
        .O(init_dec_cnt0[5]));
  FDSE \init_dec_cnt_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[0]),
        .Q(init_dec_cnt_reg[0]),
        .S(\inc_cnt_reg[5]_0 ));
  FDSE \init_dec_cnt_reg[1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(init_dec_cnt),
        .D(\init_dec_cnt[1]_i_1_n_0 ),
        .Q(init_dec_cnt_reg[1]),
        .S(\inc_cnt_reg[5]_0 ));
  FDSE \init_dec_cnt_reg[2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[2]),
        .Q(init_dec_cnt_reg[2]),
        .S(\inc_cnt_reg[5]_0 ));
  FDSE \init_dec_cnt_reg[3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[3]),
        .Q(init_dec_cnt_reg[3]),
        .S(\inc_cnt_reg[5]_0 ));
  FDSE \init_dec_cnt_reg[4] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[4]),
        .Q(init_dec_cnt_reg[4]),
        .S(\inc_cnt_reg[5]_0 ));
  FDRE \init_dec_cnt_reg[5] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[5]),
        .Q(init_dec_cnt_reg[5]),
        .R(\inc_cnt_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    init_dec_done_i_1
       (.I0(init_dec_done_reg_n_0),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ),
        .I3(init_dec_done_i_2_n_0),
        .I4(fine_adj_state_r[0]),
        .I5(fine_adj_state_r[2]),
        .O(init_dec_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hB)) 
    init_dec_done_i_2
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .O(init_dec_done_i_2_n_0));
  FDRE init_dec_done_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(init_dec_done_i_1_n_0),
        .Q(init_dec_done_reg_n_0),
        .R(\dec_cnt_reg[0]_0 ));
  FDRE init_dqsfound_done_r1_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(init_dqsfound_done_r_reg_0),
        .Q(init_dqsfound_done_r1_reg_n_0),
        .R(1'b0));
  FDRE init_dqsfound_done_r2_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(init_dqsfound_done_r1_reg_n_0),
        .Q(init_dqsfound_done_r2),
        .R(1'b0));
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r4_reg_srl2 " *) 
  SRL16E init_dqsfound_done_r4_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_dqsfound_done_r5_reg_0),
        .D(init_dqsfound_done_r2),
        .Q(init_dqsfound_done_r4_reg_srl2_n_0));
  FDRE init_dqsfound_done_r5_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(init_dqsfound_done_r4_reg_srl2_n_0),
        .Q(init_dqsfound_done_r5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h0000222E)) 
    init_dqsfound_done_r_i_1
       (.I0(init_dqsfound_done_r_reg_0),
        .I1(pi_dqs_found_all_bank),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .I4(pi_rst_stg1_cal_r),
        .O(init_dqsfound_done_r_i_1_n_0));
  FDRE init_dqsfound_done_r_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(init_dqsfound_done_r_i_1_n_0),
        .Q(init_dqsfound_done_r_reg_0),
        .R(in0));
  LUT3 #(
    .INIT(8'hFE)) 
    \init_state_r[1]_i_15 
       (.I0(pi_dqs_found_done),
        .I1(pi_dqs_found_rank_done),
        .I2(\init_state_r[1]_i_12 ),
        .O(dqs_found_done_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hFFFF4050)) 
    ofifo_rst_i_1
       (.I0(calib_zero_inputs),
        .I1(\phaser_in_gen.phaser_in ),
        .I2(rst_stg1_cal),
        .I3(\phaser_in_gen.phaser_in_0 ),
        .I4(A_rst_primitives),
        .O(ofifo_rst_reg0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hFFFF5400)) 
    ofifo_rst_i_1__0
       (.I0(calib_zero_inputs),
        .I1(\phaser_in_gen.phaser_in ),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(rst_stg1_cal),
        .I4(A_rst_primitives),
        .O(ofifo_rst_reg0_2));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h00C4)) 
    \phaser_in_gen.phaser_in_i_5 
       (.I0(\phaser_in_gen.phaser_in_0 ),
        .I1(rst_stg1_cal),
        .I2(\phaser_in_gen.phaser_in ),
        .I3(calib_zero_inputs),
        .O(\calib_sel_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \phaser_in_gen.phaser_in_i_5__0 
       (.I0(rst_stg1_cal),
        .I1(\phaser_in_gen.phaser_in_0 ),
        .I2(\phaser_in_gen.phaser_in ),
        .I3(calib_zero_inputs),
        .O(\pi_rst_stg1_cal_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000E00)) 
    phaser_out_i_3
       (.I0(ck_po_stg2_f_en),
        .I1(po_en_s2_f),
        .I2(calib_zero_ctrl),
        .I3(\phaser_in_gen.phaser_in ),
        .I4(calib_zero_inputs),
        .O(ck_po_stg2_f_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h00C4)) 
    phaser_out_i_3__0
       (.I0(\phaser_in_gen.phaser_in_0 ),
        .I1(po_stg2_fincdec),
        .I2(\phaser_in_gen.phaser_in ),
        .I3(calib_zero_inputs),
        .O(\calib_sel_reg[1] ));
  LUT4 #(
    .INIT(16'h00A8)) 
    phaser_out_i_3__1
       (.I0(po_stg2_fincdec),
        .I1(\phaser_in_gen.phaser_in_0 ),
        .I2(\phaser_in_gen.phaser_in ),
        .I3(calib_zero_inputs),
        .O(ck_po_stg2_f_indec_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    phaser_out_i_4
       (.I0(po_stg2_fincdec),
        .I1(calib_zero_ctrl),
        .I2(\phaser_in_gen.phaser_in ),
        .I3(calib_zero_inputs),
        .O(ck_po_stg2_f_indec_reg_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    \pi_dqs_found_all_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[2]),
        .I1(pi_dqs_found_lanes_r3[0]),
        .I2(dqs_found_start_r_reg_0),
        .I3(pi_dqs_found_all_bank),
        .O(\pi_dqs_found_all_bank[0]_i_1_n_0 ));
  FDRE \pi_dqs_found_all_bank_r_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_all_bank),
        .Q(pi_dqs_found_all_bank_r),
        .R(1'b0));
  FDRE \pi_dqs_found_all_bank_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(\pi_dqs_found_all_bank[0]_i_1_n_0 ),
        .Q(pi_dqs_found_all_bank),
        .R(ck_po_stg2_f_indec_reg_2));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \pi_dqs_found_any_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[2]),
        .I1(pi_dqs_found_lanes_r3[0]),
        .I2(dqs_found_start_r_reg_0),
        .I3(pi_dqs_found_any_bank),
        .O(\pi_dqs_found_any_bank[0]_i_1_n_0 ));
  FDRE \pi_dqs_found_any_bank_r_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_any_bank),
        .Q(pi_dqs_found_any_bank_r),
        .R(1'b0));
  FDRE \pi_dqs_found_any_bank_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(\pi_dqs_found_any_bank[0]_i_1_n_0 ),
        .Q(pi_dqs_found_any_bank),
        .R(\dec_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_lanes[0]),
        .Q(pi_dqs_found_lanes_r1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(n_0_1),
        .Q(pi_dqs_found_lanes_r1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_lanes[1]),
        .Q(pi_dqs_found_lanes_r1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(n_0_0),
        .Q(pi_dqs_found_lanes_r1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[0]),
        .Q(pi_dqs_found_lanes_r2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[1]),
        .Q(pi_dqs_found_lanes_r2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[2]),
        .Q(pi_dqs_found_lanes_r2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[3]),
        .Q(pi_dqs_found_lanes_r2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[0]),
        .Q(pi_dqs_found_lanes_r3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[1]),
        .Q(pi_dqs_found_lanes_r3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[2]),
        .Q(pi_dqs_found_lanes_r3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[3]),
        .Q(pi_dqs_found_lanes_r3[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \pi_rst_stg1_cal[0]_i_1 
       (.I0(pi_rst_stg1_cal_r),
        .I1(rst_dqs_find__0),
        .O(\pi_rst_stg1_cal[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFA8)) 
    \pi_rst_stg1_cal_r1[0]_i_1 
       (.I0(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .I1(pi_dqs_found_all_bank),
        .I2(pi_dqs_found_any_bank_r),
        .I3(pi_rst_stg1_cal_r),
        .I4(fine_adjust_reg_n_0),
        .I5(\detect_rd_cnt_reg[2]_0 ),
        .O(\pi_rst_stg1_cal_r1[0]_i_1_n_0 ));
  FDRE \pi_rst_stg1_cal_r1_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal_r1[0]_i_1_n_0 ),
        .Q(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001110)) 
    \pi_rst_stg1_cal_r[0]_i_1 
       (.I0(fine_adjust_reg_n_0),
        .I1(\detect_rd_cnt_reg[2]_0 ),
        .I2(pi_rst_stg1_cal_r0),
        .I3(pi_rst_stg1_cal_r),
        .I4(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .O(\pi_rst_stg1_cal_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \pi_rst_stg1_cal_r[0]_i_2 
       (.I0(dqs_found_start_r),
        .I1(dqs_found_start_r_reg_0),
        .I2(pi_dqs_found_all_bank),
        .I3(pi_dqs_found_any_bank_r),
        .I4(\rd_byte_data_offset_reg[0]_1 [5]),
        .I5(\rd_byte_data_offset_reg[0]_1 [4]),
        .O(pi_rst_stg1_cal_r0));
  FDRE \pi_rst_stg1_cal_r_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal_r[0]_i_1_n_0 ),
        .Q(pi_rst_stg1_cal_r),
        .R(1'b0));
  FDRE \pi_rst_stg1_cal_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal[0]_i_1_n_0 ),
        .Q(rst_stg1_cal),
        .R(\dec_cnt_reg[0]_0 ));
  FDRE rank_done_r1_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(pi_dqs_found_rank_done),
        .Q(rank_done_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000EF0000)) 
    rank_done_r_i_1
       (.I0(\rnk_cnt_r_reg_n_0_[1] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(init_dqsfound_done_r_reg_0),
        .I3(\detect_rd_cnt_reg[2]_0 ),
        .I4(pi_dqs_found_all_bank),
        .I5(pi_dqs_found_all_bank_r),
        .O(rank_done_r_i_1_n_0));
  FDRE rank_done_r_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(rank_done_r_i_1_n_0),
        .Q(pi_dqs_found_rank_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1 
       (.I0(init_dqsfound_done_r_reg_0),
        .I1(init_dqsfound_done_r1_reg_n_0),
        .O(p_44_out));
  LUT3 #(
    .INIT(8'h04)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 
       (.I0(init_dqsfound_done_r1_reg_n_0),
        .I1(init_dqsfound_done_r_reg_0),
        .I2(\detect_rd_cnt_reg[2]_0 ),
        .O(final_data_offset_mc));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(final_data_offset_mc),
        .D(\rd_byte_data_offset_reg[0]_1 [0]),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 [0]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(final_data_offset_mc),
        .D(\rd_byte_data_offset_reg[0]_1 [1]),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 [1]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(final_data_offset_mc),
        .D(\rd_byte_data_offset_reg[0]_1 [2]),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 [2]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(final_data_offset_mc),
        .D(\rd_byte_data_offset_reg[0]_1 [3]),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 [3]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(final_data_offset_mc),
        .D(\rd_byte_data_offset_reg[0]_1 [4]),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 [4]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(final_data_offset_mc),
        .D(\rd_byte_data_offset_reg[0]_1 [5]),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 [5]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(p_44_out),
        .D(\rd_byte_data_offset_reg[0]_1 [0]),
        .Q(rd_data_offset_ranks_0[0]),
        .R(ck_po_stg2_f_indec_reg_2));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(p_44_out),
        .D(\rd_byte_data_offset_reg[0]_1 [1]),
        .Q(rd_data_offset_ranks_0[1]),
        .R(ck_po_stg2_f_indec_reg_2));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(p_44_out),
        .D(\rd_byte_data_offset_reg[0]_1 [2]),
        .Q(rd_data_offset_ranks_0[2]),
        .R(ck_po_stg2_f_indec_reg_2));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(p_44_out),
        .D(\rd_byte_data_offset_reg[0]_1 [3]),
        .Q(rd_data_offset_ranks_0[3]),
        .R(ck_po_stg2_f_indec_reg_2));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(p_44_out),
        .D(\rd_byte_data_offset_reg[0]_1 [4]),
        .Q(rd_data_offset_ranks_0[4]),
        .R(ck_po_stg2_f_indec_reg_2));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(p_44_out),
        .D(\rd_byte_data_offset_reg[0]_1 [5]),
        .Q(rd_data_offset_ranks_0[5]),
        .R(ck_po_stg2_f_indec_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_byte_data_offset[0][0]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_byte_data_offset[0][1]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [1]),
        .I1(\rd_byte_data_offset_reg[0]_1 [0]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_byte_data_offset[0][2]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [2]),
        .I1(\rd_byte_data_offset_reg[0]_1 [0]),
        .I2(\rd_byte_data_offset_reg[0]_1 [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rd_byte_data_offset[0][3]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [3]),
        .I1(\rd_byte_data_offset_reg[0]_1 [1]),
        .I2(\rd_byte_data_offset_reg[0]_1 [0]),
        .I3(\rd_byte_data_offset_reg[0]_1 [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rd_byte_data_offset[0][4]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [4]),
        .I1(\rd_byte_data_offset_reg[0]_1 [2]),
        .I2(\rd_byte_data_offset_reg[0]_1 [0]),
        .I3(\rd_byte_data_offset_reg[0]_1 [1]),
        .I4(\rd_byte_data_offset_reg[0]_1 [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hFEFFFEFEAAAAAAAA)) 
    \rd_byte_data_offset[0][5]_i_1 
       (.I0(\detect_rd_cnt_reg[2]_0 ),
        .I1(\rd_byte_data_offset_reg[0]_1 [4]),
        .I2(\rd_byte_data_offset_reg[0]_1 [5]),
        .I3(init_dqsfound_done_r_reg_0),
        .I4(rank_done_r1),
        .I5(\rd_byte_data_offset[0][5]_i_4_n_0 ),
        .O(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \rd_byte_data_offset[0][5]_i_2 
       (.I0(\rd_byte_data_offset[0][5]_i_5_n_0 ),
        .I1(fine_adjust_reg_n_0),
        .I2(init_dqsfound_done_r_reg_0),
        .I3(dqs_found_start_r),
        .I4(rank_done_r1),
        .I5(\rd_byte_data_offset[0][5]_i_6_n_0 ),
        .O(rd_byte_data_offset));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rd_byte_data_offset[0][5]_i_3 
       (.I0(\rd_byte_data_offset_reg[0]_1 [5]),
        .I1(\rd_byte_data_offset_reg[0]_1 [3]),
        .I2(\rd_byte_data_offset_reg[0]_1 [1]),
        .I3(\rd_byte_data_offset_reg[0]_1 [0]),
        .I4(\rd_byte_data_offset_reg[0]_1 [2]),
        .I5(\rd_byte_data_offset_reg[0]_1 [4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rd_byte_data_offset[0][5]_i_4 
       (.I0(\rnk_cnt_r_reg_n_0_[1] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rd_byte_data_offset[0][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rd_byte_data_offset[0][5]_i_5 
       (.I0(pi_dqs_found_all_bank),
        .I1(detect_pi_found_dqs),
        .I2(\rd_byte_data_offset_reg[0]_1 [5]),
        .I3(\rd_byte_data_offset_reg[0]_1 [4]),
        .I4(\rnk_cnt_r_reg_n_0_[1] ),
        .I5(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rd_byte_data_offset[0][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rd_byte_data_offset[0][5]_i_6 
       (.I0(detect_rd_cnt_reg[1]),
        .I1(detect_rd_cnt_reg[2]),
        .I2(detect_rd_cnt_reg[0]),
        .I3(detect_rd_cnt_reg[3]),
        .O(\rd_byte_data_offset[0][5]_i_6_n_0 ));
  FDSE \rd_byte_data_offset_reg[0][0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(rd_byte_data_offset),
        .D(p_0_in[0]),
        .Q(\rd_byte_data_offset_reg[0]_1 [0]),
        .S(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(rd_byte_data_offset),
        .D(p_0_in[1]),
        .Q(\rd_byte_data_offset_reg[0]_1 [1]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(rd_byte_data_offset),
        .D(p_0_in[2]),
        .Q(\rd_byte_data_offset_reg[0]_1 [2]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(rd_byte_data_offset),
        .D(p_0_in[3]),
        .Q(\rd_byte_data_offset_reg[0]_1 [3]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][4] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(rd_byte_data_offset),
        .D(p_0_in[4]),
        .Q(\rd_byte_data_offset_reg[0]_1 [4]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][5] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(rd_byte_data_offset),
        .D(p_0_in[5]),
        .Q(\rd_byte_data_offset_reg[0]_1 [5]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rnk_cnt_r[0]_i_1 
       (.I0(init_dqsfound_done_r_reg_0),
        .I1(pi_dqs_found_rank_done),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rnk_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \rnk_cnt_r[1]_i_1 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(pi_dqs_found_rank_done),
        .I2(init_dqsfound_done_r_reg_0),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\rnk_cnt_r[1]_i_1_n_0 ));
  FDRE \rnk_cnt_r_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(\rnk_cnt_r[0]_i_1_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[0] ),
        .R(\dec_cnt_reg[0]_0 ));
  FDRE \rnk_cnt_r_reg[1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(\rnk_cnt_r[1]_i_1_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[1] ),
        .R(\dec_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    rst_dqs_find_i_1
       (.I0(rst_dqs_find),
        .I1(rst_dqs_find_i_3_n_0),
        .I2(rst_dqs_find_i_4_n_0),
        .I3(rst_dqs_find_i_5_n_0),
        .I4(rst_dqs_find_i_6_n_0),
        .I5(rst_dqs_find__0),
        .O(rst_dqs_find_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    rst_dqs_find_i_10
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .O(rst_dqs_find_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    rst_dqs_find_i_11
       (.I0(rst_dqs_find_r2),
        .I1(pi_dqs_found_any_bank),
        .O(rst_dqs_find_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rst_dqs_find_i_12
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[1]),
        .O(rst_dqs_find_i_12_n_0));
  LUT6 #(
    .INIT(64'h00070000000F000F)) 
    rst_dqs_find_i_13
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .I3(first_fail_detect_reg_n_0),
        .I4(\inc_cnt_reg_n_0_[0] ),
        .I5(\inc_cnt_reg_n_0_[3] ),
        .O(rst_dqs_find_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rst_dqs_find_i_14
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[1]),
        .O(rst_dqs_find_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    rst_dqs_find_i_15
       (.I0(\dec_cnt[5]_i_7_n_0 ),
        .I1(first_fail_detect_reg_n_0),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .O(rst_dqs_find_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hC444)) 
    rst_dqs_find_i_16
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[1]),
        .I3(prech_done),
        .O(rst_dqs_find_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080BBAA)) 
    rst_dqs_find_i_2
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[1]),
        .I2(prech_done),
        .I3(init_dqsfound_done_r5),
        .I4(fine_adj_state_r[0]),
        .I5(rst_dqs_find_i_7_n_0),
        .O(rst_dqs_find));
  LUT6 #(
    .INIT(64'h0404550404040404)) 
    rst_dqs_find_i_3
       (.I0(rst_dqs_find_i_8_n_0),
        .I1(pi_dqs_found_all_bank),
        .I2(rst_dqs_find_i_9_n_0),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .I4(rst_dqs_find_i_10_n_0),
        .I5(\dec_cnt[5]_i_7_n_0 ),
        .O(rst_dqs_find_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000B08)) 
    rst_dqs_find_i_4
       (.I0(rst_dqs_find_i_11_n_0),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[2]),
        .I3(init_dqsfound_done_r5),
        .I4(rst_dqs_find_i_12_n_0),
        .I5(fine_adjust_done_r),
        .O(rst_dqs_find_i_4_n_0));
  LUT6 #(
    .INIT(64'hF4444444F444F444)) 
    rst_dqs_find_i_5
       (.I0(rst_dqs_find_i_8_n_0),
        .I1(rst_dqs_find_i_13_n_0),
        .I2(fine_adj_state_r[2]),
        .I3(rst_dqs_find_i_14_n_0),
        .I4(prech_done),
        .I5(fine_adj_state_r[0]),
        .O(rst_dqs_find_i_5_n_0));
  LUT6 #(
    .INIT(64'h00200020002088A8)) 
    rst_dqs_find_i_6
       (.I0(rst_dqs_find_i_15_n_0),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(rst_dqs_find_i_14_n_0),
        .I3(\dec_cnt[3]_i_6_n_0 ),
        .I4(\inc_cnt_reg_n_0_[1] ),
        .I5(rst_dqs_find_i_8_n_0),
        .O(rst_dqs_find_i_6_n_0));
  LUT6 #(
    .INIT(64'h3370333300000000)) 
    rst_dqs_find_i_7
       (.I0(first_fail_detect_reg_n_0),
        .I1(\dec_cnt[5]_i_4_n_0 ),
        .I2(first_fail_detect_i_1_n_0),
        .I3(pi_dqs_found_all_bank),
        .I4(detect_pi_found_dqs),
        .I5(rst_dqs_find_i_16_n_0),
        .O(rst_dqs_find_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    rst_dqs_find_i_8
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[3]),
        .I3(detect_pi_found_dqs),
        .O(rst_dqs_find_i_8_n_0));
  LUT6 #(
    .INIT(64'h9000011001100000)) 
    rst_dqs_find_i_9
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(rst_dqs_find_i_9_n_0));
  FDRE rst_dqs_find_r1_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(rst_dqs_find__0),
        .Q(rst_dqs_find_r1),
        .R(1'b0));
  FDRE rst_dqs_find_r2_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(rst_dqs_find_r1),
        .Q(rst_dqs_find_r2),
        .R(1'b0));
  FDRE rst_dqs_find_reg
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(1'b1),
        .D(rst_dqs_find_i_1_n_0),
        .Q(rst_dqs_find__0),
        .R(\dec_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \stable_pass_cnt[0]_i_1 
       (.I0(\stable_pass_cnt_reg_n_0_[0] ),
        .I1(pi_dqs_found_all_bank),
        .O(\stable_pass_cnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \stable_pass_cnt[1]_i_1 
       (.I0(\stable_pass_cnt_reg_n_0_[0] ),
        .I1(stable_pass_cnt_reg[1]),
        .I2(pi_dqs_found_all_bank),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \stable_pass_cnt[2]_i_1 
       (.I0(pi_dqs_found_all_bank),
        .I1(stable_pass_cnt_reg[1]),
        .I2(\stable_pass_cnt_reg_n_0_[0] ),
        .I3(stable_pass_cnt_reg[2]),
        .O(\stable_pass_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \stable_pass_cnt[3]_i_1 
       (.I0(\stable_pass_cnt_reg_n_0_[0] ),
        .I1(stable_pass_cnt_reg[1]),
        .I2(stable_pass_cnt_reg[2]),
        .I3(stable_pass_cnt_reg[3]),
        .I4(pi_dqs_found_all_bank),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \stable_pass_cnt[4]_i_1 
       (.I0(\dec_cnt_reg[0]_1 ),
        .I1(stable_pass_cnt_reg[3]),
        .I2(stable_pass_cnt_reg[2]),
        .I3(stable_pass_cnt_reg[1]),
        .I4(\stable_pass_cnt_reg_n_0_[0] ),
        .I5(stable_pass_cnt_reg[4]),
        .O(\stable_pass_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \stable_pass_cnt[5]_i_1 
       (.I0(fine_adj_state_r[2]),
        .I1(detect_pi_found_dqs),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[1]),
        .O(\stable_pass_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \stable_pass_cnt[5]_i_2 
       (.I0(pi_dqs_found_all_bank),
        .I1(\stable_pass_cnt[5]_i_3_n_0 ),
        .I2(\stable_pass_cnt_reg_n_0_[0] ),
        .I3(stable_pass_cnt_reg[5]),
        .O(\stable_pass_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \stable_pass_cnt[5]_i_3 
       (.I0(stable_pass_cnt_reg[4]),
        .I1(stable_pass_cnt_reg[2]),
        .I2(stable_pass_cnt_reg[3]),
        .I3(stable_pass_cnt_reg[1]),
        .O(\stable_pass_cnt[5]_i_3_n_0 ));
  FDRE \stable_pass_cnt_reg[0] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\stable_pass_cnt[5]_i_1_n_0 ),
        .D(\stable_pass_cnt[0]_i_1_n_0 ),
        .Q(\stable_pass_cnt_reg_n_0_[0] ),
        .R(\stable_pass_cnt_reg[0]_0 ));
  FDRE \stable_pass_cnt_reg[1] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\stable_pass_cnt[5]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(stable_pass_cnt_reg[1]),
        .R(\stable_pass_cnt_reg[0]_0 ));
  FDRE \stable_pass_cnt_reg[2] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\stable_pass_cnt[5]_i_1_n_0 ),
        .D(\stable_pass_cnt[2]_i_1_n_0 ),
        .Q(stable_pass_cnt_reg[2]),
        .R(\stable_pass_cnt_reg[0]_0 ));
  FDRE \stable_pass_cnt_reg[3] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\stable_pass_cnt[5]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(stable_pass_cnt_reg[3]),
        .R(\stable_pass_cnt_reg[0]_0 ));
  FDRE \stable_pass_cnt_reg[4] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\stable_pass_cnt[5]_i_1_n_0 ),
        .D(\stable_pass_cnt[4]_i_1_n_0 ),
        .Q(stable_pass_cnt_reg[4]),
        .R(\stable_pass_cnt_reg[0]_0 ));
  FDRE \stable_pass_cnt_reg[5] 
       (.C(init_dqsfound_done_r5_reg_0),
        .CE(\stable_pass_cnt[5]_i_1_n_0 ),
        .D(\stable_pass_cnt[5]_i_2_n_0 ),
        .Q(stable_pass_cnt_reg[5]),
        .R(\stable_pass_cnt_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_init" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_init
   (prech_done,
    out,
    prech_req_posedge_r_reg_0,
    prbs_rdlvl_done_pulse_reg_0,
    pi_calib_done,
    wrcal_rd_wait,
    detect_pi_found_dqs,
    init_calib_complete_reg_0,
    calib_ctl_wren_reg_0,
    cnt_pwron_cke_done_r_reg_0,
    pi_dqs_found_done_r1,
    calib_wrdata_en,
    wrlvl_final_if_rst,
    rdlvl_stg1_start_reg_0,
    phy_read_calib,
    rdlvl_stg1_done_r1,
    stg1_wr_done,
    \en_cnt_div2.wrlvl_odt_reg_0 ,
    D1,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    D0,
    \write_buffer.wr_buf_out_data_reg[56] ,
    \write_buffer.wr_buf_out_data_reg[63] ,
    \write_buffer.wr_buf_out_data_reg[60] ,
    \write_buffer.wr_buf_out_data_reg[58] ,
    \write_buffer.wr_buf_out_data_reg[57] ,
    \write_buffer.wr_buf_out_data_reg[59] ,
    \write_buffer.wr_buf_out_data_reg[62] ,
    E,
    calib_ctl_wren_reg_1,
    calib_ctl_wren_reg_2,
    calib_ctl_wren_reg_3,
    init_calib_complete_reg_rep__1,
    mux_cmd_wren,
    init_calib_complete_reg_rep__1_0,
    detect_pi_found_dqs_reg_0,
    phy_dout,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    mux_wrdata_en,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_address_reg[15] ,
    \cmd_pipe_plus.mc_address_reg[16] ,
    \cmd_pipe_plus.mc_ras_n_reg[0] ,
    \cmd_pipe_plus.mc_address_reg[23] ,
    \cmd_pipe_plus.mc_bank_reg[3] ,
    \cmd_pipe_plus.mc_address_reg[14] ,
    \cmd_pipe_plus.mc_address_reg[18] ,
    \cmd_pipe_plus.mc_address_reg[22] ,
    \cmd_pipe_plus.mc_address_reg[21] ,
    \cmd_pipe_plus.mc_address_reg[19] ,
    \cmd_pipe_plus.mc_address_reg[20] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[0]_0 ,
    \cmd_pipe_plus.mc_cke_reg[1] ,
    \cmd_pipe_plus.mc_cas_n_reg[0]_1 ,
    wrcal_start_reg_0,
    pi_dqs_found_start_reg_0,
    mpr_rdlvl_start_reg_0,
    PHYCTLWD,
    \write_buffer.wr_buf_out_data_reg[53] ,
    \write_buffer.wr_buf_out_data_reg[62]_0 ,
    \rdlvl_start_dly0_r_reg[14]_0 ,
    pi_phase_locked_all_r1_reg_0,
    \complex_num_reads_dec_reg[1]_0 ,
    prbs_rdlvl_done_pulse0,
    \en_cnt_div2.wrlvl_odt_reg_1 ,
    rdlvl_stg1_done_r1_reg_0,
    rdlvl_last_byte_done,
    p_121_in,
    pi_dqs_found_done,
    \complex_num_writes_dec_reg[1]_0 ,
    \complex_num_writes_reg[4]_0 ,
    \init_state_r[6]_i_17_0 ,
    rdlvl_stg1_rank_done,
    burst_addr_r_reg_0,
    wrcal_prech_req,
    rdlvl_prech_req,
    dqs_found_prech_req,
    rdlvl_pi_incdec,
    \init_state_r[2]_i_14_0 ,
    \stg1_wr_rd_cnt_reg[3]_0 ,
    wrlvl_byte_redo,
    \init_state_r[1]_i_7_0 ,
    pi_dqs_found_rank_done,
    Q,
    out_fifo,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    phy_control_i,
    \wr_ptr_timing_reg[0] ,
    wr_en_inferred__0_i_1_0,
    \wr_ptr_timing_reg[0]_0 ,
    wr_en_inferred__0_i_1__0_0,
    pi_dqs_found_all_bank,
    out_fifo_6,
    mc_cas_n,
    out_fifo_7,
    mc_ras_n,
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,
    mc_wrdata_en,
    mc_odt,
    out_fifo_8,
    out_fifo_9,
    out_fifo_10,
    out_fifo_11,
    out_fifo_12,
    mem_out,
    out_fifo_13,
    out_fifo_14,
    \complex_row1_rd_cnt_reg[0]_0 ,
    \en_cnt_div2.enable_wrlvl_cnt_reg[3]_0 ,
    \calib_data_offset_0_reg[5]_0 ,
    \calib_data_offset_0_reg[4]_0 ,
    \calib_data_offset_0_reg[3]_0 ,
    \calib_data_offset_0_reg[2]_0 ,
    \calib_data_offset_0_reg[1]_0 ,
    \calib_data_offset_0_reg[0]_0 ,
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ,
    \cnt_pwron_ce_r_reg[9]_0 ,
    \cnt_pwron_r_reg[0]_0 ,
    mc_cmd,
    phy_control_i_0,
    phy_control_i_1,
    phy_control_i_2,
    phy_control_i_3,
    phy_control_i_4,
    phy_control_i_5,
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 );
  output prech_done;
  output out;
  output prech_req_posedge_r_reg_0;
  output prbs_rdlvl_done_pulse_reg_0;
  output pi_calib_done;
  output wrcal_rd_wait;
  output detect_pi_found_dqs;
  output init_calib_complete_reg_0;
  output calib_ctl_wren_reg_0;
  output cnt_pwron_cke_done_r_reg_0;
  output pi_dqs_found_done_r1;
  output calib_wrdata_en;
  output wrlvl_final_if_rst;
  output rdlvl_stg1_start_reg_0;
  output phy_read_calib;
  output rdlvl_stg1_done_r1;
  output stg1_wr_done;
  output \en_cnt_div2.wrlvl_odt_reg_0 ;
  output [3:0]D1;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output [3:0]D9;
  output [3:0]D0;
  output [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  output [0:0]E;
  output calib_ctl_wren_reg_1;
  output [0:0]calib_ctl_wren_reg_2;
  output calib_ctl_wren_reg_3;
  output init_calib_complete_reg_rep__1;
  output mux_cmd_wren;
  output init_calib_complete_reg_rep__1_0;
  output detect_pi_found_dqs_reg_0;
  output [20:0]phy_dout;
  output [13:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  output mux_wrdata_en;
  output [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[15] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[16] ;
  output [1:0]\cmd_pipe_plus.mc_ras_n_reg[0] ;
  output [7:0]\cmd_pipe_plus.mc_address_reg[23] ;
  output [7:0]\cmd_pipe_plus.mc_bank_reg[3] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[14] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[22] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[19] ;
  output [7:0]\cmd_pipe_plus.mc_address_reg[20] ;
  output [5:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  output [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  output [3:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  output [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_1 ;
  output wrcal_start_reg_0;
  output pi_dqs_found_start_reg_0;
  output mpr_rdlvl_start_reg_0;
  output [10:0]PHYCTLWD;
  output [31:0]\write_buffer.wr_buf_out_data_reg[53] ;
  output [31:0]\write_buffer.wr_buf_out_data_reg[62]_0 ;
  input \rdlvl_start_dly0_r_reg[14]_0 ;
  input pi_phase_locked_all_r1_reg_0;
  input [0:0]\complex_num_reads_dec_reg[1]_0 ;
  input prbs_rdlvl_done_pulse0;
  input \en_cnt_div2.wrlvl_odt_reg_1 ;
  input rdlvl_stg1_done_r1_reg_0;
  input rdlvl_last_byte_done;
  input p_121_in;
  input pi_dqs_found_done;
  input \complex_num_writes_dec_reg[1]_0 ;
  input \complex_num_writes_reg[4]_0 ;
  input \init_state_r[6]_i_17_0 ;
  input rdlvl_stg1_rank_done;
  input burst_addr_r_reg_0;
  input wrcal_prech_req;
  input rdlvl_prech_req;
  input dqs_found_prech_req;
  input rdlvl_pi_incdec;
  input \init_state_r[2]_i_14_0 ;
  input \stg1_wr_rd_cnt_reg[3]_0 ;
  input wrlvl_byte_redo;
  input \init_state_r[1]_i_7_0 ;
  input pi_dqs_found_rank_done;
  input [0:0]Q;
  input [63:0]out_fifo;
  input out_fifo_0;
  input [31:0]out_fifo_1;
  input out_fifo_2;
  input out_fifo_3;
  input [31:0]out_fifo_4;
  input out_fifo_5;
  input phy_control_i;
  input \wr_ptr_timing_reg[0] ;
  input wr_en_inferred__0_i_1_0;
  input \wr_ptr_timing_reg[0]_0 ;
  input wr_en_inferred__0_i_1__0_0;
  input pi_dqs_found_all_bank;
  input [3:0]out_fifo_6;
  input [0:0]mc_cas_n;
  input [19:0]out_fifo_7;
  input [0:0]mc_ras_n;
  input \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  input mc_wrdata_en;
  input [0:0]mc_odt;
  input [0:0]out_fifo_8;
  input out_fifo_9;
  input [41:0]out_fifo_10;
  input out_fifo_11;
  input out_fifo_12;
  input [29:0]mem_out;
  input out_fifo_13;
  input [1:0]out_fifo_14;
  input \complex_row1_rd_cnt_reg[0]_0 ;
  input \en_cnt_div2.enable_wrlvl_cnt_reg[3]_0 ;
  input \calib_data_offset_0_reg[5]_0 ;
  input \calib_data_offset_0_reg[4]_0 ;
  input \calib_data_offset_0_reg[3]_0 ;
  input \calib_data_offset_0_reg[2]_0 ;
  input \calib_data_offset_0_reg[1]_0 ;
  input \calib_data_offset_0_reg[0]_0 ;
  input \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ;
  input [3:0]\cnt_pwron_ce_r_reg[9]_0 ;
  input [0:0]\cnt_pwron_r_reg[0]_0 ;
  input [1:0]mc_cmd;
  input phy_control_i_0;
  input phy_control_i_1;
  input phy_control_i_2;
  input phy_control_i_3;
  input phy_control_i_4;
  input phy_control_i_5;
  input \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;

  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_1_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_6_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_7_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_8_n_0 ;
  wire [0:0]E;
  wire [10:0]PHYCTLWD;
  wire [0:0]Q;
  wire [12:3]address_w;
  wire \back_to_back_reads_2_1.num_reads[0]_i_1_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[1]_i_1_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[2]_i_1_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ;
  wire \back_to_back_reads_2_1.num_reads_reg_n_0_[0] ;
  wire \back_to_back_reads_2_1.num_reads_reg_n_0_[1] ;
  wire \back_to_back_reads_2_1.num_reads_reg_n_0_[2] ;
  wire [1:0]bank_w;
  wire burst_addr_r_i_1_n_0;
  wire burst_addr_r_i_2_n_0;
  wire burst_addr_r_i_3_n_0;
  wire burst_addr_r_reg_0;
  wire [1:1]calib_cke;
  wire [2:0]calib_cmd;
  wire \calib_cmd[0]_i_1_n_0 ;
  wire \calib_cmd[1]_i_1_n_0 ;
  wire \calib_cmd[1]_i_2_n_0 ;
  wire \calib_cmd[1]_i_3_n_0 ;
  wire \calib_cmd[1]_i_4_n_0 ;
  wire \calib_cmd[2]_i_1_n_0 ;
  wire calib_ctl_wren_reg_0;
  wire calib_ctl_wren_reg_1;
  wire [0:0]calib_ctl_wren_reg_2;
  wire calib_ctl_wren_reg_3;
  wire [5:0]calib_data_offset_0;
  wire \calib_data_offset_0[5]_i_1_n_0 ;
  wire \calib_data_offset_0_reg[0]_0 ;
  wire \calib_data_offset_0_reg[1]_0 ;
  wire \calib_data_offset_0_reg[2]_0 ;
  wire \calib_data_offset_0_reg[3]_0 ;
  wire \calib_data_offset_0_reg[4]_0 ;
  wire \calib_data_offset_0_reg[5]_0 ;
  wire [0:0]calib_odt;
  wire \calib_odt[0]_i_1_n_0 ;
  wire \calib_odt[0]_i_2_n_0 ;
  wire \calib_odt[0]_i_3_n_0 ;
  wire \calib_odt[0]_i_4_n_0 ;
  wire \calib_seq[0]_i_1_n_0 ;
  wire \calib_seq[1]_i_1_n_0 ;
  wire calib_wrdata_en;
  wire calib_wrdata_en_i_2_n_0;
  wire clear;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[14] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[15] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[16] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[19] ;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[22] ;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[23] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [7:0]\cmd_pipe_plus.mc_bank_reg[3] ;
  wire [13:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_1 ;
  wire [3:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  wire [1:0]\cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire [5:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire cnt_cmd_done_m7_r;
  wire cnt_cmd_done_m7_r_i_1_n_0;
  wire cnt_cmd_done_m7_r_i_2_n_0;
  wire cnt_cmd_done_r;
  wire cnt_cmd_done_r_i_1_n_0;
  wire \cnt_cmd_r[0]_i_1_n_0 ;
  wire \cnt_cmd_r[1]_i_1_n_0 ;
  wire \cnt_cmd_r[2]_i_1_n_0 ;
  wire \cnt_cmd_r[3]_i_1_n_0 ;
  wire \cnt_cmd_r[4]_i_1_n_0 ;
  wire \cnt_cmd_r[5]_i_1_n_0 ;
  wire \cnt_cmd_r[6]_i_1_n_0 ;
  wire \cnt_cmd_r[6]_i_2_n_0 ;
  wire \cnt_cmd_r[6]_i_3_n_0 ;
  wire \cnt_cmd_r[6]_i_4_n_0 ;
  wire \cnt_cmd_r_reg_n_0_[0] ;
  wire \cnt_cmd_r_reg_n_0_[1] ;
  wire \cnt_cmd_r_reg_n_0_[2] ;
  wire \cnt_cmd_r_reg_n_0_[3] ;
  wire \cnt_cmd_r_reg_n_0_[4] ;
  wire \cnt_cmd_r_reg_n_0_[5] ;
  wire \cnt_cmd_r_reg_n_0_[6] ;
  wire cnt_dllk_zqinit_done_r;
  wire cnt_dllk_zqinit_done_r_i_1_n_0;
  wire cnt_dllk_zqinit_r;
  wire \cnt_dllk_zqinit_r[7]_i_3_n_0 ;
  wire [7:0]cnt_dllk_zqinit_r_reg;
  wire cnt_init_af_done_r;
  wire cnt_init_af_done_r_i_1_n_0;
  wire [1:0]cnt_init_af_r;
  wire \cnt_init_af_r[0]_i_1_n_0 ;
  wire \cnt_init_af_r[1]_i_1_n_0 ;
  wire cnt_init_mr_done_r;
  wire cnt_init_mr_done_r_i_1_n_0;
  wire [1:0]cnt_init_mr_r;
  wire cnt_init_mr_r1;
  wire \cnt_init_mr_r[0]_i_1_n_0 ;
  wire \cnt_init_mr_r[1]_i_1_n_0 ;
  wire cnt_init_pre_wait_done_r;
  wire cnt_init_pre_wait_done_r_i_1_n_0;
  wire cnt_init_pre_wait_done_r_i_2_n_0;
  wire \cnt_init_pre_wait_r[7]_i_3_n_0 ;
  wire [7:0]cnt_init_pre_wait_r_reg;
  wire [9:0]cnt_pwron_ce_r_reg;
  wire [3:0]\cnt_pwron_ce_r_reg[9]_0 ;
  wire cnt_pwron_cke_done_r_i_1_n_0;
  wire cnt_pwron_cke_done_r_i_2_n_0;
  wire cnt_pwron_cke_done_r_i_3_n_0;
  wire cnt_pwron_cke_done_r_reg_0;
  wire \cnt_pwron_r[8]_i_2_n_0 ;
  wire [8:0]cnt_pwron_r_reg;
  wire [0:0]\cnt_pwron_r_reg[0]_0 ;
  wire complex_address0;
  wire \complex_address[9]_i_2_n_0 ;
  wire \complex_address[9]_i_3_n_0 ;
  wire \complex_address_reg_n_0_[0] ;
  wire \complex_address_reg_n_0_[1] ;
  wire \complex_address_reg_n_0_[2] ;
  wire \complex_address_reg_n_0_[3] ;
  wire \complex_address_reg_n_0_[4] ;
  wire \complex_address_reg_n_0_[5] ;
  wire \complex_address_reg_n_0_[6] ;
  wire \complex_address_reg_n_0_[7] ;
  wire \complex_address_reg_n_0_[8] ;
  wire \complex_address_reg_n_0_[9] ;
  wire complex_byte_rd_done;
  wire complex_byte_rd_done_i_1_n_0;
  wire complex_byte_rd_done_i_2_n_0;
  wire \complex_num_reads[0]_i_1_n_0 ;
  wire \complex_num_reads[1]_i_1_n_0 ;
  wire \complex_num_reads[1]_i_2_n_0 ;
  wire \complex_num_reads[2]_i_1_n_0 ;
  wire \complex_num_reads[2]_i_2_n_0 ;
  wire \complex_num_reads[2]_i_3_n_0 ;
  wire \complex_num_reads[2]_i_4_n_0 ;
  wire \complex_num_reads[3]_i_1_n_0 ;
  wire \complex_num_reads[3]_i_2_n_0 ;
  wire \complex_num_reads[3]_i_3_n_0 ;
  wire \complex_num_reads[3]_i_4_n_0 ;
  wire \complex_num_reads[3]_i_5_n_0 ;
  wire \complex_num_reads[3]_i_6_n_0 ;
  wire \complex_num_reads[3]_i_7_n_0 ;
  wire \complex_num_reads[3]_i_8_n_0 ;
  wire \complex_num_reads[3]_i_9_n_0 ;
  wire [3:0]complex_num_reads_dec;
  wire \complex_num_reads_dec[0]_i_1_n_0 ;
  wire \complex_num_reads_dec[1]_i_1_n_0 ;
  wire \complex_num_reads_dec[2]_i_1_n_0 ;
  wire \complex_num_reads_dec[3]_i_1_n_0 ;
  wire \complex_num_reads_dec[3]_i_2_n_0 ;
  wire \complex_num_reads_dec[3]_i_3_n_0 ;
  wire \complex_num_reads_dec[3]_i_4_n_0 ;
  wire [0:0]\complex_num_reads_dec_reg[1]_0 ;
  wire \complex_num_reads_reg_n_0_[0] ;
  wire \complex_num_reads_reg_n_0_[1] ;
  wire \complex_num_reads_reg_n_0_[2] ;
  wire \complex_num_reads_reg_n_0_[3] ;
  wire \complex_num_writes[0]_i_1_n_0 ;
  wire \complex_num_writes[0]_i_2_n_0 ;
  wire \complex_num_writes[0]_i_3_n_0 ;
  wire \complex_num_writes[0]_i_4_n_0 ;
  wire \complex_num_writes[0]_i_5_n_0 ;
  wire \complex_num_writes[1]_i_1_n_0 ;
  wire \complex_num_writes[1]_i_2_n_0 ;
  wire \complex_num_writes[1]_i_3_n_0 ;
  wire \complex_num_writes[1]_i_4_n_0 ;
  wire \complex_num_writes[1]_i_5_n_0 ;
  wire \complex_num_writes[1]_i_6_n_0 ;
  wire \complex_num_writes[1]_i_7_n_0 ;
  wire \complex_num_writes[1]_i_8_n_0 ;
  wire \complex_num_writes[2]_i_1_n_0 ;
  wire \complex_num_writes[2]_i_2_n_0 ;
  wire \complex_num_writes[2]_i_3_n_0 ;
  wire \complex_num_writes[2]_i_4_n_0 ;
  wire \complex_num_writes[2]_i_5_n_0 ;
  wire \complex_num_writes[2]_i_6_n_0 ;
  wire \complex_num_writes[2]_i_7_n_0 ;
  wire \complex_num_writes[3]_i_1_n_0 ;
  wire \complex_num_writes[3]_i_2_n_0 ;
  wire \complex_num_writes[3]_i_3_n_0 ;
  wire \complex_num_writes[3]_i_4_n_0 ;
  wire \complex_num_writes[4]_i_10_n_0 ;
  wire \complex_num_writes[4]_i_11_n_0 ;
  wire \complex_num_writes[4]_i_12_n_0 ;
  wire \complex_num_writes[4]_i_13_n_0 ;
  wire \complex_num_writes[4]_i_14_n_0 ;
  wire \complex_num_writes[4]_i_1_n_0 ;
  wire \complex_num_writes[4]_i_2_n_0 ;
  wire \complex_num_writes[4]_i_3_n_0 ;
  wire \complex_num_writes[4]_i_4_n_0 ;
  wire \complex_num_writes[4]_i_5_n_0 ;
  wire \complex_num_writes[4]_i_6_n_0 ;
  wire \complex_num_writes[4]_i_7_n_0 ;
  wire \complex_num_writes[4]_i_8_n_0 ;
  wire \complex_num_writes[4]_i_9_n_0 ;
  wire \complex_num_writes_dec[4]_i_2_n_0 ;
  wire \complex_num_writes_dec[4]_i_4_n_0 ;
  wire \complex_num_writes_dec[4]_i_5_n_0 ;
  wire \complex_num_writes_dec[4]_i_6_n_0 ;
  wire [4:0]complex_num_writes_dec_reg;
  wire \complex_num_writes_dec_reg[1]_0 ;
  wire \complex_num_writes_reg[4]_0 ;
  wire \complex_num_writes_reg_n_0_[0] ;
  wire \complex_num_writes_reg_n_0_[1] ;
  wire \complex_num_writes_reg_n_0_[2] ;
  wire \complex_num_writes_reg_n_0_[3] ;
  wire \complex_num_writes_reg_n_0_[4] ;
  wire complex_ocal_odt_ext;
  wire complex_ocal_odt_ext_i_1_n_0;
  wire complex_ocal_odt_ext_i_2_n_0;
  wire complex_ocal_odt_ext_i_3_n_0;
  wire complex_ocal_odt_ext_i_4_n_0;
  wire complex_ocal_reset_rd_addr0;
  wire complex_ocal_reset_rd_addr_i_2_n_0;
  wire complex_ocal_reset_rd_addr_reg_n_0;
  wire complex_oclkdelay_calib_done_r1;
  wire complex_oclkdelay_calib_start_int;
  wire complex_oclkdelay_calib_start_int_i_1_n_0;
  wire complex_oclkdelay_calib_start_int_i_2_n_0;
  wire complex_oclkdelay_calib_start_r1;
  wire complex_odt_ext;
  wire complex_odt_ext_i_1_n_0;
  wire complex_row0_rd_done;
  wire complex_row0_rd_done1;
  wire complex_row0_rd_done_i_1_n_0;
  wire complex_row0_wr_done;
  wire complex_row0_wr_done0;
  wire [2:0]complex_row1_rd_cnt;
  wire \complex_row1_rd_cnt[0]_i_1_n_0 ;
  wire \complex_row1_rd_cnt[1]_i_1_n_0 ;
  wire \complex_row1_rd_cnt[2]_i_1_n_0 ;
  wire \complex_row1_rd_cnt_reg[0]_0 ;
  wire complex_row1_rd_done;
  wire complex_row1_rd_done_i_1_n_0;
  wire complex_row1_rd_done_i_2_n_0;
  wire complex_row1_rd_done_r1;
  wire complex_row1_wr_done;
  wire complex_row1_wr_done0;
  wire complex_row_cnt;
  wire complex_row_cnt_ocal;
  wire complex_row_cnt_ocal0;
  wire \complex_row_cnt_ocal[3]_i_4_n_0 ;
  wire \complex_row_cnt_ocal[3]_i_5_n_0 ;
  wire \complex_row_cnt_ocal[3]_i_6_n_0 ;
  wire \complex_row_cnt_ocal[3]_i_7_n_0 ;
  wire [3:0]complex_row_cnt_ocal_reg;
  wire complex_sample_cnt_inc0;
  wire complex_sample_cnt_inc_i_2_n_0;
  wire complex_sample_cnt_inc_r1;
  wire complex_sample_cnt_inc_r2;
  wire complex_sample_cnt_inc_reg_n_0;
  wire \complex_wait_cnt[3]_i_1_n_0 ;
  wire \complex_wait_cnt[3]_i_3_n_0 ;
  wire \complex_wait_cnt[3]_i_4_n_0 ;
  wire \complex_wait_cnt[3]_i_5_n_0 ;
  wire [3:0]complex_wait_cnt_reg;
  wire ddr2_pre_flag_r_i_1_n_0;
  wire ddr2_pre_flag_r_i_2_n_0;
  wire ddr2_pre_flag_r_i_3_n_0;
  wire ddr2_pre_flag_r_reg_n_0;
  wire ddr2_refresh_flag_r;
  wire ddr2_refresh_flag_r_i_1_n_0;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire detect_pi_found_dqs;
  wire detect_pi_found_dqs0;
  wire detect_pi_found_dqs_reg_0;
  wire dqs_found_prech_req;
  wire \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt_reg[3]_0 ;
  wire \en_cnt_div2.wrlvl_odt_i_1_n_0 ;
  wire \en_cnt_div2.wrlvl_odt_reg_0 ;
  wire \en_cnt_div2.wrlvl_odt_reg_1 ;
  wire [4:0]enable_wrlvl_cnt;
  wire enable_wrlvl_cnt0;
  wire \even_cwl.phy_cas_n[0]_i_1_n_0 ;
  wire \even_cwl.phy_ras_n[0]_i_1_n_0 ;
  wire \even_cwl.phy_ras_n[0]_i_2_n_0 ;
  wire \even_cwl.phy_we_n[0]_i_1_n_0 ;
  wire first_rdlvl_pat_r;
  wire first_rdlvl_pat_r_i_1_n_0;
  wire first_wrcal_pat_r;
  wire first_wrcal_pat_r_i_1_n_0;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_4_n_0 ;
  wire [1:1]\gen_rnk[0].mr2_r_reg[0]_106 ;
  wire init_calib_complete_reg_0;
  wire init_calib_complete_reg_rep__1;
  wire init_calib_complete_reg_rep__1_0;
  wire init_complete_r1;
  (* RTL_KEEP = "true" *) wire init_complete_r1_timing;
  wire init_complete_r2;
  wire init_complete_r_i_1_n_0;
  wire init_complete_r_reg_n_0;
  (* RTL_KEEP = "true" *) wire init_complete_r_timing;
  wire init_complete_r_timing_i_1_n_0;
  wire init_next_state042_out;
  wire [6:6]init_state_r;
  wire [6:0]init_state_r1;
  wire \init_state_r[0]_i_10_n_0 ;
  wire \init_state_r[0]_i_11_n_0 ;
  wire \init_state_r[0]_i_12_n_0 ;
  wire \init_state_r[0]_i_13_n_0 ;
  wire \init_state_r[0]_i_14_n_0 ;
  wire \init_state_r[0]_i_15_n_0 ;
  wire \init_state_r[0]_i_16_n_0 ;
  wire \init_state_r[0]_i_1_n_0 ;
  wire \init_state_r[0]_i_2_n_0 ;
  wire \init_state_r[0]_i_3_n_0 ;
  wire \init_state_r[0]_i_4_n_0 ;
  wire \init_state_r[0]_i_5_n_0 ;
  wire \init_state_r[0]_i_6_n_0 ;
  wire \init_state_r[0]_i_7_n_0 ;
  wire \init_state_r[0]_i_8_n_0 ;
  wire \init_state_r[0]_i_9_n_0 ;
  wire \init_state_r[1]_i_10_n_0 ;
  wire \init_state_r[1]_i_11_n_0 ;
  wire \init_state_r[1]_i_12_n_0 ;
  wire \init_state_r[1]_i_13_n_0 ;
  wire \init_state_r[1]_i_14_n_0 ;
  wire \init_state_r[1]_i_16_n_0 ;
  wire \init_state_r[1]_i_17_n_0 ;
  wire \init_state_r[1]_i_18_n_0 ;
  wire \init_state_r[1]_i_1_n_0 ;
  wire \init_state_r[1]_i_2_n_0 ;
  wire \init_state_r[1]_i_3_n_0 ;
  wire \init_state_r[1]_i_4_n_0 ;
  wire \init_state_r[1]_i_5_n_0 ;
  wire \init_state_r[1]_i_6_n_0 ;
  wire \init_state_r[1]_i_7_0 ;
  wire \init_state_r[1]_i_7_n_0 ;
  wire \init_state_r[1]_i_8_n_0 ;
  wire \init_state_r[1]_i_9_n_0 ;
  wire \init_state_r[2]_i_10_n_0 ;
  wire \init_state_r[2]_i_11_n_0 ;
  wire \init_state_r[2]_i_12_n_0 ;
  wire \init_state_r[2]_i_13_n_0 ;
  wire \init_state_r[2]_i_14_0 ;
  wire \init_state_r[2]_i_14_n_0 ;
  wire \init_state_r[2]_i_15_n_0 ;
  wire \init_state_r[2]_i_16_n_0 ;
  wire \init_state_r[2]_i_1_n_0 ;
  wire \init_state_r[2]_i_2_n_0 ;
  wire \init_state_r[2]_i_3_n_0 ;
  wire \init_state_r[2]_i_4_n_0 ;
  wire \init_state_r[2]_i_5_n_0 ;
  wire \init_state_r[2]_i_6_n_0 ;
  wire \init_state_r[2]_i_7_n_0 ;
  wire \init_state_r[2]_i_8_n_0 ;
  wire \init_state_r[3]_i_10_n_0 ;
  wire \init_state_r[3]_i_11_n_0 ;
  wire \init_state_r[3]_i_12_n_0 ;
  wire \init_state_r[3]_i_14_n_0 ;
  wire \init_state_r[3]_i_15_n_0 ;
  wire \init_state_r[3]_i_16_n_0 ;
  wire \init_state_r[3]_i_17_n_0 ;
  wire \init_state_r[3]_i_1_n_0 ;
  wire \init_state_r[3]_i_2_n_0 ;
  wire \init_state_r[3]_i_3_n_0 ;
  wire \init_state_r[3]_i_4_n_0 ;
  wire \init_state_r[3]_i_5_n_0 ;
  wire \init_state_r[3]_i_6_n_0 ;
  wire \init_state_r[3]_i_7_n_0 ;
  wire \init_state_r[3]_i_8_n_0 ;
  wire \init_state_r[3]_i_9_n_0 ;
  wire \init_state_r[4]_i_10_n_0 ;
  wire \init_state_r[4]_i_11_n_0 ;
  wire \init_state_r[4]_i_12_n_0 ;
  wire \init_state_r[4]_i_13_n_0 ;
  wire \init_state_r[4]_i_14_n_0 ;
  wire \init_state_r[4]_i_15_n_0 ;
  wire \init_state_r[4]_i_16_n_0 ;
  wire \init_state_r[4]_i_17_n_0 ;
  wire \init_state_r[4]_i_1_n_0 ;
  wire \init_state_r[4]_i_2_n_0 ;
  wire \init_state_r[4]_i_3_n_0 ;
  wire \init_state_r[4]_i_4_n_0 ;
  wire \init_state_r[4]_i_5_n_0 ;
  wire \init_state_r[4]_i_6_n_0 ;
  wire \init_state_r[4]_i_7_n_0 ;
  wire \init_state_r[4]_i_8_n_0 ;
  wire \init_state_r[4]_i_9_n_0 ;
  wire \init_state_r[5]_i_10_n_0 ;
  wire \init_state_r[5]_i_1_n_0 ;
  wire \init_state_r[5]_i_2_n_0 ;
  wire \init_state_r[5]_i_3_n_0 ;
  wire \init_state_r[5]_i_4_n_0 ;
  wire \init_state_r[5]_i_5_n_0 ;
  wire \init_state_r[5]_i_6_n_0 ;
  wire \init_state_r[5]_i_7_n_0 ;
  wire \init_state_r[5]_i_8_n_0 ;
  wire \init_state_r[5]_i_9_n_0 ;
  wire \init_state_r[6]_i_10_n_0 ;
  wire \init_state_r[6]_i_11_n_0 ;
  wire \init_state_r[6]_i_12_n_0 ;
  wire \init_state_r[6]_i_13_n_0 ;
  wire \init_state_r[6]_i_14_n_0 ;
  wire \init_state_r[6]_i_15_n_0 ;
  wire \init_state_r[6]_i_16_n_0 ;
  wire \init_state_r[6]_i_17_0 ;
  wire \init_state_r[6]_i_17_n_0 ;
  wire \init_state_r[6]_i_18_n_0 ;
  wire \init_state_r[6]_i_19_n_0 ;
  wire \init_state_r[6]_i_1_n_0 ;
  wire \init_state_r[6]_i_20_n_0 ;
  wire \init_state_r[6]_i_21_n_0 ;
  wire \init_state_r[6]_i_22_n_0 ;
  wire \init_state_r[6]_i_23_n_0 ;
  wire \init_state_r[6]_i_24_n_0 ;
  wire \init_state_r[6]_i_25_n_0 ;
  wire \init_state_r[6]_i_26_n_0 ;
  wire \init_state_r[6]_i_27_n_0 ;
  wire \init_state_r[6]_i_28_n_0 ;
  wire \init_state_r[6]_i_29_n_0 ;
  wire \init_state_r[6]_i_2_n_0 ;
  wire \init_state_r[6]_i_30_n_0 ;
  wire \init_state_r[6]_i_31_n_0 ;
  wire \init_state_r[6]_i_32_n_0 ;
  wire \init_state_r[6]_i_33_n_0 ;
  wire \init_state_r[6]_i_35_n_0 ;
  wire \init_state_r[6]_i_36_n_0 ;
  wire \init_state_r[6]_i_37_n_0 ;
  wire \init_state_r[6]_i_38_n_0 ;
  wire \init_state_r[6]_i_39_n_0 ;
  wire \init_state_r[6]_i_3_n_0 ;
  wire \init_state_r[6]_i_4_n_0 ;
  wire \init_state_r[6]_i_5_n_0 ;
  wire \init_state_r[6]_i_6_n_0 ;
  wire \init_state_r[6]_i_7_n_0 ;
  wire \init_state_r[6]_i_8_n_0 ;
  wire \init_state_r[6]_i_9_n_0 ;
  wire \init_state_r_reg[2]_i_9_n_0 ;
  wire \init_state_r_reg_n_0_[0] ;
  wire \init_state_r_reg_n_0_[1] ;
  wire \init_state_r_reg_n_0_[2] ;
  wire \init_state_r_reg_n_0_[3] ;
  wire \init_state_r_reg_n_0_[4] ;
  wire \init_state_r_reg_n_0_[5] ;
  wire [0:0]mc_cas_n;
  wire [1:0]mc_cmd;
  wire [0:0]mc_odt;
  wire [0:0]mc_ras_n;
  wire mc_wrdata_en;
  wire mem_init_done_r;
  wire mem_init_done_r0;
  wire mem_init_done_r_i_1_n_0;
  wire mem_init_done_r_i_2_n_0;
  wire [29:0]mem_out;
  wire mpr_rdlvl_start_i_1_n_0;
  wire mpr_rdlvl_start_i_2_n_0;
  wire mpr_rdlvl_start_reg_0;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire new_burst_r;
  wire num_reads;
  wire num_refresh0;
  wire \num_refresh[3]_i_1_n_0 ;
  wire \num_refresh[3]_i_4_n_0 ;
  wire \num_refresh[3]_i_5_n_0 ;
  wire \num_refresh[3]_i_6_n_0 ;
  wire \num_refresh[3]_i_7_n_0 ;
  wire \num_refresh[3]_i_8_n_0 ;
  wire [3:0]num_refresh_reg;
  wire \ocal_act_wait_cnt[3]_i_1_n_0 ;
  wire \ocal_act_wait_cnt[3]_i_3_n_0 ;
  wire \ocal_act_wait_cnt[3]_i_4_n_0 ;
  wire [3:0]ocal_act_wait_cnt_reg;
  wire [3:2]oclk_wr_cnt0__0;
  wire \oclk_wr_cnt[0]_i_1_n_0 ;
  wire \oclk_wr_cnt[1]_i_1_n_0 ;
  wire \oclk_wr_cnt[3]_i_1_n_0 ;
  wire \oclk_wr_cnt[3]_i_2_n_0 ;
  wire \oclk_wr_cnt[3]_i_4_n_0 ;
  wire [3:0]oclk_wr_cnt_reg;
  wire \one_rank.stg1_wr_done_i_1_n_0 ;
  wire \one_rank.stg1_wr_done_reg_n_0 ;
  wire [63:0]out_fifo;
  wire out_fifo_0;
  wire [31:0]out_fifo_1;
  wire [41:0]out_fifo_10;
  wire out_fifo_11;
  wire out_fifo_12;
  wire out_fifo_13;
  wire [1:0]out_fifo_14;
  wire out_fifo_2;
  wire out_fifo_3;
  wire [31:0]out_fifo_4;
  wire out_fifo_5;
  wire [3:0]out_fifo_6;
  wire [19:0]out_fifo_7;
  wire [0:0]out_fifo_8;
  wire out_fifo_9;
  wire [9:0]p_0_in__0;
  wire [8:0]p_0_in__0__0;
  wire [7:0]p_0_in__1;
  wire [3:0]p_0_in__2;
  wire [7:0]p_0_in__3;
  wire [3:0]p_0_in__4;
  wire [4:0]p_0_in__5;
  wire [3:0]p_0_in__6;
  wire [3:0]p_0_in__7;
  wire [3:0]p_0_in__8;
  wire p_121_in;
  wire [3:3]p_15_in;
  wire [63:12]p_2_out;
  wire [0:0]p_3_out;
  wire [4:3]phy_bank;
  wire [0:0]phy_cas_n;
  wire phy_control_i;
  wire phy_control_i_0;
  wire phy_control_i_1;
  wire phy_control_i_2;
  wire phy_control_i_3;
  wire phy_control_i_4;
  wire phy_control_i_5;
  wire [0:0]phy_cs_n;
  wire [20:0]phy_dout;
  wire [0:0]phy_ras_n;
  wire phy_read_calib;
  wire [0:0]phy_we_n;
  wire [63:12]phy_wrdata;
  wire phy_wrdata_en;
  wire phy_wrdata_en_r1;
  wire phy_wrdata_en_r10;
  wire pi_calib_done;
  wire pi_calib_done_r;
  wire pi_calib_done_r_i_1_n_0;
  wire pi_calib_rank_done_r;
  wire pi_dqs_found_all_bank;
  wire pi_dqs_found_done;
  wire pi_dqs_found_done_r1;
  wire pi_dqs_found_rank_done;
  wire pi_dqs_found_start_i_1_n_0;
  wire pi_dqs_found_start_i_2_n_0;
  wire pi_dqs_found_start_reg_0;
  (* async_reg = "true" *) wire pi_phase_locked_all_r1;
  wire pi_phase_locked_all_r1_reg_0;
  (* async_reg = "true" *) wire pi_phase_locked_all_r2;
  (* async_reg = "true" *) wire pi_phase_locked_all_r3;
  (* async_reg = "true" *) wire pi_phase_locked_all_r4;
  wire prbs_rdlvl_done_pulse0;
  wire prbs_rdlvl_done_pulse_reg_0;
  wire prech_done;
  wire \prech_done_dly_r_reg[15]_srl16_n_0 ;
  wire prech_done_pre;
  wire prech_pending_r;
  wire prech_pending_r_i_1_n_0;
  wire prech_pending_r_i_2_n_0;
  wire prech_pending_r_i_3_n_0;
  wire prech_pending_r_i_4_n_0;
  wire prech_pending_r_i_5_n_0;
  wire prech_pending_r_i_6_n_0;
  wire prech_req;
  wire prech_req_posedge_r0;
  wire prech_req_posedge_r_reg_0;
  wire prech_req_r;
  wire prech_req_r_i_2_n_0;
  wire pwron_ce_r;
  wire pwron_ce_r_i_1_n_0;
  wire pwron_ce_r_i_2_n_0;
  wire rdlvl_last_byte_done;
  wire rdlvl_last_byte_done_r;
  wire rdlvl_pi_incdec;
  wire rdlvl_prech_req;
  wire [14:14]rdlvl_start_dly0_r;
  wire \rdlvl_start_dly0_r_reg[13]_srl14_n_0 ;
  wire \rdlvl_start_dly0_r_reg[14]_0 ;
  wire rdlvl_start_pre;
  wire rdlvl_start_pre_i_1_n_0;
  wire rdlvl_stg1_done_r1;
  wire rdlvl_stg1_done_r1_reg_0;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_i_1_n_0;
  wire rdlvl_stg1_start_reg_0;
  wire read_calib_i_1_n_0;
  wire read_calib_i_2_n_0;
  wire reg_ctrl_cnt_r;
  wire \reg_ctrl_cnt_r[3]_i_1_n_0 ;
  wire [3:0]reg_ctrl_cnt_r_reg;
  wire reset_rd_addr_r1;
  wire \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ;
  wire stg1_wr_done;
  wire \stg1_wr_rd_cnt[0]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[1]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[2]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[3]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[3]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_3_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_4_n_0 ;
  wire \stg1_wr_rd_cnt[5]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[6]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[6]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[7]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[7]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_3_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_4_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_5_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_6_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_7_n_0 ;
  wire \stg1_wr_rd_cnt_reg[3]_0 ;
  wire \stg1_wr_rd_cnt_reg_n_0_[0] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[1] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[2] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[3] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[4] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[5] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[6] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[7] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[8] ;
  wire temp_lmr_done;
  wire \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ;
  wire \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ;
  wire wr_en_inferred__0_i_1_0;
  wire wr_en_inferred__0_i_1__0_0;
  wire \wr_ptr_timing_reg[0] ;
  wire \wr_ptr_timing_reg[0]_0 ;
  wire wr_victim_inc;
  wire wr_victim_inc_i_1_n_0;
  wire wr_victim_inc_i_2_n_0;
  wire wr_victim_inc_i_3_n_0;
  wire wr_victim_inc_i_4_n_0;
  wire [1:0]wrcal_pat_cnt;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_rd_wait_i_1_n_0;
  wire wrcal_reads;
  wire wrcal_reads02_out;
  wire \wrcal_reads[0]_i_1_n_0 ;
  wire \wrcal_reads[1]_i_1_n_0 ;
  wire \wrcal_reads[2]_i_1_n_0 ;
  wire \wrcal_reads[3]_i_1_n_0 ;
  wire \wrcal_reads[4]_i_1_n_0 ;
  wire \wrcal_reads[5]_i_1_n_0 ;
  wire \wrcal_reads[6]_i_1_n_0 ;
  wire \wrcal_reads[7]_i_2_n_0 ;
  wire \wrcal_reads[7]_i_3_n_0 ;
  wire \wrcal_reads[7]_i_4_n_0 ;
  wire \wrcal_reads[7]_i_5_n_0 ;
  wire \wrcal_reads[7]_i_6_n_0 ;
  wire \wrcal_reads_reg_n_0_[0] ;
  wire \wrcal_reads_reg_n_0_[1] ;
  wire \wrcal_reads_reg_n_0_[2] ;
  wire \wrcal_reads_reg_n_0_[3] ;
  wire \wrcal_reads_reg_n_0_[4] ;
  wire \wrcal_reads_reg_n_0_[5] ;
  wire \wrcal_reads_reg_n_0_[6] ;
  wire \wrcal_reads_reg_n_0_[7] ;
  wire [5:5]wrcal_start_dly_r;
  wire \wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ;
  wire \wrcal_start_dly_r_reg[4]_srl5_n_0 ;
  wire wrcal_start_i_1_n_0;
  wire wrcal_start_reg_0;
  wire [3:3]wrcal_wr_cnt0__0;
  wire \wrcal_wr_cnt[0]_i_1_n_0 ;
  wire \wrcal_wr_cnt[1]_i_1_n_0 ;
  wire \wrcal_wr_cnt[2]_i_1_n_0 ;
  wire \wrcal_wr_cnt[3]_i_1_n_0 ;
  wire \wrcal_wr_cnt[3]_i_2_n_0 ;
  wire \wrcal_wr_cnt[3]_i_4_n_0 ;
  wire [3:0]wrcal_wr_cnt_reg;
  wire [1:0]wrdata_pat_cnt;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0 ;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1_n_0 ;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ;
  wire \wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ;
  wire \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ;
  wire \wrdqen_div2.phy_wrdata_en_r1_i_4_n_0 ;
  wire \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0 ;
  wire \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0 ;
  wire \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0 ;
  wire \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0 ;
  wire [31:0]\write_buffer.wr_buf_out_data_reg[53] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  wire [31:0]\write_buffer.wr_buf_out_data_reg[62]_0 ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  wire wrlvl_byte_redo;
  wire wrlvl_final_if_rst;
  wire wrlvl_final_if_rst_i_1_n_0;
  wire wrlvl_final_if_rst_i_2_n_0;
  wire wrlvl_odt;

  assign out = init_complete_r1_timing;
  LUT6 #(
    .INIT(64'h0000000E00000000)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_1 
       (.I0(\calib_cmd[2]_i_1_n_0 ),
        .I1(\DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ),
        .I2(\DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ),
        .I3(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ),
        .I4(\DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ),
        .I5(\DDR3_1rank.phy_int_cs_n[0]_i_6_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_2 
       (.I0(\wrcal_reads[7]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(init_state_r),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_3 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_4 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hAABABAAA)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_5 
       (.I0(temp_lmr_done),
        .I1(mpr_rdlvl_start_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020202)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_6 
       (.I0(\DDR3_1rank.phy_int_cs_n[0]_i_7_n_0 ),
        .I1(\num_refresh[3]_i_6_n_0 ),
        .I2(\num_refresh[3]_i_8_n_0 ),
        .I3(\init_state_r[5]_i_2_n_0 ),
        .I4(\DDR3_1rank.phy_int_cs_n[0]_i_8_n_0 ),
        .I5(\num_refresh[3]_i_5_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7F7F7FFFFF7)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_7 
       (.I0(\wrcal_reads[7]_i_4_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_8 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_8_n_0 ));
  FDSE \DDR3_1rank.phy_int_cs_n_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\DDR3_1rank.phy_int_cs_n[0]_i_1_n_0 ),
        .Q(phy_cs_n),
        .S(\complex_num_reads_dec_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF32)) 
    \back_to_back_reads_2_1.num_reads[0]_i_1 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I3(num_reads),
        .I4(\back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ),
        .I5(\complex_row1_rd_cnt_reg[0]_0 ),
        .O(\back_to_back_reads_2_1.num_reads[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF98)) 
    \back_to_back_reads_2_1.num_reads[1]_i_1 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I3(num_reads),
        .I4(\back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ),
        .I5(\complex_row1_rd_cnt_reg[0]_0 ),
        .O(\back_to_back_reads_2_1.num_reads[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFE0)) 
    \back_to_back_reads_2_1.num_reads[2]_i_1 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I3(num_reads),
        .I4(\back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ),
        .I5(\complex_row1_rd_cnt_reg[0]_0 ),
        .O(\back_to_back_reads_2_1.num_reads[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \back_to_back_reads_2_1.num_reads[2]_i_2 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(prech_req_r_i_2_n_0),
        .O(num_reads));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \back_to_back_reads_2_1.num_reads[2]_i_3 
       (.I0(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ));
  FDRE \back_to_back_reads_2_1.num_reads_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\back_to_back_reads_2_1.num_reads[0]_i_1_n_0 ),
        .Q(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \back_to_back_reads_2_1.num_reads_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\back_to_back_reads_2_1.num_reads[1]_i_1_n_0 ),
        .Q(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \back_to_back_reads_2_1.num_reads_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\back_to_back_reads_2_1.num_reads[2]_i_1_n_0 ),
        .Q(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h000000AB)) 
    burst_addr_r_i_1
       (.I0(burst_addr_r_i_2_n_0),
        .I1(p_15_in),
        .I2(\calib_cmd[2]_i_1_n_0 ),
        .I3(burst_addr_r_reg_0),
        .I4(\complex_num_writes_dec_reg[1]_0 ),
        .O(burst_addr_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF11FF1D)) 
    burst_addr_r_i_2
       (.I0(read_calib_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\wrdqen_div2.phy_wrdata_en_r1_i_4_n_0 ),
        .I4(\wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ),
        .I5(burst_addr_r_i_3_n_0),
        .O(burst_addr_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000040000200D)) 
    burst_addr_r_i_3
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(burst_addr_r_i_3_n_0));
  FDRE burst_addr_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(burst_addr_r_i_1_n_0),
        .Q(p_15_in),
        .R(1'b0));
  FDRE \calib_cke_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(cnt_pwron_cke_done_r_reg_0),
        .Q(calib_cke),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \calib_cmd[0]_i_1 
       (.I0(\calib_cmd[2]_i_1_n_0 ),
        .O(\calib_cmd[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8AAA8AAA8A8A)) 
    \calib_cmd[1]_i_1 
       (.I0(new_burst_r),
        .I1(address_w[12]),
        .I2(\calib_cmd[1]_i_2_n_0 ),
        .I3(rdlvl_pi_incdec),
        .I4(\calib_cmd[1]_i_3_n_0 ),
        .I5(\calib_cmd[1]_i_4_n_0 ),
        .O(\calib_cmd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEBFFFFFDF7)) 
    \calib_cmd[1]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\calib_cmd[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \calib_cmd[1]_i_3 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(init_state_r),
        .I4(\init_state_r[1]_i_3_n_0 ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\calib_cmd[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \calib_cmd[1]_i_4 
       (.I0(\wrcal_reads[7]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\calib_cmd[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \calib_cmd[2]_i_1 
       (.I0(\calib_cmd[1]_i_1_n_0 ),
        .I1(phy_wrdata_en_r10),
        .O(\calib_cmd[2]_i_1_n_0 ));
  FDRE \calib_cmd_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_cmd[0]_i_1_n_0 ),
        .Q(calib_cmd[0]),
        .R(1'b0));
  FDRE \calib_cmd_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_cmd[1]_i_1_n_0 ),
        .Q(calib_cmd[1]),
        .R(1'b0));
  FDRE \calib_cmd_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_cmd[2]_i_1_n_0 ),
        .Q(calib_cmd[2]),
        .R(1'b0));
  FDRE calib_ctl_wren_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_121_in),
        .Q(calib_ctl_wren_reg_0),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \calib_data_offset_0[5]_i_1 
       (.I0(pi_calib_done),
        .I1(\calib_cmd[1]_i_1_n_0 ),
        .O(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[0]_0 ),
        .Q(calib_data_offset_0[0]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[1]_0 ),
        .Q(calib_data_offset_0[1]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[2]_0 ),
        .Q(calib_data_offset_0[2]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[3]_0 ),
        .Q(calib_data_offset_0[3]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[4]_0 ),
        .Q(calib_data_offset_0[4]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[5]_0 ),
        .Q(calib_data_offset_0[5]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \calib_odt[0]_i_1 
       (.I0(\calib_odt[0]_i_2_n_0 ),
        .I1(\calib_odt[0]_i_3_n_0 ),
        .I2(\calib_odt[0]_i_4_n_0 ),
        .I3(\gen_rnk[0].mr2_r_reg[0]_106 ),
        .I4(\complex_num_writes_dec_reg[1]_0 ),
        .O(\calib_odt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h44444044)) 
    \calib_odt[0]_i_2 
       (.I0(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ),
        .O(\calib_odt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2000)) 
    \calib_odt[0]_i_3 
       (.I0(\wrcal_reads[7]_i_4_n_0 ),
        .I1(mem_init_done_r_i_2_n_0),
        .I2(\init_state_r[5]_i_2_n_0 ),
        .I3(wrlvl_odt),
        .I4(complex_odt_ext),
        .I5(complex_ocal_odt_ext),
        .O(\calib_odt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0145)) 
    \calib_odt[0]_i_4 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(complex_ocal_odt_ext_i_2_n_0),
        .I3(\wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ),
        .I4(stg1_wr_done),
        .I5(\complex_address[9]_i_2_n_0 ),
        .O(\calib_odt[0]_i_4_n_0 ));
  FDRE \calib_odt_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_odt[0]_i_1_n_0 ),
        .Q(calib_odt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \calib_seq[0]_i_1 
       (.I0(cnt_pwron_cke_done_r_reg_0),
        .I1(Q),
        .I2(PHYCTLWD[9]),
        .O(\calib_seq[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \calib_seq[1]_i_1 
       (.I0(PHYCTLWD[9]),
        .I1(Q),
        .I2(cnt_pwron_cke_done_r_reg_0),
        .I3(PHYCTLWD[10]),
        .O(\calib_seq[1]_i_1_n_0 ));
  FDRE \calib_seq_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_seq[0]_i_1_n_0 ),
        .Q(PHYCTLWD[9]),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \calib_seq_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_seq[1]_i_1_n_0 ),
        .Q(PHYCTLWD[10]),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT1 #(
    .INIT(2'h1)) 
    calib_wrdata_en_i_1
       (.I0(calib_wrdata_en_i_2_n_0),
        .O(phy_wrdata_en));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h1)) 
    calib_wrdata_en_i_2
       (.I0(phy_wrdata_en_r1),
        .I1(phy_wrdata_en_r10),
        .O(calib_wrdata_en_i_2_n_0));
  FDRE calib_wrdata_en_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(phy_wrdata_en),
        .Q(calib_wrdata_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    cnt_cmd_done_m7_r_i_1
       (.I0(cnt_cmd_done_m7_r_i_2_n_0),
        .I1(\cnt_cmd_r_reg_n_0_[2] ),
        .I2(\cnt_cmd_r_reg_n_0_[6] ),
        .I3(\cnt_cmd_r_reg_n_0_[1] ),
        .I4(\cnt_cmd_r_reg_n_0_[0] ),
        .O(cnt_cmd_done_m7_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    cnt_cmd_done_m7_r_i_2
       (.I0(\cnt_cmd_r_reg_n_0_[4] ),
        .I1(\cnt_cmd_r_reg_n_0_[3] ),
        .I2(\cnt_cmd_r_reg_n_0_[5] ),
        .O(cnt_cmd_done_m7_r_i_2_n_0));
  FDRE cnt_cmd_done_m7_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(cnt_cmd_done_m7_r_i_1_n_0),
        .Q(cnt_cmd_done_m7_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    cnt_cmd_done_r_i_1
       (.I0(\cnt_cmd_r_reg_n_0_[6] ),
        .I1(\cnt_cmd_r[6]_i_4_n_0 ),
        .I2(\cnt_cmd_r_reg_n_0_[4] ),
        .I3(\cnt_cmd_r_reg_n_0_[3] ),
        .I4(\cnt_cmd_r_reg_n_0_[5] ),
        .O(cnt_cmd_done_r_i_1_n_0));
  FDRE cnt_cmd_done_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(cnt_cmd_done_r_i_1_n_0),
        .Q(cnt_cmd_done_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_cmd_r[0]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[0] ),
        .O(\cnt_cmd_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_cmd_r[1]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[0] ),
        .I1(\cnt_cmd_r_reg_n_0_[1] ),
        .O(\cnt_cmd_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_cmd_r[2]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[2] ),
        .I1(\cnt_cmd_r_reg_n_0_[0] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .O(\cnt_cmd_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_cmd_r[3]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[3] ),
        .I1(\cnt_cmd_r_reg_n_0_[2] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .I3(\cnt_cmd_r_reg_n_0_[0] ),
        .O(\cnt_cmd_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_cmd_r[4]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[4] ),
        .I1(\cnt_cmd_r_reg_n_0_[3] ),
        .I2(\cnt_cmd_r_reg_n_0_[0] ),
        .I3(\cnt_cmd_r_reg_n_0_[1] ),
        .I4(\cnt_cmd_r_reg_n_0_[2] ),
        .O(\cnt_cmd_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_cmd_r[5]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[5] ),
        .I1(\cnt_cmd_r_reg_n_0_[3] ),
        .I2(\cnt_cmd_r_reg_n_0_[4] ),
        .I3(\cnt_cmd_r_reg_n_0_[0] ),
        .I4(\cnt_cmd_r_reg_n_0_[1] ),
        .I5(\cnt_cmd_r_reg_n_0_[2] ),
        .O(\cnt_cmd_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cnt_cmd_r[6]_i_1 
       (.I0(init_state_r),
        .I1(\cnt_cmd_r[6]_i_3_n_0 ),
        .O(\cnt_cmd_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_cmd_r[6]_i_2 
       (.I0(\cnt_cmd_r_reg_n_0_[6] ),
        .I1(\cnt_cmd_r[6]_i_4_n_0 ),
        .I2(\cnt_cmd_r_reg_n_0_[4] ),
        .I3(\cnt_cmd_r_reg_n_0_[3] ),
        .I4(\cnt_cmd_r_reg_n_0_[5] ),
        .O(\cnt_cmd_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDF7EDD3ACC3FD93)) 
    \cnt_cmd_r[6]_i_3 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\cnt_cmd_r[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cnt_cmd_r[6]_i_4 
       (.I0(\cnt_cmd_r_reg_n_0_[0] ),
        .I1(\cnt_cmd_r_reg_n_0_[1] ),
        .I2(\cnt_cmd_r_reg_n_0_[2] ),
        .O(\cnt_cmd_r[6]_i_4_n_0 ));
  FDRE \cnt_cmd_r_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\cnt_cmd_r[0]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[0] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\cnt_cmd_r[1]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[1] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\cnt_cmd_r[2]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[2] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\cnt_cmd_r[3]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[3] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\cnt_cmd_r[4]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[4] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\cnt_cmd_r[5]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[5] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[6] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\cnt_cmd_r[6]_i_2_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[6] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    cnt_dllk_zqinit_done_r_i_1
       (.I0(cnt_dllk_zqinit_done_r),
        .I1(cnt_dllk_zqinit_r_reg[6]),
        .I2(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .I3(cnt_dllk_zqinit_r_reg[7]),
        .O(cnt_dllk_zqinit_done_r_i_1_n_0));
  FDRE cnt_dllk_zqinit_done_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(cnt_dllk_zqinit_done_r_i_1_n_0),
        .Q(cnt_dllk_zqinit_done_r),
        .R(cnt_dllk_zqinit_r));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_dllk_zqinit_r[0]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_dllk_zqinit_r[1]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[0]),
        .I1(cnt_dllk_zqinit_r_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_dllk_zqinit_r[2]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[2]),
        .I1(cnt_dllk_zqinit_r_reg[1]),
        .I2(cnt_dllk_zqinit_r_reg[0]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_dllk_zqinit_r[3]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[3]),
        .I1(cnt_dllk_zqinit_r_reg[0]),
        .I2(cnt_dllk_zqinit_r_reg[1]),
        .I3(cnt_dllk_zqinit_r_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_dllk_zqinit_r[4]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[4]),
        .I1(cnt_dllk_zqinit_r_reg[2]),
        .I2(cnt_dllk_zqinit_r_reg[1]),
        .I3(cnt_dllk_zqinit_r_reg[0]),
        .I4(cnt_dllk_zqinit_r_reg[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_dllk_zqinit_r[5]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[5]),
        .I1(cnt_dllk_zqinit_r_reg[3]),
        .I2(cnt_dllk_zqinit_r_reg[0]),
        .I3(cnt_dllk_zqinit_r_reg[1]),
        .I4(cnt_dllk_zqinit_r_reg[2]),
        .I5(cnt_dllk_zqinit_r_reg[4]),
        .O(p_0_in__3[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_dllk_zqinit_r[6]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[6]),
        .I1(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .O(p_0_in__3[6]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \cnt_dllk_zqinit_r[7]_i_1 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(cnt_dllk_zqinit_r));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_dllk_zqinit_r[7]_i_2 
       (.I0(cnt_dllk_zqinit_r_reg[7]),
        .I1(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .I2(cnt_dllk_zqinit_r_reg[6]),
        .O(p_0_in__3[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt_dllk_zqinit_r[7]_i_3 
       (.I0(cnt_dllk_zqinit_r_reg[5]),
        .I1(cnt_dllk_zqinit_r_reg[3]),
        .I2(cnt_dllk_zqinit_r_reg[0]),
        .I3(cnt_dllk_zqinit_r_reg[1]),
        .I4(cnt_dllk_zqinit_r_reg[2]),
        .I5(cnt_dllk_zqinit_r_reg[4]),
        .O(\cnt_dllk_zqinit_r[7]_i_3_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__3[0]),
        .Q(cnt_dllk_zqinit_r_reg[0]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__3[1]),
        .Q(cnt_dllk_zqinit_r_reg[1]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__3[2]),
        .Q(cnt_dllk_zqinit_r_reg[2]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__3[3]),
        .Q(cnt_dllk_zqinit_r_reg[3]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__3[4]),
        .Q(cnt_dllk_zqinit_r_reg[4]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__3[5]),
        .Q(cnt_dllk_zqinit_r_reg[5]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[6] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__3[6]),
        .Q(cnt_dllk_zqinit_r_reg[6]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[7] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__3[7]),
        .Q(cnt_dllk_zqinit_r_reg[7]),
        .R(cnt_dllk_zqinit_r));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    cnt_init_af_done_r_i_1
       (.I0(cnt_init_af_done_r),
        .I1(cnt_init_mr_r1),
        .I2(cnt_init_af_r[1]),
        .I3(cnt_init_af_r[0]),
        .I4(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .O(cnt_init_af_done_r_i_1_n_0));
  FDRE cnt_init_af_done_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(cnt_init_af_done_r_i_1_n_0),
        .Q(cnt_init_af_done_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \cnt_init_af_r[0]_i_1 
       (.I0(cnt_init_af_r[0]),
        .I1(cnt_init_mr_r1),
        .I2(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .O(\cnt_init_af_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \cnt_init_af_r[1]_i_1 
       (.I0(cnt_init_af_r[1]),
        .I1(cnt_init_mr_r1),
        .I2(cnt_init_af_r[0]),
        .I3(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .O(\cnt_init_af_r[1]_i_1_n_0 ));
  FDRE \cnt_init_af_r_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\cnt_init_af_r[0]_i_1_n_0 ),
        .Q(cnt_init_af_r[0]),
        .R(1'b0));
  FDRE \cnt_init_af_r_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\cnt_init_af_r[1]_i_1_n_0 ),
        .Q(cnt_init_af_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000E222)) 
    cnt_init_mr_done_r_i_1
       (.I0(cnt_init_mr_done_r),
        .I1(temp_lmr_done),
        .I2(cnt_init_mr_r[1]),
        .I3(cnt_init_mr_r[0]),
        .I4(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .I5(cnt_init_mr_r1),
        .O(cnt_init_mr_done_r_i_1_n_0));
  FDRE cnt_init_mr_done_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(cnt_init_mr_done_r_i_1_n_0),
        .Q(cnt_init_mr_done_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \cnt_init_mr_r[0]_i_1 
       (.I0(cnt_init_mr_r[0]),
        .I1(temp_lmr_done),
        .I2(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .I3(cnt_init_mr_r1),
        .O(\cnt_init_mr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h0000006A)) 
    \cnt_init_mr_r[1]_i_1 
       (.I0(cnt_init_mr_r[1]),
        .I1(temp_lmr_done),
        .I2(cnt_init_mr_r[0]),
        .I3(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .I4(cnt_init_mr_r1),
        .O(\cnt_init_mr_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \cnt_init_mr_r[1]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_4_n_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(temp_lmr_done));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_init_mr_r[1]_i_3 
       (.I0(\num_refresh[3]_i_8_n_0 ),
        .I1(mem_init_done_r),
        .O(cnt_init_mr_r1));
  FDRE \cnt_init_mr_r_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\cnt_init_mr_r[0]_i_1_n_0 ),
        .Q(cnt_init_mr_r[0]),
        .R(1'b0));
  FDRE \cnt_init_mr_r_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\cnt_init_mr_r[1]_i_1_n_0 ),
        .Q(cnt_init_mr_r[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cnt_init_pre_wait_done_r_i_1
       (.I0(cnt_init_pre_wait_done_r),
        .I1(cnt_init_pre_wait_r_reg[6]),
        .I2(cnt_init_pre_wait_r_reg[7]),
        .I3(cnt_init_pre_wait_done_r_i_2_n_0),
        .O(cnt_init_pre_wait_done_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8888888)) 
    cnt_init_pre_wait_done_r_i_2
       (.I0(cnt_init_pre_wait_r_reg[5]),
        .I1(cnt_init_pre_wait_r_reg[3]),
        .I2(cnt_init_pre_wait_r_reg[0]),
        .I3(cnt_init_pre_wait_r_reg[1]),
        .I4(cnt_init_pre_wait_r_reg[2]),
        .I5(cnt_init_pre_wait_r_reg[4]),
        .O(cnt_init_pre_wait_done_r_i_2_n_0));
  FDRE cnt_init_pre_wait_done_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(cnt_init_pre_wait_done_r_i_1_n_0),
        .Q(cnt_init_pre_wait_done_r),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_init_pre_wait_r[0]_i_1 
       (.I0(cnt_init_pre_wait_r_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_init_pre_wait_r[1]_i_1 
       (.I0(cnt_init_pre_wait_r_reg[0]),
        .I1(cnt_init_pre_wait_r_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_init_pre_wait_r[2]_i_1 
       (.I0(cnt_init_pre_wait_r_reg[2]),
        .I1(cnt_init_pre_wait_r_reg[1]),
        .I2(cnt_init_pre_wait_r_reg[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_init_pre_wait_r[3]_i_1 
       (.I0(cnt_init_pre_wait_r_reg[3]),
        .I1(cnt_init_pre_wait_r_reg[0]),
        .I2(cnt_init_pre_wait_r_reg[1]),
        .I3(cnt_init_pre_wait_r_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_init_pre_wait_r[4]_i_1 
       (.I0(cnt_init_pre_wait_r_reg[4]),
        .I1(cnt_init_pre_wait_r_reg[2]),
        .I2(cnt_init_pre_wait_r_reg[1]),
        .I3(cnt_init_pre_wait_r_reg[0]),
        .I4(cnt_init_pre_wait_r_reg[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_init_pre_wait_r[5]_i_1 
       (.I0(cnt_init_pre_wait_r_reg[5]),
        .I1(cnt_init_pre_wait_r_reg[4]),
        .I2(cnt_init_pre_wait_r_reg[3]),
        .I3(cnt_init_pre_wait_r_reg[0]),
        .I4(cnt_init_pre_wait_r_reg[1]),
        .I5(cnt_init_pre_wait_r_reg[2]),
        .O(p_0_in__1[5]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_init_pre_wait_r[6]_i_1 
       (.I0(cnt_init_pre_wait_r_reg[6]),
        .I1(\cnt_init_pre_wait_r[7]_i_3_n_0 ),
        .I2(cnt_init_pre_wait_r_reg[3]),
        .I3(cnt_init_pre_wait_r_reg[4]),
        .I4(cnt_init_pre_wait_r_reg[5]),
        .O(p_0_in__1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_init_pre_wait_r[7]_i_1 
       (.I0(cnt_pwron_cke_done_r_reg_0),
        .O(clear));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_init_pre_wait_r[7]_i_2 
       (.I0(cnt_init_pre_wait_r_reg[7]),
        .I1(cnt_init_pre_wait_r_reg[5]),
        .I2(cnt_init_pre_wait_r_reg[4]),
        .I3(cnt_init_pre_wait_r_reg[3]),
        .I4(\cnt_init_pre_wait_r[7]_i_3_n_0 ),
        .I5(cnt_init_pre_wait_r_reg[6]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cnt_init_pre_wait_r[7]_i_3 
       (.I0(cnt_init_pre_wait_r_reg[2]),
        .I1(cnt_init_pre_wait_r_reg[1]),
        .I2(cnt_init_pre_wait_r_reg[0]),
        .O(\cnt_init_pre_wait_r[7]_i_3_n_0 ));
  FDRE \cnt_init_pre_wait_r_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(cnt_init_pre_wait_r_reg[0]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(cnt_init_pre_wait_r_reg[1]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(cnt_init_pre_wait_r_reg[2]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(cnt_init_pre_wait_r_reg[3]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(cnt_init_pre_wait_r_reg[4]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(cnt_init_pre_wait_r_reg[5]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[6] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(cnt_init_pre_wait_r_reg[6]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[7] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(cnt_init_pre_wait_r_reg[7]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_pwron_ce_r[0]_i_1 
       (.I0(cnt_pwron_ce_r_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_ce_r[1]_i_1 
       (.I0(cnt_pwron_ce_r_reg[0]),
        .I1(cnt_pwron_ce_r_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_ce_r[2]_i_1 
       (.I0(cnt_pwron_ce_r_reg[2]),
        .I1(cnt_pwron_ce_r_reg[1]),
        .I2(cnt_pwron_ce_r_reg[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_ce_r[3]_i_1 
       (.I0(cnt_pwron_ce_r_reg[3]),
        .I1(cnt_pwron_ce_r_reg[0]),
        .I2(cnt_pwron_ce_r_reg[1]),
        .I3(cnt_pwron_ce_r_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_ce_r[4]_i_1 
       (.I0(cnt_pwron_ce_r_reg[4]),
        .I1(cnt_pwron_ce_r_reg[2]),
        .I2(cnt_pwron_ce_r_reg[1]),
        .I3(cnt_pwron_ce_r_reg[0]),
        .I4(cnt_pwron_ce_r_reg[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_pwron_ce_r[5]_i_1 
       (.I0(cnt_pwron_ce_r_reg[5]),
        .I1(cnt_pwron_ce_r_reg[3]),
        .I2(cnt_pwron_ce_r_reg[0]),
        .I3(cnt_pwron_ce_r_reg[1]),
        .I4(cnt_pwron_ce_r_reg[2]),
        .I5(cnt_pwron_ce_r_reg[4]),
        .O(p_0_in__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_ce_r[6]_i_1 
       (.I0(cnt_pwron_ce_r_reg[6]),
        .I1(pwron_ce_r_i_2_n_0),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_ce_r[7]_i_1 
       (.I0(cnt_pwron_ce_r_reg[7]),
        .I1(pwron_ce_r_i_2_n_0),
        .I2(cnt_pwron_ce_r_reg[6]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_ce_r[8]_i_1 
       (.I0(cnt_pwron_ce_r_reg[8]),
        .I1(cnt_pwron_ce_r_reg[6]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg[7]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_ce_r[9]_i_1 
       (.I0(cnt_pwron_ce_r_reg[9]),
        .I1(cnt_pwron_ce_r_reg[7]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg[6]),
        .I4(cnt_pwron_ce_r_reg[8]),
        .O(p_0_in__0[9]));
  FDRE \cnt_pwron_ce_r_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(cnt_pwron_ce_r_reg[0]),
        .R(\cnt_pwron_ce_r_reg[9]_0 [0]));
  FDRE \cnt_pwron_ce_r_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(cnt_pwron_ce_r_reg[1]),
        .R(\cnt_pwron_ce_r_reg[9]_0 [0]));
  FDRE \cnt_pwron_ce_r_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(cnt_pwron_ce_r_reg[2]),
        .R(\cnt_pwron_ce_r_reg[9]_0 [0]));
  FDRE \cnt_pwron_ce_r_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(cnt_pwron_ce_r_reg[3]),
        .R(\cnt_pwron_ce_r_reg[9]_0 [1]));
  FDRE \cnt_pwron_ce_r_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(cnt_pwron_ce_r_reg[4]),
        .R(\cnt_pwron_ce_r_reg[9]_0 [1]));
  FDRE \cnt_pwron_ce_r_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(cnt_pwron_ce_r_reg[5]),
        .R(\cnt_pwron_ce_r_reg[9]_0 [1]));
  FDRE \cnt_pwron_ce_r_reg[6] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(cnt_pwron_ce_r_reg[6]),
        .R(\cnt_pwron_ce_r_reg[9]_0 [1]));
  FDRE \cnt_pwron_ce_r_reg[7] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(cnt_pwron_ce_r_reg[7]),
        .R(\cnt_pwron_ce_r_reg[9]_0 [2]));
  FDRE \cnt_pwron_ce_r_reg[8] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(cnt_pwron_ce_r_reg[8]),
        .R(\cnt_pwron_ce_r_reg[9]_0 [2]));
  FDRE \cnt_pwron_ce_r_reg[9] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(cnt_pwron_ce_r_reg[9]),
        .R(\cnt_pwron_ce_r_reg[9]_0 [3]));
  LUT5 #(
    .INIT(32'h0000F200)) 
    cnt_pwron_cke_done_r_i_1
       (.I0(cnt_pwron_cke_done_r_i_2_n_0),
        .I1(cnt_pwron_cke_done_r_i_3_n_0),
        .I2(cnt_pwron_cke_done_r_reg_0),
        .I3(Q),
        .I4(\complex_num_writes_dec_reg[1]_0 ),
        .O(cnt_pwron_cke_done_r_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    cnt_pwron_cke_done_r_i_2
       (.I0(cnt_pwron_r_reg[3]),
        .I1(cnt_pwron_r_reg[8]),
        .I2(cnt_pwron_r_reg[5]),
        .O(cnt_pwron_cke_done_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    cnt_pwron_cke_done_r_i_3
       (.I0(cnt_pwron_r_reg[1]),
        .I1(cnt_pwron_r_reg[0]),
        .I2(cnt_pwron_r_reg[6]),
        .I3(cnt_pwron_r_reg[7]),
        .I4(cnt_pwron_r_reg[2]),
        .I5(cnt_pwron_r_reg[4]),
        .O(cnt_pwron_cke_done_r_i_3_n_0));
  FDRE cnt_pwron_cke_done_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(cnt_pwron_cke_done_r_i_1_n_0),
        .Q(cnt_pwron_cke_done_r_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_pwron_r[0]_i_1 
       (.I0(cnt_pwron_r_reg[0]),
        .O(p_0_in__0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_r[1]_i_1 
       (.I0(cnt_pwron_r_reg[0]),
        .I1(cnt_pwron_r_reg[1]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_r[2]_i_1 
       (.I0(cnt_pwron_r_reg[2]),
        .I1(cnt_pwron_r_reg[1]),
        .I2(cnt_pwron_r_reg[0]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_r[3]_i_1 
       (.I0(cnt_pwron_r_reg[3]),
        .I1(cnt_pwron_r_reg[0]),
        .I2(cnt_pwron_r_reg[1]),
        .I3(cnt_pwron_r_reg[2]),
        .O(p_0_in__0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_r[4]_i_1 
       (.I0(cnt_pwron_r_reg[4]),
        .I1(cnt_pwron_r_reg[3]),
        .I2(cnt_pwron_r_reg[2]),
        .I3(cnt_pwron_r_reg[1]),
        .I4(cnt_pwron_r_reg[0]),
        .O(p_0_in__0__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_pwron_r[5]_i_1 
       (.I0(cnt_pwron_r_reg[5]),
        .I1(cnt_pwron_r_reg[0]),
        .I2(cnt_pwron_r_reg[1]),
        .I3(cnt_pwron_r_reg[2]),
        .I4(cnt_pwron_r_reg[3]),
        .I5(cnt_pwron_r_reg[4]),
        .O(p_0_in__0__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_r[6]_i_1 
       (.I0(cnt_pwron_r_reg[6]),
        .I1(\cnt_pwron_r[8]_i_2_n_0 ),
        .O(p_0_in__0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_r[7]_i_1 
       (.I0(cnt_pwron_r_reg[7]),
        .I1(\cnt_pwron_r[8]_i_2_n_0 ),
        .I2(cnt_pwron_r_reg[6]),
        .O(p_0_in__0__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_r[8]_i_1 
       (.I0(cnt_pwron_r_reg[8]),
        .I1(cnt_pwron_r_reg[6]),
        .I2(\cnt_pwron_r[8]_i_2_n_0 ),
        .I3(cnt_pwron_r_reg[7]),
        .O(p_0_in__0__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt_pwron_r[8]_i_2 
       (.I0(cnt_pwron_r_reg[5]),
        .I1(cnt_pwron_r_reg[0]),
        .I2(cnt_pwron_r_reg[1]),
        .I3(cnt_pwron_r_reg[2]),
        .I4(cnt_pwron_r_reg[3]),
        .I5(cnt_pwron_r_reg[4]),
        .O(\cnt_pwron_r[8]_i_2_n_0 ));
  FDRE \cnt_pwron_r_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[0]),
        .Q(cnt_pwron_r_reg[0]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[1]),
        .Q(cnt_pwron_r_reg[1]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[2]),
        .Q(cnt_pwron_r_reg[2]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[3]),
        .Q(cnt_pwron_r_reg[3]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[4]),
        .Q(cnt_pwron_r_reg[4]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[5]),
        .Q(cnt_pwron_r_reg[5]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[6] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[6]),
        .Q(cnt_pwron_r_reg[6]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[7] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[7]),
        .Q(cnt_pwron_r_reg[7]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[8] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[8]),
        .Q(cnt_pwron_r_reg[8]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2FEA2A2)) 
    \complex_address[9]_i_1 
       (.I0(\complex_address[9]_i_2_n_0 ),
        .I1(init_state_r1[2]),
        .I2(\complex_address[9]_i_3_n_0 ),
        .I3(\init_state_r[4]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .I5(\init_state_r[1]_i_3_n_0 ),
        .O(complex_address0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \complex_address[9]_i_2 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .O(\complex_address[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \complex_address[9]_i_3 
       (.I0(init_state_r1[6]),
        .I1(init_state_r1[4]),
        .I2(init_state_r1[3]),
        .I3(init_state_r1[5]),
        .I4(init_state_r1[1]),
        .I5(init_state_r1[0]),
        .O(\complex_address[9]_i_3_n_0 ));
  FDRE \complex_address_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .Q(\complex_address_reg_n_0_[0] ),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE \complex_address_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .Q(\complex_address_reg_n_0_[1] ),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE \complex_address_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .Q(\complex_address_reg_n_0_[2] ),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE \complex_address_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .Q(\complex_address_reg_n_0_[3] ),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE \complex_address_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .Q(\complex_address_reg_n_0_[4] ),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE \complex_address_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .Q(\complex_address_reg_n_0_[5] ),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE \complex_address_reg[6] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .Q(\complex_address_reg_n_0_[6] ),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE \complex_address_reg[7] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .Q(\complex_address_reg_n_0_[7] ),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE \complex_address_reg[8] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .Q(\complex_address_reg_n_0_[8] ),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE \complex_address_reg[9] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .Q(\complex_address_reg_n_0_[9] ),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  LUT5 #(
    .INIT(32'h02020200)) 
    complex_byte_rd_done_i_1
       (.I0(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I1(\complex_num_writes_dec_reg[1]_0 ),
        .I2(prbs_rdlvl_done_pulse_reg_0),
        .I3(complex_byte_rd_done_i_2_n_0),
        .I4(complex_byte_rd_done),
        .O(complex_byte_rd_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    complex_byte_rd_done_i_2
       (.I0(complex_row1_rd_cnt[0]),
        .I1(complex_row1_rd_cnt[1]),
        .I2(complex_row1_rd_cnt[2]),
        .I3(complex_row1_rd_done),
        .I4(complex_row1_rd_done_r1),
        .I5(rdlvl_stg1_done_r1_reg_0),
        .O(complex_byte_rd_done_i_2_n_0));
  FDRE complex_byte_rd_done_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_byte_rd_done_i_1_n_0),
        .Q(complex_byte_rd_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF26EEFFEE)) 
    \complex_num_reads[0]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[0] ),
        .I1(\complex_num_reads[3]_i_2_n_0 ),
        .I2(\complex_num_writes[0]_i_3_n_0 ),
        .I3(\complex_num_reads[3]_i_4_n_0 ),
        .I4(\complex_num_writes[4]_i_4_n_0 ),
        .I5(\complex_num_reads[3]_i_5_n_0 ),
        .O(\complex_num_reads[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2F222F2)) 
    \complex_num_reads[1]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[1] ),
        .I1(\complex_num_reads[3]_i_2_n_0 ),
        .I2(\complex_num_reads[3]_i_4_n_0 ),
        .I3(\complex_num_writes[4]_i_4_n_0 ),
        .I4(\complex_num_reads[1]_i_2_n_0 ),
        .I5(\complex_num_reads[3]_i_5_n_0 ),
        .O(\complex_num_reads[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \complex_num_reads[1]_i_2 
       (.I0(\complex_num_reads_reg_n_0_[1] ),
        .I1(\complex_num_reads_reg_n_0_[0] ),
        .I2(\complex_num_writes[0]_i_3_n_0 ),
        .O(\complex_num_reads[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1500)) 
    \complex_num_reads[2]_i_1 
       (.I0(\complex_num_reads[3]_i_5_n_0 ),
        .I1(\complex_num_writes[2]_i_3_n_0 ),
        .I2(\complex_num_reads[3]_i_4_n_0 ),
        .I3(\complex_num_reads[2]_i_2_n_0 ),
        .O(\complex_num_reads[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0E0FFFFF0E0F000)) 
    \complex_num_reads[2]_i_2 
       (.I0(\complex_num_reads[2]_i_3_n_0 ),
        .I1(\complex_num_writes[4]_i_2_n_0 ),
        .I2(\complex_num_reads[3]_i_4_n_0 ),
        .I3(\complex_num_reads[2]_i_4_n_0 ),
        .I4(\complex_num_reads[3]_i_2_n_0 ),
        .I5(\complex_num_reads_reg_n_0_[2] ),
        .O(\complex_num_reads[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \complex_num_reads[2]_i_3 
       (.I0(\complex_num_reads_reg_n_0_[2] ),
        .I1(\complex_num_reads_reg_n_0_[1] ),
        .I2(\complex_num_reads_reg_n_0_[0] ),
        .O(\complex_num_reads[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \complex_num_reads[2]_i_4 
       (.I0(\complex_num_writes[4]_i_10_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\complex_num_reads[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E220022)) 
    \complex_num_reads[3]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[3] ),
        .I1(\complex_num_reads[3]_i_2_n_0 ),
        .I2(\complex_num_reads[3]_i_3_n_0 ),
        .I3(\complex_num_reads[3]_i_4_n_0 ),
        .I4(\complex_num_writes[4]_i_4_n_0 ),
        .I5(\complex_num_reads[3]_i_5_n_0 ),
        .O(\complex_num_reads[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0FFFFEEEEEEEE)) 
    \complex_num_reads[3]_i_2 
       (.I0(\complex_wait_cnt[3]_i_4_n_0 ),
        .I1(stg1_wr_done),
        .I2(\complex_num_reads[3]_i_6_n_0 ),
        .I3(\complex_num_reads[3]_i_7_n_0 ),
        .I4(\complex_num_writes[4]_i_9_n_0 ),
        .I5(\complex_num_reads[3]_i_4_n_0 ),
        .O(\complex_num_reads[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000807F)) 
    \complex_num_reads[3]_i_3 
       (.I0(\complex_num_reads_reg_n_0_[0] ),
        .I1(\complex_num_reads_reg_n_0_[2] ),
        .I2(\complex_num_reads_reg_n_0_[1] ),
        .I3(\complex_num_reads_reg_n_0_[3] ),
        .I4(\complex_num_writes[4]_i_2_n_0 ),
        .O(\complex_num_reads[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \complex_num_reads[3]_i_4 
       (.I0(\complex_num_reads[3]_i_8_n_0 ),
        .I1(complex_wait_cnt_reg[3]),
        .I2(complex_wait_cnt_reg[2]),
        .I3(complex_wait_cnt_reg[1]),
        .I4(complex_wait_cnt_reg[0]),
        .I5(complex_row0_rd_done),
        .O(\complex_num_reads[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEEEAAA)) 
    \complex_num_reads[3]_i_5 
       (.I0(\complex_num_writes_dec_reg[1]_0 ),
        .I1(\complex_num_reads[3]_i_4_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[1] ),
        .I3(\complex_num_reads_reg_n_0_[2] ),
        .I4(\complex_num_reads_reg_n_0_[3] ),
        .I5(\complex_num_writes[4]_i_9_n_0 ),
        .O(\complex_num_reads[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEEFFFFF)) 
    \complex_num_reads[3]_i_6 
       (.I0(\complex_num_writes[4]_i_2_n_0 ),
        .I1(\complex_num_reads[3]_i_9_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[2] ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .I4(\complex_num_reads_reg_n_0_[3] ),
        .O(\complex_num_reads[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hAAAA8880)) 
    \complex_num_reads[3]_i_7 
       (.I0(\complex_num_writes[1]_i_8_n_0 ),
        .I1(\complex_num_reads_reg_n_0_[2] ),
        .I2(\complex_num_reads_reg_n_0_[1] ),
        .I3(\complex_num_reads_reg_n_0_[0] ),
        .I4(\complex_num_reads_reg_n_0_[3] ),
        .O(\complex_num_reads[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \complex_num_reads[3]_i_8 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\complex_num_reads[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000101010101)) 
    \complex_num_reads[3]_i_9 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\complex_num_reads[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \complex_num_reads_dec[0]_i_1 
       (.I0(complex_num_reads_dec[0]),
        .I1(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[0] ),
        .O(\complex_num_reads_dec[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \complex_num_reads_dec[1]_i_1 
       (.I0(complex_num_reads_dec[0]),
        .I1(complex_num_reads_dec[1]),
        .I2(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .O(\complex_num_reads_dec[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \complex_num_reads_dec[2]_i_1 
       (.I0(complex_num_reads_dec[2]),
        .I1(complex_num_reads_dec[1]),
        .I2(complex_num_reads_dec[0]),
        .I3(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I4(\complex_num_reads_reg_n_0_[2] ),
        .O(\complex_num_reads_dec[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8FFFFFFFF)) 
    \complex_num_reads_dec[3]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(complex_num_reads_dec[2]),
        .I2(complex_num_reads_dec[0]),
        .I3(complex_num_reads_dec[1]),
        .I4(complex_num_reads_dec[3]),
        .I5(\complex_num_reads_dec[3]_i_3_n_0 ),
        .O(\complex_num_reads_dec[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \complex_num_reads_dec[3]_i_2 
       (.I0(complex_num_reads_dec[3]),
        .I1(complex_num_reads_dec[2]),
        .I2(complex_num_reads_dec[0]),
        .I3(complex_num_reads_dec[1]),
        .I4(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I5(\complex_num_reads_reg_n_0_[3] ),
        .O(\complex_num_reads_dec[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555455555)) 
    \complex_num_reads_dec[3]_i_3 
       (.I0(\complex_num_reads_dec[3]_i_4_n_0 ),
        .I1(complex_row0_rd_done),
        .I2(\complex_wait_cnt[3]_i_5_n_0 ),
        .I3(\init_state_r[4]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .I5(\init_state_r[1]_i_3_n_0 ),
        .O(\complex_num_reads_dec[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \complex_num_reads_dec[3]_i_4 
       (.I0(\complex_wait_cnt[3]_i_4_n_0 ),
        .I1(\init_state_r[6]_i_10_n_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r[5]_i_2_n_0 ),
        .O(\complex_num_reads_dec[3]_i_4_n_0 ));
  FDSE \complex_num_reads_dec_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(\complex_num_reads_dec[0]_i_1_n_0 ),
        .Q(complex_num_reads_dec[0]),
        .S(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \complex_num_reads_dec_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(\complex_num_reads_dec[1]_i_1_n_0 ),
        .Q(complex_num_reads_dec[1]),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \complex_num_reads_dec_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(\complex_num_reads_dec[2]_i_1_n_0 ),
        .Q(complex_num_reads_dec[2]),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \complex_num_reads_dec_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(\complex_num_reads_dec[3]_i_2_n_0 ),
        .Q(complex_num_reads_dec[3]),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \complex_num_reads_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\complex_num_reads[0]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\complex_num_reads[1]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\complex_num_reads[2]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\complex_num_reads[3]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF222E626E)) 
    \complex_num_writes[0]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[0] ),
        .I1(\complex_num_writes[3]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_5_n_0 ),
        .I3(\complex_num_writes[0]_i_2_n_0 ),
        .I4(\complex_num_writes[0]_i_3_n_0 ),
        .I5(\complex_num_writes[3]_i_4_n_0 ),
        .O(\complex_num_writes[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \complex_num_writes[0]_i_2 
       (.I0(\complex_wait_cnt[3]_i_4_n_0 ),
        .I1(complex_row0_wr_done),
        .O(\complex_num_writes[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \complex_num_writes[0]_i_3 
       (.I0(\complex_num_writes[0]_i_4_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\complex_num_writes[0]_i_5_n_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I5(\complex_num_writes[4]_i_7_n_0 ),
        .O(\complex_num_writes[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \complex_num_writes[0]_i_4 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .O(\complex_num_writes[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes[0]_i_5 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .O(\complex_num_writes[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \complex_num_writes[1]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[1] ),
        .I1(\complex_num_writes[1]_i_2_n_0 ),
        .I2(\complex_num_writes[1]_i_3_n_0 ),
        .I3(\complex_num_writes[2]_i_2_n_0 ),
        .O(\complex_num_writes[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    \complex_num_writes[1]_i_2 
       (.I0(\complex_wait_cnt[3]_i_4_n_0 ),
        .I1(\complex_num_writes[1]_i_4_n_0 ),
        .I2(\complex_num_writes[2]_i_7_n_0 ),
        .I3(\complex_num_writes[1]_i_5_n_0 ),
        .I4(\complex_num_writes[4]_i_5_n_0 ),
        .O(\complex_num_writes[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCECECCEEEEEEEE)) 
    \complex_num_writes[1]_i_3 
       (.I0(\complex_num_writes[4]_i_5_n_0 ),
        .I1(\complex_num_writes[0]_i_2_n_0 ),
        .I2(\complex_num_writes[0]_i_3_n_0 ),
        .I3(\complex_num_writes_reg_n_0_[0] ),
        .I4(\complex_num_writes_reg_n_0_[1] ),
        .I5(\complex_num_writes[4]_i_4_n_0 ),
        .O(\complex_num_writes[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0EE0000)) 
    \complex_num_writes[1]_i_4 
       (.I0(\complex_num_writes_reg_n_0_[4] ),
        .I1(\complex_num_writes[1]_i_6_n_0 ),
        .I2(\complex_num_writes[1]_i_7_n_0 ),
        .I3(\complex_num_writes[1]_i_8_n_0 ),
        .I4(\complex_num_writes[4]_i_9_n_0 ),
        .O(\complex_num_writes[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \complex_num_writes[1]_i_5 
       (.I0(\complex_num_writes[4]_i_10_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\complex_num_writes[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hA220)) 
    \complex_num_writes[1]_i_6 
       (.I0(\complex_num_writes_reg_n_0_[3] ),
        .I1(\complex_num_reads[3]_i_9_n_0 ),
        .I2(\complex_num_writes_reg_n_0_[1] ),
        .I3(\complex_num_writes_reg_n_0_[2] ),
        .O(\complex_num_writes[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hFFFEEEEE)) 
    \complex_num_writes[1]_i_7 
       (.I0(\complex_num_writes_reg_n_0_[4] ),
        .I1(\complex_num_writes_reg_n_0_[3] ),
        .I2(\complex_num_writes_reg_n_0_[0] ),
        .I3(\complex_num_writes_reg_n_0_[1] ),
        .I4(\complex_num_writes_reg_n_0_[2] ),
        .O(\complex_num_writes[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00AA00)) 
    \complex_num_writes[1]_i_8 
       (.I0(wr_victim_inc_i_4_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\complex_num_writes[4]_i_13_n_0 ),
        .O(\complex_num_writes[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \complex_num_writes[2]_i_1 
       (.I0(\complex_num_writes[2]_i_2_n_0 ),
        .I1(\complex_num_writes[4]_i_5_n_0 ),
        .I2(\complex_num_writes[2]_i_3_n_0 ),
        .I3(\complex_num_writes[2]_i_4_n_0 ),
        .O(\complex_num_writes[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1011)) 
    \complex_num_writes[2]_i_2 
       (.I0(prbs_rdlvl_done_pulse_reg_0),
        .I1(\complex_num_writes_dec_reg[1]_0 ),
        .I2(\complex_num_writes[4]_i_3_n_0 ),
        .I3(\complex_num_writes[4]_i_5_n_0 ),
        .O(\complex_num_writes[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \complex_num_writes[2]_i_3 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\complex_num_writes[2]_i_5_n_0 ),
        .O(\complex_num_writes[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFAFAFE0FFA0A0)) 
    \complex_num_writes[2]_i_4 
       (.I0(\complex_num_writes[0]_i_2_n_0 ),
        .I1(\complex_num_writes[2]_i_6_n_0 ),
        .I2(\complex_num_writes[4]_i_12_n_0 ),
        .I3(\complex_num_writes[2]_i_7_n_0 ),
        .I4(\complex_num_writes[4]_i_5_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[2] ),
        .O(\complex_num_writes[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \complex_num_writes[2]_i_5 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\complex_num_writes[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \complex_num_writes[2]_i_6 
       (.I0(\complex_num_writes_reg_n_0_[2] ),
        .I1(\complex_num_writes_reg_n_0_[1] ),
        .I2(\complex_num_writes_reg_n_0_[0] ),
        .O(\complex_num_writes[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \complex_num_writes[2]_i_7 
       (.I0(\complex_num_writes[4]_i_2_n_0 ),
        .I1(\complex_num_reads[2]_i_4_n_0 ),
        .O(\complex_num_writes[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE2E2E2)) 
    \complex_num_writes[3]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[3] ),
        .I1(\complex_num_writes[3]_i_2_n_0 ),
        .I2(\complex_num_writes[3]_i_3_n_0 ),
        .I3(\complex_wait_cnt[3]_i_4_n_0 ),
        .I4(complex_row0_wr_done),
        .I5(\complex_num_writes[3]_i_4_n_0 ),
        .O(\complex_num_writes[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \complex_num_writes[3]_i_2 
       (.I0(\complex_num_writes[4]_i_12_n_0 ),
        .I1(\complex_num_writes[4]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_5_n_0 ),
        .O(\complex_num_writes[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA28888888)) 
    \complex_num_writes[3]_i_3 
       (.I0(\complex_num_writes[4]_i_5_n_0 ),
        .I1(\complex_num_writes_reg_n_0_[3] ),
        .I2(\complex_num_writes_reg_n_0_[1] ),
        .I3(\complex_num_writes_reg_n_0_[2] ),
        .I4(\complex_num_writes_reg_n_0_[0] ),
        .I5(\complex_num_writes[4]_i_2_n_0 ),
        .O(\complex_num_writes[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \complex_num_writes[3]_i_4 
       (.I0(\complex_num_writes[2]_i_2_n_0 ),
        .I1(\complex_num_writes[4]_i_5_n_0 ),
        .I2(\complex_num_writes[4]_i_4_n_0 ),
        .O(\complex_num_writes[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h40FF000000000000)) 
    \complex_num_writes[4]_i_1 
       (.I0(\complex_num_writes[4]_i_2_n_0 ),
        .I1(\complex_num_writes[4]_i_3_n_0 ),
        .I2(\complex_num_writes[4]_i_4_n_0 ),
        .I3(\complex_num_writes[4]_i_5_n_0 ),
        .I4(\complex_num_writes_reg[4]_0 ),
        .I5(\complex_num_writes[4]_i_6_n_0 ),
        .O(\complex_num_writes[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \complex_num_writes[4]_i_10 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .O(\complex_num_writes[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \complex_num_writes[4]_i_11 
       (.I0(\complex_num_writes_reg_n_0_[0] ),
        .I1(\complex_num_writes_reg_n_0_[2] ),
        .I2(\complex_num_writes_reg_n_0_[1] ),
        .O(\complex_num_writes[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \complex_num_writes[4]_i_12 
       (.I0(\complex_wait_cnt[3]_i_4_n_0 ),
        .I1(\complex_num_writes[1]_i_4_n_0 ),
        .I2(\complex_num_writes[4]_i_5_n_0 ),
        .O(\complex_num_writes[4]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes[4]_i_13 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .O(\complex_num_writes[4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \complex_num_writes[4]_i_14 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\complex_num_writes[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \complex_num_writes[4]_i_2 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\complex_num_writes[4]_i_7_n_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I5(\complex_num_writes[4]_i_8_n_0 ),
        .O(\complex_num_writes[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAABABAB)) 
    \complex_num_writes[4]_i_3 
       (.I0(\complex_num_writes[4]_i_9_n_0 ),
        .I1(\complex_num_writes_reg_n_0_[3] ),
        .I2(\complex_num_writes_reg_n_0_[4] ),
        .I3(\complex_num_writes_reg_n_0_[1] ),
        .I4(\complex_num_writes_reg_n_0_[2] ),
        .O(\complex_num_writes[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEF7FFFFFFFFF)) 
    \complex_num_writes[4]_i_4 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I5(\complex_num_writes[4]_i_10_n_0 ),
        .O(\complex_num_writes[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \complex_num_writes[4]_i_5 
       (.I0(complex_wait_cnt_reg[3]),
        .I1(complex_wait_cnt_reg[2]),
        .I2(complex_wait_cnt_reg[1]),
        .I3(complex_wait_cnt_reg[0]),
        .I4(\complex_address[9]_i_2_n_0 ),
        .I5(complex_row0_wr_done),
        .O(\complex_num_writes[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCEEEFFFFECCC0000)) 
    \complex_num_writes[4]_i_6 
       (.I0(\complex_num_writes[4]_i_5_n_0 ),
        .I1(\complex_num_writes[0]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_11_n_0 ),
        .I3(\complex_num_writes_reg_n_0_[3] ),
        .I4(\complex_num_writes[4]_i_12_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[4] ),
        .O(\complex_num_writes[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \complex_num_writes[4]_i_7 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(\complex_num_writes[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \complex_num_writes[4]_i_8 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .O(\complex_num_writes[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0004050555555555)) 
    \complex_num_writes[4]_i_9 
       (.I0(\complex_num_writes[4]_i_13_n_0 ),
        .I1(\complex_num_writes[4]_i_14_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .O(\complex_num_writes[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \complex_num_writes_dec[0]_i_1 
       (.I0(complex_num_writes_dec_reg[0]),
        .I1(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I2(\complex_num_writes_reg_n_0_[0] ),
        .O(p_0_in__5[0]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \complex_num_writes_dec[1]_i_1 
       (.I0(complex_num_writes_dec_reg[0]),
        .I1(complex_num_writes_dec_reg[1]),
        .I2(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I3(\complex_num_writes_reg_n_0_[1] ),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \complex_num_writes_dec[2]_i_1 
       (.I0(complex_num_writes_dec_reg[2]),
        .I1(complex_num_writes_dec_reg[1]),
        .I2(complex_num_writes_dec_reg[0]),
        .I3(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[2] ),
        .O(p_0_in__5[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \complex_num_writes_dec[3]_i_1 
       (.I0(complex_num_writes_dec_reg[3]),
        .I1(complex_num_writes_dec_reg[2]),
        .I2(complex_num_writes_dec_reg[0]),
        .I3(complex_num_writes_dec_reg[1]),
        .I4(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[3] ),
        .O(p_0_in__5[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes_dec[4]_i_1 
       (.I0(prbs_rdlvl_done_pulse_reg_0),
        .I1(\complex_num_writes_dec_reg[1]_0 ),
        .O(complex_row0_rd_done1));
  LUT6 #(
    .INIT(64'h0000FFFEFFFFFFFF)) 
    \complex_num_writes_dec[4]_i_2 
       (.I0(complex_num_writes_dec_reg[1]),
        .I1(complex_num_writes_dec_reg[0]),
        .I2(complex_num_writes_dec_reg[2]),
        .I3(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I4(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I5(\complex_num_writes_dec[4]_i_5_n_0 ),
        .O(\complex_num_writes_dec[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \complex_num_writes_dec[4]_i_3 
       (.I0(complex_num_writes_dec_reg[4]),
        .I1(complex_num_writes_dec_reg[3]),
        .I2(\complex_num_writes_dec[4]_i_6_n_0 ),
        .I3(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[4] ),
        .O(p_0_in__5[4]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes_dec[4]_i_4 
       (.I0(complex_num_writes_dec_reg[3]),
        .I1(complex_num_writes_dec_reg[4]),
        .O(\complex_num_writes_dec[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h10111111)) 
    \complex_num_writes_dec[4]_i_5 
       (.I0(stg1_wr_done),
        .I1(\complex_wait_cnt[3]_i_4_n_0 ),
        .I2(complex_row0_rd_done),
        .I3(\complex_wait_cnt[3]_i_5_n_0 ),
        .I4(\complex_address[9]_i_2_n_0 ),
        .O(\complex_num_writes_dec[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \complex_num_writes_dec[4]_i_6 
       (.I0(complex_num_writes_dec_reg[1]),
        .I1(complex_num_writes_dec_reg[0]),
        .I2(complex_num_writes_dec_reg[2]),
        .O(\complex_num_writes_dec[4]_i_6_n_0 ));
  FDSE \complex_num_writes_dec_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__5[0]),
        .Q(complex_num_writes_dec_reg[0]),
        .S(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__5[1]),
        .Q(complex_num_writes_dec_reg[1]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__5[2]),
        .Q(complex_num_writes_dec_reg[2]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__5[3]),
        .Q(complex_num_writes_dec_reg[3]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__5[4]),
        .Q(complex_num_writes_dec_reg[4]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\complex_num_writes[0]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\complex_num_writes[1]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\complex_num_writes[2]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\complex_num_writes[3]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\complex_num_writes[4]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0D0D0D0D0D000D0D)) 
    complex_ocal_odt_ext_i_1
       (.I0(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I1(complex_ocal_odt_ext_i_2_n_0),
        .I2(complex_ocal_odt_ext_i_3_n_0),
        .I3(\init_state_r[6]_i_9_n_0 ),
        .I4(cnt_cmd_done_m7_r),
        .I5(complex_ocal_odt_ext_i_4_n_0),
        .O(complex_ocal_odt_ext_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    complex_ocal_odt_ext_i_2
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .O(complex_ocal_odt_ext_i_2_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBABB)) 
    complex_ocal_odt_ext_i_3
       (.I0(\complex_num_writes_dec_reg[1]_0 ),
        .I1(complex_ocal_odt_ext),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\ocal_act_wait_cnt[3]_i_4_n_0 ),
        .O(complex_ocal_odt_ext_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    complex_ocal_odt_ext_i_4
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .O(complex_ocal_odt_ext_i_4_n_0));
  FDRE complex_ocal_odt_ext_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_ocal_odt_ext_i_1_n_0),
        .Q(complex_ocal_odt_ext),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    complex_ocal_reset_rd_addr_i_1
       (.I0(prbs_rdlvl_done_pulse0),
        .I1(complex_wait_cnt_reg[0]),
        .I2(complex_wait_cnt_reg[1]),
        .I3(complex_wait_cnt_reg[3]),
        .I4(complex_wait_cnt_reg[2]),
        .I5(complex_ocal_reset_rd_addr_i_2_n_0),
        .O(complex_ocal_reset_rd_addr0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    complex_ocal_reset_rd_addr_i_2
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r[6]_i_10_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(complex_ocal_reset_rd_addr_i_2_n_0));
  FDRE complex_ocal_reset_rd_addr_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_ocal_reset_rd_addr0),
        .Q(complex_ocal_reset_rd_addr_reg_n_0),
        .R(1'b0));
  FDRE complex_oclkdelay_calib_done_r1_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(rdlvl_stg1_done_r1_reg_0),
        .Q(complex_oclkdelay_calib_done_r1),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    complex_oclkdelay_calib_start_int_i_1
       (.I0(\init_state_r[4]_i_5_n_0 ),
        .I1(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(rdlvl_stg1_done_r1),
        .I5(complex_oclkdelay_calib_start_int),
        .O(complex_oclkdelay_calib_start_int_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    complex_oclkdelay_calib_start_int_i_2
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(complex_oclkdelay_calib_start_int_i_2_n_0));
  FDRE complex_oclkdelay_calib_start_int_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_oclkdelay_calib_start_int_i_1_n_0),
        .Q(complex_oclkdelay_calib_start_int),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE complex_oclkdelay_calib_start_r1_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_oclkdelay_calib_start_int),
        .Q(complex_oclkdelay_calib_start_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055550010)) 
    complex_odt_ext_i_1
       (.I0(\complex_num_writes_dec_reg[1]_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I2(rdlvl_stg1_done_r1),
        .I3(complex_sample_cnt_inc_i_2_n_0),
        .I4(complex_odt_ext),
        .I5(complex_row1_rd_done_i_2_n_0),
        .O(complex_odt_ext_i_1_n_0));
  FDRE complex_odt_ext_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_odt_ext_i_1_n_0),
        .Q(complex_odt_ext),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAA8000)) 
    complex_row0_rd_done_i_1
       (.I0(\complex_num_writes_reg[4]_0 ),
        .I1(complex_row1_wr_done),
        .I2(complex_oclkdelay_calib_start_int),
        .I3(complex_row1_wr_done0),
        .I4(complex_row0_rd_done),
        .I5(complex_sample_cnt_inc_reg_n_0),
        .O(complex_row0_rd_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    complex_row0_rd_done_i_3
       (.I0(complex_row0_wr_done),
        .I1(wr_victim_inc_i_2_n_0),
        .O(complex_row1_wr_done0));
  FDRE complex_row0_rd_done_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_row0_rd_done_i_1_n_0),
        .Q(complex_row0_rd_done),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000A6)) 
    \complex_row1_rd_cnt[0]_i_1 
       (.I0(complex_row1_rd_cnt[0]),
        .I1(complex_row1_rd_done),
        .I2(complex_row1_rd_done_r1),
        .I3(\complex_row1_rd_cnt_reg[0]_0 ),
        .I4(prbs_rdlvl_done_pulse_reg_0),
        .O(\complex_row1_rd_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009AAA)) 
    \complex_row1_rd_cnt[1]_i_1 
       (.I0(complex_row1_rd_cnt[1]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(complex_row1_rd_cnt[0]),
        .I4(\complex_row1_rd_cnt_reg[0]_0 ),
        .I5(prbs_rdlvl_done_pulse_reg_0),
        .O(\complex_row1_rd_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000009AAAAAAA)) 
    \complex_row1_rd_cnt[2]_i_1 
       (.I0(complex_row1_rd_cnt[2]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(complex_row1_rd_cnt[0]),
        .I4(complex_row1_rd_cnt[1]),
        .I5(complex_row0_rd_done1),
        .O(\complex_row1_rd_cnt[2]_i_1_n_0 ));
  FDRE \complex_row1_rd_cnt_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[0]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[0]),
        .R(1'b0));
  FDRE \complex_row1_rd_cnt_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[1]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[1]),
        .R(1'b0));
  FDRE \complex_row1_rd_cnt_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[2]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000011110100)) 
    complex_row1_rd_done_i_1
       (.I0(\complex_num_writes_dec_reg[1]_0 ),
        .I1(prbs_rdlvl_done_pulse_reg_0),
        .I2(wr_victim_inc_i_2_n_0),
        .I3(complex_row0_rd_done),
        .I4(complex_row1_rd_done),
        .I5(complex_row1_rd_done_i_2_n_0),
        .O(complex_row1_rd_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    complex_row1_rd_done_i_2
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(init_state_r),
        .O(complex_row1_rd_done_i_2_n_0));
  FDRE complex_row1_rd_done_r1_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_row1_rd_done),
        .Q(complex_row1_rd_done_r1),
        .R(1'b0));
  FDRE complex_row1_rd_done_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_row1_rd_done_i_1_n_0),
        .Q(complex_row1_rd_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \complex_row_cnt_ocal[0]_i_1 
       (.I0(complex_row_cnt_ocal_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \complex_row_cnt_ocal[1]_i_1 
       (.I0(complex_row_cnt_ocal_reg[0]),
        .I1(complex_row_cnt_ocal_reg[1]),
        .O(p_0_in__2[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \complex_row_cnt_ocal[2]_i_1 
       (.I0(complex_row_cnt_ocal_reg[2]),
        .I1(complex_row_cnt_ocal_reg[1]),
        .I2(complex_row_cnt_ocal_reg[0]),
        .O(p_0_in__2[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8F)) 
    \complex_row_cnt_ocal[3]_i_1 
       (.I0(wr_victim_inc),
        .I1(\complex_row_cnt_ocal[3]_i_4_n_0 ),
        .I2(rdlvl_stg1_done_r1),
        .I3(complex_byte_rd_done),
        .I4(prbs_rdlvl_done_pulse_reg_0),
        .I5(\complex_num_writes_dec_reg[1]_0 ),
        .O(complex_row_cnt_ocal0));
  LUT6 #(
    .INIT(64'h00000000FEEE0000)) 
    \complex_row_cnt_ocal[3]_i_2 
       (.I0(wr_victim_inc),
        .I1(complex_sample_cnt_inc_r2),
        .I2(\complex_row_cnt_ocal[3]_i_5_n_0 ),
        .I3(\complex_row_cnt_ocal[3]_i_6_n_0 ),
        .I4(rdlvl_stg1_done_r1_reg_0),
        .I5(\complex_row_cnt_ocal[3]_i_4_n_0 ),
        .O(complex_row_cnt_ocal));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \complex_row_cnt_ocal[3]_i_3 
       (.I0(complex_row_cnt_ocal_reg[3]),
        .I1(complex_row_cnt_ocal_reg[0]),
        .I2(complex_row_cnt_ocal_reg[1]),
        .I3(complex_row_cnt_ocal_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \complex_row_cnt_ocal[3]_i_4 
       (.I0(complex_row_cnt_ocal_reg[3]),
        .I1(complex_row_cnt_ocal_reg[0]),
        .I2(complex_row_cnt_ocal_reg[1]),
        .I3(complex_row_cnt_ocal_reg[2]),
        .O(\complex_row_cnt_ocal[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \complex_row_cnt_ocal[3]_i_5 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\wrcal_reads[7]_i_5_n_0 ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\complex_row_cnt_ocal[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \complex_row_cnt_ocal[3]_i_6 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I5(\complex_row_cnt_ocal[3]_i_7_n_0 ),
        .O(\complex_row_cnt_ocal[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \complex_row_cnt_ocal[3]_i_7 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\complex_row_cnt_ocal[3]_i_7_n_0 ));
  FDRE \complex_row_cnt_ocal_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__2[0]),
        .Q(complex_row_cnt_ocal_reg[0]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__2[1]),
        .Q(complex_row_cnt_ocal_reg[1]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__2[2]),
        .Q(complex_row_cnt_ocal_reg[2]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__2[3]),
        .Q(complex_row_cnt_ocal_reg[3]),
        .R(complex_row_cnt_ocal0));
  LUT2 #(
    .INIT(4'h2)) 
    complex_sample_cnt_inc_i_1
       (.I0(complex_row1_rd_done),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .O(complex_sample_cnt_inc0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    complex_sample_cnt_inc_i_2
       (.I0(wr_victim_inc_i_3_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .O(complex_sample_cnt_inc_i_2_n_0));
  FDRE complex_sample_cnt_inc_r1_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_sample_cnt_inc_reg_n_0),
        .Q(complex_sample_cnt_inc_r1),
        .R(1'b0));
  FDRE complex_sample_cnt_inc_r2_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_sample_cnt_inc_r1),
        .Q(complex_sample_cnt_inc_r2),
        .R(1'b0));
  FDRE complex_sample_cnt_inc_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_sample_cnt_inc0),
        .Q(complex_sample_cnt_inc_reg_n_0),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \complex_wait_cnt[0]_i_1 
       (.I0(complex_wait_cnt_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \complex_wait_cnt[1]_i_1 
       (.I0(complex_wait_cnt_reg[0]),
        .I1(complex_wait_cnt_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \complex_wait_cnt[2]_i_1 
       (.I0(complex_wait_cnt_reg[2]),
        .I1(complex_wait_cnt_reg[0]),
        .I2(complex_wait_cnt_reg[1]),
        .O(p_0_in__4[2]));
  LUT5 #(
    .INIT(32'hFFFFFF01)) 
    \complex_wait_cnt[3]_i_1 
       (.I0(\complex_wait_cnt[3]_i_3_n_0 ),
        .I1(complex_ocal_reset_rd_addr_i_2_n_0),
        .I2(\complex_wait_cnt[3]_i_4_n_0 ),
        .I3(\complex_wait_cnt[3]_i_5_n_0 ),
        .I4(\complex_num_writes_dec_reg[1]_0 ),
        .O(\complex_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \complex_wait_cnt[3]_i_2 
       (.I0(complex_wait_cnt_reg[0]),
        .I1(complex_wait_cnt_reg[1]),
        .I2(complex_wait_cnt_reg[2]),
        .I3(complex_wait_cnt_reg[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h04040600)) 
    \complex_wait_cnt[3]_i_3 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r[4]_i_5_n_0 ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\complex_wait_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \complex_wait_cnt[3]_i_4 
       (.I0(\init_state_r[6]_i_15_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\complex_wait_cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \complex_wait_cnt[3]_i_5 
       (.I0(complex_wait_cnt_reg[3]),
        .I1(complex_wait_cnt_reg[2]),
        .I2(complex_wait_cnt_reg[1]),
        .I3(complex_wait_cnt_reg[0]),
        .O(\complex_wait_cnt[3]_i_5_n_0 ));
  FDRE \complex_wait_cnt_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__4[0]),
        .Q(complex_wait_cnt_reg[0]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__4[1]),
        .Q(complex_wait_cnt_reg[1]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__4[2]),
        .Q(complex_wait_cnt_reg[2]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__4[3]),
        .Q(complex_wait_cnt_reg[3]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AFFAAAA2A00AAAA)) 
    ddr2_pre_flag_r_i_1
       (.I0(ddr2_pre_flag_r_reg_n_0),
        .I1(ddr2_pre_flag_r_i_2_n_0),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(ddr2_pre_flag_r_i_3_n_0),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(ddr2_pre_flag_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ddr2_pre_flag_r_i_2
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(cnt_init_mr_done_r),
        .I3(ddr2_refresh_flag_r),
        .O(ddr2_pre_flag_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ddr2_pre_flag_r_i_3
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[4] ),
        .O(ddr2_pre_flag_r_i_3_n_0));
  FDRE ddr2_pre_flag_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(ddr2_pre_flag_r_i_1_n_0),
        .Q(ddr2_pre_flag_r_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FF2A)) 
    ddr2_refresh_flag_r_i_1
       (.I0(ddr2_refresh_flag_r),
        .I1(mem_init_done_r0),
        .I2(cnt_cmd_done_r),
        .I3(cnt_init_mr_r1),
        .I4(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .O(ddr2_refresh_flag_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    ddr2_refresh_flag_r_i_2
       (.I0(mem_init_done_r_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(ddr2_refresh_flag_r),
        .I4(cnt_init_mr_done_r),
        .I5(\init_state_r[5]_i_2_n_0 ),
        .O(mem_init_done_r0));
  FDRE ddr2_refresh_flag_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(ddr2_refresh_flag_r_i_1_n_0),
        .Q(ddr2_refresh_flag_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10 
       (.I0(out_fifo_7[11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[7]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[16] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11 
       (.I0(out_fifo_7[11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[6]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[16] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12 
       (.I0(out_fifo_7[0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[5]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[16] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13 
       (.I0(out_fifo_7[0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[4]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[16] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2 
       (.I0(out_fifo_7[19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[11]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[25] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_20 
       (.I0(mc_ras_n),
        .I1(out_fifo_9),
        .I2(phy_ras_n),
        .I3(out_fifo_10[13]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_ras_n_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_21 
       (.I0(mc_ras_n),
        .I1(out_fifo_9),
        .I2(phy_ras_n),
        .I3(out_fifo_10[12]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_ras_n_reg[0] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22 
       (.I0(out_fifo_7[18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[21]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[23] [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23 
       (.I0(out_fifo_7[18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[20]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[23] [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24 
       (.I0(out_fifo_7[7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[19]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[23] [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25 
       (.I0(out_fifo_7[7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[18]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[23] [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_26 
       (.I0(out_fifo_7[8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[17]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[23] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_27 
       (.I0(out_fifo_7[8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[16]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[23] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_28 
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[15]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[23] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_29 
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[14]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[23] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3 
       (.I0(out_fifo_7[19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[10]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[25] [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30 
       (.I0(out_fifo_6[2]),
        .I1(out_fifo_9),
        .I2(phy_bank[3]),
        .I3(out_fifo_10[29]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_bank_reg[3] [7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31 
       (.I0(out_fifo_6[2]),
        .I1(out_fifo_9),
        .I2(phy_bank[3]),
        .I3(out_fifo_10[28]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_bank_reg[3] [6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32 
       (.I0(out_fifo_6[0]),
        .I1(out_fifo_9),
        .I2(phy_bank[3]),
        .I3(out_fifo_10[27]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_bank_reg[3] [5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33 
       (.I0(out_fifo_6[0]),
        .I1(out_fifo_9),
        .I2(phy_bank[3]),
        .I3(out_fifo_10[26]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_bank_reg[3] [4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34 
       (.I0(out_fifo_6[3]),
        .I1(out_fifo_9),
        .I2(phy_bank[4]),
        .I3(out_fifo_10[25]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_bank_reg[3] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35 
       (.I0(out_fifo_6[3]),
        .I1(out_fifo_9),
        .I2(phy_bank[4]),
        .I3(out_fifo_10[24]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_bank_reg[3] [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36 
       (.I0(out_fifo_6[1]),
        .I1(out_fifo_9),
        .I2(phy_bank[4]),
        .I3(out_fifo_10[23]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_bank_reg[3] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37 
       (.I0(out_fifo_6[1]),
        .I1(out_fifo_9),
        .I2(phy_bank[4]),
        .I3(out_fifo_10[22]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_bank_reg[3] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38 
       (.I0(out_fifo_7[9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[33]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[14] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39 
       (.I0(out_fifo_7[9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[32]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[14] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4 
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[9]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[25] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40 
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[31]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[14] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41 
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[30]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[14] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42 
       (.I0(out_fifo_7[13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(phy_control_i),
        .I3(out_fifo_10[37]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[18] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43 
       (.I0(out_fifo_7[13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(phy_control_i),
        .I3(out_fifo_10[36]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[18] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_44 
       (.I0(out_fifo_7[2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(phy_control_i),
        .I3(out_fifo_10[35]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[18] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_45 
       (.I0(out_fifo_7[2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(phy_control_i),
        .I3(out_fifo_10[34]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[18] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46 
       (.I0(out_fifo_7[17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(phy_control_i),
        .I3(out_fifo_10[41]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[22] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47 
       (.I0(out_fifo_7[17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(phy_control_i),
        .I3(out_fifo_10[40]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[22] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48 
       (.I0(out_fifo_7[6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(phy_control_i),
        .I3(out_fifo_10[39]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[22] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49 
       (.I0(out_fifo_7[6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(phy_control_i),
        .I3(out_fifo_10[38]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[22] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5 
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[8]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[25] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6 
       (.I0(out_fifo_7[10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[3]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[15] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7 
       (.I0(out_fifo_7[10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[2]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[15] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8 
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[1]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[15] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9 
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(out_fifo_9),
        .I3(out_fifo_10[0]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[15] [0]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    detect_pi_found_dqs_i_1
       (.I0(\back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ),
        .I1(\cnt_cmd_r_reg_n_0_[5] ),
        .I2(\cnt_cmd_r_reg_n_0_[3] ),
        .I3(\cnt_cmd_r_reg_n_0_[4] ),
        .I4(\cnt_cmd_r[6]_i_4_n_0 ),
        .I5(\cnt_cmd_r_reg_n_0_[6] ),
        .O(detect_pi_found_dqs0));
  FDRE detect_pi_found_dqs_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(detect_pi_found_dqs0),
        .Q(detect_pi_found_dqs),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F0F0F0E)) 
    \en_cnt_div2.enable_wrlvl_cnt[0]_i_1 
       (.I0(enable_wrlvl_cnt[2]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[3]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.wrlvl_odt_reg_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000A6)) 
    \en_cnt_div2.enable_wrlvl_cnt[1]_i_1 
       (.I0(enable_wrlvl_cnt[1]),
        .I1(enable_wrlvl_cnt0),
        .I2(enable_wrlvl_cnt[0]),
        .I3(\en_cnt_div2.wrlvl_odt_reg_0 ),
        .I4(\complex_num_writes_dec_reg[1]_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \en_cnt_div2.enable_wrlvl_cnt[1]_i_2 
       (.I0(enable_wrlvl_cnt[4]),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[1]),
        .I4(enable_wrlvl_cnt[2]),
        .O(enable_wrlvl_cnt0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA9A9A9A8)) 
    \en_cnt_div2.enable_wrlvl_cnt[2]_i_1 
       (.I0(enable_wrlvl_cnt[2]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[3]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.wrlvl_odt_reg_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FE01FE00)) 
    \en_cnt_div2.enable_wrlvl_cnt[3]_i_1 
       (.I0(enable_wrlvl_cnt[2]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[3]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.enable_wrlvl_cnt_reg[3]_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \en_cnt_div2.enable_wrlvl_cnt[4]_i_1 
       (.I0(enable_wrlvl_cnt[2]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[3]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.wrlvl_odt_reg_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \en_cnt_div2.enable_wrlvl_cnt[4]_i_2 
       (.I0(enable_wrlvl_cnt0),
        .I1(wrlvl_odt),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ),
        .O(\en_cnt_div2.wrlvl_odt_reg_0 ));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[0]),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[1]),
        .R(1'b0));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[2]),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[3]),
        .R(1'b0));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[4]),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \en_cnt_div2.wrlvl_odt_i_1 
       (.I0(enable_wrlvl_cnt[2]),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[4]),
        .I3(enable_wrlvl_cnt[0]),
        .I4(enable_wrlvl_cnt[1]),
        .I5(wrlvl_odt),
        .O(\en_cnt_div2.wrlvl_odt_i_1_n_0 ));
  FDRE \en_cnt_div2.wrlvl_odt_reg 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\en_cnt_div2.wrlvl_odt_i_1_n_0 ),
        .Q(wrlvl_odt),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \even_cwl.phy_cas_n[0]_i_1 
       (.I0(\calib_cmd[2]_i_1_n_0 ),
        .I1(\even_cwl.phy_ras_n[0]_i_2_n_0 ),
        .I2(\num_refresh[3]_i_8_n_0 ),
        .O(\even_cwl.phy_cas_n[0]_i_1_n_0 ));
  FDRE \even_cwl.phy_cas_n_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\even_cwl.phy_cas_n[0]_i_1_n_0 ),
        .Q(phy_cas_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \even_cwl.phy_ras_n[0]_i_1 
       (.I0(\DDR3_1rank.phy_int_cs_n[0]_i_6_n_0 ),
        .I1(\even_cwl.phy_ras_n[0]_i_2_n_0 ),
        .O(\even_cwl.phy_ras_n[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \even_cwl.phy_ras_n[0]_i_2 
       (.I0(\DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ),
        .I1(\DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ),
        .I2(reg_ctrl_cnt_r),
        .I3(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(\even_cwl.phy_ras_n[0]_i_2_n_0 ));
  FDRE \even_cwl.phy_ras_n_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\even_cwl.phy_ras_n[0]_i_1_n_0 ),
        .Q(phy_ras_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \even_cwl.phy_we_n[0]_i_1 
       (.I0(phy_wrdata_en_r10),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .I2(\even_cwl.phy_ras_n[0]_i_2_n_0 ),
        .O(\even_cwl.phy_we_n[0]_i_1_n_0 ));
  FDRE \even_cwl.phy_we_n_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\even_cwl.phy_we_n[0]_i_1_n_0 ),
        .Q(phy_we_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \first_fail_taps[5]_i_2 
       (.I0(detect_pi_found_dqs),
        .I1(pi_dqs_found_all_bank),
        .O(detect_pi_found_dqs_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    first_rdlvl_pat_r_i_1
       (.I0(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I1(calib_wrdata_en_i_2_n_0),
        .I2(first_rdlvl_pat_r),
        .I3(rdlvl_stg1_rank_done),
        .I4(\complex_num_writes_dec_reg[1]_0 ),
        .O(first_rdlvl_pat_r_i_1_n_0));
  FDRE first_rdlvl_pat_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(first_rdlvl_pat_r_i_1_n_0),
        .Q(first_rdlvl_pat_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAA8AF)) 
    first_wrcal_pat_r_i_1
       (.I0(first_wrcal_pat_r),
        .I1(calib_wrdata_en_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ),
        .I5(\complex_num_writes_dec_reg[1]_0 ),
        .O(first_wrcal_pat_r_i_1_n_0));
  FDRE first_wrcal_pat_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(first_wrcal_pat_r_i_1_n_0),
        .Q(first_wrcal_pat_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAFFAB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I3(\complex_address_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ),
        .I2(\complex_address_reg_n_0_[0] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(complex_row_cnt_ocal_reg[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h45544544FFFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(cnt_init_mr_r[1]),
        .I3(ddr2_refresh_flag_r),
        .I4(cnt_init_mr_r[0]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .O(address_w[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDDFD)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 
       (.I0(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\gen_rnk[0].mr2_r_reg[0]_106 ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[6]_i_24_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFCEFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(address_w[12]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\wrcal_reads[7]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_4 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFAB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I3(\complex_address_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ),
        .I2(\complex_address_reg_n_0_[1] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(complex_row_cnt_ocal_reg[1]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBAAAAAAFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10 
       (.I0(address_w[12]),
        .I1(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F444444444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(cnt_init_mr_r[1]),
        .I3(ddr2_refresh_flag_r),
        .I4(cnt_init_mr_r[0]),
        .I5(temp_lmr_done),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000002000F0F0F0F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5554555554545455)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I3(\complex_address_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ),
        .I2(\complex_address_reg_n_0_[2] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(complex_row_cnt_ocal_reg[2]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEF0000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ),
        .O(address_w[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBAABFAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_10 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I1(\wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ),
        .I2(complex_ocal_odt_ext_i_2_n_0),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h082AAA00)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I4(new_burst_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00DFCFDF00550055)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_10_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(complex_row_cnt_ocal_reg[3]),
        .I4(address_w[12]),
        .I5(p_15_in),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5545555555455545)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5 
       (.I0(rdlvl_stg1_done_r1_reg_0),
        .I1(\calib_cmd[1]_i_4_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I4(read_calib_i_2_n_0),
        .I5(complex_oclkdelay_calib_start_int_i_2_n_0),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA000022A0)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r[6]_i_24_n_0 ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9 
       (.I0(new_burst_r),
        .I1(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hAAFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDD0000DDD)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9F900000909FFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4 
       (.I0(\complex_address_reg_n_0_[3] ),
        .I1(\complex_address_reg_n_0_[4] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I4(new_burst_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9F900000909FFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5 
       (.I0(\complex_address_reg_n_0_[3] ),
        .I1(\complex_address_reg_n_0_[4] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I4(new_burst_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h2820)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 
       (.I0(temp_lmr_done),
        .I1(cnt_init_mr_r[1]),
        .I2(ddr2_refresh_flag_r),
        .I3(cnt_init_mr_r[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB3030BBBBBBBB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4FFFF444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[4] ),
        .I4(\complex_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h555555FFC0003FFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAAFE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 
       (.I0(temp_lmr_done),
        .I1(cnt_init_mr_r[0]),
        .I2(ddr2_refresh_flag_r),
        .I3(cnt_init_mr_r[1]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCF44CFCF44444444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFFFFF4444444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(\complex_address_reg_n_0_[5] ),
        .I3(\complex_address_reg_n_0_[4] ),
        .I4(\complex_address_reg_n_0_[3] ),
        .I5(\complex_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h1F55)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .I1(new_burst_r),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000009010)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12 
       (.I0(address_w[12]),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13 
       (.I0(\complex_address_reg_n_0_[7] ),
        .I1(\complex_address_reg_n_0_[5] ),
        .I2(\complex_address_reg_n_0_[4] ),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\complex_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFCFFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBAAAAAAFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(init_state_r),
        .I3(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r[6]_i_24_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4F4444FF4F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 
       (.I0(read_calib_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ),
        .I4(init_state_r),
        .I5(\init_state_r[1]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555554545455)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3055FF5530553055)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFD5555555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .I1(\complex_address_reg_n_0_[6] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[4] ),
        .I4(\complex_address_reg_n_0_[5] ),
        .I5(\complex_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F4)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ),
        .O(address_w[8]));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA808AAAAA8080000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ),
        .I4(new_burst_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4 
       (.I0(temp_lmr_done),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_r[0]),
        .I3(cnt_init_mr_r[1]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6 
       (.I0(\complex_address_reg_n_0_[8] ),
        .I1(\complex_address_reg_n_0_[6] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[4] ),
        .I4(\complex_address_reg_n_0_[5] ),
        .I5(\complex_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7 
       (.I0(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8 
       (.I0(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I1(\init_state_r[4]_i_5_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r[1]_i_3_n_0 ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(rdlvl_stg1_done_r1_reg_0),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ),
        .I5(temp_lmr_done),
        .O(address_w[9]));
  LUT6 #(
    .INIT(64'h404040FF40404000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 
       (.I0(oclk_wr_cnt_reg[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .I2(oclk_wr_cnt_reg[2]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ),
        .I4(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222AAA2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I1(\complex_row_cnt_ocal[3]_i_6_n_0 ),
        .I2(\one_rank.stg1_wr_done_reg_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ),
        .I4(complex_row0_rd_done),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I3(\complex_num_writes[4]_i_7_n_0 ),
        .I4(\complex_row_cnt_ocal[3]_i_7_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 
       (.I0(init_state_r1[4]),
        .I1(init_state_r1[5]),
        .I2(init_state_r1[3]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(init_state_r1[1]),
        .I2(init_state_r1[2]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ),
        .I4(init_state_r1[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15 
       (.I0(\complex_address_reg_n_0_[7] ),
        .I1(\complex_address_reg_n_0_[5] ),
        .I2(\complex_address_reg_n_0_[4] ),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\complex_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16 
       (.I0(oclk_wr_cnt_reg[1]),
        .I1(oclk_wr_cnt_reg[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0004FFFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18 
       (.I0(wrcal_wr_cnt_reg[3]),
        .I1(wrcal_wr_cnt_reg[2]),
        .I2(wrcal_wr_cnt_reg[0]),
        .I3(wrcal_wr_cnt_reg[1]),
        .I4(\wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19 
       (.I0(\complex_num_writes[4]_i_8_n_0 ),
        .I1(\complex_num_writes[4]_i_13_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4F707F407F407F40)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20 
       (.I0(init_state_r1[2]),
        .I1(init_state_r1[1]),
        .I2(init_state_r1[6]),
        .I3(init_state_r1[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21 
       (.I0(init_state_r1[5]),
        .I1(init_state_r1[3]),
        .I2(init_state_r1[4]),
        .I3(init_state_r1[6]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0202020222222202)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ),
        .I3(\one_rank.stg1_wr_done_reg_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ),
        .I5(complex_row0_rd_done),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0880000F077FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I4(new_burst_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 
       (.I0(cnt_init_mr_r[1]),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_r[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 
       (.I0(\complex_address_reg_n_0_[9] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I2(\complex_address_reg_n_0_[8] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 
       (.I0(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .R(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[10] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(address_w[10]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[12] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(address_w[12]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .R(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .R(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(address_w[3]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .R(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .R(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[6] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .R(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[7] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .R(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(address_w[8]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[9] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(address_w[9]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ),
        .O(bank_w[0]));
  LUT6 #(
    .INIT(64'hFFFFAAAA0451FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(cnt_init_mr_r[0]),
        .I2(ddr2_refresh_flag_r),
        .I3(cnt_init_mr_r[1]),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h9FFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3_n_0 ),
        .O(bank_w[1]));
  LUT6 #(
    .INIT(64'h0303030303030203)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFFF5FFFFFFFF1FF)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_4_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_4 
       (.I0(ddr2_refresh_flag_r),
        .I1(cnt_init_mr_r[1]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_4_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(bank_w[0]),
        .Q(phy_bank[3]),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(bank_w[1]),
        .Q(phy_bank[4]),
        .R(1'b0));
  FDRE \gen_rnk[0].mr2_r_reg[0][1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(1'b1),
        .Q(\gen_rnk[0].mr2_r_reg[0]_106 ),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE init_calib_complete_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(init_complete_r2),
        .Q(init_calib_complete_reg_0),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE init_complete_r1_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(init_complete_r_reg_n_0),
        .Q(init_complete_r1),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  (* KEEP = "yes" *) 
  FDRE init_complete_r1_timing_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(init_complete_r_timing),
        .Q(init_complete_r1_timing),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE init_complete_r2_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(init_complete_r1),
        .Q(init_complete_r2),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    init_complete_r_i_1
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(init_complete_r_reg_n_0),
        .O(init_complete_r_i_1_n_0));
  FDRE init_complete_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(init_complete_r_i_1_n_0),
        .Q(init_complete_r_reg_n_0),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    init_complete_r_timing_i_1
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(init_complete_r_timing),
        .O(init_complete_r_timing_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE init_complete_r_timing_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(init_complete_r_timing_i_1_n_0),
        .Q(init_complete_r_timing),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \init_state_r1_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[0] ),
        .Q(init_state_r1[0]),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \init_state_r1_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[1] ),
        .Q(init_state_r1[1]),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \init_state_r1_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[2] ),
        .Q(init_state_r1[2]),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \init_state_r1_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[3] ),
        .Q(init_state_r1[3]),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \init_state_r1_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[4] ),
        .Q(init_state_r1[4]),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \init_state_r1_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[5] ),
        .Q(init_state_r1[5]),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \init_state_r1_reg[6] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(init_state_r),
        .Q(init_state_r1[6]),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h888A8888AAAAAAAA)) 
    \init_state_r[0]_i_1 
       (.I0(\init_state_r[0]_i_2_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r[0]_i_3_n_0 ),
        .I5(\init_state_r[0]_i_4_n_0 ),
        .O(\init_state_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h55555545)) 
    \init_state_r[0]_i_10 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \init_state_r[0]_i_11 
       (.I0(cnt_init_mr_done_r),
        .I1(ddr2_refresh_flag_r),
        .I2(mem_init_done_r),
        .O(\init_state_r[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \init_state_r[0]_i_12 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(reset_rd_addr_r1),
        .I2(rdlvl_stg1_done_r1),
        .O(\init_state_r[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \init_state_r[0]_i_13 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(reg_ctrl_cnt_r_reg[2]),
        .I2(reg_ctrl_cnt_r_reg[3]),
        .I3(reg_ctrl_cnt_r_reg[0]),
        .I4(reg_ctrl_cnt_r_reg[1]),
        .O(\init_state_r[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \init_state_r[0]_i_14 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(pi_dqs_found_done),
        .O(\init_state_r[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFFFFFF)) 
    \init_state_r[0]_i_15 
       (.I0(rdlvl_stg1_done_r1),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F00FFCD)) 
    \init_state_r[0]_i_16 
       (.I0(\init_state_r[1]_i_6_n_0 ),
        .I1(prech_req_posedge_r_reg_0),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(prbs_rdlvl_done_pulse0),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \init_state_r[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(prech_req_posedge_r_reg_0),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFBFF)) 
    \init_state_r[0]_i_3 
       (.I0(\init_state_r[0]_i_5_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(pi_dqs_found_done),
        .I4(rdlvl_last_byte_done),
        .I5(\init_state_r[0]_i_6_n_0 ),
        .O(\init_state_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222E3333222EFFFF)) 
    \init_state_r[0]_i_4 
       (.I0(\init_state_r[0]_i_7_n_0 ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r[0]_i_8_n_0 ),
        .I3(\init_state_r[0]_i_9_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r[0]_i_10_n_0 ),
        .O(\init_state_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00040F0F000F0F0F)) 
    \init_state_r[0]_i_5 
       (.I0(\init_state_r[2]_i_14_0 ),
        .I1(\init_state_r[0]_i_11_n_0 ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7F33FFBB7F337F33)) 
    \init_state_r[0]_i_6 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(pi_calib_done),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .I4(\init_state_r[2]_i_5_n_0 ),
        .I5(\init_state_r[0]_i_12_n_0 ),
        .O(\init_state_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFC0CFFFFFA0A0)) 
    \init_state_r[0]_i_7 
       (.I0(\init_state_r[4]_i_15_n_0 ),
        .I1(\init_state_r[0]_i_13_n_0 ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r[0]_i_14_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2FFFFFF)) 
    \init_state_r[0]_i_8 
       (.I0(complex_row1_wr_done),
        .I1(\one_rank.stg1_wr_done_reg_n_0 ),
        .I2(prech_req_posedge_r_reg_0),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[0]_i_15_n_0 ),
        .O(\init_state_r[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAE00AA00EE00AAFF)) 
    \init_state_r[0]_i_9 
       (.I0(\init_state_r[0]_i_16_n_0 ),
        .I1(\init_state_r[3]_i_8_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \init_state_r[1]_i_1 
       (.I0(\init_state_r[4]_i_5_n_0 ),
        .I1(\init_state_r[1]_i_2_n_0 ),
        .I2(\init_state_r[1]_i_3_n_0 ),
        .I3(\init_state_r[1]_i_4_n_0 ),
        .I4(\init_state_r[1]_i_5_n_0 ),
        .I5(\init_state_r[6]_i_11_n_0 ),
        .O(\init_state_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAAB)) 
    \init_state_r[1]_i_10 
       (.I0(\init_state_r[1]_i_14_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r[1]_i_3_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA888A88AA888A888)) 
    \init_state_r[1]_i_11 
       (.I0(\init_state_r[4]_i_12_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(wrcal_prech_req),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF0070F0FF0F70F0)) 
    \init_state_r[1]_i_12 
       (.I0(rdlvl_stg1_done_r1_reg_0),
        .I1(pi_dqs_found_done),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[1]_i_7_0 ),
        .O(\init_state_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8808080888080888)) 
    \init_state_r[1]_i_13 
       (.I0(\init_state_r[1]_i_16_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA8A0AAA)) 
    \init_state_r[1]_i_14 
       (.I0(\init_state_r[1]_i_17_n_0 ),
        .I1(mem_init_done_r),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBBBBBBBBBFB)) 
    \init_state_r[1]_i_16 
       (.I0(\init_state_r[1]_i_18_n_0 ),
        .I1(\init_state_r[6]_i_5_n_0 ),
        .I2(ddr2_pre_flag_r_reg_n_0),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0FFF8F0F0FF)) 
    \init_state_r[1]_i_17 
       (.I0(ddr2_refresh_flag_r),
        .I1(cnt_init_mr_done_r),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[2]_i_14_0 ),
        .O(\init_state_r[1]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \init_state_r[1]_i_18 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(mem_init_done_r),
        .I3(cnt_init_af_done_r),
        .O(\init_state_r[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000000002F0000FF)) 
    \init_state_r[1]_i_2 
       (.I0(\one_rank.stg1_wr_done_reg_n_0 ),
        .I1(prech_req_posedge_r_reg_0),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \init_state_r[1]_i_3 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5500FFF75500FFF2)) 
    \init_state_r[1]_i_4 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .I2(prech_req_posedge_r_reg_0),
        .I3(prbs_rdlvl_done_pulse0),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[1]_i_6_n_0 ),
        .O(\init_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFFFE)) 
    \init_state_r[1]_i_5 
       (.I0(\init_state_r[1]_i_7_n_0 ),
        .I1(\init_state_r[6]_i_10_n_0 ),
        .I2(\init_state_r[1]_i_8_n_0 ),
        .I3(\init_state_r[1]_i_9_n_0 ),
        .I4(\init_state_r[1]_i_10_n_0 ),
        .I5(init_state_r),
        .O(\init_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \init_state_r[1]_i_6 
       (.I0(complex_row0_rd_done),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(complex_num_reads_dec[3]),
        .I3(complex_num_reads_dec[2]),
        .I4(complex_num_reads_dec[1]),
        .I5(complex_num_reads_dec[0]),
        .O(\init_state_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABAAFBA)) 
    \init_state_r[1]_i_7 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r[1]_i_11_n_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r[1]_i_12_n_0 ),
        .I5(\init_state_r[1]_i_13_n_0 ),
        .O(\init_state_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h80AA80AA80AA88AA)) 
    \init_state_r[1]_i_8 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .I1(pi_dqs_found_done),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(pi_calib_done),
        .I4(\one_rank.stg1_wr_done_reg_n_0 ),
        .I5(rdlvl_last_byte_done),
        .O(\init_state_r[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hA2A2A202)) 
    \init_state_r[1]_i_9 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r[6]_i_14_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(reset_rd_addr_r1),
        .I4(rdlvl_stg1_done_r1),
        .O(\init_state_r[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \init_state_r[2]_i_1 
       (.I0(\init_state_r[2]_i_2_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r[2]_i_3_n_0 ),
        .I3(\init_state_r[2]_i_4_n_0 ),
        .I4(\init_state_r[2]_i_5_n_0 ),
        .I5(\init_state_r[2]_i_6_n_0 ),
        .O(\init_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000038C0FFFFFFFF)) 
    \init_state_r[2]_i_10 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \init_state_r[2]_i_11 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(rdlvl_stg1_done_r1),
        .I3(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F4F0F0F0F4FFF)) 
    \init_state_r[2]_i_12 
       (.I0(\init_state_r[2]_i_15_n_0 ),
        .I1(\init_state_r[2]_i_16_n_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r[5]_i_2_n_0 ),
        .O(\init_state_r[2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF7000FFF)) 
    \init_state_r[2]_i_13 
       (.I0(rdlvl_stg1_done_r1_reg_0),
        .I1(pi_dqs_found_done),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000FF005DFFFF)) 
    \init_state_r[2]_i_14 
       (.I0(\init_state_r[4]_i_17_n_0 ),
        .I1(cnt_init_af_done_r),
        .I2(mem_init_done_r),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F0F0001)) 
    \init_state_r[2]_i_15 
       (.I0(burst_addr_r_reg_0),
        .I1(prech_req_posedge_r_reg_0),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(wrlvl_byte_redo),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF3B3F3B3F3B333B3)) 
    \init_state_r[2]_i_16 
       (.I0(prbs_rdlvl_done_pulse0),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(prech_req_posedge_r_reg_0),
        .I5(\one_rank.stg1_wr_done_reg_n_0 ),
        .O(\init_state_r[2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \init_state_r[2]_i_2 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \init_state_r[2]_i_3 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8088888880888088)) 
    \init_state_r[2]_i_4 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(pi_calib_done),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(pi_dqs_found_done),
        .I4(rdlvl_last_byte_done),
        .I5(\one_rank.stg1_wr_done_reg_n_0 ),
        .O(\init_state_r[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h3F37)) 
    \init_state_r[2]_i_5 
       (.I0(rdlvl_stg1_done_r1),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r[6]_i_14_n_0 ),
        .O(\init_state_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAFAAAFAE)) 
    \init_state_r[2]_i_6 
       (.I0(\init_state_r[2]_i_7_n_0 ),
        .I1(\init_state_r[2]_i_8_n_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg[2]_i_9_n_0 ),
        .O(\init_state_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \init_state_r[2]_i_7 
       (.I0(\init_state_r[2]_i_10_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r[2]_i_11_n_0 ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[6]_i_31_n_0 ),
        .I5(\init_state_r[2]_i_12_n_0 ),
        .O(\init_state_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AFFCFFFFF0000)) 
    \init_state_r[2]_i_8 
       (.I0(mem_init_done_r),
        .I1(cnt_init_mr_done_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r[2]_i_14_0 ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8A0000FF8A)) 
    \init_state_r[3]_i_1 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r[3]_i_2_n_0 ),
        .I2(\init_state_r[3]_i_3_n_0 ),
        .I3(\init_state_r[3]_i_4_n_0 ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000FFC4C40000)) 
    \init_state_r[3]_i_10 
       (.I0(\init_state_r[2]_i_14_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r[3]_i_14_n_0 ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hE0F0C0F000F0F0F0)) 
    \init_state_r[3]_i_11 
       (.I0(reset_rd_addr_r1),
        .I1(\init_state_r[3]_i_15_n_0 ),
        .I2(\init_state_r[3]_i_16_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCAAC0AA)) 
    \init_state_r[3]_i_12 
       (.I0(\init_state_r[3]_i_17_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(mem_init_done_r),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\ocal_act_wait_cnt[3]_i_4_n_0 ),
        .O(\init_state_r[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h0000220F)) 
    \init_state_r[3]_i_14 
       (.I0(cnt_init_af_done_r),
        .I1(mem_init_done_r),
        .I2(ddr2_pre_flag_r_reg_n_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040440000)) 
    \init_state_r[3]_i_15 
       (.I0(rdlvl_stg1_done_r1_reg_0),
        .I1(pi_dqs_found_done),
        .I2(rdlvl_last_byte_done),
        .I3(\one_rank.stg1_wr_done_reg_n_0 ),
        .I4(pi_calib_done),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \init_state_r[3]_i_16 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \init_state_r[3]_i_17 
       (.I0(ddr2_refresh_flag_r),
        .I1(cnt_init_mr_done_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(pi_dqs_found_done),
        .I5(rdlvl_stg1_done_r1_reg_0),
        .O(\init_state_r[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBBAAFAAAAAAAAAAA)) 
    \init_state_r[3]_i_2 
       (.I0(\init_state_r[3]_i_5_n_0 ),
        .I1(prech_req_posedge_r_reg_0),
        .I2(rdlvl_stg1_done_r1),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[3]_i_6_n_0 ),
        .O(\init_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF404FFFFFFFFFFFF)) 
    \init_state_r[3]_i_3 
       (.I0(\init_state_r[5]_i_2_n_0 ),
        .I1(\init_state_r[3]_i_7_n_0 ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r[3]_i_8_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \init_state_r[3]_i_4 
       (.I0(\init_state_r[3]_i_9_n_0 ),
        .I1(\init_state_r[6]_i_10_n_0 ),
        .I2(\init_state_r[3]_i_10_n_0 ),
        .I3(\init_state_r[6]_i_5_n_0 ),
        .I4(\init_state_r[3]_i_11_n_0 ),
        .I5(\init_state_r[3]_i_12_n_0 ),
        .O(\init_state_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000003CCC80CC)) 
    \init_state_r[3]_i_5 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \init_state_r[3]_i_6 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    \init_state_r[3]_i_7 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(rdlvl_stg1_done_r1),
        .I3(prech_req_posedge_r_reg_0),
        .O(\init_state_r[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \init_state_r[3]_i_8 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(prech_req_posedge_r_reg_0),
        .I2(complex_oclkdelay_calib_done_r1),
        .I3(rdlvl_stg1_done_r1_reg_0),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \init_state_r[3]_i_9 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(reg_ctrl_cnt_r_reg[1]),
        .I2(reg_ctrl_cnt_r_reg[0]),
        .I3(reg_ctrl_cnt_r_reg[3]),
        .I4(reg_ctrl_cnt_r_reg[2]),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF111111F1)) 
    \init_state_r[4]_i_1 
       (.I0(\init_state_r[4]_i_2_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r[4]_i_3_n_0 ),
        .I3(\init_state_r[4]_i_4_n_0 ),
        .I4(\init_state_r[4]_i_5_n_0 ),
        .I5(\init_state_r[6]_i_11_n_0 ),
        .O(\init_state_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \init_state_r[4]_i_10 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(complex_oclkdelay_calib_done_r1),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .O(\init_state_r[4]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \init_state_r[4]_i_11 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0001FFFFFFFF)) 
    \init_state_r[4]_i_12 
       (.I0(wrlvl_byte_redo),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(prech_req_posedge_r_reg_0),
        .I3(burst_addr_r_reg_0),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF70FF70FF70FF)) 
    \init_state_r[4]_i_13 
       (.I0(mem_init_done_r),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_done_r),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(rdlvl_stg1_done_r1_reg_0),
        .I5(pi_dqs_found_done),
        .O(\init_state_r[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0C00777733FF7777)) 
    \init_state_r[4]_i_14 
       (.I0(\init_state_r[2]_i_4_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(reset_rd_addr_r1),
        .I3(rdlvl_stg1_done_r1),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hF400F4FF)) 
    \init_state_r[4]_i_15 
       (.I0(mem_init_done_r),
        .I1(cnt_init_af_done_r),
        .I2(\init_state_r[4]_i_17_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(ddr2_pre_flag_r_reg_n_0),
        .O(\init_state_r[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \init_state_r[4]_i_16 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \init_state_r[4]_i_17 
       (.I0(mem_init_done_r),
        .I1(\init_state_r[2]_i_14_0 ),
        .I2(num_refresh_reg[1]),
        .I3(num_refresh_reg[0]),
        .I4(num_refresh_reg[3]),
        .I5(num_refresh_reg[2]),
        .O(\init_state_r[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FDDD)) 
    \init_state_r[4]_i_2 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r[4]_i_6_n_0 ),
        .I3(\init_state_r[4]_i_7_n_0 ),
        .I4(\init_state_r[4]_i_8_n_0 ),
        .I5(\init_state_r[4]_i_9_n_0 ),
        .O(\init_state_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF7FFFFFFF0FFF)) 
    \init_state_r[4]_i_3 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(\init_state_r[4]_i_10_n_0 ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \init_state_r[4]_i_4 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\one_rank.stg1_wr_done_reg_n_0 ),
        .I4(prech_req_posedge_r_reg_0),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \init_state_r[4]_i_5 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEFFFFAAAAAAAA)) 
    \init_state_r[4]_i_6 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(cnt_cmd_done_r),
        .I2(wrcal_prech_req),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r[4]_i_11_n_0 ),
        .I5(\init_state_r[4]_i_12_n_0 ),
        .O(\init_state_r[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h2CFFFFFF)) 
    \init_state_r[4]_i_7 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF2020)) 
    \init_state_r[4]_i_8 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r[4]_i_13_n_0 ),
        .I3(\init_state_r[4]_i_14_n_0 ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r[6]_i_24_n_0 ),
        .O(\init_state_r[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0D000D0)) 
    \init_state_r[4]_i_9 
       (.I0(\init_state_r[4]_i_15_n_0 ),
        .I1(\init_state_r[4]_i_16_n_0 ),
        .I2(\init_state_r[6]_i_5_n_0 ),
        .I3(\init_state_r[3]_i_9_n_0 ),
        .I4(\init_state_r[6]_i_10_n_0 ),
        .I5(complex_oclkdelay_calib_start_int_i_2_n_0),
        .O(\init_state_r[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \init_state_r[5]_i_1 
       (.I0(\init_state_r[5]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(init_state_r),
        .I3(\init_state_r[5]_i_3_n_0 ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r[5]_i_4_n_0 ),
        .O(\init_state_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[5]_i_10 
       (.I0(\one_rank.stg1_wr_done_reg_n_0 ),
        .I1(prech_req_posedge_r_reg_0),
        .O(\init_state_r[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[5]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \init_state_r[5]_i_3 
       (.I0(\init_state_r[5]_i_5_n_0 ),
        .I1(\init_state_r[5]_i_6_n_0 ),
        .I2(\init_state_r[5]_i_7_n_0 ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r[5]_i_8_n_0 ),
        .O(\init_state_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE222000000000000)) 
    \init_state_r[5]_i_4 
       (.I0(\init_state_r[5]_i_9_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \init_state_r[5]_i_5 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .I3(\init_state_r[6]_i_10_n_0 ),
        .I4(\init_state_r[4]_i_10_n_0 ),
        .I5(wr_victim_inc_i_3_n_0),
        .O(\init_state_r[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00DF0033001F0033)) 
    \init_state_r[5]_i_6 
       (.I0(prbs_rdlvl_done_pulse0),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[5]_i_10_n_0 ),
        .O(\init_state_r[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAABAFFFFAABAAAFA)) 
    \init_state_r[5]_i_7 
       (.I0(\init_state_r[1]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(rdlvl_stg1_done_r1),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(prech_req_posedge_r_reg_0),
        .O(\init_state_r[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA8A0AAAAAAAAAAAA)) 
    \init_state_r[5]_i_8 
       (.I0(\init_state_r[4]_i_6_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hF4C43404)) 
    \init_state_r[5]_i_9 
       (.I0(pi_calib_done),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(rdlvl_stg1_done_r1),
        .I4(reset_rd_addr_r1),
        .O(\init_state_r[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8B888BBB8B888B88)) 
    \init_state_r[6]_i_1 
       (.I0(\init_state_r[6]_i_3_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r[6]_i_4_n_0 ),
        .I3(\init_state_r[6]_i_5_n_0 ),
        .I4(\init_state_r[6]_i_6_n_0 ),
        .I5(\init_state_r[6]_i_7_n_0 ),
        .O(\init_state_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \init_state_r[6]_i_10 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hF0E0F000)) 
    \init_state_r[6]_i_11 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[6]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \init_state_r[6]_i_12 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \init_state_r[6]_i_13 
       (.I0(\init_state_r[6]_i_25_n_0 ),
        .I1(\init_state_r[6]_i_26_n_0 ),
        .I2(\wrcal_reads[7]_i_5_n_0 ),
        .I3(prech_req_posedge_r_reg_0),
        .I4(prbs_rdlvl_done_pulse0),
        .I5(rdlvl_stg1_rank_done),
        .O(\init_state_r[6]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \init_state_r[6]_i_14 
       (.I0(complex_row0_wr_done),
        .I1(rdlvl_stg1_done_r1),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(complex_num_writes_dec_reg[0]),
        .I4(\init_state_r[6]_i_27_n_0 ),
        .O(\init_state_r[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \init_state_r[6]_i_15 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00007F00FFFFFFFF)) 
    \init_state_r[6]_i_16 
       (.I0(reset_rd_addr_r1),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h3F3733373F373F37)) 
    \init_state_r[6]_i_17 
       (.I0(\init_state_r[6]_i_28_n_0 ),
        .I1(\init_state_r[6]_i_12_n_0 ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(cnt_dllk_zqinit_done_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .O(\init_state_r[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5557)) 
    \init_state_r[6]_i_18 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r[6]_i_29_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h4545454445454545)) 
    \init_state_r[6]_i_19 
       (.I0(\init_state_r[1]_i_3_n_0 ),
        .I1(\init_state_r[6]_i_30_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(prech_req_posedge_r_reg_0),
        .I4(prbs_rdlvl_done_pulse0),
        .I5(complex_sample_cnt_inc_i_2_n_0),
        .O(\init_state_r[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEEEFE)) 
    \init_state_r[6]_i_2 
       (.I0(init_state_r),
        .I1(\init_state_r[6]_i_8_n_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r[6]_i_9_n_0 ),
        .I4(\init_state_r[6]_i_10_n_0 ),
        .I5(\init_state_r[6]_i_11_n_0 ),
        .O(\init_state_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8CCCCC0C8CCCC)) 
    \init_state_r[6]_i_20 
       (.I0(prbs_rdlvl_done_pulse0),
        .I1(\wrcal_reads[7]_i_4_n_0 ),
        .I2(\complex_wait_cnt[3]_i_5_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(prech_req_posedge_r_reg_0),
        .O(\init_state_r[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h555500005555DFFD)) 
    \init_state_r[6]_i_21 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hEE0E000000000000)) 
    \init_state_r[6]_i_22 
       (.I0(\init_state_r[6]_i_31_n_0 ),
        .I1(\complex_wait_cnt[3]_i_5_n_0 ),
        .I2(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I3(rdlvl_stg1_done_r1_reg_0),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h05550557055F0557)) 
    \init_state_r[6]_i_23 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r[6]_i_32_n_0 ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[6]_i_33_n_0 ),
        .O(\init_state_r[6]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \init_state_r[6]_i_24 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF000000FE00)) 
    \init_state_r[6]_i_25 
       (.I0(pi_dqs_found_done),
        .I1(pi_dqs_found_rank_done),
        .I2(prech_req_posedge_r_reg_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \init_state_r[6]_i_26 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I3(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[6]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \init_state_r[6]_i_27 
       (.I0(complex_num_writes_dec_reg[4]),
        .I1(complex_num_writes_dec_reg[3]),
        .I2(complex_num_writes_dec_reg[2]),
        .I3(complex_num_writes_dec_reg[1]),
        .O(\init_state_r[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h5300530F530F530F)) 
    \init_state_r[6]_i_28 
       (.I0(cnt_cmd_done_r),
        .I1(cnt_init_pre_wait_done_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(p_121_in),
        .I5(\init_state_r[6]_i_17_0 ),
        .O(\init_state_r[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444044)) 
    \init_state_r[6]_i_29 
       (.I0(\init_state_r[6]_i_15_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(oclk_wr_cnt_reg[1]),
        .I3(oclk_wr_cnt_reg[0]),
        .I4(oclk_wr_cnt_reg[2]),
        .I5(oclk_wr_cnt_reg[3]),
        .O(\init_state_r[6]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h04550405)) 
    \init_state_r[6]_i_3 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\ocal_act_wait_cnt[3]_i_3_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(prech_req_posedge_r_reg_0),
        .O(\init_state_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FFF00440F)) 
    \init_state_r[6]_i_30 
       (.I0(rdlvl_stg1_done_r1),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(\init_state_r[1]_i_6_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\complex_wait_cnt[3]_i_5_n_0 ),
        .O(\init_state_r[6]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \init_state_r[6]_i_31 
       (.I0(wr_victim_inc_i_3_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r[3]_i_8_n_0 ),
        .O(\init_state_r[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000005551155)) 
    \init_state_r[6]_i_32 
       (.I0(\init_state_r[6]_i_35_n_0 ),
        .I1(cnt_cmd_done_r),
        .I2(p_15_in),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[6]_i_36_n_0 ),
        .O(\init_state_r[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFEFAA00AAAA)) 
    \init_state_r[6]_i_33 
       (.I0(\init_state_r[6]_i_37_n_0 ),
        .I1(pi_phase_locked_all_r4),
        .I2(pi_phase_locked_all_r3),
        .I3(\init_state_r[6]_i_38_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111110010)) 
    \init_state_r[6]_i_35 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(cnt_cmd_done_r),
        .I3(wrcal_prech_req),
        .I4(prech_req_posedge_r_reg_0),
        .I5(burst_addr_r_reg_0),
        .O(\init_state_r[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \init_state_r[6]_i_36 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(wrcal_wr_cnt_reg[1]),
        .I3(wrcal_wr_cnt_reg[0]),
        .I4(wrcal_wr_cnt_reg[2]),
        .I5(wrcal_wr_cnt_reg[3]),
        .O(\init_state_r[6]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h0A0A0A0B)) 
    \init_state_r[6]_i_37 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(wrlvl_byte_redo),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(prech_req_posedge_r_reg_0),
        .I4(burst_addr_r_reg_0),
        .O(\init_state_r[6]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \init_state_r[6]_i_38 
       (.I0(\wrcal_reads_reg_n_0_[7] ),
        .I1(\wrcal_reads_reg_n_0_[6] ),
        .I2(\wrcal_reads_reg_n_0_[1] ),
        .I3(\wrcal_reads_reg_n_0_[0] ),
        .I4(\init_state_r[6]_i_39_n_0 ),
        .O(\init_state_r[6]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \init_state_r[6]_i_39 
       (.I0(\wrcal_reads_reg_n_0_[4] ),
        .I1(\wrcal_reads_reg_n_0_[5] ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(\wrcal_reads_reg_n_0_[3] ),
        .O(\init_state_r[6]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00010901AAABABAB)) 
    \init_state_r[6]_i_4 
       (.I0(\init_state_r[6]_i_12_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[6]_i_13_n_0 ),
        .O(\init_state_r[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[6]_i_5 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0100)) 
    \init_state_r[6]_i_6 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r[6]_i_14_n_0 ),
        .I2(\init_state_r[6]_i_15_n_0 ),
        .I3(complex_sample_cnt_inc_i_2_n_0),
        .I4(\init_state_r[6]_i_16_n_0 ),
        .I5(\init_state_r[6]_i_17_n_0 ),
        .O(\init_state_r[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    \init_state_r[6]_i_7 
       (.I0(\init_state_r[6]_i_18_n_0 ),
        .I1(\init_state_r[6]_i_19_n_0 ),
        .I2(\init_state_r[6]_i_20_n_0 ),
        .I3(\init_state_r[6]_i_21_n_0 ),
        .I4(\init_state_r[6]_i_22_n_0 ),
        .I5(\init_state_r[6]_i_23_n_0 ),
        .O(\init_state_r[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \init_state_r[6]_i_8 
       (.I0(reset_rd_addr_r1),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(rdlvl_stg1_done_r1),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r[6]_i_24_n_0 ),
        .I5(\init_state_r[6]_i_10_n_0 ),
        .O(\init_state_r[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \init_state_r[6]_i_9 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[6]_i_9_n_0 ));
  FDRE \init_state_r_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[0]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[0] ),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \init_state_r_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[1]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[1] ),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \init_state_r_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[2]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[2] ),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  MUXF7 \init_state_r_reg[2]_i_9 
       (.I0(\init_state_r[2]_i_13_n_0 ),
        .I1(\init_state_r[2]_i_14_n_0 ),
        .O(\init_state_r_reg[2]_i_9_n_0 ),
        .S(\init_state_r_reg_n_0_[3] ));
  FDRE \init_state_r_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[3]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[3] ),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \init_state_r_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[4]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[4] ),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \init_state_r_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[5]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[5] ),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE \init_state_r_reg[6] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[6]_i_2_n_0 ),
        .Q(init_state_r),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    mem_init_done_r_i_1
       (.I0(\init_state_r[5]_i_2_n_0 ),
        .I1(cnt_init_mr_done_r),
        .I2(ddr2_refresh_flag_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_4_n_0 ),
        .I4(mem_init_done_r_i_2_n_0),
        .I5(mem_init_done_r),
        .O(mem_init_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_init_done_r_i_2
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .O(mem_init_done_r_i_2_n_0));
  FDRE mem_init_done_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(mem_init_done_r_i_1_n_0),
        .Q(mem_init_done_r),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1
       (.I0(out_fifo_7[0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(phy_control_i),
        .O(phy_dout[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1__0
       (.I0(out_fifo_7[5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(phy_control_i),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1__1
       (.I0(out_fifo[31]),
        .I1(phy_wrdata[31]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_2
       (.I0(out_fifo[15]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_1
       (.I0(out_fifo_7[11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_1__0
       (.I0(out_fifo_7[16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_1__1
       (.I0(out_fifo[63]),
        .I1(phy_wrdata[63]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_2
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_2__1
       (.I0(out_fifo[47]),
        .I1(phy_wrdata[47]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_3__0
       (.I0(out_fifo_7[19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_3__1
       (.I0(out_fifo[16]),
        .I1(phy_wrdata[28]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_3__2
       (.I0(out_fifo[29]),
        .I1(phy_wrdata[29]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_4
       (.I0(out_fifo[0]),
        .I1(phy_wrdata[12]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_4__0
       (.I0(out_fifo[13]),
        .I1(phy_wrdata[13]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_5
       (.I0(out_fifo[48]),
        .I1(phy_wrdata[60]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_5__0
       (.I0(out_fifo[61]),
        .I1(phy_wrdata[61]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_6
       (.I0(out_fifo[32]),
        .I1(phy_wrdata[44]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_6__0
       (.I0(out_fifo[45]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1
       (.I0(out_fifo_7[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(phy_control_i),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1__0
       (.I0(out_fifo[22]),
        .I1(phy_wrdata[26]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1__1
       (.I0(out_fifo[28]),
        .I1(phy_wrdata[28]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_30_35_i_1__2
       (.I0(mc_ras_n),
        .I1(phy_control_i),
        .I2(phy_ras_n),
        .O(phy_dout[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2
       (.I0(out_fifo_7[14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2__0
       (.I0(out_fifo[6]),
        .I1(phy_wrdata[14]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2__1
       (.I0(out_fifo[12]),
        .I1(phy_wrdata[12]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_3
       (.I0(out_fifo[54]),
        .I1(phy_wrdata[62]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_3__0
       (.I0(out_fifo[60]),
        .I1(phy_wrdata[60]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_4
       (.I0(out_fifo[38]),
        .I1(phy_wrdata[42]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_4__0
       (.I0(out_fifo[44]),
        .I1(phy_wrdata[44]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(phy_control_i),
        .O(phy_dout[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1__0
       (.I0(out_fifo[19]),
        .I1(phy_wrdata[31]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1__1
       (.I0(out_fifo[26]),
        .I1(phy_wrdata[26]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_36_41_i_1__2
       (.I0(mc_odt),
        .I1(phy_control_i),
        .I2(calib_odt),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_2
       (.I0(out_fifo[3]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_2__0
       (.I0(out_fifo[10]),
        .I1(phy_wrdata[14]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1
       (.I0(out_fifo_7[4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(phy_control_i),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1__0
       (.I0(out_fifo_7[8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1__1
       (.I0(out_fifo[51]),
        .I1(phy_wrdata[63]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1__2
       (.I0(out_fifo[58]),
        .I1(phy_wrdata[62]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2
       (.I0(out_fifo_7[7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(phy_control_i),
        .O(phy_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2__0
       (.I0(out_fifo_7[15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2__1
       (.I0(out_fifo[35]),
        .I1(phy_wrdata[47]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2__2
       (.I0(out_fifo[42]),
        .I1(phy_wrdata[42]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_3
       (.I0(out_fifo_7[18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_3__0
       (.I0(out_fifo[17]),
        .I1(phy_wrdata[29]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_3__1
       (.I0(out_fifo[25]),
        .I1(phy_wrdata[29]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_4
       (.I0(out_fifo[1]),
        .I1(phy_wrdata[13]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_4__0
       (.I0(out_fifo[9]),
        .I1(phy_wrdata[13]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_5
       (.I0(out_fifo[49]),
        .I1(phy_wrdata[61]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_5__0
       (.I0(out_fifo[57]),
        .I1(phy_wrdata[61]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_6
       (.I0(out_fifo[33]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_6__0
       (.I0(out_fifo[41]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_48_53_i_1
       (.I0(out_fifo_6[1]),
        .I1(phy_control_i),
        .I2(phy_bank[4]),
        .O(phy_dout[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_1__0
       (.I0(out_fifo_7[1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(phy_control_i),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_48_53_i_2
       (.I0(out_fifo_6[3]),
        .I1(phy_control_i),
        .I2(phy_bank[4]),
        .O(phy_dout[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_2__0
       (.I0(out_fifo_7[12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_48_53_i_3
       (.I0(out_fifo_6[0]),
        .I1(phy_control_i),
        .I2(phy_bank[3]),
        .O(phy_dout[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_48_53_i_3__0
       (.I0(out_fifo_8),
        .I1(phy_control_i),
        .I2(phy_we_n),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_54_59_i_1
       (.I0(out_fifo_6[2]),
        .I1(phy_control_i),
        .I2(phy_bank[3]),
        .O(phy_dout[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_1__0
       (.I0(out_fifo[20]),
        .I1(phy_wrdata[28]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_1__1
       (.I0(out_fifo[27]),
        .I1(phy_wrdata[31]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(phy_control_i),
        .O(phy_dout[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2__0
       (.I0(out_fifo[4]),
        .I1(phy_wrdata[12]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2__1
       (.I0(out_fifo[11]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_54_59_i_2__2
       (.I0(mc_cas_n),
        .I1(phy_control_i),
        .I2(phy_cs_n),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_3
       (.I0(out_fifo_7[9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_3__0
       (.I0(out_fifo[52]),
        .I1(phy_wrdata[60]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_3__1
       (.I0(out_fifo[59]),
        .I1(phy_wrdata[63]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_4
       (.I0(out_fifo[36]),
        .I1(phy_wrdata[44]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_4__0
       (.I0(out_fifo[43]),
        .I1(phy_wrdata[47]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_60_65_i_1
       (.I0(out_fifo_14[0]),
        .I1(phy_control_i),
        .I2(calib_cke),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_1__0
       (.I0(out_fifo_7[2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(phy_control_i),
        .O(phy_dout[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_1__1
       (.I0(out_fifo[23]),
        .I1(phy_wrdata[31]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_1__2
       (.I0(out_fifo[30]),
        .I1(phy_wrdata[26]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_2
       (.I0(out_fifo[7]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_2__0
       (.I0(out_fifo[14]),
        .I1(phy_wrdata[14]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [28]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_66_71_i_1
       (.I0(out_fifo_14[1]),
        .I1(phy_control_i),
        .I2(calib_cke),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_1__0
       (.I0(out_fifo_7[13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_1__1
       (.I0(out_fifo[55]),
        .I1(phy_wrdata[63]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_1__2
       (.I0(out_fifo[62]),
        .I1(phy_wrdata[62]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_2__0
       (.I0(out_fifo[39]),
        .I1(phy_wrdata[47]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_2__1
       (.I0(out_fifo[46]),
        .I1(phy_wrdata[42]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_66_71_i_2__2
       (.I0(mc_cas_n),
        .I1(phy_control_i),
        .I2(phy_cas_n),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_3__0
       (.I0(out_fifo[21]),
        .I1(phy_wrdata[29]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_4
       (.I0(out_fifo[5]),
        .I1(phy_wrdata[13]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_5
       (.I0(out_fifo[53]),
        .I1(phy_wrdata[61]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_6
       (.I0(out_fifo[37]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_1__1
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(phy_control_i),
        .O(phy_dout[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_2
       (.I0(out_fifo_7[10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_2__0
       (.I0(out_fifo[18]),
        .I1(phy_wrdata[26]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_2__1
       (.I0(out_fifo[24]),
        .I1(phy_wrdata[28]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_3
       (.I0(out_fifo[2]),
        .I1(phy_wrdata[14]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_3__0
       (.I0(out_fifo[8]),
        .I1(phy_wrdata[12]),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_4
       (.I0(out_fifo[50]),
        .I1(phy_wrdata[62]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_4__0
       (.I0(out_fifo[56]),
        .I1(phy_wrdata[60]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_5
       (.I0(out_fifo[34]),
        .I1(phy_wrdata[42]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[53] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_5__0
       (.I0(out_fifo[40]),
        .I1(phy_wrdata[44]),
        .I2(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[62]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_1
       (.I0(out_fifo_7[6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(phy_control_i),
        .O(phy_dout[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_2
       (.I0(out_fifo_7[17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    mpr_rdlvl_start_i_1
       (.I0(pi_dqs_found_done),
        .I1(mpr_rdlvl_start_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(mpr_rdlvl_start_reg_0),
        .O(mpr_rdlvl_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    mpr_rdlvl_start_i_2
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .O(mpr_rdlvl_start_i_2_n_0));
  FDRE mpr_rdlvl_start_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(mpr_rdlvl_start_i_1_n_0),
        .Q(mpr_rdlvl_start_reg_0),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \my_empty[7]_i_2__1 
       (.I0(mc_wrdata_en),
        .I1(phy_control_i),
        .I2(calib_wrdata_en),
        .O(mux_wrdata_en));
  LUT2 #(
    .INIT(4'h2)) 
    \my_full[3]_i_3__0 
       (.I0(1'b1),
        .I1(mux_cmd_wren),
        .O(init_calib_complete_reg_rep__1));
  LUT2 #(
    .INIT(4'h2)) 
    \my_full[3]_i_3__1 
       (.I0(1'b1),
        .I1(mux_cmd_wren),
        .O(init_calib_complete_reg_rep__1_0));
  FDRE new_burst_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\calib_cmd[2]_i_1_n_0 ),
        .Q(new_burst_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_refresh[0]_i_1 
       (.I0(num_refresh_reg[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_refresh[1]_i_1 
       (.I0(num_refresh_reg[0]),
        .I1(num_refresh_reg[1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \num_refresh[2]_i_1 
       (.I0(num_refresh_reg[2]),
        .I1(num_refresh_reg[1]),
        .I2(num_refresh_reg[0]),
        .O(p_0_in__8[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \num_refresh[3]_i_1 
       (.I0(\num_refresh[3]_i_4_n_0 ),
        .I1(\num_refresh[3]_i_5_n_0 ),
        .I2(\complex_num_writes_dec_reg[1]_0 ),
        .I3(\num_refresh[3]_i_6_n_0 ),
        .I4(\num_refresh[3]_i_7_n_0 ),
        .O(\num_refresh[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \num_refresh[3]_i_2 
       (.I0(\num_refresh[3]_i_8_n_0 ),
        .I1(pi_dqs_found_done),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .O(num_refresh0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \num_refresh[3]_i_3 
       (.I0(num_refresh_reg[3]),
        .I1(num_refresh_reg[0]),
        .I2(num_refresh_reg[1]),
        .I3(num_refresh_reg[2]),
        .O(p_0_in__8[3]));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \num_refresh[3]_i_4 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\num_refresh[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000001)) 
    \num_refresh[3]_i_5 
       (.I0(\init_state_r[6]_i_10_n_0 ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\num_refresh[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \num_refresh[3]_i_6 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r[5]_i_2_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\num_refresh[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000802000000000)) 
    \num_refresh[3]_i_7 
       (.I0(\init_state_r[5]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\num_refresh[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \num_refresh[3]_i_8 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r[1]_i_3_n_0 ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\num_refresh[3]_i_8_n_0 ));
  FDRE \num_refresh_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(num_refresh0),
        .D(p_0_in__8[0]),
        .Q(num_refresh_reg[0]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(num_refresh0),
        .D(p_0_in__8[1]),
        .Q(num_refresh_reg[1]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(num_refresh0),
        .D(p_0_in__8[2]),
        .Q(num_refresh_reg[2]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(num_refresh0),
        .D(p_0_in__8[3]),
        .Q(num_refresh_reg[3]),
        .R(\num_refresh[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ocal_act_wait_cnt[0]_i_1 
       (.I0(ocal_act_wait_cnt_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ocal_act_wait_cnt[1]_i_1 
       (.I0(ocal_act_wait_cnt_reg[0]),
        .I1(ocal_act_wait_cnt_reg[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \ocal_act_wait_cnt[2]_i_1 
       (.I0(ocal_act_wait_cnt_reg[2]),
        .I1(ocal_act_wait_cnt_reg[1]),
        .I2(ocal_act_wait_cnt_reg[0]),
        .O(p_0_in__6[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \ocal_act_wait_cnt[3]_i_1 
       (.I0(\ocal_act_wait_cnt[3]_i_3_n_0 ),
        .I1(\complex_num_writes_dec_reg[1]_0 ),
        .I2(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\ocal_act_wait_cnt[3]_i_4_n_0 ),
        .O(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ocal_act_wait_cnt[3]_i_2 
       (.I0(ocal_act_wait_cnt_reg[3]),
        .I1(ocal_act_wait_cnt_reg[0]),
        .I2(ocal_act_wait_cnt_reg[1]),
        .I3(ocal_act_wait_cnt_reg[2]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ocal_act_wait_cnt[3]_i_3 
       (.I0(ocal_act_wait_cnt_reg[3]),
        .I1(ocal_act_wait_cnt_reg[0]),
        .I2(ocal_act_wait_cnt_reg[1]),
        .I3(ocal_act_wait_cnt_reg[2]),
        .O(\ocal_act_wait_cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ocal_act_wait_cnt[3]_i_4 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .O(\ocal_act_wait_cnt[3]_i_4_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__6[0]),
        .Q(ocal_act_wait_cnt_reg[0]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__6[1]),
        .Q(ocal_act_wait_cnt_reg[1]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__6[2]),
        .Q(ocal_act_wait_cnt_reg[2]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(p_0_in__6[3]),
        .Q(ocal_act_wait_cnt_reg[3]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \oclk_wr_cnt[0]_i_1 
       (.I0(oclk_wr_cnt_reg[0]),
        .O(\oclk_wr_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \oclk_wr_cnt[1]_i_1 
       (.I0(oclk_wr_cnt_reg[1]),
        .I1(oclk_wr_cnt_reg[0]),
        .O(\oclk_wr_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \oclk_wr_cnt[2]_i_1 
       (.I0(oclk_wr_cnt_reg[2]),
        .I1(oclk_wr_cnt_reg[0]),
        .I2(oclk_wr_cnt_reg[1]),
        .O(oclk_wr_cnt0__0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \oclk_wr_cnt[3]_i_1 
       (.I0(\oclk_wr_cnt[3]_i_4_n_0 ),
        .I1(oclk_wr_cnt_reg[0]),
        .I2(oclk_wr_cnt_reg[1]),
        .I3(oclk_wr_cnt_reg[3]),
        .I4(oclk_wr_cnt_reg[2]),
        .I5(\complex_num_writes_dec_reg[1]_0 ),
        .O(\oclk_wr_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \oclk_wr_cnt[3]_i_2 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(mpr_rdlvl_start_i_2_n_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(new_burst_r),
        .O(\oclk_wr_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \oclk_wr_cnt[3]_i_3 
       (.I0(oclk_wr_cnt_reg[3]),
        .I1(oclk_wr_cnt_reg[2]),
        .I2(oclk_wr_cnt_reg[1]),
        .I3(oclk_wr_cnt_reg[0]),
        .O(oclk_wr_cnt0__0[3]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \oclk_wr_cnt[3]_i_4 
       (.I0(\wrcal_reads[7]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\oclk_wr_cnt[3]_i_4_n_0 ));
  FDRE \oclk_wr_cnt_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(\oclk_wr_cnt[0]_i_1_n_0 ),
        .Q(oclk_wr_cnt_reg[0]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDRE \oclk_wr_cnt_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(\oclk_wr_cnt[1]_i_1_n_0 ),
        .Q(oclk_wr_cnt_reg[1]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDSE \oclk_wr_cnt_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(oclk_wr_cnt0__0[2]),
        .Q(oclk_wr_cnt_reg[2]),
        .S(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDRE \oclk_wr_cnt_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(oclk_wr_cnt0__0[3]),
        .Q(oclk_wr_cnt_reg[3]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10 
       (.I0(out_fifo_7[14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(out_fifo_12),
        .I3(mem_out[7]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[19] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11 
       (.I0(out_fifo_7[14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(out_fifo_12),
        .I3(mem_out[6]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[19] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12 
       (.I0(out_fifo_7[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(out_fifo_12),
        .I3(mem_out[5]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[19] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13 
       (.I0(out_fifo_7[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(out_fifo_12),
        .I3(mem_out[4]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[19] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14 
       (.I0(out_fifo_7[15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(out_fifo_12),
        .I3(mem_out[15]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[20] [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15 
       (.I0(out_fifo_7[15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(out_fifo_12),
        .I3(mem_out[14]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[20] [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16 
       (.I0(out_fifo_7[4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(out_fifo_12),
        .I3(mem_out[13]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[20] [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17 
       (.I0(out_fifo_7[4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(out_fifo_12),
        .I3(mem_out[12]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[20] [4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18 
       (.I0(mc_odt),
        .I1(out_fifo_12),
        .I2(calib_odt),
        .I3(mem_out[11]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[20] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19 
       (.I0(mc_odt),
        .I1(out_fifo_12),
        .I2(calib_odt),
        .I3(mem_out[10]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[20] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2 
       (.I0(out_fifo_7[16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(out_fifo_12),
        .I3(mem_out[3]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[21] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_20 
       (.I0(mc_odt),
        .I1(out_fifo_12),
        .I2(calib_odt),
        .I3(mem_out[9]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[20] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_21 
       (.I0(mc_odt),
        .I1(out_fifo_12),
        .I2(calib_odt),
        .I3(mem_out[8]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[20] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24 
       (.I0(out_fifo_8),
        .I1(out_fifo_0),
        .I2(phy_we_n),
        .I3(mem_out[21]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_we_n_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25 
       (.I0(out_fifo_8),
        .I1(out_fifo_0),
        .I2(phy_we_n),
        .I3(mem_out[20]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_we_n_reg[0] [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_26 
       (.I0(out_fifo_7[12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(out_fifo_12),
        .I3(mem_out[19]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_we_n_reg[0] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_27 
       (.I0(out_fifo_7[12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(out_fifo_12),
        .I3(mem_out[18]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_we_n_reg[0] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_28 
       (.I0(out_fifo_7[1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(out_fifo_12),
        .I3(mem_out[17]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_we_n_reg[0] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_29 
       (.I0(out_fifo_7[1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(out_fifo_12),
        .I3(mem_out[16]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_we_n_reg[0] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3 
       (.I0(out_fifo_7[16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(out_fifo_12),
        .I3(mem_out[2]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[21] [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32 
       (.I0(mc_cas_n),
        .I1(out_fifo_0),
        .I2(phy_cs_n),
        .I3(mem_out[23]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33 
       (.I0(mc_cas_n),
        .I1(out_fifo_0),
        .I2(phy_cs_n),
        .I3(mem_out[22]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34 
       (.I0(out_fifo_14[1]),
        .I1(out_fifo_0),
        .I2(calib_cke),
        .I3(mem_out[27]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35 
       (.I0(out_fifo_14[1]),
        .I1(out_fifo_0),
        .I2(calib_cke),
        .I3(mem_out[26]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36 
       (.I0(out_fifo_14[0]),
        .I1(out_fifo_0),
        .I2(calib_cke),
        .I3(mem_out[25]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37 
       (.I0(out_fifo_14[0]),
        .I1(out_fifo_0),
        .I2(calib_cke),
        .I3(mem_out[24]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4 
       (.I0(out_fifo_7[5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(out_fifo_12),
        .I3(mem_out[1]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[21] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40 
       (.I0(mc_cas_n),
        .I1(out_fifo_0),
        .I2(phy_cas_n),
        .I3(mem_out[29]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41 
       (.I0(mc_cas_n),
        .I1(out_fifo_0),
        .I2(phy_cas_n),
        .I3(mem_out[28]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_cas_n_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5 
       (.I0(out_fifo_7[5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(out_fifo_12),
        .I3(mem_out[0]),
        .I4(out_fifo_13),
        .O(\cmd_pipe_plus.mc_address_reg[21] [0]));
  LUT6 #(
    .INIT(64'h0000000001010100)) 
    \one_rank.stg1_wr_done_i_1 
       (.I0(prbs_rdlvl_done_pulse_reg_0),
        .I1(rdlvl_last_byte_done),
        .I2(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .I3(stg1_wr_done),
        .I4(\one_rank.stg1_wr_done_reg_n_0 ),
        .I5(complex_byte_rd_done),
        .O(\one_rank.stg1_wr_done_i_1_n_0 ));
  FDRE \one_rank.stg1_wr_done_reg 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\one_rank.stg1_wr_done_i_1_n_0 ),
        .Q(\one_rank.stg1_wr_done_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_10
       (.I0(out_fifo[48]),
        .I1(phy_wrdata[60]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[7]),
        .I4(out_fifo_2),
        .O(D3[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_10__0
       (.I0(out_fifo[63]),
        .I1(phy_wrdata[63]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[7]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[63] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_11
       (.I0(out_fifo[32]),
        .I1(phy_wrdata[44]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[6]),
        .I4(out_fifo_2),
        .O(D3[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_11__0
       (.I0(out_fifo[47]),
        .I1(phy_wrdata[47]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[6]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[63] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_12
       (.I0(out_fifo[16]),
        .I1(phy_wrdata[28]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[5]),
        .I4(out_fifo_2),
        .O(D3[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_12__0
       (.I0(out_fifo[31]),
        .I1(phy_wrdata[31]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[5]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[63] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_13
       (.I0(out_fifo[0]),
        .I1(phy_wrdata[12]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[4]),
        .I4(out_fifo_2),
        .O(D3[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_13__0
       (.I0(out_fifo[15]),
        .I1(phy_wrdata[45]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[4]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[63] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_14
       (.I0(out_fifo[54]),
        .I1(phy_wrdata[62]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[11]),
        .I4(out_fifo_2),
        .O(D4[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_14__0
       (.I0(out_fifo[60]),
        .I1(phy_wrdata[60]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[15]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[60] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_15
       (.I0(out_fifo[38]),
        .I1(phy_wrdata[42]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[10]),
        .I4(out_fifo_2),
        .O(D4[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_15__0
       (.I0(out_fifo[44]),
        .I1(phy_wrdata[44]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[14]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[60] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_16
       (.I0(out_fifo[22]),
        .I1(phy_wrdata[26]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[9]),
        .I4(out_fifo_2),
        .O(D4[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_16__0
       (.I0(out_fifo[28]),
        .I1(phy_wrdata[28]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[13]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[60] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_17
       (.I0(out_fifo[6]),
        .I1(phy_wrdata[14]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[8]),
        .I4(out_fifo_2),
        .O(D4[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_17__0
       (.I0(out_fifo[12]),
        .I1(phy_wrdata[12]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[12]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[60] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_18
       (.I0(out_fifo[51]),
        .I1(phy_wrdata[63]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[15]),
        .I4(out_fifo_2),
        .O(D5[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_18__0
       (.I0(out_fifo[58]),
        .I1(phy_wrdata[62]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[19]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[58] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_19
       (.I0(out_fifo[35]),
        .I1(phy_wrdata[47]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[14]),
        .I4(out_fifo_2),
        .O(D5[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_19__0
       (.I0(out_fifo[42]),
        .I1(phy_wrdata[42]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[18]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[58] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_2
       (.I0(out_fifo[50]),
        .I1(phy_wrdata[62]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[3]),
        .I4(out_fifo_2),
        .O(D1[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_20
       (.I0(out_fifo[19]),
        .I1(phy_wrdata[31]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[13]),
        .I4(out_fifo_2),
        .O(D5[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_20__0
       (.I0(out_fifo[26]),
        .I1(phy_wrdata[26]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[17]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[58] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_21
       (.I0(out_fifo[3]),
        .I1(phy_wrdata[45]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[12]),
        .I4(out_fifo_2),
        .O(D5[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_21__0
       (.I0(out_fifo[10]),
        .I1(phy_wrdata[14]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[16]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[58] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_22
       (.I0(out_fifo[49]),
        .I1(phy_wrdata[61]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[19]),
        .I4(out_fifo_2),
        .O(D6[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_22__0
       (.I0(out_fifo[57]),
        .I1(phy_wrdata[61]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[23]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[57] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_23
       (.I0(out_fifo[33]),
        .I1(phy_wrdata[45]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[18]),
        .I4(out_fifo_2),
        .O(D6[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_23__0
       (.I0(out_fifo[41]),
        .I1(phy_wrdata[45]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[22]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[57] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_24
       (.I0(out_fifo[17]),
        .I1(phy_wrdata[29]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[17]),
        .I4(out_fifo_2),
        .O(D6[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_24__0
       (.I0(out_fifo[25]),
        .I1(phy_wrdata[29]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[21]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[57] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_25
       (.I0(out_fifo[1]),
        .I1(phy_wrdata[13]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[16]),
        .I4(out_fifo_2),
        .O(D6[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_25__0
       (.I0(out_fifo[9]),
        .I1(phy_wrdata[13]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[20]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[57] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_26
       (.I0(out_fifo[52]),
        .I1(phy_wrdata[60]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[23]),
        .I4(out_fifo_2),
        .O(D7[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_26__0
       (.I0(out_fifo[59]),
        .I1(phy_wrdata[63]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[27]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[59] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_27
       (.I0(out_fifo[36]),
        .I1(phy_wrdata[44]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[22]),
        .I4(out_fifo_2),
        .O(D7[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_27__0
       (.I0(out_fifo[43]),
        .I1(phy_wrdata[47]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[26]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[59] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_28
       (.I0(out_fifo[20]),
        .I1(phy_wrdata[28]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[21]),
        .I4(out_fifo_2),
        .O(D7[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_28__0
       (.I0(out_fifo[27]),
        .I1(phy_wrdata[31]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[25]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[59] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_29
       (.I0(out_fifo[4]),
        .I1(phy_wrdata[12]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[20]),
        .I4(out_fifo_2),
        .O(D7[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_29__0
       (.I0(out_fifo[11]),
        .I1(phy_wrdata[45]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[24]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[59] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_2__0
       (.I0(out_fifo[61]),
        .I1(phy_wrdata[61]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[11]),
        .I4(out_fifo_5),
        .O(D0[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_3
       (.I0(out_fifo[34]),
        .I1(phy_wrdata[42]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[2]),
        .I4(out_fifo_2),
        .O(D1[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_30
       (.I0(out_fifo[55]),
        .I1(phy_wrdata[63]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[27]),
        .I4(out_fifo_2),
        .O(D8[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_30__0
       (.I0(out_fifo[62]),
        .I1(phy_wrdata[62]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[31]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[62] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_31
       (.I0(out_fifo[39]),
        .I1(phy_wrdata[47]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[26]),
        .I4(out_fifo_2),
        .O(D8[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_31__0
       (.I0(out_fifo[46]),
        .I1(phy_wrdata[42]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[30]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[62] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_32
       (.I0(out_fifo[23]),
        .I1(phy_wrdata[31]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[25]),
        .I4(out_fifo_2),
        .O(D8[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_32__0
       (.I0(out_fifo[30]),
        .I1(phy_wrdata[26]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[29]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[62] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_33
       (.I0(out_fifo[7]),
        .I1(phy_wrdata[45]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[24]),
        .I4(out_fifo_2),
        .O(D8[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_33__0
       (.I0(out_fifo[14]),
        .I1(phy_wrdata[14]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[28]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[62] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_34
       (.I0(out_fifo[53]),
        .I1(phy_wrdata[61]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[31]),
        .I4(out_fifo_2),
        .O(D9[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_35
       (.I0(out_fifo[37]),
        .I1(phy_wrdata[45]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[30]),
        .I4(out_fifo_2),
        .O(D9[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_36
       (.I0(out_fifo[21]),
        .I1(phy_wrdata[29]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[29]),
        .I4(out_fifo_2),
        .O(D9[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_37
       (.I0(out_fifo[5]),
        .I1(phy_wrdata[13]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[28]),
        .I4(out_fifo_2),
        .O(D9[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_3__0
       (.I0(out_fifo[45]),
        .I1(phy_wrdata[45]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[10]),
        .I4(out_fifo_5),
        .O(D0[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_4
       (.I0(out_fifo[18]),
        .I1(phy_wrdata[26]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[1]),
        .I4(out_fifo_2),
        .O(D1[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_4__0
       (.I0(out_fifo[29]),
        .I1(phy_wrdata[29]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[9]),
        .I4(out_fifo_5),
        .O(D0[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_5
       (.I0(out_fifo[2]),
        .I1(phy_wrdata[14]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[0]),
        .I4(out_fifo_2),
        .O(D1[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_5__0
       (.I0(out_fifo[13]),
        .I1(phy_wrdata[13]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[8]),
        .I4(out_fifo_5),
        .O(D0[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_6__0
       (.I0(out_fifo[56]),
        .I1(phy_wrdata[60]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[3]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[56] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_7__0
       (.I0(out_fifo[40]),
        .I1(phy_wrdata[44]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[2]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[56] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_8__0
       (.I0(out_fifo[24]),
        .I1(phy_wrdata[28]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[1]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[56] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_9__0
       (.I0(out_fifo[8]),
        .I1(phy_wrdata[12]),
        .I2(out_fifo_3),
        .I3(out_fifo_4[0]),
        .I4(out_fifo_5),
        .O(\write_buffer.wr_buf_out_data_reg[56] [0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'hE)) 
    phy_control_i_i_1
       (.I0(phy_control_i),
        .I1(calib_ctl_wren_reg_0),
        .O(mux_cmd_wren));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_10
       (.I0(mc_cmd[1]),
        .I1(calib_cmd[1]),
        .I2(phy_control_i),
        .O(PHYCTLWD[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_11
       (.I0(mc_cmd[0]),
        .I1(calib_cmd[0]),
        .I2(phy_control_i),
        .O(PHYCTLWD[0]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_3
       (.I0(phy_control_i_5),
        .I1(calib_data_offset_0[5]),
        .I2(phy_control_i),
        .O(PHYCTLWD[8]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_4
       (.I0(phy_control_i_4),
        .I1(calib_data_offset_0[4]),
        .I2(phy_control_i),
        .O(PHYCTLWD[7]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_5
       (.I0(phy_control_i_3),
        .I1(calib_data_offset_0[3]),
        .I2(phy_control_i),
        .O(PHYCTLWD[6]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_6
       (.I0(phy_control_i_2),
        .I1(calib_data_offset_0[2]),
        .I2(phy_control_i),
        .O(PHYCTLWD[5]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_7
       (.I0(phy_control_i_1),
        .I1(calib_data_offset_0[1]),
        .I2(phy_control_i),
        .O(PHYCTLWD[4]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_8
       (.I0(phy_control_i_0),
        .I1(calib_data_offset_0[0]),
        .I2(phy_control_i),
        .O(PHYCTLWD[3]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_9
       (.I0(mc_cas_n),
        .I1(calib_cmd[2]),
        .I2(phy_control_i),
        .O(PHYCTLWD[2]));
  FDRE pi_calib_done_r1_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(pi_calib_done_r),
        .Q(pi_calib_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    pi_calib_done_r_i_1
       (.I0(pi_calib_rank_done_r),
        .I1(pi_calib_done_r),
        .O(pi_calib_done_r_i_1_n_0));
  FDRE pi_calib_done_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(pi_calib_done_r_i_1_n_0),
        .Q(pi_calib_done_r),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    pi_calib_rank_done_r_i_1
       (.I0(pi_phase_locked_all_r3),
        .I1(pi_phase_locked_all_r4),
        .O(init_next_state042_out));
  FDRE pi_calib_rank_done_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(init_next_state042_out),
        .Q(pi_calib_rank_done_r),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE pi_dqs_found_done_r1_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(pi_dqs_found_done),
        .Q(pi_dqs_found_done_r1),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  LUT5 #(
    .INIT(32'h000000AB)) 
    pi_dqs_found_start_i_1
       (.I0(pi_dqs_found_start_reg_0),
        .I1(pi_dqs_found_done),
        .I2(pi_dqs_found_start_i_2_n_0),
        .I3(wrlvl_byte_redo),
        .I4(\complex_num_writes_dec_reg[1]_0 ),
        .O(pi_dqs_found_start_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    pi_dqs_found_start_i_2
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .O(pi_dqs_found_start_i_2_n_0));
  FDRE pi_dqs_found_start_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(pi_dqs_found_start_i_1_n_0),
        .Q(pi_dqs_found_start_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r1_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(pi_phase_locked_all_r1_reg_0),
        .Q(pi_phase_locked_all_r1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r2_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(pi_phase_locked_all_r1),
        .Q(pi_phase_locked_all_r2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r3_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(pi_phase_locked_all_r2),
        .Q(pi_phase_locked_all_r3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r4_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(pi_phase_locked_all_r3),
        .Q(pi_phase_locked_all_r4),
        .R(1'b0));
  FDRE prbs_rdlvl_done_pulse_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(prbs_rdlvl_done_pulse0),
        .Q(prbs_rdlvl_done_pulse_reg_0),
        .R(1'b0));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16 " *) 
  SRL16E \prech_done_dly_r_reg[15]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(\rdlvl_start_dly0_r_reg[14]_0 ),
        .D(prech_done_pre),
        .Q(\prech_done_dly_r_reg[15]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prech_done_dly_r_reg[15]_srl16_i_1 
       (.I0(prech_pending_r_i_2_n_0),
        .I1(prech_req_posedge_r_reg_0),
        .O(prech_done_pre));
  FDRE prech_done_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\prech_done_dly_r_reg[15]_srl16_n_0 ),
        .Q(prech_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    prech_pending_r_i_1
       (.I0(prech_req_posedge_r_reg_0),
        .I1(prech_pending_r_i_2_n_0),
        .I2(prech_pending_r),
        .O(prech_pending_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8A8A8A)) 
    prech_pending_r_i_2
       (.I0(prech_pending_r),
        .I1(prech_pending_r_i_3_n_0),
        .I2(prech_pending_r_i_4_n_0),
        .I3(dqs_found_prech_req),
        .I4(prech_pending_r_i_5_n_0),
        .I5(\num_refresh[3]_i_7_n_0 ),
        .O(prech_pending_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hFDF5F0F0FD550000)) 
    prech_pending_r_i_3
       (.I0(prech_pending_r_i_6_n_0),
        .I1(rdlvl_last_byte_done_r),
        .I2(rdlvl_stg1_done_r1),
        .I3(prech_pending_r_i_5_n_0),
        .I4(cnt_cmd_done_r),
        .I5(\complex_row_cnt_ocal[3]_i_5_n_0 ),
        .O(prech_pending_r_i_3_n_0));
  LUT4 #(
    .INIT(16'h1101)) 
    prech_pending_r_i_4
       (.I0(stg1_wr_done),
        .I1(\calib_cmd[1]_i_4_n_0 ),
        .I2(complex_oclkdelay_calib_start_r1),
        .I3(\num_refresh[3]_i_4_n_0 ),
        .O(prech_pending_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    prech_pending_r_i_5
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(prech_pending_r_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFE)) 
    prech_pending_r_i_6
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ),
        .O(prech_pending_r_i_6_n_0));
  FDRE prech_pending_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(prech_pending_r_i_1_n_0),
        .Q(prech_pending_r),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  LUT5 #(
    .INIT(32'h55545454)) 
    prech_req_posedge_r_i_1
       (.I0(prech_req_r),
        .I1(wrcal_prech_req),
        .I2(rdlvl_prech_req),
        .I3(dqs_found_prech_req),
        .I4(\back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ),
        .O(prech_req_posedge_r0));
  FDRE prech_req_posedge_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(prech_req_posedge_r0),
        .Q(prech_req_posedge_r_reg_0),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEFEEEEE)) 
    prech_req_r_i_1
       (.I0(wrcal_prech_req),
        .I1(rdlvl_prech_req),
        .I2(dqs_found_prech_req),
        .I3(prech_req_r_i_2_n_0),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(prech_req));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    prech_req_r_i_2
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[4] ),
        .O(prech_req_r_i_2_n_0));
  FDRE prech_req_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(prech_req),
        .Q(prech_req_r),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    pwron_ce_r_i_1
       (.I0(cnt_pwron_ce_r_reg[9]),
        .I1(cnt_pwron_ce_r_reg[7]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg[6]),
        .I4(cnt_pwron_ce_r_reg[8]),
        .O(pwron_ce_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    pwron_ce_r_i_2
       (.I0(cnt_pwron_ce_r_reg[5]),
        .I1(cnt_pwron_ce_r_reg[3]),
        .I2(cnt_pwron_ce_r_reg[0]),
        .I3(cnt_pwron_ce_r_reg[1]),
        .I4(cnt_pwron_ce_r_reg[2]),
        .I5(cnt_pwron_ce_r_reg[4]),
        .O(pwron_ce_r_i_2_n_0));
  FDRE pwron_ce_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(pwron_ce_r_i_1_n_0),
        .Q(pwron_ce_r),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  FDRE rdlvl_last_byte_done_r_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(rdlvl_last_byte_done),
        .Q(rdlvl_last_byte_done_r),
        .R(1'b0));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14 " *) 
  SRL16E \rdlvl_start_dly0_r_reg[13]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(\rdlvl_start_dly0_r_reg[14]_0 ),
        .D(rdlvl_start_pre),
        .Q(\rdlvl_start_dly0_r_reg[13]_srl14_n_0 ));
  FDRE \rdlvl_start_dly0_r_reg[14] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\rdlvl_start_dly0_r_reg[13]_srl14_n_0 ),
        .Q(rdlvl_start_dly0_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    rdlvl_start_pre_i_1
       (.I0(pi_dqs_found_done),
        .I1(\calib_cmd[1]_i_4_n_0 ),
        .I2(rdlvl_start_pre),
        .O(rdlvl_start_pre_i_1_n_0));
  FDRE rdlvl_start_pre_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(rdlvl_start_pre_i_1_n_0),
        .Q(rdlvl_start_pre),
        .R(\en_cnt_div2.wrlvl_odt_reg_1 ));
  FDRE rdlvl_stg1_done_r1_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(rdlvl_stg1_done_r1_reg_0),
        .Q(rdlvl_stg1_done_r1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    rdlvl_stg1_start_i_1
       (.I0(rdlvl_start_dly0_r),
        .I1(\calib_cmd[1]_i_4_n_0 ),
        .I2(pi_dqs_found_done),
        .I3(rdlvl_stg1_start_reg_0),
        .O(rdlvl_stg1_start_i_1_n_0));
  FDRE rdlvl_stg1_start_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(rdlvl_stg1_start_i_1_n_0),
        .Q(rdlvl_stg1_start_reg_0),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000055550010)) 
    read_calib_i_1
       (.I0(\complex_num_writes_dec_reg[1]_0 ),
        .I1(read_calib_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(phy_read_calib),
        .I5(pi_calib_done),
        .O(read_calib_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    read_calib_i_2
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(read_calib_i_2_n_0));
  FDRE read_calib_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(read_calib_i_1_n_0),
        .Q(phy_read_calib),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_ctrl_cnt_r[0]_i_1 
       (.I0(reg_ctrl_cnt_r_reg[0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_ctrl_cnt_r[1]_i_1 
       (.I0(reg_ctrl_cnt_r_reg[0]),
        .I1(reg_ctrl_cnt_r_reg[1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \reg_ctrl_cnt_r[2]_i_1 
       (.I0(reg_ctrl_cnt_r_reg[2]),
        .I1(reg_ctrl_cnt_r_reg[1]),
        .I2(reg_ctrl_cnt_r_reg[0]),
        .O(p_0_in__7[2]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \reg_ctrl_cnt_r[3]_i_1 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_4_n_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\reg_ctrl_cnt_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_ctrl_cnt_r[3]_i_2 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r[5]_i_2_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(reg_ctrl_cnt_r));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_ctrl_cnt_r[3]_i_3 
       (.I0(reg_ctrl_cnt_r_reg[3]),
        .I1(reg_ctrl_cnt_r_reg[0]),
        .I2(reg_ctrl_cnt_r_reg[1]),
        .I3(reg_ctrl_cnt_r_reg[2]),
        .O(p_0_in__7[3]));
  FDRE \reg_ctrl_cnt_r_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__7[0]),
        .Q(reg_ctrl_cnt_r_reg[0]),
        .R(\reg_ctrl_cnt_r[3]_i_1_n_0 ));
  FDRE \reg_ctrl_cnt_r_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__7[1]),
        .Q(reg_ctrl_cnt_r_reg[1]),
        .R(\reg_ctrl_cnt_r[3]_i_1_n_0 ));
  FDRE \reg_ctrl_cnt_r_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__7[2]),
        .Q(reg_ctrl_cnt_r_reg[2]),
        .R(\reg_ctrl_cnt_r[3]_i_1_n_0 ));
  FDRE \reg_ctrl_cnt_r_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__7[3]),
        .Q(reg_ctrl_cnt_r_reg[3]),
        .R(\reg_ctrl_cnt_r[3]_i_1_n_0 ));
  FDRE reset_rd_addr_r1_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(complex_ocal_reset_rd_addr_reg_n_0),
        .Q(reset_rd_addr_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \row_cnt_victim_rotate.complex_row_cnt[0]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I2(\one_rank.stg1_wr_done_reg_n_0 ),
        .I3(complex_sample_cnt_inc_r2),
        .O(\row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00606666)) 
    \row_cnt_victim_rotate.complex_row_cnt[1]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I3(\one_rank.stg1_wr_done_reg_n_0 ),
        .I4(complex_sample_cnt_inc_r2),
        .O(\row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000780078787878)) 
    \row_cnt_victim_rotate.complex_row_cnt[2]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I4(\one_rank.stg1_wr_done_reg_n_0 ),
        .I5(complex_sample_cnt_inc_r2),
        .O(\row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \row_cnt_victim_rotate.complex_row_cnt[3]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \row_cnt_victim_rotate.complex_row_cnt[3]_i_2 
       (.I0(complex_sample_cnt_inc_r2),
        .I1(\one_rank.stg1_wr_done_reg_n_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFABAAAA)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I2(complex_sample_cnt_inc_r2),
        .I3(reset_rd_addr_r1),
        .I4(\one_rank.stg1_wr_done_reg_n_0 ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I1(\one_rank.stg1_wr_done_reg_n_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .O(complex_row_cnt));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_3 
       (.I0(complex_sample_cnt_inc_r2),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF40FF)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_4 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .I1(wr_victim_inc),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I3(rdlvl_stg1_done_r1),
        .I4(\complex_num_writes_dec_reg[1]_0 ),
        .I5(rdlvl_stg1_done_r1_reg_0),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_5 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0001010101010101)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_6 
       (.I0(wr_victim_inc),
        .I1(reset_rd_addr_r1),
        .I2(complex_sample_cnt_inc_r2),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ),
        .I4(complex_row1_rd_done_i_2_n_0),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_7 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_8 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I5(\complex_row_cnt_ocal[3]_i_7_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022226AAA)) 
    \row_cnt_victim_rotate.complex_row_cnt[5]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I4(complex_sample_cnt_inc_r2),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \row_cnt_victim_rotate.complex_row_cnt[5]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000226A)) 
    \row_cnt_victim_rotate.complex_row_cnt[6]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ),
        .I3(complex_sample_cnt_inc_r2),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022226AAA)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ),
        .I4(complex_sample_cnt_inc_r2),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFEFFAAAA)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_3 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ),
        .I1(complex_sample_cnt_inc_r2),
        .I2(reset_rd_addr_r1),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I4(\one_rank.stg1_wr_done_reg_n_0 ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[6] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[7] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \stg1_wr_rd_cnt[0]_i_1 
       (.I0(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\stg1_wr_rd_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D00000D0D0D0D0D)) 
    \stg1_wr_rd_cnt[1]_i_1 
       (.I0(stg1_wr_done),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(\complex_num_writes_dec_reg[1]_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I5(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \stg1_wr_rd_cnt[1]_i_2 
       (.I0(\init_state_r[5]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(stg1_wr_done));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hFD57)) 
    \stg1_wr_rd_cnt[2]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\stg1_wr_rd_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h008AAA8AAA8A008A)) 
    \stg1_wr_rd_cnt[3]_i_1 
       (.I0(\stg1_wr_rd_cnt_reg[3]_0 ),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(\stg1_wr_rd_cnt[3]_i_2_n_0 ),
        .I3(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .I4(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(\stg1_wr_rd_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00005D00)) 
    \stg1_wr_rd_cnt[3]_i_2 
       (.I0(complex_row1_wr_done),
        .I1(complex_row0_rd_done),
        .I2(complex_row1_rd_done),
        .I3(complex_row0_wr_done),
        .I4(wr_victim_inc),
        .O(\stg1_wr_rd_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h8288AAAA)) 
    \stg1_wr_rd_cnt[4]_i_1 
       (.I0(\stg1_wr_rd_cnt_reg[3]_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I4(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h0000AAA2)) 
    \stg1_wr_rd_cnt[4]_i_3 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(\stg1_wr_rd_cnt[4]_i_4_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(rdlvl_last_byte_done),
        .O(\stg1_wr_rd_cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \stg1_wr_rd_cnt[4]_i_4 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[5] ),
        .O(\stg1_wr_rd_cnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEBEAAAAAAAA)) 
    \stg1_wr_rd_cnt[5]_i_1 
       (.I0(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I2(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\stg1_wr_rd_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hBEAA)) 
    \stg1_wr_rd_cnt[6]_i_1 
       (.I0(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I2(\stg1_wr_rd_cnt[7]_i_2_n_0 ),
        .I3(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\stg1_wr_rd_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h0000000D)) 
    \stg1_wr_rd_cnt[6]_i_2 
       (.I0(stg1_wr_done),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(\complex_num_writes_dec_reg[1]_0 ),
        .I3(\stg1_wr_rd_cnt[3]_i_2_n_0 ),
        .I4(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \stg1_wr_rd_cnt[7]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I2(\stg1_wr_rd_cnt[7]_i_2_n_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .O(\stg1_wr_rd_cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stg1_wr_rd_cnt[7]_i_2 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\stg1_wr_rd_cnt[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8F88FFFF)) 
    \stg1_wr_rd_cnt[8]_i_1 
       (.I0(rdlvl_stg1_done_r1_reg_0),
        .I1(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(new_burst_r),
        .I4(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\stg1_wr_rd_cnt[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA8A0020)) 
    \stg1_wr_rd_cnt[8]_i_2 
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I3(\stg1_wr_rd_cnt[8]_i_7_n_0 ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .O(\stg1_wr_rd_cnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \stg1_wr_rd_cnt[8]_i_3 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r[1]_i_3_n_0 ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\stg1_wr_rd_cnt[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \stg1_wr_rd_cnt[8]_i_4 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(complex_oclkdelay_calib_start_int_i_2_n_0),
        .O(\stg1_wr_rd_cnt[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \stg1_wr_rd_cnt[8]_i_5 
       (.I0(stg1_wr_done),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(\complex_num_writes_dec_reg[1]_0 ),
        .I3(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \stg1_wr_rd_cnt[8]_i_6 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .O(\stg1_wr_rd_cnt[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stg1_wr_rd_cnt[8]_i_7 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(\stg1_wr_rd_cnt[8]_i_7_n_0 ));
  FDRE \stg1_wr_rd_cnt_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[0]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[1]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[2]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[3]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[4]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[5]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[6] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[6]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[7] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[7]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[8] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[8]_i_2_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_1 
       (.I0(complex_row0_wr_done),
        .I1(rdlvl_stg1_done_r1),
        .I2(wr_victim_inc_i_2_n_0),
        .I3(complex_row0_wr_done0),
        .O(\wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF50C0FFFFFFFF)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_2 
       (.I0(\complex_row_cnt_ocal[3]_i_4_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I2(wr_victim_inc),
        .I3(rdlvl_stg1_done_r1_reg_0),
        .I4(complex_byte_rd_done),
        .I5(\complex_num_writes_reg[4]_0 ),
        .O(complex_row0_wr_done0));
  FDRE \wr_done_victim_rotate.complex_row0_wr_done_reg 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ),
        .Q(complex_row0_wr_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \wr_done_victim_rotate.complex_row1_wr_done_i_1 
       (.I0(complex_row1_wr_done),
        .I1(complex_row0_wr_done),
        .I2(wr_victim_inc_i_2_n_0),
        .I3(complex_row0_wr_done0),
        .O(\wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ));
  FDRE \wr_done_victim_rotate.complex_row1_wr_done_reg 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ),
        .Q(complex_row1_wr_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    wr_en_inferred__0_i_1
       (.I0(wr_en_inferred__0_i_1_0),
        .I1(calib_ctl_wren_reg_0),
        .I2(phy_control_i),
        .O(calib_ctl_wren_reg_1));
  LUT3 #(
    .INIT(8'hA8)) 
    wr_en_inferred__0_i_1__0
       (.I0(wr_en_inferred__0_i_1__0_0),
        .I1(calib_ctl_wren_reg_0),
        .I2(phy_control_i),
        .O(calib_ctl_wren_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \wr_ptr[2]_i_1__3 
       (.I0(calib_ctl_wren_reg_0),
        .I1(phy_control_i),
        .I2(\wr_ptr_timing_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \wr_ptr[2]_i_1__4 
       (.I0(calib_ctl_wren_reg_0),
        .I1(phy_control_i),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(calib_ctl_wren_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h10)) 
    wr_victim_inc_i_1
       (.I0(wr_victim_inc_i_2_n_0),
        .I1(\one_rank.stg1_wr_done_reg_n_0 ),
        .I2(complex_row0_wr_done),
        .O(wr_victim_inc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    wr_victim_inc_i_2
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(wr_victim_inc_i_3_n_0),
        .O(wr_victim_inc_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    wr_victim_inc_i_3
       (.I0(wr_victim_inc_i_4_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(wr_victim_inc_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_victim_inc_i_4
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(wr_victim_inc_i_4_n_0));
  FDRE wr_victim_inc_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(wr_victim_inc_i_1_n_0),
        .Q(wr_victim_inc),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    wrcal_rd_wait_i_1
       (.I0(\wrcal_reads[7]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(init_state_r),
        .O(wrcal_rd_wait_i_1_n_0));
  FDRE wrcal_rd_wait_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(wrcal_rd_wait_i_1_n_0),
        .Q(wrcal_rd_wait),
        .R(\complex_num_reads_dec_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \wrcal_reads[0]_i_1 
       (.I0(wrcal_reads),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .O(\wrcal_reads[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \wrcal_reads[1]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(wrcal_reads),
        .O(\wrcal_reads[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFFE1)) 
    \wrcal_reads[2]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[0] ),
        .I1(\wrcal_reads_reg_n_0_[1] ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(wrcal_reads),
        .O(\wrcal_reads[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFFFFFE01)) 
    \wrcal_reads[3]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(\wrcal_reads_reg_n_0_[3] ),
        .I4(wrcal_reads),
        .O(\wrcal_reads[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
    \wrcal_reads[4]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[2] ),
        .I1(\wrcal_reads_reg_n_0_[3] ),
        .I2(\wrcal_reads_reg_n_0_[1] ),
        .I3(\wrcal_reads_reg_n_0_[0] ),
        .I4(\wrcal_reads_reg_n_0_[4] ),
        .I5(wrcal_reads),
        .O(\wrcal_reads[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hFFE1)) 
    \wrcal_reads[5]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[4] ),
        .I1(\wrcal_reads[7]_i_6_n_0 ),
        .I2(\wrcal_reads_reg_n_0_[5] ),
        .I3(wrcal_reads),
        .O(\wrcal_reads[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFFFFE01)) 
    \wrcal_reads[6]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[4] ),
        .I1(\wrcal_reads_reg_n_0_[5] ),
        .I2(\wrcal_reads[7]_i_6_n_0 ),
        .I3(\wrcal_reads_reg_n_0_[6] ),
        .I4(wrcal_reads),
        .O(\wrcal_reads[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \wrcal_reads[7]_i_1 
       (.I0(\complex_num_writes_dec_reg[1]_0 ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\wrcal_reads[7]_i_4_n_0 ),
        .I5(\wrcal_reads[7]_i_5_n_0 ),
        .O(wrcal_reads02_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wrcal_reads[7]_i_2 
       (.I0(\wrcal_reads[7]_i_6_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[5] ),
        .I2(\wrcal_reads_reg_n_0_[4] ),
        .I3(\wrcal_reads_reg_n_0_[6] ),
        .I4(\wrcal_reads_reg_n_0_[7] ),
        .I5(wrcal_reads),
        .O(\wrcal_reads[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
    \wrcal_reads[7]_i_3 
       (.I0(\wrcal_reads[7]_i_6_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[5] ),
        .I2(\wrcal_reads_reg_n_0_[4] ),
        .I3(\wrcal_reads_reg_n_0_[6] ),
        .I4(\wrcal_reads_reg_n_0_[7] ),
        .I5(wrcal_reads),
        .O(\wrcal_reads[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wrcal_reads[7]_i_4 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .O(\wrcal_reads[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrcal_reads[7]_i_5 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(\wrcal_reads[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrcal_reads[7]_i_6 
       (.I0(\wrcal_reads_reg_n_0_[2] ),
        .I1(\wrcal_reads_reg_n_0_[3] ),
        .I2(\wrcal_reads_reg_n_0_[1] ),
        .I3(\wrcal_reads_reg_n_0_[0] ),
        .O(\wrcal_reads[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \wrcal_reads[7]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ),
        .I1(\wrcal_reads[7]_i_6_n_0 ),
        .I2(\wrcal_reads_reg_n_0_[5] ),
        .I3(\wrcal_reads_reg_n_0_[4] ),
        .I4(\wrcal_reads_reg_n_0_[6] ),
        .I5(\wrcal_reads_reg_n_0_[7] ),
        .O(wrcal_reads));
  FDRE \wrcal_reads_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[0]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[0] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[1]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[1] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[2]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[2] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[3]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[3] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[4] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[4]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[4] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[5]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[5] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[6] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[6]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[6] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[7] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[7]_i_3_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[7] ),
        .R(wrcal_reads02_out));
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5 " *) 
  SRL16E \wrcal_start_dly_r_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\rdlvl_start_dly0_r_reg[14]_0 ),
        .D(p_3_out),
        .Q(\wrcal_start_dly_r_reg[4]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h0001001000000000)) 
    \wrcal_start_dly_r_reg[4]_srl5_i_1 
       (.I0(\wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wrcal_start_dly_r_reg[4]_srl5_i_2 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .O(\wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ));
  FDRE \wrcal_start_dly_r_reg[5] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\wrcal_start_dly_r_reg[4]_srl5_n_0 ),
        .Q(wrcal_start_dly_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    wrcal_start_i_1
       (.I0(wrcal_start_reg_0),
        .I1(wrcal_start_dly_r),
        .I2(wrlvl_byte_redo),
        .I3(\complex_num_writes_dec_reg[1]_0 ),
        .O(wrcal_start_i_1_n_0));
  FDRE wrcal_start_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(wrcal_start_i_1_n_0),
        .Q(wrcal_start_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wrcal_wr_cnt[0]_i_1 
       (.I0(wrcal_wr_cnt_reg[0]),
        .O(\wrcal_wr_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wrcal_wr_cnt[1]_i_1 
       (.I0(wrcal_wr_cnt_reg[1]),
        .I1(wrcal_wr_cnt_reg[0]),
        .O(\wrcal_wr_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \wrcal_wr_cnt[2]_i_1 
       (.I0(wrcal_wr_cnt_reg[2]),
        .I1(wrcal_wr_cnt_reg[0]),
        .I2(wrcal_wr_cnt_reg[1]),
        .O(\wrcal_wr_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \wrcal_wr_cnt[3]_i_1 
       (.I0(\wrcal_wr_cnt[3]_i_4_n_0 ),
        .I1(wrcal_wr_cnt_reg[0]),
        .I2(wrcal_wr_cnt_reg[1]),
        .I3(wrcal_wr_cnt_reg[3]),
        .I4(wrcal_wr_cnt_reg[2]),
        .I5(\complex_num_writes_dec_reg[1]_0 ),
        .O(\wrcal_wr_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \wrcal_wr_cnt[3]_i_2 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .I5(new_burst_r),
        .O(\wrcal_wr_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \wrcal_wr_cnt[3]_i_3 
       (.I0(wrcal_wr_cnt_reg[3]),
        .I1(wrcal_wr_cnt_reg[1]),
        .I2(wrcal_wr_cnt_reg[0]),
        .I3(wrcal_wr_cnt_reg[2]),
        .O(wrcal_wr_cnt0__0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \wrcal_wr_cnt[3]_i_4 
       (.I0(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(init_state_r),
        .O(\wrcal_wr_cnt[3]_i_4_n_0 ));
  FDRE \wrcal_wr_cnt_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(\wrcal_wr_cnt[0]_i_1_n_0 ),
        .Q(wrcal_wr_cnt_reg[0]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDRE \wrcal_wr_cnt_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(\wrcal_wr_cnt[1]_i_1_n_0 ),
        .Q(wrcal_wr_cnt_reg[1]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDSE \wrcal_wr_cnt_reg[2] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(\wrcal_wr_cnt[2]_i_1_n_0 ),
        .Q(wrcal_wr_cnt_reg[2]),
        .S(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDRE \wrcal_wr_cnt_reg[3] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(wrcal_wr_cnt0__0),
        .Q(wrcal_wr_cnt_reg[3]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h35F5)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrcal_pat_cnt[1]),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(wrcal_pat_cnt[0]),
        .O(p_2_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h02F2)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1 
       (.I0(wrdata_pat_cnt[1]),
        .I1(wrdata_pat_cnt[0]),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(wrcal_pat_cnt[0]),
        .O(p_2_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hACFC)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(wrdata_pat_cnt[0]),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(wrcal_pat_cnt[1]),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(wrcal_pat_cnt[1]),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[28]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(wrcal_pat_cnt[0]),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .O(p_2_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hAA03)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(wrdata_pat_cnt[0]),
        .I2(wrdata_pat_cnt[1]),
        .I3(rdlvl_stg1_done_r1_reg_0),
        .O(p_2_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(wrdata_pat_cnt[0]),
        .O(p_2_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[42]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(wrdata_pat_cnt[0]),
        .O(p_2_out[42]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[44]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrcal_pat_cnt[0]),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .O(p_2_out[44]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[45]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .O(p_2_out[41]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1 
       (.I0(rdlvl_stg1_done_r1_reg_0),
        .I1(wrcal_pat_cnt[0]),
        .I2(wrcal_pat_cnt[1]),
        .O(p_2_out[60]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h3505)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrcal_pat_cnt[1]),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(wrcal_pat_cnt[0]),
        .O(p_2_out[61]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(wrcal_pat_cnt[0]),
        .O(p_2_out[62]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hC505)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrcal_pat_cnt[1]),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(wrcal_pat_cnt[0]),
        .O(p_2_out[63]));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[12] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[12]),
        .Q(phy_wrdata[12]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[13] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[13]),
        .Q(phy_wrdata[13]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[14] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0 ),
        .Q(phy_wrdata[14]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[26] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1_n_0 ),
        .Q(phy_wrdata[26]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[28] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[28]),
        .Q(phy_wrdata[28]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[29] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[29]),
        .Q(phy_wrdata[29]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[27]),
        .Q(phy_wrdata[31]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[42] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[42]),
        .Q(phy_wrdata[42]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[44] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[44]),
        .Q(phy_wrdata[44]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[45] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[41]),
        .Q(phy_wrdata[45]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(rdlvl_stg1_done_r1_reg_0),
        .Q(phy_wrdata[47]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[60] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[60]),
        .Q(phy_wrdata[60]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[61] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[61]),
        .Q(phy_wrdata[61]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[62] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[62]),
        .Q(phy_wrdata[62]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[63]),
        .Q(phy_wrdata[63]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA0020AAAA)) 
    \wrdqen_div2.phy_wrdata_en_r1_i_1 
       (.I0(new_burst_r),
        .I1(\wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I5(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .O(phy_wrdata_en_r10));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \wrdqen_div2.phy_wrdata_en_r1_i_2 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .O(\wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \wrdqen_div2.phy_wrdata_en_r1_i_3 
       (.I0(\wrdqen_div2.phy_wrdata_en_r1_i_4_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r[6]_i_24_n_0 ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\wrcal_reads[7]_i_5_n_0 ),
        .O(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \wrdqen_div2.phy_wrdata_en_r1_i_4 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r[6]_i_10_n_0 ),
        .O(\wrdqen_div2.phy_wrdata_en_r1_i_4_n_0 ));
  FDRE \wrdqen_div2.phy_wrdata_en_r1_reg 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(phy_wrdata_en_r10),
        .Q(phy_wrdata_en_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \wrdqen_div2.wrcal_pat_cnt[0]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(calib_wrdata_en_i_2_n_0),
        .I2(first_wrcal_pat_r),
        .O(\wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    \wrdqen_div2.wrcal_pat_cnt[1]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(wrcal_pat_cnt[1]),
        .I2(calib_wrdata_en_i_2_n_0),
        .I3(first_wrcal_pat_r),
        .O(\wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0 ));
  FDRE \wrdqen_div2.wrcal_pat_cnt_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0 ),
        .Q(wrcal_pat_cnt[0]),
        .R(1'b0));
  FDRE \wrdqen_div2.wrcal_pat_cnt_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0 ),
        .Q(wrcal_pat_cnt[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \wrdqen_div2.wrdata_pat_cnt[0]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(calib_wrdata_en_i_2_n_0),
        .I2(first_rdlvl_pat_r),
        .O(\wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    \wrdqen_div2.wrdata_pat_cnt[1]_i_1 
       (.I0(wrdata_pat_cnt[1]),
        .I1(wrdata_pat_cnt[0]),
        .I2(calib_wrdata_en_i_2_n_0),
        .I3(first_rdlvl_pat_r),
        .O(\wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0 ));
  FDRE \wrdqen_div2.wrdata_pat_cnt_reg[0] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0 ),
        .Q(wrdata_pat_cnt[0]),
        .R(1'b0));
  FDRE \wrdqen_div2.wrdata_pat_cnt_reg[1] 
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(\wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0 ),
        .Q(wrdata_pat_cnt[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000005444)) 
    wrlvl_final_if_rst_i_1
       (.I0(\complex_num_writes_dec_reg[1]_0 ),
        .I1(wrlvl_final_if_rst),
        .I2(\DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\num_refresh[3]_i_8_n_0 ),
        .I5(wrlvl_final_if_rst_i_2_n_0),
        .O(wrlvl_final_if_rst_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    wrlvl_final_if_rst_i_2
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(init_state_r),
        .O(wrlvl_final_if_rst_i_2_n_0));
  FDRE wrlvl_final_if_rst_reg
       (.C(\rdlvl_start_dly0_r_reg[14]_0 ),
        .CE(1'b1),
        .D(wrlvl_final_if_rst_i_1_n_0),
        .Q(wrlvl_final_if_rst),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_rdlvl" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_rdlvl
   (\rd_mux_sel_r_reg[0]_0 ,
    new_cnt_cpt_r_reg_0,
    samp_edge_cnt0_en_r,
    idelay_ce_int,
    idelay_inc_int,
    rdlvl_prech_req,
    pi_fine_dly_dec_done,
    \cnt_shift_r_reg[0]_0 ,
    pi_cnt_dec_reg_0,
    rdlvl_stg1_done_int_reg_0,
    rdlvl_stg1_rank_done,
    rdlvl_last_byte_done,
    rdlvl_pi_incdec,
    \calib_sel_reg[1] ,
    \calib_sel_reg[1]_0 ,
    \calib_sel_reg[1]_1 ,
    tempmon_pi_f_en_r_reg,
    tempmon_pi_f_inc_r_reg,
    pi_stg2_load_reg_0,
    rdlvl_stg1_done_int_reg_1,
    pi_fine_dly_dec_done_reg_0,
    prbs_rdlvl_done_pulse0,
    \cal1_cnt_cpt_r_reg[0]_0 ,
    rdlvl_stg1_done_int_reg_2,
    rdlvl_stg1_done_int_reg_3,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1] ,
    \cal1_cnt_cpt_r_reg[0]_1 ,
    reset_if_r9_reg,
    COUNTERLOADVAL,
    \pi_stg2_reg_l_reg[5]_0 ,
    rdlvl_prech_req_reg_0,
    \second_edge_taps_r_reg[0]_0 ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    mpr_rdlvl_start_r_reg_0,
    rdlvl_stg1_start_r_reg_0,
    dqs_po_dec_done_r1_reg_0,
    \samp_edge_cnt1_r_reg[0]_0 ,
    \cnt_shift_r_reg[0]_1 ,
    SR,
    in0,
    \phaser_in_gen.phaser_in ,
    tempmon_pi_f_en_r,
    \phaser_in_gen.phaser_in_0 ,
    calib_zero_inputs,
    tempmon_pi_f_inc_r,
    rd_active_r,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0] ,
    reset_if_reg,
    stg1_wr_done,
    \init_state_r[6]_i_28 ,
    rdlvl_stg1_done_r1,
    \idelay_tap_cnt_r_reg[0][0][0]_0 ,
    \idelay_tap_cnt_r_reg[0][0][0]_1 ,
    prech_done,
    \cnt_idel_dec_cpt_r_reg[5]_0 ,
    store_sr_req_r_reg_0,
    pi_dqs_found_done,
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ,
    RSTB,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]_1 ,
    reset_if_r9,
    reset_if,
    E,
    \tap_cnt_cpt_r_reg[5]_0 ,
    SS);
  output \rd_mux_sel_r_reg[0]_0 ;
  output new_cnt_cpt_r_reg_0;
  output samp_edge_cnt0_en_r;
  output idelay_ce_int;
  output idelay_inc_int;
  output rdlvl_prech_req;
  output pi_fine_dly_dec_done;
  output [0:0]\cnt_shift_r_reg[0]_0 ;
  output pi_cnt_dec_reg_0;
  output rdlvl_stg1_done_int_reg_0;
  output rdlvl_stg1_rank_done;
  output rdlvl_last_byte_done;
  output rdlvl_pi_incdec;
  output \calib_sel_reg[1] ;
  output \calib_sel_reg[1]_0 ;
  output \calib_sel_reg[1]_1 ;
  output tempmon_pi_f_en_r_reg;
  output tempmon_pi_f_inc_r_reg;
  output pi_stg2_load_reg_0;
  output rdlvl_stg1_done_int_reg_1;
  output pi_fine_dly_dec_done_reg_0;
  output prbs_rdlvl_done_pulse0;
  output \cal1_cnt_cpt_r_reg[0]_0 ;
  output rdlvl_stg1_done_int_reg_2;
  output rdlvl_stg1_done_int_reg_3;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  output \cal1_cnt_cpt_r_reg[0]_1 ;
  output reset_if_r9_reg;
  output [5:0]COUNTERLOADVAL;
  output [5:0]\pi_stg2_reg_l_reg[5]_0 ;
  input [1:0]rdlvl_prech_req_reg_0;
  input \second_edge_taps_r_reg[0]_0 ;
  input \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  input mpr_rdlvl_start_r_reg_0;
  input rdlvl_stg1_start_r_reg_0;
  input dqs_po_dec_done_r1_reg_0;
  input \samp_edge_cnt1_r_reg[0]_0 ;
  input \cnt_shift_r_reg[0]_1 ;
  input [0:0]SR;
  input in0;
  input \phaser_in_gen.phaser_in ;
  input tempmon_pi_f_en_r;
  input \phaser_in_gen.phaser_in_0 ;
  input calib_zero_inputs;
  input tempmon_pi_f_inc_r;
  input rd_active_r;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  input reset_if_reg;
  input stg1_wr_done;
  input \init_state_r[6]_i_28 ;
  input rdlvl_stg1_done_r1;
  input \idelay_tap_cnt_r_reg[0][0][0]_0 ;
  input [0:0]\idelay_tap_cnt_r_reg[0][0][0]_1 ;
  input prech_done;
  input [5:0]\cnt_idel_dec_cpt_r_reg[5]_0 ;
  input store_sr_req_r_reg_0;
  input pi_dqs_found_done;
  input \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ;
  input RSTB;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[0]_1 ;
  input reset_if_r9;
  input reset_if;
  input [0:0]E;
  input [0:0]\tap_cnt_cpt_r_reg[5]_0 ;
  input [0:0]SS;

  wire [5:0]COUNTERLOADVAL;
  wire [0:0]E;
  wire \FSM_onehot_cal1_state_r[10]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[11]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[13]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[14]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[14]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[15]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[15]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[15]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[16]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[16]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[16]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[1]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[20]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[21]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[21]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[21]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[22]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[29]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[2]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_4_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_5_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_6_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_7_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_8_n_0 ;
  wire \FSM_onehot_cal1_state_r[4]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[5]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[5]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[6]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[6]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[6]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[6]_i_4_n_0 ;
  wire \FSM_onehot_cal1_state_r[7]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[9]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[12] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[14] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[15] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[16] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[1] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[20] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[22] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[29] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[34] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[3] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[7] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[9] ;
  wire RSTB;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]cal1_cnt_cpt_r;
  wire \cal1_cnt_cpt_r[0]_i_1_n_0 ;
  wire \cal1_cnt_cpt_r_reg[0]_0 ;
  wire \cal1_cnt_cpt_r_reg[0]_1 ;
  wire \cal1_cnt_cpt_r_reg_n_0_[0] ;
  wire cal1_dlyce_cpt_r;
  wire cal1_dlyce_cpt_r_reg_n_0;
  wire cal1_dlyinc_cpt_r;
  wire cal1_dlyinc_cpt_r_reg_n_0;
  wire cal1_dq_idel_ce;
  wire cal1_dq_idel_inc;
  wire cal1_prech_req_r;
  wire cal1_prech_req_r__0;
  wire \cal1_state_r1[0]_i_1_n_0 ;
  wire \cal1_state_r1[0]_i_2_n_0 ;
  wire \cal1_state_r1[0]_i_3_n_0 ;
  wire \cal1_state_r1[1]_i_1_n_0 ;
  wire \cal1_state_r1[1]_i_2_n_0 ;
  wire \cal1_state_r1[1]_i_3_n_0 ;
  wire \cal1_state_r1[2]_i_1_n_0 ;
  wire \cal1_state_r1[2]_i_2_n_0 ;
  wire \cal1_state_r1[3]_i_1_n_0 ;
  wire \cal1_state_r1[3]_i_2_n_0 ;
  wire \cal1_state_r1[3]_i_3_n_0 ;
  wire \cal1_state_r1[4]_i_1_n_0 ;
  wire \cal1_state_r1[5]_i_1_n_0 ;
  wire \cal1_state_r1_reg_n_0_[0] ;
  wire \cal1_state_r1_reg_n_0_[1] ;
  wire \cal1_state_r1_reg_n_0_[2] ;
  wire \cal1_state_r1_reg_n_0_[3] ;
  wire \cal1_state_r1_reg_n_0_[4] ;
  wire \cal1_state_r1_reg_n_0_[5] ;
  wire cal1_wait_cnt_en_r;
  wire cal1_wait_cnt_en_r0;
  wire cal1_wait_cnt_en_r_i_2_n_0;
  wire \cal1_wait_cnt_r[4]_i_1_n_0 ;
  wire [4:0]cal1_wait_cnt_r_reg;
  wire cal1_wait_r;
  wire cal1_wait_r_i_1_n_0;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire \calib_sel_reg[1]_1 ;
  wire calib_zero_inputs;
  wire [5:0]cnt_idel_dec_cpt_r;
  wire [4:0]cnt_idel_dec_cpt_r1;
  wire \cnt_idel_dec_cpt_r[0]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[0]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_11_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_12_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_13_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_14_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_15_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_8_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_9_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_10_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_11_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_12_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_13_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_14_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_9_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_1_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_2 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_4 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_5 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_6 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_2_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_2_n_2 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_2_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_2_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_2_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_8_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_8_n_6 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_8_n_7 ;
  wire [5:0]\cnt_idel_dec_cpt_r_reg[5]_0 ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[0] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[1] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[2] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[3] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[4] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[5] ;
  wire \cnt_shift_r[1]_i_1_n_0 ;
  wire \cnt_shift_r[1]_i_2_n_0 ;
  wire \cnt_shift_r[2]_i_1_n_0 ;
  wire \cnt_shift_r[3]_i_1_n_0 ;
  wire \cnt_shift_r[3]_i_2_n_0 ;
  wire [3:1]cnt_shift_r_reg;
  wire [0:0]\cnt_shift_r_reg[0]_0 ;
  wire \cnt_shift_r_reg[0]_1 ;
  wire detect_edge_done_r;
  wire detect_edge_done_r_i_1_n_0;
  wire detect_edge_done_r_i_2_n_0;
  wire [3:0]done_cnt;
  wire done_cnt1;
  wire \done_cnt[0]_i_1_n_0 ;
  wire \done_cnt[1]_i_1_n_0 ;
  wire \done_cnt[2]_i_1_n_0 ;
  wire \done_cnt[3]_i_1_n_0 ;
  wire dqs_po_dec_done_r1;
  wire dqs_po_dec_done_r1_reg_0;
  wire dqs_po_dec_done_r2;
  wire fine_dly_dec_done_r1;
  wire fine_dly_dec_done_r1_i_1_n_0;
  wire fine_dly_dec_done_r1_i_2_n_0;
  wire fine_dly_dec_done_r2;
  wire \first_edge_taps_r[5]_i_1_n_0 ;
  wire \first_edge_taps_r[5]_i_2_n_0 ;
  wire \first_edge_taps_r[5]_i_3_n_0 ;
  wire \first_edge_taps_r_reg_n_0_[0] ;
  wire \first_edge_taps_r_reg_n_0_[1] ;
  wire \first_edge_taps_r_reg_n_0_[2] ;
  wire \first_edge_taps_r_reg_n_0_[3] ;
  wire \first_edge_taps_r_reg_n_0_[4] ;
  wire \first_edge_taps_r_reg_n_0_[5] ;
  wire found_edge_r_i_1_n_0;
  wire found_edge_r_i_2_n_0;
  wire found_edge_r_reg_n_0;
  wire found_first_edge_r_i_1_n_0;
  wire found_first_edge_r_reg_n_0;
  wire found_second_edge_r_i_1_n_0;
  wire found_second_edge_r_reg_n_0;
  wire found_stable_eye_last_r;
  wire found_stable_eye_last_r_i_1_n_0;
  wire found_stable_eye_r_i_1_n_0;
  wire found_stable_eye_r_i_2_n_0;
  wire found_stable_eye_r_reg_n_0;
  wire \gen_byte_sel_div2.byte_sel_cnt[0]_i_2_n_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0]_1 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_66 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_82 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_74 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_90 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_51 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_19 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_3 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_35 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_67 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_83 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_75 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_91 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_53 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_21 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_5 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_37 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_68 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_84 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_76 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_92 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_55 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_23 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_7 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_39 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_69 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_85 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_77 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_93 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_57 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_25 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_9 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_41 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_70 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_86 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_78 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_94 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_59 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_27 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_11 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_43 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_71 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_87 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_79 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_95 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_61 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_29 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_13 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_45 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_72 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_88 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_80 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_96 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_63 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_31 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_15 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_47 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_73 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_89 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_81 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_97 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_65 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_33 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_17 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_49 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat_data_match_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat_data_match_reg_n_0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg_n_0_[7] ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 ;
  wire \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ;
  wire \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 ;
  wire \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ;
  wire \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 ;
  wire \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ;
  wire \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 ;
  wire \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ;
  wire \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 ;
  wire \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ;
  wire \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 ;
  wire \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ;
  wire \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 ;
  wire \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ;
  wire \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 ;
  wire \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ;
  wire \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ;
  wire idel_adj_inc_i_1_n_0;
  wire idel_adj_inc_reg_n_0;
  wire [4:0]idel_dec_cnt;
  wire \idel_dec_cnt[3]_i_2_n_0 ;
  wire \idel_dec_cnt[4]_i_1_n_0 ;
  wire \idel_dec_cnt[4]_i_3_n_0 ;
  wire \idel_dec_cnt[4]_i_4_n_0 ;
  wire \idel_dec_cnt[4]_i_5_n_0 ;
  wire \idel_dec_cnt[4]_i_6_n_0 ;
  wire \idel_dec_cnt_reg_n_0_[0] ;
  wire \idel_dec_cnt_reg_n_0_[1] ;
  wire \idel_dec_cnt_reg_n_0_[2] ;
  wire \idel_dec_cnt_reg_n_0_[3] ;
  wire \idel_dec_cnt_reg_n_0_[4] ;
  wire idel_mpr_pat_detect_r;
  wire idel_pat0_data_match_r0__0;
  wire idel_pat0_match_fall0_and_r;
  wire [7:0]idel_pat0_match_fall0_r;
  wire idel_pat0_match_fall1_and_r;
  wire [7:0]idel_pat0_match_fall1_r;
  wire idel_pat0_match_rise0_and_r;
  wire [7:0]idel_pat0_match_rise0_r;
  wire idel_pat0_match_rise1_and_r;
  wire [7:0]idel_pat0_match_rise1_r;
  wire idel_pat1_data_match_r0__0;
  wire idel_pat1_match_fall0_and_r;
  wire idel_pat1_match_fall0_r;
  wire idel_pat1_match_fall1_and_r;
  wire idel_pat1_match_fall1_r;
  wire idel_pat1_match_rise0_and_r;
  wire idel_pat1_match_rise0_r;
  wire idel_pat1_match_rise1_and_r;
  wire idel_pat1_match_rise1_r;
  wire idel_pat_detect_valid_r_i_1_n_0;
  wire idel_pat_detect_valid_r_reg_n_0;
  wire idelay_ce_int;
  wire idelay_inc_int;
  wire [4:0]idelay_tap_cnt_r;
  wire \idelay_tap_cnt_r[0][0][4]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][0]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][1]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][2]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][3]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][3]_i_2_n_0 ;
  wire \idelay_tap_cnt_r[0][1][4]_i_2_n_0 ;
  wire \idelay_tap_cnt_r[0][1][4]_i_4_n_0 ;
  wire \idelay_tap_cnt_r_reg[0][0][0]_0 ;
  wire [0:0]\idelay_tap_cnt_r_reg[0][0][0]_1 ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][0] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][1] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][2] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][3] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][4] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][0] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][1] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][2] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][3] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][4] ;
  wire [4:0]idelay_tap_cnt_slice_r;
  wire idelay_tap_limit_r_i_1_n_0;
  wire idelay_tap_limit_r_i_2_n_0;
  wire idelay_tap_limit_r_reg_n_0;
  wire in0;
  wire inhibit_edge_detect_r;
  wire \init_state_r[6]_i_28 ;
  wire \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0 ;
  wire \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0 ;
  wire \mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_1_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[0]_i_1_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[1]_i_1_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[2]_i_1_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[2]_i_5_n_0 ;
  wire \mpr_2to1.stable_idel_cnt_reg_n_0_[0] ;
  wire \mpr_2to1.stable_idel_cnt_reg_n_0_[1] ;
  wire \mpr_2to1.stable_idel_cnt_reg_n_0_[2] ;
  wire mpr_dec_cpt_r;
  wire mpr_dec_cpt_r_i_1_n_0;
  wire mpr_dec_cpt_r_reg_n_0;
  wire mpr_rd_fall0_prev_r;
  wire mpr_rd_fall1_prev_r;
  wire mpr_rd_rise0_prev_r;
  wire mpr_rd_rise0_prev_r0;
  wire mpr_rd_rise1_prev_r;
  wire mpr_rdlvl_start_r;
  wire mpr_rdlvl_start_r_reg_0;
  wire new_cnt_cpt_r;
  wire new_cnt_cpt_r_i_2_n_0;
  wire new_cnt_cpt_r_reg_0;
  wire p_0_in;
  wire p_0_in100_in;
  wire p_0_in103_in;
  wire p_0_in118_in;
  wire p_0_in125_in;
  wire p_0_in127_in;
  wire p_0_in131_in;
  wire p_0_in135_in;
  wire p_0_in139_in;
  wire p_0_in143_in;
  wire p_0_in147_in;
  wire p_0_in14_in;
  wire p_0_in151_in;
  wire p_0_in155_in;
  wire p_0_in159_in;
  wire p_0_in163_in;
  wire p_0_in167_in;
  wire p_0_in16_in;
  wire p_0_in171_in;
  wire p_0_in175_in;
  wire p_0_in189_in;
  wire p_0_in19_in;
  wire p_0_in22_in;
  wire p_0_in25_in;
  wire p_0_in28_in;
  wire p_0_in31_in;
  wire p_0_in88_in;
  wire p_0_in91_in;
  wire p_0_in94_in;
  wire p_0_in97_in;
  wire [5:2]p_0_in__0;
  wire [4:0]p_0_in__0__0;
  wire [4:0]p_0_in__1;
  wire [4:0]p_0_in__2;
  wire [4:0]p_0_in__3;
  wire [4:0]p_0_in__4;
  wire [4:0]p_0_in__5;
  wire [4:0]p_0_in__6;
  wire [4:0]p_0_in__7;
  wire [4:0]p_0_in__8;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_1_in126_in;
  wire p_1_in130_in;
  wire p_1_in134_in;
  wire p_1_in138_in;
  wire p_1_in142_in;
  wire p_1_in146_in;
  wire p_1_in150_in;
  wire p_1_in154_in;
  wire p_1_in158_in;
  wire p_1_in15_in;
  wire p_1_in162_in;
  wire p_1_in166_in;
  wire p_1_in170_in;
  wire p_1_in174_in;
  wire p_1_in178_in;
  wire p_1_in17_in;
  wire p_1_in20_in;
  wire p_1_in23_in;
  wire p_1_in26_in;
  wire p_1_in29_in;
  wire p_1_in2_in;
  wire p_1_in32_in;
  wire p_2_in;
  wire p_2_in128_in;
  wire p_2_in132_in;
  wire p_2_in136_in;
  wire p_2_in140_in;
  wire p_2_in144_in;
  wire p_2_in148_in;
  wire p_2_in152_in;
  wire p_2_in156_in;
  wire p_2_in160_in;
  wire p_2_in164_in;
  wire p_2_in168_in;
  wire p_2_in172_in;
  wire p_2_in176_in;
  wire p_3_in129_in;
  wire p_3_in133_in;
  wire p_3_in137_in;
  wire p_3_in141_in;
  wire p_3_in145_in;
  wire p_3_in149_in;
  wire p_3_in153_in;
  wire p_3_in157_in;
  wire p_3_in161_in;
  wire p_3_in165_in;
  wire p_3_in169_in;
  wire p_3_in173_in;
  wire p_3_in177_in;
  wire p_3_in4_in;
  wire p_8_in;
  wire pat1_match_rise0_r;
  wire pb_cnt_eye_size_r;
  wire pb_detect_edge;
  wire [7:0]pb_detect_edge_done_r;
  wire [7:0]pb_found_stable_eye_r;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire pi_cnt_dec_i_1_n_0;
  wire pi_cnt_dec_i_2_n_0;
  wire pi_cnt_dec_reg_0;
  wire pi_counter_load_en;
  wire [5:0]pi_counter_load_val;
  wire pi_dqs_found_done;
  wire pi_en_stg2_f_timing;
  wire pi_en_stg2_f_timing_i_1_n_0;
  wire pi_fine_dly_dec_done;
  wire pi_fine_dly_dec_done_reg_0;
  wire [5:0]pi_rdval_cnt;
  wire \pi_rdval_cnt[0]_i_1_n_0 ;
  wire \pi_rdval_cnt[1]_i_1_n_0 ;
  wire \pi_rdval_cnt[2]_i_1_n_0 ;
  wire \pi_rdval_cnt[3]_i_1_n_0 ;
  wire \pi_rdval_cnt[3]_i_2_n_0 ;
  wire \pi_rdval_cnt[3]_i_3_n_0 ;
  wire \pi_rdval_cnt[4]_i_1_n_0 ;
  wire \pi_rdval_cnt[5]_i_1_n_0 ;
  wire \pi_rdval_cnt[5]_i_2_n_0 ;
  wire \pi_rdval_cnt[5]_i_3_n_0 ;
  wire \pi_rdval_cnt[5]_i_4_n_0 ;
  wire pi_stg2_f_incdec_timing;
  wire pi_stg2_f_incdec_timing_i_1_n_0;
  wire pi_stg2_load_reg_0;
  wire pi_stg2_load_timing;
  wire pi_stg2_load_timing_i_1_n_0;
  wire [5:0]\pi_stg2_reg_l_reg[5]_0 ;
  wire [5:0]pi_stg2_reg_l_timing;
  wire \pi_stg2_reg_l_timing[0]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[1]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[2]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[3]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[4]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[5]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[5]_i_2_n_0 ;
  wire prbs_rdlvl_done_pulse0;
  wire prech_done;
  wire rd_active_r;
  wire \rd_mux_sel_r_reg[0]_0 ;
  wire rdlvl_dqs_tap_cnt_r;
  wire \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ;
  wire \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5] ;
  wire rdlvl_last_byte_done;
  wire rdlvl_last_byte_done_int_i_1_n_0;
  wire rdlvl_pi_incdec;
  wire rdlvl_pi_incdec_i_1_n_0;
  wire rdlvl_pi_incdec_i_2_n_0;
  wire rdlvl_pi_incdec_i_3_n_0;
  wire rdlvl_pi_incdec_i_4_n_0;
  wire rdlvl_pi_incdec_i_5_n_0;
  wire rdlvl_pi_stg2_f_en;
  wire rdlvl_pi_stg2_f_incdec;
  wire rdlvl_prech_req;
  wire [1:0]rdlvl_prech_req_reg_0;
  wire rdlvl_rank_done_r;
  wire rdlvl_rank_done_r_i_1_n_0;
  wire rdlvl_stg1_done_int;
  wire rdlvl_stg1_done_int_i_1_n_0;
  wire rdlvl_stg1_done_int_reg_0;
  wire rdlvl_stg1_done_int_reg_1;
  wire rdlvl_stg1_done_int_reg_2;
  wire rdlvl_stg1_done_int_reg_3;
  wire rdlvl_stg1_done_r1;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_r;
  wire rdlvl_stg1_start_r_reg_0;
  wire \regl_dqs_cnt[0]_i_1_n_0 ;
  wire \regl_dqs_cnt[1]_i_1_n_0 ;
  wire [1:0]regl_dqs_cnt_r;
  wire \regl_dqs_cnt_reg_n_0_[0] ;
  wire \regl_dqs_cnt_reg_n_0_[1] ;
  wire [1:0]regl_rank_cnt;
  wire \regl_rank_cnt[0]_i_1_n_0 ;
  wire \regl_rank_cnt[1]_i_1_n_0 ;
  wire \regl_rank_cnt[1]_i_2_n_0 ;
  wire reset_if;
  wire reset_if_r9;
  wire reset_if_r9_reg;
  wire reset_if_reg;
  wire [5:0]right_edge_taps_r;
  wire \right_edge_taps_r[5]_i_1_n_0 ;
  wire \right_edge_taps_r_reg_n_0_[0] ;
  wire \right_edge_taps_r_reg_n_0_[1] ;
  wire \right_edge_taps_r_reg_n_0_[2] ;
  wire \right_edge_taps_r_reg_n_0_[3] ;
  wire \right_edge_taps_r_reg_n_0_[4] ;
  wire \right_edge_taps_r_reg_n_0_[5] ;
  wire \rnk_cnt_r[0]_i_1__0_n_0 ;
  wire \rnk_cnt_r[1]_i_1__0_n_0 ;
  wire \rnk_cnt_r_reg_n_0_[0] ;
  wire \rnk_cnt_r_reg_n_0_[1] ;
  wire samp_cnt_done_r_i_1_n_0;
  wire samp_cnt_done_r_i_2_n_0;
  wire samp_cnt_done_r_i_3_n_0;
  wire samp_cnt_done_r_i_4_n_0;
  wire samp_cnt_done_r_reg_n_0;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt0_r[0]_i_3_n_0 ;
  wire [11:0]samp_edge_cnt0_r_reg;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_0 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_1 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_2 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_3 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_4 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_5 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_6 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_7 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_0 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_1 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_2 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_3 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_4 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_5 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_6 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_7 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_1 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_2 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_3 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_4 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_5 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_6 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_7 ;
  wire samp_edge_cnt1_en_r;
  wire samp_edge_cnt1_en_r0;
  wire samp_edge_cnt1_en_r_i_2_n_0;
  wire samp_edge_cnt1_en_r_i_3_n_0;
  wire \samp_edge_cnt1_r[0]_i_2_n_0 ;
  wire [11:0]samp_edge_cnt1_r_reg;
  wire \samp_edge_cnt1_r_reg[0]_0 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_0 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_7 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_0 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_7 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_7 ;
  wire \second_edge_taps_r[1]_i_1_n_0 ;
  wire \second_edge_taps_r[2]_i_1_n_0 ;
  wire \second_edge_taps_r[3]_i_1_n_0 ;
  wire \second_edge_taps_r[4]_i_1_n_0 ;
  wire \second_edge_taps_r[5]_i_1_n_0 ;
  wire \second_edge_taps_r[5]_i_2_n_0 ;
  wire \second_edge_taps_r[5]_i_3_n_0 ;
  wire \second_edge_taps_r_reg[0]_0 ;
  wire \second_edge_taps_r_reg_n_0_[0] ;
  wire \second_edge_taps_r_reg_n_0_[1] ;
  wire \second_edge_taps_r_reg_n_0_[2] ;
  wire \second_edge_taps_r_reg_n_0_[3] ;
  wire \second_edge_taps_r_reg_n_0_[4] ;
  wire \second_edge_taps_r_reg_n_0_[5] ;
  wire sr_valid_r1;
  wire sr_valid_r2;
  wire sr_valid_r_i_1_n_0;
  wire sr_valid_r_reg_n_0;
  wire stable_idel_cnt;
  wire stable_idel_cnt0;
  wire stg1_wr_done;
  wire store_sr_r0;
  wire store_sr_r_i_1_n_0;
  wire store_sr_r_reg_n_0;
  wire store_sr_req_pulsed_r;
  wire store_sr_req_pulsed_r__0;
  wire store_sr_req_r;
  wire store_sr_req_r_reg_0;
  wire store_sr_req_r_reg_n_0;
  wire tap_cnt_cpt_r;
  wire [0:0]tap_cnt_cpt_r0;
  wire \tap_cnt_cpt_r[1]_i_1_n_0 ;
  wire \tap_cnt_cpt_r[5]_i_4_n_0 ;
  wire \tap_cnt_cpt_r[5]_i_5_n_0 ;
  wire \tap_cnt_cpt_r[5]_i_6_n_0 ;
  wire [0:0]\tap_cnt_cpt_r_reg[5]_0 ;
  wire \tap_cnt_cpt_r_reg_n_0_[0] ;
  wire \tap_cnt_cpt_r_reg_n_0_[1] ;
  wire \tap_cnt_cpt_r_reg_n_0_[2] ;
  wire \tap_cnt_cpt_r_reg_n_0_[3] ;
  wire \tap_cnt_cpt_r_reg_n_0_[4] ;
  wire \tap_cnt_cpt_r_reg_n_0_[5] ;
  wire tap_limit_cpt_r;
  wire tap_limit_cpt_r_i_1_n_0;
  wire tap_limit_cpt_r_i_2_n_0;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_en_r_reg;
  wire tempmon_pi_f_inc_r;
  wire tempmon_pi_f_inc_r_reg;
  wire wait_cnt_r0;
  wire [3:0]wait_cnt_r0__0;
  wire \wait_cnt_r[1]_i_1_n_0 ;
  wire [3:0]wait_cnt_r_reg;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] ;
  wire [0:0]\NLW_cnt_idel_dec_cpt_r_reg[2]_i_10_O_UNCONNECTED ;
  wire [0:0]\NLW_cnt_idel_dec_cpt_r_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_cal1_state_r[10]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .O(\FSM_onehot_cal1_state_r[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \FSM_onehot_cal1_state_r[11]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(found_edge_r_reg_n_0),
        .I2(found_first_edge_r_reg_n_0),
        .I3(found_stable_eye_last_r),
        .I4(tap_limit_cpt_r),
        .O(\FSM_onehot_cal1_state_r[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \FSM_onehot_cal1_state_r[13]_i_1 
       (.I0(p_1_in2_in),
        .I1(mpr_rdlvl_start_r_reg_0),
        .I2(mpr_rdlvl_start_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .O(\FSM_onehot_cal1_state_r[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_cal1_state_r[14]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(\FSM_onehot_cal1_state_r[14]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_onehot_cal1_state_r[14]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .O(\FSM_onehot_cal1_state_r[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_cal1_state_r[15]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[15]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[15]_i_3_n_0 ),
        .I2(p_12_in),
        .O(\FSM_onehot_cal1_state_r[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \FSM_onehot_cal1_state_r[15]_i_2 
       (.I0(\FSM_onehot_cal1_state_r[16]_i_2_n_0 ),
        .I1(mpr_dec_cpt_r_reg_n_0),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I3(\FSM_onehot_cal1_state_r[14]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_cal1_state_r[15]_i_3 
       (.I0(\idel_dec_cnt_reg_n_0_[4] ),
        .I1(\idel_dec_cnt_reg_n_0_[2] ),
        .I2(\idel_dec_cnt_reg_n_0_[1] ),
        .I3(\idel_dec_cnt_reg_n_0_[0] ),
        .I4(\idel_dec_cnt_reg_n_0_[3] ),
        .I5(\pi_rdval_cnt[5]_i_3_n_0 ),
        .O(\FSM_onehot_cal1_state_r[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \FSM_onehot_cal1_state_r[16]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[21]_i_2_n_0 ),
        .I1(mpr_dec_cpt_r_reg_n_0),
        .I2(\FSM_onehot_cal1_state_r[16]_i_2_n_0 ),
        .I3(\FSM_onehot_cal1_state_r[16]_i_3_n_0 ),
        .I4(p_3_in4_in),
        .I5(store_sr_req_r_reg_0),
        .O(\FSM_onehot_cal1_state_r[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h001D)) 
    \FSM_onehot_cal1_state_r[16]_i_2 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I3(\mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ),
        .O(\FSM_onehot_cal1_state_r[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_onehot_cal1_state_r[16]_i_3 
       (.I0(\FSM_onehot_cal1_state_r[14]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I2(mpr_dec_cpt_r_reg_n_0),
        .O(\FSM_onehot_cal1_state_r[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_cal1_state_r[1]_i_1 
       (.I0(mpr_dec_cpt_r),
        .I1(p_13_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .O(\FSM_onehot_cal1_state_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_cal1_state_r[1]_i_2 
       (.I0(p_3_in4_in),
        .I1(store_sr_req_r_reg_0),
        .O(mpr_dec_cpt_r));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_cal1_state_r[20]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(idel_adj_inc_reg_n_0),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .O(\FSM_onehot_cal1_state_r[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF1F1F1F1F1F1F1)) 
    \FSM_onehot_cal1_state_r[21]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[21]_i_2_n_0 ),
        .I1(mpr_dec_cpt_r_reg_n_0),
        .I2(\FSM_onehot_cal1_state_r[21]_i_3_n_0 ),
        .I3(idel_mpr_pat_detect_r),
        .I4(p_0_in189_in),
        .I5(idel_pat_detect_valid_r_reg_n_0),
        .O(\FSM_onehot_cal1_state_r[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_cal1_state_r[21]_i_2 
       (.I0(p_12_in),
        .I1(\FSM_onehot_cal1_state_r[15]_i_3_n_0 ),
        .O(\FSM_onehot_cal1_state_r[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \FSM_onehot_cal1_state_r[21]_i_3 
       (.I0(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I3(idel_adj_inc_reg_n_0),
        .I4(p_8_in),
        .O(\FSM_onehot_cal1_state_r[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080AAAA00800080)) 
    \FSM_onehot_cal1_state_r[22]_i_1 
       (.I0(idelay_tap_limit_r_reg_n_0),
        .I1(p_0_in189_in),
        .I2(idel_pat_detect_valid_r_reg_n_0),
        .I3(idel_mpr_pat_detect_r),
        .I4(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(\FSM_onehot_cal1_state_r[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \FSM_onehot_cal1_state_r[29]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(found_edge_r_reg_n_0),
        .I2(found_first_edge_r_reg_n_0),
        .I3(found_stable_eye_last_r),
        .I4(tap_limit_cpt_r),
        .O(\FSM_onehot_cal1_state_r[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040555500400040)) 
    \FSM_onehot_cal1_state_r[2]_i_1 
       (.I0(idelay_tap_limit_r_reg_n_0),
        .I1(p_0_in189_in),
        .I2(idel_pat_detect_valid_r_reg_n_0),
        .I3(idel_mpr_pat_detect_r),
        .I4(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(\FSM_onehot_cal1_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    \FSM_onehot_cal1_state_r[34]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .I2(cal1_wait_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I4(\FSM_onehot_cal1_state_r[34]_i_3_n_0 ),
        .I5(\FSM_onehot_cal1_state_r[34]_i_4_n_0 ),
        .O(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_cal1_state_r[34]_i_2 
       (.I0(p_0_in189_in),
        .I1(idel_pat_detect_valid_r_reg_n_0),
        .O(\FSM_onehot_cal1_state_r[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \FSM_onehot_cal1_state_r[34]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I1(rdlvl_pi_incdec_i_3_n_0),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I4(\FSM_onehot_cal1_state_r[34]_i_5_n_0 ),
        .I5(\cal1_state_r1[1]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \FSM_onehot_cal1_state_r[34]_i_4 
       (.I0(mpr_dec_cpt_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(store_sr_req_pulsed_r),
        .I3(detect_edge_done_r),
        .I4(\FSM_onehot_cal1_state_r[34]_i_6_n_0 ),
        .I5(\FSM_onehot_cal1_state_r[34]_i_7_n_0 ),
        .O(\FSM_onehot_cal1_state_r[34]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_cal1_state_r[34]_i_5 
       (.I0(p_12_in),
        .I1(p_14_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .O(\FSM_onehot_cal1_state_r[34]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h2020F020)) 
    \FSM_onehot_cal1_state_r[34]_i_6 
       (.I0(mpr_rdlvl_start_r_reg_0),
        .I1(mpr_rdlvl_start_r),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I3(rdlvl_stg1_start_r_reg_0),
        .I4(rdlvl_stg1_start_r),
        .O(\FSM_onehot_cal1_state_r[34]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_cal1_state_r[34]_i_7 
       (.I0(p_0_in118_in),
        .I1(p_0_in189_in),
        .I2(cal1_dq_idel_inc),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I4(\FSM_onehot_cal1_state_r[34]_i_8_n_0 ),
        .O(\FSM_onehot_cal1_state_r[34]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_cal1_state_r[34]_i_8 
       (.I0(prech_done),
        .I1(cal1_prech_req_r),
        .I2(cal1_wait_r),
        .I3(p_3_in4_in),
        .O(\FSM_onehot_cal1_state_r[34]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_cal1_state_r[4]_i_1 
       (.I0(mpr_dec_cpt_r_reg_n_0),
        .I1(\FSM_onehot_cal1_state_r[14]_i_2_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\FSM_onehot_cal1_state_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \FSM_onehot_cal1_state_r[5]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I1(regl_rank_cnt[0]),
        .I2(regl_rank_cnt[1]),
        .I3(\regl_dqs_cnt_reg_n_0_[1] ),
        .I4(\regl_dqs_cnt_reg_n_0_[0] ),
        .O(\FSM_onehot_cal1_state_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \FSM_onehot_cal1_state_r[5]_i_2 
       (.I0(p_0_in118_in),
        .I1(done_cnt[2]),
        .I2(done_cnt[3]),
        .I3(done_cnt[1]),
        .I4(done_cnt[0]),
        .O(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE0E0E0E0E0E0E0)) 
    \FSM_onehot_cal1_state_r[6]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[6]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[6]_i_3_n_0 ),
        .I2(p_0_in118_in),
        .I3(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\FSM_onehot_cal1_state_r[6]_i_4_n_0 ),
        .I5(cal1_prech_req_r),
        .O(\FSM_onehot_cal1_state_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_onehot_cal1_state_r[6]_i_2 
       (.I0(done_cnt[0]),
        .I1(done_cnt[1]),
        .I2(done_cnt[3]),
        .I3(done_cnt[2]),
        .O(\FSM_onehot_cal1_state_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_onehot_cal1_state_r[6]_i_3 
       (.I0(\regl_dqs_cnt_reg_n_0_[0] ),
        .I1(\regl_dqs_cnt_reg_n_0_[1] ),
        .I2(regl_rank_cnt[1]),
        .I3(regl_rank_cnt[0]),
        .O(\FSM_onehot_cal1_state_r[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_cal1_state_r[6]_i_4 
       (.I0(\rnk_cnt_r_reg_n_0_[1] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\FSM_onehot_cal1_state_r[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \FSM_onehot_cal1_state_r[7]_i_1 
       (.I0(cal1_prech_req_r),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\FSM_onehot_cal1_state_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_cal1_state_r[8]_i_1 
       (.I0(cal1_prech_req_r),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .O(cal1_cnt_cpt_r));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_cal1_state_r[9]_i_1 
       (.I0(mpr_rdlvl_start_r),
        .I1(mpr_rdlvl_start_r_reg_0),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .O(\FSM_onehot_cal1_state_r[9]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .Q(p_13_in),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[10] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[10]_i_1_n_0 ),
        .Q(p_0_in189_in),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[11] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[11]_i_1_n_0 ),
        .Q(p_14_in),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[12] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(p_14_in),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[13] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[13]_i_1_n_0 ),
        .Q(p_3_in4_in),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[14] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[14]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[15] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[15]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[16] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[16]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[1]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[20] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[20]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[21] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[21]_i_1_n_0 ),
        .Q(store_sr_req_pulsed_r),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[22] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[22]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[22] ),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[29] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[29]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[2]_i_1_n_0 ),
        .Q(cal1_dq_idel_inc),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[31] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .Q(p_8_in),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[32] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .Q(p_12_in),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[34] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[34]_i_2_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(cal1_dq_idel_inc),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[4]_i_1_n_0 ),
        .Q(cal1_prech_req_r),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[5]_i_1_n_0 ),
        .Q(rdlvl_stg1_done_int),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[6]_i_1_n_0 ),
        .Q(p_0_in118_in),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_cal1_state_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[7]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .S(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[8] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(cal1_cnt_cpt_r),
        .Q(p_1_in2_in),
        .R(rdlvl_prech_req_reg_0[0]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[9] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[9]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .R(rdlvl_prech_req_reg_0[0]));
  LUT6 #(
    .INIT(64'h15C815C815C855C8)) 
    \cal1_cnt_cpt_r[0]_i_1 
       (.I0(p_0_in118_in),
        .I1(cal1_prech_req_r),
        .I2(prech_done),
        .I3(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\rnk_cnt_r_reg_n_0_[0] ),
        .I5(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\cal1_cnt_cpt_r[0]_i_1_n_0 ));
  FDRE \cal1_cnt_cpt_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\cal1_cnt_cpt_r[0]_i_1_n_0 ),
        .Q(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .R(rdlvl_prech_req_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    cal1_dlyce_cpt_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(tap_limit_cpt_r),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .O(cal1_dlyce_cpt_r));
  FDRE cal1_dlyce_cpt_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(cal1_dlyce_cpt_r),
        .Q(cal1_dlyce_cpt_r_reg_n_0),
        .R(rdlvl_prech_req_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cal1_dlyinc_cpt_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .I1(tap_limit_cpt_r),
        .O(cal1_dlyinc_cpt_r));
  FDRE cal1_dlyinc_cpt_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(cal1_dlyinc_cpt_r),
        .Q(cal1_dlyinc_cpt_r_reg_n_0),
        .R(rdlvl_prech_req_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    cal1_dq_idel_ce_i_1
       (.I0(cal1_dq_idel_inc),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .O(cal1_dq_idel_ce));
  FDRE cal1_dq_idel_ce_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(cal1_dq_idel_ce),
        .Q(idelay_ce_int),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE cal1_dq_idel_inc_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(cal1_dq_idel_inc),
        .Q(idelay_inc_int),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE cal1_prech_req_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(cal1_prech_req_r),
        .Q(cal1_prech_req_r__0),
        .R(rdlvl_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cal1_state_r1[0]_i_1 
       (.I0(\cal1_state_r1[0]_i_2_n_0 ),
        .I1(p_3_in4_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I3(p_0_in118_in),
        .I4(rdlvl_stg1_done_int),
        .I5(\cal1_state_r1[0]_i_3_n_0 ),
        .O(\cal1_state_r1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cal1_state_r1[0]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I1(p_0_in189_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .O(\cal1_state_r1[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cal1_state_r1[0]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .I2(p_14_in),
        .I3(p_12_in),
        .O(\cal1_state_r1[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cal1_state_r1[1]_i_1 
       (.I0(\cal1_state_r1[1]_i_2_n_0 ),
        .I1(\cal1_state_r1[1]_i_3_n_0 ),
        .I2(cal1_prech_req_r),
        .I3(p_0_in118_in),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I5(p_8_in),
        .O(\cal1_state_r1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cal1_state_r1[1]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I2(p_13_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .O(\cal1_state_r1[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cal1_state_r1[1]_i_3 
       (.I0(p_12_in),
        .I1(rdlvl_stg1_done_int),
        .I2(p_0_in189_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(\cal1_state_r1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cal1_state_r1[2]_i_1 
       (.I0(\cal1_state_r1[3]_i_2_n_0 ),
        .I1(\cal1_state_r1[2]_i_2_n_0 ),
        .I2(p_12_in),
        .I3(rdlvl_stg1_done_int),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .O(\cal1_state_r1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cal1_state_r1[2]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I1(cal1_dq_idel_inc),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .O(\cal1_state_r1[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cal1_state_r1[3]_i_1 
       (.I0(\cal1_state_r1[3]_i_2_n_0 ),
        .I1(\cal1_state_r1[3]_i_3_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .I3(p_8_in),
        .I4(store_sr_req_pulsed_r),
        .O(\cal1_state_r1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cal1_state_r1[3]_i_2 
       (.I0(cal1_prech_req_r),
        .I1(p_0_in189_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[22] ),
        .O(\cal1_state_r1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cal1_state_r1[3]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I4(rdlvl_stg1_done_int),
        .I5(p_0_in118_in),
        .O(\cal1_state_r1[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cal1_state_r1[4]_i_1 
       (.I0(p_0_in189_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[22] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .I4(p_0_in118_in),
        .O(\cal1_state_r1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cal1_state_r1[5]_i_1 
       (.I0(p_1_in2_in),
        .I1(p_14_in),
        .I2(p_13_in),
        .O(\cal1_state_r1[5]_i_1_n_0 ));
  FDRE \cal1_state_r1_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\cal1_state_r1[0]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\cal1_state_r1[1]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\cal1_state_r1[2]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\cal1_state_r1[3]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\cal1_state_r1[4]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\cal1_state_r1[5]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[5] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    cal1_wait_cnt_en_r_i_1
       (.I0(\cal1_state_r1[5]_i_1_n_0 ),
        .I1(cal1_wait_cnt_en_r_i_2_n_0),
        .I2(p_8_in),
        .I3(p_12_in),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .O(cal1_wait_cnt_en_r0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    cal1_wait_cnt_en_r_i_2
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I2(p_3_in4_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .O(cal1_wait_cnt_en_r_i_2_n_0));
  FDRE cal1_wait_cnt_en_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(cal1_wait_cnt_en_r0),
        .Q(cal1_wait_cnt_en_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cal1_wait_cnt_r[0]_i_1 
       (.I0(cal1_wait_cnt_r_reg[0]),
        .O(p_0_in__0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cal1_wait_cnt_r[1]_i_1 
       (.I0(cal1_wait_cnt_r_reg[0]),
        .I1(cal1_wait_cnt_r_reg[1]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cal1_wait_cnt_r[2]_i_1 
       (.I0(cal1_wait_cnt_r_reg[2]),
        .I1(cal1_wait_cnt_r_reg[1]),
        .I2(cal1_wait_cnt_r_reg[0]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cal1_wait_cnt_r[3]_i_1 
       (.I0(cal1_wait_cnt_r_reg[3]),
        .I1(cal1_wait_cnt_r_reg[0]),
        .I2(cal1_wait_cnt_r_reg[1]),
        .I3(cal1_wait_cnt_r_reg[2]),
        .O(p_0_in__0__0[3]));
  LUT6 #(
    .INIT(64'h20000000FFFFFFFF)) 
    \cal1_wait_cnt_r[4]_i_1 
       (.I0(cal1_wait_cnt_r_reg[4]),
        .I1(cal1_wait_cnt_r_reg[0]),
        .I2(cal1_wait_cnt_r_reg[3]),
        .I3(cal1_wait_cnt_r_reg[2]),
        .I4(cal1_wait_cnt_r_reg[1]),
        .I5(cal1_wait_cnt_en_r),
        .O(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cal1_wait_cnt_r[4]_i_2 
       (.I0(cal1_wait_cnt_r_reg[4]),
        .I1(cal1_wait_cnt_r_reg[2]),
        .I2(cal1_wait_cnt_r_reg[1]),
        .I3(cal1_wait_cnt_r_reg[0]),
        .I4(cal1_wait_cnt_r_reg[3]),
        .O(p_0_in__0__0[4]));
  FDRE \cal1_wait_cnt_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(cal1_wait_cnt_r_reg[0]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(cal1_wait_cnt_r_reg[1]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(cal1_wait_cnt_r_reg[2]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(cal1_wait_cnt_r_reg[3]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(p_0_in__0__0[4]),
        .Q(cal1_wait_cnt_r_reg[4]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    cal1_wait_r_i_1
       (.I0(cal1_wait_cnt_en_r),
        .I1(cal1_wait_cnt_r_reg[4]),
        .I2(cal1_wait_cnt_r_reg[0]),
        .I3(cal1_wait_cnt_r_reg[3]),
        .I4(cal1_wait_cnt_r_reg[2]),
        .I5(cal1_wait_cnt_r_reg[1]),
        .O(cal1_wait_r_i_1_n_0));
  FDRE cal1_wait_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(cal1_wait_r_i_1_n_0),
        .Q(cal1_wait_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF7020)) 
    \cnt_idel_dec_cpt_r[0]_i_1 
       (.I0(found_second_edge_r_reg_n_0),
        .I1(cnt_idel_dec_cpt_r1[0]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I3(\cnt_idel_dec_cpt_r[0]_i_2_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[0]_i_3_n_0 ),
        .O(cnt_idel_dec_cpt_r[0]));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \cnt_idel_dec_cpt_r[0]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg[2]_i_10_n_6 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I5(\right_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \cnt_idel_dec_cpt_r[0]_i_3 
       (.I0(p_3_in4_in),
        .I1(\cnt_idel_dec_cpt_r_reg[5]_0 [0]),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    \cnt_idel_dec_cpt_r[1]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(cnt_idel_dec_cpt_r1[1]),
        .I2(cnt_idel_dec_cpt_r1[0]),
        .I3(found_second_edge_r_reg_n_0),
        .I4(\cnt_idel_dec_cpt_r[1]_i_2_n_0 ),
        .I5(\cnt_idel_dec_cpt_r[1]_i_3_n_0 ),
        .O(cnt_idel_dec_cpt_r[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cnt_idel_dec_cpt_r[1]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg[2]_i_10_n_5 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[1]_i_4_n_0 ),
        .O(\cnt_idel_dec_cpt_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \cnt_idel_dec_cpt_r[1]_i_3 
       (.I0(p_3_in4_in),
        .I1(\cnt_idel_dec_cpt_r_reg[5]_0 [1]),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \cnt_idel_dec_cpt_r[1]_i_4 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\right_edge_taps_r_reg_n_0_[1] ),
        .I2(\right_edge_taps_r_reg_n_0_[2] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    \cnt_idel_dec_cpt_r[2]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(cnt_idel_dec_cpt_r1[2]),
        .I2(\cnt_idel_dec_cpt_r[2]_i_3_n_0 ),
        .I3(found_second_edge_r_reg_n_0),
        .I4(\cnt_idel_dec_cpt_r[2]_i_4_n_0 ),
        .I5(\cnt_idel_dec_cpt_r[2]_i_5_n_0 ),
        .O(cnt_idel_dec_cpt_r[2]));
  LUT6 #(
    .INIT(64'h4D44B2BBB2BB4D44)) 
    \cnt_idel_dec_cpt_r[2]_i_11 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\right_edge_taps_r_reg_n_0_[2] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\right_edge_taps_r_reg_n_0_[1] ),
        .I4(\right_edge_taps_r_reg_n_0_[3] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_12 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\first_edge_taps_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_13 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(\first_edge_taps_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_14 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\first_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_15 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\first_edge_taps_r_reg_n_0_[0] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_idel_dec_cpt_r[2]_i_3 
       (.I0(cnt_idel_dec_cpt_r1[1]),
        .I1(cnt_idel_dec_cpt_r1[0]),
        .O(\cnt_idel_dec_cpt_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cnt_idel_dec_cpt_r[2]_i_4 
       (.I0(\cnt_idel_dec_cpt_r_reg[2]_i_10_n_4 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[2]_i_11_n_0 ),
        .O(\cnt_idel_dec_cpt_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F88888F8)) 
    \cnt_idel_dec_cpt_r[2]_i_5 
       (.I0(p_3_in4_in),
        .I1(\cnt_idel_dec_cpt_r_reg[5]_0 [2]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_6 
       (.I0(\second_edge_taps_r_reg_n_0_[3] ),
        .I1(\first_edge_taps_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_7 
       (.I0(\second_edge_taps_r_reg_n_0_[2] ),
        .I1(\first_edge_taps_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_8 
       (.I0(\second_edge_taps_r_reg_n_0_[1] ),
        .I1(\first_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_9 
       (.I0(\second_edge_taps_r_reg_n_0_[0] ),
        .I1(\first_edge_taps_r_reg_n_0_[0] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    \cnt_idel_dec_cpt_r[3]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(cnt_idel_dec_cpt_r1[3]),
        .I2(\cnt_idel_dec_cpt_r[3]_i_2_n_0 ),
        .I3(found_second_edge_r_reg_n_0),
        .I4(\cnt_idel_dec_cpt_r[3]_i_3_n_0 ),
        .I5(\cnt_idel_dec_cpt_r[3]_i_4_n_0 ),
        .O(cnt_idel_dec_cpt_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cnt_idel_dec_cpt_r[3]_i_2 
       (.I0(cnt_idel_dec_cpt_r1[2]),
        .I1(cnt_idel_dec_cpt_r1[0]),
        .I2(cnt_idel_dec_cpt_r1[1]),
        .O(\cnt_idel_dec_cpt_r[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cnt_idel_dec_cpt_r[3]_i_3 
       (.I0(\cnt_idel_dec_cpt_r_reg[4]_i_8_n_7 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[3]_i_5_n_0 ),
        .O(\cnt_idel_dec_cpt_r[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8FF88888)) 
    \cnt_idel_dec_cpt_r[3]_i_4 
       (.I0(p_3_in4_in),
        .I1(\cnt_idel_dec_cpt_r_reg[5]_0 [3]),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_11_n_0 ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_idel_dec_cpt_r[3]_i_5 
       (.I0(\cnt_idel_dec_cpt_r[4]_i_14_n_0 ),
        .I1(\right_edge_taps_r_reg_n_0_[4] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    \cnt_idel_dec_cpt_r[4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(cnt_idel_dec_cpt_r1[4]),
        .I2(\cnt_idel_dec_cpt_r[4]_i_3_n_0 ),
        .I3(found_second_edge_r_reg_n_0),
        .I4(\cnt_idel_dec_cpt_r[4]_i_4_n_0 ),
        .I5(\cnt_idel_dec_cpt_r[4]_i_5_n_0 ),
        .O(cnt_idel_dec_cpt_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \cnt_idel_dec_cpt_r[4]_i_10 
       (.I0(\right_edge_taps_r_reg_n_0_[4] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I2(\cnt_idel_dec_cpt_r[4]_i_14_n_0 ),
        .I3(\right_edge_taps_r_reg_n_0_[5] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_idel_dec_cpt_r[4]_i_11 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_12 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I1(\first_edge_taps_r_reg_n_0_[5] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_13 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I1(\first_edge_taps_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2B22BB2B2B222B22)) 
    \cnt_idel_dec_cpt_r[4]_i_14 
       (.I0(\right_edge_taps_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(\right_edge_taps_r_reg_n_0_[2] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I5(\right_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt_idel_dec_cpt_r[4]_i_3 
       (.I0(cnt_idel_dec_cpt_r1[3]),
        .I1(cnt_idel_dec_cpt_r1[1]),
        .I2(cnt_idel_dec_cpt_r1[0]),
        .I3(cnt_idel_dec_cpt_r1[2]),
        .O(\cnt_idel_dec_cpt_r[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cnt_idel_dec_cpt_r[4]_i_4 
       (.I0(\cnt_idel_dec_cpt_r_reg[4]_i_8_n_6 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[4]_i_10_n_0 ),
        .O(\cnt_idel_dec_cpt_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF8F88FF888888888)) 
    \cnt_idel_dec_cpt_r[4]_i_5 
       (.I0(p_3_in4_in),
        .I1(\cnt_idel_dec_cpt_r_reg[5]_0 [4]),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_11_n_0 ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_6 
       (.I0(\second_edge_taps_r_reg_n_0_[5] ),
        .I1(\first_edge_taps_r_reg_n_0_[5] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_7 
       (.I0(\second_edge_taps_r_reg_n_0_[4] ),
        .I1(\first_edge_taps_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cnt_idel_dec_cpt_r[4]_i_9 
       (.I0(\right_edge_taps_r_reg_n_0_[5] ),
        .I1(\right_edge_taps_r_reg_n_0_[4] ),
        .I2(\right_edge_taps_r_reg_n_0_[1] ),
        .I3(\right_edge_taps_r_reg_n_0_[0] ),
        .I4(\right_edge_taps_r_reg_n_0_[2] ),
        .I5(\right_edge_taps_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cnt_idel_dec_cpt_r[5]_i_1 
       (.I0(mpr_dec_cpt_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \cnt_idel_dec_cpt_r[5]_i_2 
       (.I0(\cnt_idel_dec_cpt_r[5]_i_3_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I2(\cnt_idel_dec_cpt_r[5]_i_4_n_0 ),
        .I3(\cnt_idel_dec_cpt_r_reg[5]_0 [5]),
        .I4(p_3_in4_in),
        .O(cnt_idel_dec_cpt_r[5]));
  LUT6 #(
    .INIT(64'h8808080808888888)) 
    \cnt_idel_dec_cpt_r[5]_i_3 
       (.I0(\cnt_idel_dec_cpt_r[5]_i_5_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I2(found_second_edge_r_reg_n_0),
        .I3(cnt_idel_dec_cpt_r1[4]),
        .I4(\cnt_idel_dec_cpt_r[4]_i_3_n_0 ),
        .I5(\cnt_idel_dec_cpt_r_reg[4]_i_2_n_1 ),
        .O(\cnt_idel_dec_cpt_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \cnt_idel_dec_cpt_r[5]_i_4 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEBBEEBE)) 
    \cnt_idel_dec_cpt_r[5]_i_5 
       (.I0(found_second_edge_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I2(\right_edge_taps_r_reg_n_0_[5] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I4(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ),
        .I5(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ),
        .O(\cnt_idel_dec_cpt_r[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \cnt_idel_dec_cpt_r[5]_i_6 
       (.I0(\cnt_idel_dec_cpt_r[4]_i_14_n_0 ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I2(\right_edge_taps_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ));
  FDRE \cnt_idel_dec_cpt_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[0]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[1]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[2]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cnt_idel_dec_cpt_r_reg[2]_i_10 
       (.CI(1'b0),
        .CO({\cnt_idel_dec_cpt_r_reg[2]_i_10_n_0 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_1 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_2 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({\tap_cnt_cpt_r_reg_n_0_[3] ,\tap_cnt_cpt_r_reg_n_0_[2] ,\tap_cnt_cpt_r_reg_n_0_[1] ,\tap_cnt_cpt_r_reg_n_0_[0] }),
        .O({\cnt_idel_dec_cpt_r_reg[2]_i_10_n_4 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_5 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_6 ,\NLW_cnt_idel_dec_cpt_r_reg[2]_i_10_O_UNCONNECTED [0]}),
        .S({\cnt_idel_dec_cpt_r[2]_i_12_n_0 ,\cnt_idel_dec_cpt_r[2]_i_13_n_0 ,\cnt_idel_dec_cpt_r[2]_i_14_n_0 ,\cnt_idel_dec_cpt_r[2]_i_15_n_0 }));
  CARRY4 \cnt_idel_dec_cpt_r_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\cnt_idel_dec_cpt_r_reg[2]_i_2_n_0 ,\cnt_idel_dec_cpt_r_reg[2]_i_2_n_1 ,\cnt_idel_dec_cpt_r_reg[2]_i_2_n_2 ,\cnt_idel_dec_cpt_r_reg[2]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\second_edge_taps_r_reg_n_0_[3] ,\second_edge_taps_r_reg_n_0_[2] ,\second_edge_taps_r_reg_n_0_[1] ,\second_edge_taps_r_reg_n_0_[0] }),
        .O({cnt_idel_dec_cpt_r1[2:0],\NLW_cnt_idel_dec_cpt_r_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\cnt_idel_dec_cpt_r[2]_i_6_n_0 ,\cnt_idel_dec_cpt_r[2]_i_7_n_0 ,\cnt_idel_dec_cpt_r[2]_i_8_n_0 ,\cnt_idel_dec_cpt_r[2]_i_9_n_0 }));
  FDRE \cnt_idel_dec_cpt_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[3]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[4]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \cnt_idel_dec_cpt_r_reg[4]_i_2 
       (.CI(\cnt_idel_dec_cpt_r_reg[2]_i_2_n_0 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_CO_UNCONNECTED [3],\cnt_idel_dec_cpt_r_reg[4]_i_2_n_1 ,\NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_CO_UNCONNECTED [1],\cnt_idel_dec_cpt_r_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\second_edge_taps_r_reg_n_0_[5] ,\second_edge_taps_r_reg_n_0_[4] }),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_O_UNCONNECTED [3:2],cnt_idel_dec_cpt_r1[4:3]}),
        .S({1'b0,1'b1,\cnt_idel_dec_cpt_r[4]_i_6_n_0 ,\cnt_idel_dec_cpt_r[4]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cnt_idel_dec_cpt_r_reg[4]_i_8 
       (.CI(\cnt_idel_dec_cpt_r_reg[2]_i_10_n_0 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_CO_UNCONNECTED [3:1],\cnt_idel_dec_cpt_r_reg[4]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tap_cnt_cpt_r_reg_n_0_[4] }),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_O_UNCONNECTED [3:2],\cnt_idel_dec_cpt_r_reg[4]_i_8_n_6 ,\cnt_idel_dec_cpt_r_reg[4]_i_8_n_7 }),
        .S({1'b0,1'b0,\cnt_idel_dec_cpt_r[4]_i_12_n_0 ,\cnt_idel_dec_cpt_r[4]_i_13_n_0 }));
  FDRE \cnt_idel_dec_cpt_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[5]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000F000E00000)) 
    \cnt_shift_r[1]_i_1 
       (.I0(cnt_shift_r_reg[3]),
        .I1(cnt_shift_r_reg[2]),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I4(\cnt_shift_r[1]_i_2_n_0 ),
        .I5(cnt_shift_r_reg[1]),
        .O(\cnt_shift_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cnt_shift_r[1]_i_2 
       (.I0(\cnt_shift_r_reg[0]_0 ),
        .I1(rdlvl_stg1_start_r_reg_0),
        .I2(rd_active_r),
        .O(\cnt_shift_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00007F8000000000)) 
    \cnt_shift_r[2]_i_1 
       (.I0(rd_active_r),
        .I1(\cnt_shift_r_reg[0]_0 ),
        .I2(cnt_shift_r_reg[1]),
        .I3(cnt_shift_r_reg[2]),
        .I4(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I5(rdlvl_stg1_start_r_reg_0),
        .O(\cnt_shift_r[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04444000)) 
    \cnt_shift_r[3]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I1(rdlvl_stg1_start_r_reg_0),
        .I2(cnt_shift_r_reg[2]),
        .I3(\cnt_shift_r[3]_i_2_n_0 ),
        .I4(cnt_shift_r_reg[3]),
        .O(\cnt_shift_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt_shift_r[3]_i_2 
       (.I0(rd_active_r),
        .I1(rdlvl_stg1_start_r_reg_0),
        .I2(\cnt_shift_r_reg[0]_0 ),
        .I3(cnt_shift_r_reg[1]),
        .O(\cnt_shift_r[3]_i_2_n_0 ));
  FDRE \cnt_shift_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\cnt_shift_r_reg[0]_1 ),
        .Q(\cnt_shift_r_reg[0]_0 ),
        .R(1'b0));
  FDRE \cnt_shift_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\cnt_shift_r[1]_i_1_n_0 ),
        .Q(cnt_shift_r_reg[1]),
        .R(1'b0));
  FDRE \cnt_shift_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\cnt_shift_r[2]_i_1_n_0 ),
        .Q(cnt_shift_r_reg[2]),
        .R(1'b0));
  FDRE \cnt_shift_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\cnt_shift_r[3]_i_1_n_0 ),
        .Q(cnt_shift_r_reg[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    detect_edge_done_r_i_1
       (.I0(pb_detect_edge_done_r[0]),
        .I1(pb_detect_edge_done_r[3]),
        .I2(pb_detect_edge_done_r[1]),
        .I3(pb_detect_edge_done_r[2]),
        .I4(detect_edge_done_r_i_2_n_0),
        .O(detect_edge_done_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    detect_edge_done_r_i_2
       (.I0(pb_detect_edge_done_r[6]),
        .I1(pb_detect_edge_done_r[5]),
        .I2(pb_detect_edge_done_r[7]),
        .I3(pb_detect_edge_done_r[4]),
        .O(detect_edge_done_r_i_2_n_0));
  FDRE detect_edge_done_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(detect_edge_done_r_i_1_n_0),
        .Q(detect_edge_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000005554)) 
    \done_cnt[0]_i_1 
       (.I0(done_cnt[0]),
        .I1(done_cnt[3]),
        .I2(done_cnt[1]),
        .I3(done_cnt[2]),
        .I4(done_cnt1),
        .I5(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .O(\done_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFAAFFAAE)) 
    \done_cnt[1]_i_1 
       (.I0(done_cnt1),
        .I1(done_cnt[3]),
        .I2(done_cnt[1]),
        .I3(done_cnt[0]),
        .I4(done_cnt[2]),
        .O(\done_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A9A8)) 
    \done_cnt[2]_i_1 
       (.I0(done_cnt[2]),
        .I1(done_cnt[0]),
        .I2(done_cnt[1]),
        .I3(done_cnt[3]),
        .I4(done_cnt1),
        .I5(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .O(\done_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEA)) 
    \done_cnt[3]_i_1 
       (.I0(done_cnt1),
        .I1(done_cnt[3]),
        .I2(done_cnt[1]),
        .I3(done_cnt[0]),
        .I4(done_cnt[2]),
        .O(\done_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    \done_cnt[3]_i_2 
       (.I0(\FSM_onehot_cal1_state_r[6]_i_2_n_0 ),
        .I1(rdlvl_stg1_done_int),
        .I2(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .I3(p_0_in118_in),
        .O(done_cnt1));
  FDRE \done_cnt_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\done_cnt[0]_i_1_n_0 ),
        .Q(done_cnt[0]),
        .R(1'b0));
  FDRE \done_cnt_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\done_cnt[1]_i_1_n_0 ),
        .Q(done_cnt[1]),
        .R(rdlvl_prech_req_reg_0[0]));
  FDRE \done_cnt_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\done_cnt[2]_i_1_n_0 ),
        .Q(done_cnt[2]),
        .R(1'b0));
  FDRE \done_cnt_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\done_cnt[3]_i_1_n_0 ),
        .Q(done_cnt[3]),
        .R(rdlvl_prech_req_reg_0[0]));
  FDRE dqs_po_dec_done_r1_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(dqs_po_dec_done_r1_reg_0),
        .Q(dqs_po_dec_done_r1),
        .R(1'b0));
  FDRE dqs_po_dec_done_r2_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(dqs_po_dec_done_r1),
        .Q(dqs_po_dec_done_r2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    fine_dly_dec_done_r1_i_1
       (.I0(pi_cnt_dec_reg_0),
        .I1(fine_dly_dec_done_r1_i_2_n_0),
        .I2(dqs_po_dec_done_r2),
        .I3(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I4(fine_dly_dec_done_r1),
        .O(fine_dly_dec_done_r1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    fine_dly_dec_done_r1_i_2
       (.I0(pi_rdval_cnt[5]),
        .I1(pi_rdval_cnt[4]),
        .I2(pi_rdval_cnt[1]),
        .I3(pi_rdval_cnt[0]),
        .I4(pi_rdval_cnt[3]),
        .I5(pi_rdval_cnt[2]),
        .O(fine_dly_dec_done_r1_i_2_n_0));
  FDRE fine_dly_dec_done_r1_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(fine_dly_dec_done_r1_i_1_n_0),
        .Q(fine_dly_dec_done_r1),
        .R(SR));
  FDRE fine_dly_dec_done_r2_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(fine_dly_dec_done_r1),
        .Q(fine_dly_dec_done_r2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000BFAA)) 
    \first_edge_taps_r[5]_i_1 
       (.I0(cal1_prech_req_r),
        .I1(found_stable_eye_last_r),
        .I2(found_first_edge_r_reg_n_0),
        .I3(\first_edge_taps_r[5]_i_3_n_0 ),
        .I4(store_sr_req_pulsed_r),
        .O(\first_edge_taps_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \first_edge_taps_r[5]_i_2 
       (.I0(cal1_prech_req_r),
        .I1(found_stable_eye_last_r),
        .I2(found_first_edge_r_reg_n_0),
        .I3(\first_edge_taps_r[5]_i_3_n_0 ),
        .O(\first_edge_taps_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \first_edge_taps_r[5]_i_3 
       (.I0(found_edge_r_reg_n_0),
        .I1(store_sr_req_pulsed_r),
        .I2(detect_edge_done_r),
        .I3(tap_limit_cpt_r),
        .O(\first_edge_taps_r[5]_i_3_n_0 ));
  FDRE \first_edge_taps_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\first_edge_taps_r_reg_n_0_[0] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .Q(\first_edge_taps_r_reg_n_0_[1] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .Q(\first_edge_taps_r_reg_n_0_[2] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .Q(\first_edge_taps_r_reg_n_0_[3] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .Q(\first_edge_taps_r_reg_n_0_[4] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .Q(\first_edge_taps_r_reg_n_0_[5] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    found_edge_r_i_1
       (.I0(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I1(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I2(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .I3(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I4(found_edge_r_i_2_n_0),
        .O(found_edge_r_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    found_edge_r_i_2
       (.I0(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I1(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I2(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I3(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .O(found_edge_r_i_2_n_0));
  FDRE found_edge_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(found_edge_r_i_1_n_0),
        .Q(found_edge_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF555555BA000000)) 
    found_first_edge_r_i_1
       (.I0(cal1_prech_req_r),
        .I1(tap_limit_cpt_r),
        .I2(detect_edge_done_r),
        .I3(store_sr_req_pulsed_r),
        .I4(found_edge_r_reg_n_0),
        .I5(found_first_edge_r_reg_n_0),
        .O(found_first_edge_r_i_1_n_0));
  FDRE found_first_edge_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(found_first_edge_r_i_1_n_0),
        .Q(found_first_edge_r_reg_n_0),
        .R(rdlvl_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'hF5551555E0000000)) 
    found_second_edge_r_i_1
       (.I0(cal1_prech_req_r),
        .I1(\first_edge_taps_r[5]_i_3_n_0 ),
        .I2(found_stable_eye_last_r),
        .I3(found_first_edge_r_reg_n_0),
        .I4(store_sr_req_pulsed_r),
        .I5(found_second_edge_r_reg_n_0),
        .O(found_second_edge_r_i_1_n_0));
  FDRE found_second_edge_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(found_second_edge_r_i_1_n_0),
        .Q(found_second_edge_r_reg_n_0),
        .R(in0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    found_stable_eye_last_r_i_1
       (.I0(found_stable_eye_r_reg_n_0),
        .I1(detect_edge_done_r),
        .I2(found_stable_eye_last_r),
        .O(found_stable_eye_last_r_i_1_n_0));
  FDRE found_stable_eye_last_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(found_stable_eye_last_r_i_1_n_0),
        .Q(found_stable_eye_last_r),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT5 #(
    .INIT(32'h00008000)) 
    found_stable_eye_r_i_1
       (.I0(pb_found_stable_eye_r[2]),
        .I1(pb_found_stable_eye_r[3]),
        .I2(pb_found_stable_eye_r[0]),
        .I3(pb_found_stable_eye_r[1]),
        .I4(found_stable_eye_r_i_2_n_0),
        .O(found_stable_eye_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    found_stable_eye_r_i_2
       (.I0(pb_found_stable_eye_r[5]),
        .I1(pb_found_stable_eye_r[4]),
        .I2(pb_found_stable_eye_r[7]),
        .I3(pb_found_stable_eye_r[6]),
        .O(found_stable_eye_r_i_2_n_0));
  FDRE found_stable_eye_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(found_stable_eye_r_i_1_n_0),
        .Q(found_stable_eye_r_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_byte_sel_div2.byte_sel_cnt[0]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt[0]_i_2_n_0 ),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I2(\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ),
        .O(\cal1_cnt_cpt_r_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \gen_byte_sel_div2.byte_sel_cnt[0]_i_2 
       (.I0(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I1(p_0_in118_in),
        .I2(regl_dqs_cnt_r[0]),
        .I3(rdlvl_stg1_done_int_reg_0),
        .I4(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ),
        .I5(\gen_byte_sel_div2.byte_sel_cnt_reg[0]_1 ),
        .O(\gen_byte_sel_div2.byte_sel_cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ),
        .I2(rdlvl_stg1_done_int_reg_0),
        .I3(p_0_in118_in),
        .I4(regl_dqs_cnt_r[1]),
        .I5(RSTB),
        .O(\gen_byte_sel_div2.byte_sel_cnt_reg[1] ));
  FDRE \gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r[0][1]_i_1 
       (.I0(store_sr_r_reg_n_0),
        .I1(sr_valid_r_reg_n_0),
        .O(store_sr_r0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_66 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_66 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_82 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_82 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_74 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_74 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_90 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_90 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_51 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_51 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_19 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_19 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_3 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_3 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_35 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_35 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_67 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_67 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_83 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_83 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_75 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_75 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_91 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_91 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_53 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_53 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_21 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_21 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_37 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_37 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_68 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_68 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_84 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_84 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_76 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_76 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_92 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_92 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_55 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_55 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_23 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_23 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_7 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_7 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_39 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_39 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_69 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_69 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_85 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_85 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_77 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_77 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_93 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_93 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_57 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_57 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_25 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_25 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_9 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_9 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_41 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_41 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_70 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_70 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_86 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_86 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_78 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_78 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_94 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_94 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_59 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_59 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_27 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_27 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_11 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_11 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_43 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_43 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_71 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_71 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_87 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_87 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_79 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_79 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_95 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_95 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_61 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_61 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_29 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_29 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_13 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_13 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_45 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_45 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_72 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_72 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_88 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_88 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_80 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_80 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_96 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_96 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_63 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_63 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_31 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_31 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_15 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_15 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_47 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_47 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_73 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_73 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_89 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_89 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_81 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_81 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_97 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_97 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_65 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_65 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_33 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_33 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_17 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_17 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_49 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_49 [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [0]),
        .O(idel_pat1_match_fall0_r));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idel_pat1_match_fall0_r),
        .Q(idel_pat0_match_fall0_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [0]),
        .O(pat1_match_rise0_r));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pat1_match_rise0_r),
        .Q(idel_pat0_match_rise0_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [0]),
        .O(idel_pat1_match_rise1_r));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idel_pat1_match_rise1_r),
        .Q(idel_pat0_match_rise1_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [0]),
        .O(idel_pat1_match_fall1_r));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idel_pat1_match_fall1_r),
        .Q(idel_pat0_match_fall1_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [1]),
        .O(idel_pat1_match_rise0_r));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idel_pat1_match_rise0_r),
        .Q(idel_pat0_match_rise0_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.idel_pat0_data_match_r_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idel_pat0_data_match_r0__0),
        .Q(\gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1 
       (.I0(idel_pat0_match_fall0_r[2]),
        .I1(idel_pat0_match_fall0_r[3]),
        .I2(idel_pat0_match_fall0_r[0]),
        .I3(idel_pat0_match_fall0_r[1]),
        .I4(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2 
       (.I0(idel_pat0_match_fall0_r[5]),
        .I1(idel_pat0_match_fall0_r[4]),
        .I2(idel_pat0_match_fall0_r[7]),
        .I3(idel_pat0_match_fall0_r[6]),
        .O(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_fall0_and_r_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1 
       (.I0(idel_pat0_match_fall1_r[2]),
        .I1(idel_pat0_match_fall1_r[3]),
        .I2(idel_pat0_match_fall1_r[0]),
        .I3(idel_pat0_match_fall1_r[1]),
        .I4(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2 
       (.I0(idel_pat0_match_fall1_r[5]),
        .I1(idel_pat0_match_fall1_r[4]),
        .I2(idel_pat0_match_fall1_r[7]),
        .I3(idel_pat0_match_fall1_r[6]),
        .O(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_fall1_and_r_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1 
       (.I0(idel_pat0_match_rise0_r[2]),
        .I1(idel_pat0_match_rise0_r[3]),
        .I2(idel_pat0_match_rise0_r[0]),
        .I3(idel_pat0_match_rise0_r[1]),
        .I4(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2 
       (.I0(idel_pat0_match_rise0_r[5]),
        .I1(idel_pat0_match_rise0_r[4]),
        .I2(idel_pat0_match_rise0_r[7]),
        .I3(idel_pat0_match_rise0_r[6]),
        .O(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_rise0_and_r_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1 
       (.I0(idel_pat0_match_rise1_r[2]),
        .I1(idel_pat0_match_rise1_r[3]),
        .I2(idel_pat0_match_rise1_r[0]),
        .I3(idel_pat0_match_rise1_r[1]),
        .I4(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2 
       (.I0(idel_pat0_match_rise1_r[5]),
        .I1(idel_pat0_match_rise1_r[4]),
        .I2(idel_pat0_match_rise1_r[7]),
        .I3(idel_pat0_match_rise1_r[6]),
        .O(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_rise1_and_r_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.idel_pat1_data_match_r_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idel_pat1_data_match_r0__0),
        .Q(\gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg ),
        .I2(idel_pat0_match_fall0_r[0]),
        .I3(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg ),
        .I4(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg ),
        .I1(idel_pat0_match_fall0_r[4]),
        .I2(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg ),
        .O(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_fall0_and_r_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1 
       (.I0(idel_pat0_match_fall1_r[2]),
        .I1(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg ),
        .I4(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg ),
        .I3(idel_pat0_match_fall1_r[6]),
        .O(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_fall1_and_r_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg ),
        .I1(idel_pat0_match_rise0_r[3]),
        .I2(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg ),
        .I4(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg ),
        .I2(idel_pat0_match_rise0_r[7]),
        .I3(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_rise0_and_r_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg ),
        .I3(idel_pat0_match_rise1_r[1]),
        .I4(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2 
       (.I0(idel_pat0_match_rise1_r[5]),
        .I1(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_rise1_and_r_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_rise1_and_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \gen_pat_match_div2.idel_pat_data_match_i_1 
       (.I0(\gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0 ),
        .I2(sr_valid_r2),
        .I3(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .O(\gen_pat_match_div2.idel_pat_data_match_i_1_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat_data_match_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat_data_match_i_1_n_0 ),
        .Q(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [1]),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0 
       (.I0(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0] ),
        .I1(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0] ),
        .I2(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0] ),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_66 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_66 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_82 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_82 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_74 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_74 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_90 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_90 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 
       (.I0(sr_valid_r2),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0 
       (.I0(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0] ),
        .I1(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0] ),
        .I2(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0] ),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_51 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_51 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_50 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_19 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_19 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_18 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_3 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_3 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_2 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_35 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_35 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_34 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_diff_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in32_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in174_in),
        .I1(p_2_in172_in),
        .I2(p_0_in171_in),
        .I3(p_3_in173_in),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_67 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_67 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1_n_0 ),
        .Q(p_0_in171_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_83 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_83 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1_n_0 ),
        .Q(p_3_in173_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_75 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_75 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1_n_0 ),
        .Q(p_1_in174_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_91 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_91 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1_n_0 ),
        .Q(p_2_in172_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_diff_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in103_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in178_in),
        .I1(p_0_in175_in),
        .I2(p_2_in176_in),
        .I3(p_3_in177_in),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_53 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_53 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_52 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1_n_0 ),
        .Q(p_0_in175_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_21 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_21 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_20 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1_n_0 ),
        .Q(p_3_in177_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_5 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_5 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_4 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1_n_0 ),
        .Q(p_1_in178_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_37 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_37 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_36 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1_n_0 ),
        .Q(p_2_in176_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_diff_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in29_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in166_in),
        .I1(p_0_in163_in),
        .I2(p_2_in164_in),
        .I3(p_3_in165_in),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_68 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_68 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1_n_0 ),
        .Q(p_0_in163_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_84 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_84 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1_n_0 ),
        .Q(p_3_in165_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_76 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_76 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1_n_0 ),
        .Q(p_1_in166_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_92 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_92 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1_n_0 ),
        .Q(p_2_in164_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_diff_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in100_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in170_in),
        .I1(p_2_in168_in),
        .I2(p_3_in169_in),
        .I3(p_0_in167_in),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_55 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_55 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_54 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1_n_0 ),
        .Q(p_0_in167_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_23 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_23 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_22 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1_n_0 ),
        .Q(p_3_in169_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_7 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_7 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_6 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1_n_0 ),
        .Q(p_1_in170_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_39 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_39 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_38 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1_n_0 ),
        .Q(p_2_in168_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_diff_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in26_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in158_in),
        .I1(p_2_in156_in),
        .I2(p_0_in155_in),
        .I3(p_3_in157_in),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_69 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_69 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1_n_0 ),
        .Q(p_0_in155_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_85 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_85 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1_n_0 ),
        .Q(p_3_in157_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_77 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_77 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1_n_0 ),
        .Q(p_1_in158_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_93 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_93 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1_n_0 ),
        .Q(p_2_in156_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_diff_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in97_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0 
       (.I0(p_0_in159_in),
        .I1(p_3_in161_in),
        .I2(p_2_in160_in),
        .I3(p_1_in162_in),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_57 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_57 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_56 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1_n_0 ),
        .Q(p_0_in159_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_25 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_25 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_24 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1_n_0 ),
        .Q(p_3_in161_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_9 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_9 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_8 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1_n_0 ),
        .Q(p_1_in162_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_41 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_41 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_40 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1_n_0 ),
        .Q(p_2_in160_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_diff_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in23_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in150_in),
        .I1(p_3_in149_in),
        .I2(p_0_in147_in),
        .I3(p_2_in148_in),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_70 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_70 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1_n_0 ),
        .Q(p_0_in147_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_86 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_86 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1_n_0 ),
        .Q(p_3_in149_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_78 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_78 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1_n_0 ),
        .Q(p_1_in150_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_94 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_94 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1_n_0 ),
        .Q(p_2_in148_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_diff_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in94_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in154_in),
        .I1(p_2_in152_in),
        .I2(p_0_in151_in),
        .I3(p_3_in153_in),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_59 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_59 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_58 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1_n_0 ),
        .Q(p_0_in151_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_27 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_27 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_26 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1_n_0 ),
        .Q(p_3_in153_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_11 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_11 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_10 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1_n_0 ),
        .Q(p_1_in154_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_43 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_43 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_42 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1_n_0 ),
        .Q(p_2_in152_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_diff_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in20_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in142_in),
        .I1(p_2_in140_in),
        .I2(p_0_in139_in),
        .I3(p_3_in141_in),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_71 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_71 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1_n_0 ),
        .Q(p_0_in139_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_87 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_87 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1_n_0 ),
        .Q(p_3_in141_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_79 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_79 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1_n_0 ),
        .Q(p_1_in142_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_95 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_95 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1_n_0 ),
        .Q(p_2_in140_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_diff_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in91_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0 
       (.I0(p_2_in144_in),
        .I1(p_0_in143_in),
        .I2(p_1_in146_in),
        .I3(p_3_in145_in),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_61 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_61 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_60 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1_n_0 ),
        .Q(p_0_in143_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_29 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_29 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_28 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1_n_0 ),
        .Q(p_3_in145_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_13 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_13 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_12 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1_n_0 ),
        .Q(p_1_in146_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_45 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_45 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_44 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1_n_0 ),
        .Q(p_2_in144_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_diff_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in17_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in134_in),
        .I1(p_0_in131_in),
        .I2(p_2_in132_in),
        .I3(p_3_in133_in),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_72 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_72 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1_n_0 ),
        .Q(p_0_in131_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_88 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_88 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1_n_0 ),
        .Q(p_3_in133_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_80 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_80 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1_n_0 ),
        .Q(p_1_in134_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_96 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_96 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1_n_0 ),
        .Q(p_2_in132_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_diff_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in88_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in138_in),
        .I1(p_0_in135_in),
        .I2(p_2_in136_in),
        .I3(p_3_in137_in),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_63 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_63 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_62 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1_n_0 ),
        .Q(p_0_in135_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_31 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_31 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_30 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1_n_0 ),
        .Q(p_3_in137_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_15 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_15 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_14 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1_n_0 ),
        .Q(p_1_in138_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_47 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_47 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_46 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1_n_0 ),
        .Q(p_2_in136_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in15_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in126_in),
        .I1(p_0_in125_in),
        .I2(p_2_in),
        .I3(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg_n_0_[7] ),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_73 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_73 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1_n_0 ),
        .Q(p_0_in125_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_89 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_89 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_81 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_81 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1_n_0 ),
        .Q(p_1_in126_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_97 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_97 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1_n_0 ),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in130_in),
        .I1(p_0_in127_in),
        .I2(p_2_in128_in),
        .I3(p_3_in129_in),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_65 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_65 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_64 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1_n_0 ),
        .Q(p_0_in127_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_33 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_33 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_32 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1_n_0 ),
        .Q(p_3_in129_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_17 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_17 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_16 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1_n_0 ),
        .Q(p_1_in130_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_49 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_49 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_48 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1_n_0 ),
        .Q(p_2_in128_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [1]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [0]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [3]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [1]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [0]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [2]),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[0]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(pb_cnt_eye_size_r));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [4]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [2]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [0]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [1]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[0]),
        .I2(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .I4(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [0]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [1]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [3]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [4]),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[0]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [0]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[1]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [1]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[2]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [2]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[3]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [3]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[4]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_98 [4]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[0]),
        .O(\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_detect_edge_done_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[0]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5555555501000101)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[0]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0 ),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .O(\gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(store_sr_req_pulsed_r),
        .O(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_3 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I2(\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .O(\gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0 ));
  FDRE \gen_track_left_edge[0].pb_found_edge_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ),
        .Q(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .I5(pb_found_stable_eye_r[0]),
        .O(\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_found_stable_eye_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[0]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[0]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I4(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ),
        .Q(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [1]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [0]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [0]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [1]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [3]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [1]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [0]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [2]),
        .O(p_0_in__2[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in31_in),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[1]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [4]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [2]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [0]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [1]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[1]),
        .I2(p_0_in31_in),
        .I3(p_1_in32_in),
        .I4(p_0_in103_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [0]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [3]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [4]),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[0]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [0]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[1]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [1]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[2]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [2]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[3]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [3]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[4]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_99 [4]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in103_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[1]),
        .O(\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_detect_edge_done_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[1]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[1].pb_found_edge_r[1]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[1]),
        .I2(\gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0 ),
        .I3(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in31_in),
        .O(\gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[1].pb_found_edge_r[1]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in103_in),
        .I2(p_1_in32_in),
        .I3(p_0_in31_in),
        .O(\gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0 ));
  FDRE \gen_track_left_edge[1].pb_found_edge_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ),
        .Q(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in31_in),
        .I5(pb_found_stable_eye_r[1]),
        .O(\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_found_stable_eye_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[1]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[1]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in103_in),
        .I4(p_0_in31_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ),
        .Q(p_0_in31_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [1]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [0]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [0]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [1]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [3]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [1]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [0]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [2]),
        .O(p_0_in__3[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in28_in),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[2]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [4]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [2]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [0]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [1]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[2]),
        .I2(p_0_in28_in),
        .I3(p_1_in29_in),
        .I4(p_0_in100_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [0]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [1]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [3]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [4]),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[0]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [0]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[1]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [1]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[2]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [2]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[3]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [3]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[4]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_100 [4]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in100_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[2]),
        .O(\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_detect_edge_done_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[2]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[2].pb_found_edge_r[2]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[2]),
        .I2(\gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0 ),
        .I3(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in28_in),
        .O(\gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[2].pb_found_edge_r[2]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in100_in),
        .I2(p_1_in29_in),
        .I3(p_0_in28_in),
        .O(\gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0 ));
  FDRE \gen_track_left_edge[2].pb_found_edge_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ),
        .Q(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in28_in),
        .I5(pb_found_stable_eye_r[2]),
        .O(\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_found_stable_eye_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[2]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[2]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in100_in),
        .I4(p_0_in28_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ),
        .Q(p_0_in28_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [1]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [0]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [0]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [1]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [3]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [1]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [0]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [2]),
        .O(p_0_in__4[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in25_in),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[3]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [4]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [2]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [0]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [1]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [3]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[3]),
        .I2(p_0_in25_in),
        .I3(p_1_in26_in),
        .I4(p_0_in97_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [0]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [1]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [3]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [4]),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[0]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [0]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[1]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [1]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[2]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [2]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[3]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [3]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[4]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_101 [4]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in97_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[3]),
        .O(\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_detect_edge_done_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[3]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[3].pb_found_edge_r[3]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[3]),
        .I2(\gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0 ),
        .I3(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in25_in),
        .O(\gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[3].pb_found_edge_r[3]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in97_in),
        .I2(p_1_in26_in),
        .I3(p_0_in25_in),
        .O(\gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0 ));
  FDRE \gen_track_left_edge[3].pb_found_edge_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ),
        .Q(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in25_in),
        .I5(pb_found_stable_eye_r[3]),
        .O(\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_found_stable_eye_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[3]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[3]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in97_in),
        .I4(p_0_in25_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ),
        .Q(p_0_in25_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [1]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [0]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [0]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [1]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [3]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [1]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [0]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [2]),
        .O(p_0_in__5[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in22_in),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[4]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [4]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [2]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [0]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [1]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [3]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[4]),
        .I2(p_0_in22_in),
        .I3(p_1_in23_in),
        .I4(p_0_in94_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [0]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [1]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [3]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [4]),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[0]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [0]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[1]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [1]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[2]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [2]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[3]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [3]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[4]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_102 [4]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in94_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[4]),
        .O(\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_detect_edge_done_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[4]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[4].pb_found_edge_r[4]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[4]),
        .I2(\gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0 ),
        .I3(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in22_in),
        .O(\gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[4].pb_found_edge_r[4]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in94_in),
        .I2(p_1_in23_in),
        .I3(p_0_in22_in),
        .O(\gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0 ));
  FDRE \gen_track_left_edge[4].pb_found_edge_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ),
        .Q(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in22_in),
        .I5(pb_found_stable_eye_r[4]),
        .O(\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_found_stable_eye_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[4]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[4]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in94_in),
        .I4(p_0_in22_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ),
        .Q(p_0_in22_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [1]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [0]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [0]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [1]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [3]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [1]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [0]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [2]),
        .O(p_0_in__6[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in19_in),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[5]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [4]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [2]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [0]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [1]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [3]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[5]),
        .I2(p_1_in20_in),
        .I3(p_0_in19_in),
        .I4(p_0_in91_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [0]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [1]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [3]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [4]),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[0]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [0]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[1]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [1]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[2]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [2]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[3]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [3]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[4]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_103 [4]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in91_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[5]),
        .O(\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_detect_edge_done_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[5]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[5].pb_found_edge_r[5]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[5]),
        .I2(\gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0 ),
        .I3(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in19_in),
        .O(\gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[5].pb_found_edge_r[5]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in91_in),
        .I2(p_0_in19_in),
        .I3(p_1_in20_in),
        .O(\gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0 ));
  FDRE \gen_track_left_edge[5].pb_found_edge_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ),
        .Q(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in19_in),
        .I5(pb_found_stable_eye_r[5]),
        .O(\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_found_stable_eye_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[5]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[5]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in91_in),
        .I4(p_0_in19_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ),
        .Q(p_0_in19_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [1]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [0]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [0]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [1]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [3]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [1]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [0]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [2]),
        .O(p_0_in__7[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in16_in),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[6]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [4]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [2]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [0]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [1]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [3]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[6]),
        .I2(p_0_in16_in),
        .I3(p_1_in17_in),
        .I4(p_0_in88_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [0]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [1]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [3]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [4]),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[0]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [0]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[1]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [1]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[2]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [2]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[3]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [3]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[4]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_104 [4]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in88_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[6]),
        .O(\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_detect_edge_done_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[6]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[6].pb_found_edge_r[6]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[6]),
        .I2(\gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0 ),
        .I3(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in16_in),
        .O(\gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[6].pb_found_edge_r[6]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in88_in),
        .I2(p_1_in17_in),
        .I3(p_0_in16_in),
        .O(\gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0 ));
  FDRE \gen_track_left_edge[6].pb_found_edge_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ),
        .Q(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in16_in),
        .I5(pb_found_stable_eye_r[6]),
        .O(\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_found_stable_eye_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[6]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[6]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in88_in),
        .I4(p_0_in16_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ),
        .Q(p_0_in16_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [1]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [0]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [0]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [1]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [3]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [1]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [0]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [2]),
        .O(p_0_in__8[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in14_in),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[7]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [4]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [2]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [0]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [1]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [3]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[7]),
        .I2(p_0_in14_in),
        .I3(p_1_in15_in),
        .I4(p_0_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [0]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [1]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [3]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [4]),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[0]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [0]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[1]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [1]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[2]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [2]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[3]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [3]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[4]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_105 [4]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[7]),
        .O(\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_detect_edge_done_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[7]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[7].pb_found_edge_r[7]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[7]),
        .I2(\gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0 ),
        .I3(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in14_in),
        .O(\gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[7].pb_found_edge_r[7]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in),
        .I2(p_1_in15_in),
        .I3(p_0_in14_in),
        .O(\gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0 ));
  FDRE \gen_track_left_edge[7].pb_found_edge_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ),
        .Q(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in14_in),
        .I5(pb_found_stable_eye_r[7]),
        .O(\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_found_stable_eye_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[7]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[7]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in),
        .I4(p_0_in14_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ),
        .Q(p_0_in14_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF007F7F80000000)) 
    idel_adj_inc_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I2(detect_edge_done_r),
        .I3(cal1_wait_r),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I5(idel_adj_inc_reg_n_0),
        .O(idel_adj_inc_i_1_n_0));
  FDRE idel_adj_inc_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idel_adj_inc_i_1_n_0),
        .Q(idel_adj_inc_reg_n_0),
        .R(rdlvl_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \idel_dec_cnt[0]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .I4(\idel_dec_cnt_reg_n_0_[0] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .O(idel_dec_cnt[0]));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \idel_dec_cnt[1]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(idelay_tap_cnt_r[1]),
        .I2(\idel_dec_cnt_reg_n_0_[1] ),
        .I3(\idel_dec_cnt_reg_n_0_[0] ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .O(idel_dec_cnt[1]));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \idel_dec_cnt[2]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(idelay_tap_cnt_r[2]),
        .I2(\idel_dec_cnt_reg_n_0_[2] ),
        .I3(\idel_dec_cnt_reg_n_0_[0] ),
        .I4(\idel_dec_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .O(idel_dec_cnt[2]));
  LUT5 #(
    .INIT(32'h8FF88888)) 
    \idel_dec_cnt[3]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(idelay_tap_cnt_r[3]),
        .I2(\idel_dec_cnt_reg_n_0_[3] ),
        .I3(\idel_dec_cnt[3]_i_2_n_0 ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .O(idel_dec_cnt[3]));
  LUT3 #(
    .INIT(8'h01)) 
    \idel_dec_cnt[3]_i_2 
       (.I0(\idel_dec_cnt_reg_n_0_[0] ),
        .I1(\idel_dec_cnt_reg_n_0_[1] ),
        .I2(\idel_dec_cnt_reg_n_0_[2] ),
        .O(\idel_dec_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFFFFFEA)) 
    \idel_dec_cnt[4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[15]_i_2_n_0 ),
        .I1(\idel_dec_cnt[4]_i_3_n_0 ),
        .I2(idel_mpr_pat_detect_r),
        .I3(\idel_dec_cnt[4]_i_4_n_0 ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I5(\idel_dec_cnt[4]_i_5_n_0 ),
        .O(\idel_dec_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8FF88888)) 
    \idel_dec_cnt[4]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(idelay_tap_cnt_r[4]),
        .I2(\idel_dec_cnt_reg_n_0_[4] ),
        .I3(\idel_dec_cnt[4]_i_6_n_0 ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .O(idel_dec_cnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idel_dec_cnt[4]_i_3 
       (.I0(idel_pat_detect_valid_r_reg_n_0),
        .I1(p_0_in189_in),
        .O(\idel_dec_cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \idel_dec_cnt[4]_i_4 
       (.I0(detect_edge_done_r),
        .I1(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(\idel_dec_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \idel_dec_cnt[4]_i_5 
       (.I0(\idel_dec_cnt_reg_n_0_[3] ),
        .I1(\idel_dec_cnt_reg_n_0_[0] ),
        .I2(\idel_dec_cnt_reg_n_0_[1] ),
        .I3(\idel_dec_cnt_reg_n_0_[2] ),
        .I4(\idel_dec_cnt_reg_n_0_[4] ),
        .O(\idel_dec_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \idel_dec_cnt[4]_i_6 
       (.I0(\idel_dec_cnt_reg_n_0_[2] ),
        .I1(\idel_dec_cnt_reg_n_0_[1] ),
        .I2(\idel_dec_cnt_reg_n_0_[0] ),
        .I3(\idel_dec_cnt_reg_n_0_[3] ),
        .O(\idel_dec_cnt[4]_i_6_n_0 ));
  FDRE \idel_dec_cnt_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[0]),
        .Q(\idel_dec_cnt_reg_n_0_[0] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \idel_dec_cnt_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[1]),
        .Q(\idel_dec_cnt_reg_n_0_[1] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \idel_dec_cnt_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[2]),
        .Q(\idel_dec_cnt_reg_n_0_[2] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \idel_dec_cnt_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[3]),
        .Q(\idel_dec_cnt_reg_n_0_[3] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \idel_dec_cnt_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[4]),
        .Q(\idel_dec_cnt_reg_n_0_[4] ),
        .R(rdlvl_prech_req_reg_0[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    idel_pat0_data_match_r0
       (.I0(idel_pat0_match_fall0_and_r),
        .I1(idel_pat0_match_rise1_and_r),
        .I2(idel_pat0_match_rise0_and_r),
        .I3(idel_pat0_match_fall1_and_r),
        .O(idel_pat0_data_match_r0__0));
  LUT4 #(
    .INIT(16'h8000)) 
    idel_pat1_data_match_r0
       (.I0(idel_pat1_match_fall0_and_r),
        .I1(idel_pat1_match_rise1_and_r),
        .I2(idel_pat1_match_rise0_and_r),
        .I3(idel_pat1_match_fall1_and_r),
        .O(idel_pat1_data_match_r0__0));
  LUT4 #(
    .INIT(16'hCCCE)) 
    idel_pat_detect_valid_r_i_1
       (.I0(idel_pat_detect_valid_r_reg_n_0),
        .I1(p_0_in189_in),
        .I2(cal1_dq_idel_inc),
        .I3(store_sr_req_pulsed_r),
        .O(idel_pat_detect_valid_r_i_1_n_0));
  FDRE idel_pat_detect_valid_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idel_pat_detect_valid_r_i_1_n_0),
        .Q(idel_pat_detect_valid_r_reg_n_0),
        .R(rdlvl_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111F111)) 
    \idelay_tap_cnt_r[0][0][4]_i_1 
       (.I0(\idelay_tap_cnt_r_reg[0][0][0]_0 ),
        .I1(\idelay_tap_cnt_r_reg[0][0][0]_1 ),
        .I2(\FSM_onehot_cal1_state_r[6]_i_4_n_0 ),
        .I3(idelay_ce_int),
        .I4(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I5(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .O(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \idelay_tap_cnt_r[0][1][0]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I1(idelay_ce_int),
        .I2(idelay_tap_cnt_slice_r[0]),
        .O(\idelay_tap_cnt_r[0][1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h04404004)) 
    \idelay_tap_cnt_r[0][1][1]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I1(idelay_ce_int),
        .I2(idelay_tap_cnt_slice_r[0]),
        .I3(idelay_tap_cnt_slice_r[1]),
        .I4(idelay_inc_int),
        .O(\idelay_tap_cnt_r[0][1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0444400044400004)) 
    \idelay_tap_cnt_r[0][1][2]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I1(idelay_ce_int),
        .I2(idelay_inc_int),
        .I3(idelay_tap_cnt_slice_r[0]),
        .I4(idelay_tap_cnt_slice_r[2]),
        .I5(idelay_tap_cnt_slice_r[1]),
        .O(\idelay_tap_cnt_r[0][1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h28A0A0A0A0A0A082)) 
    \idelay_tap_cnt_r[0][1][3]_i_1 
       (.I0(\idelay_tap_cnt_r[0][1][3]_i_2_n_0 ),
        .I1(idelay_tap_cnt_slice_r[2]),
        .I2(idelay_tap_cnt_slice_r[3]),
        .I3(idelay_tap_cnt_slice_r[0]),
        .I4(idelay_inc_int),
        .I5(idelay_tap_cnt_slice_r[1]),
        .O(\idelay_tap_cnt_r[0][1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idelay_tap_cnt_r[0][1][3]_i_2 
       (.I0(idelay_ce_int),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .O(\idelay_tap_cnt_r[0][1][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \idelay_tap_cnt_r[0][1][4]_i_2 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I1(idelay_ce_int),
        .I2(\idelay_tap_cnt_r[0][1][4]_i_4_n_0 ),
        .O(\idelay_tap_cnt_r[0][1][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \idelay_tap_cnt_r[0][1][4]_i_3 
       (.I0(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\cal1_cnt_cpt_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9555555555555556)) 
    \idelay_tap_cnt_r[0][1][4]_i_4 
       (.I0(idelay_tap_cnt_slice_r[4]),
        .I1(idelay_tap_cnt_slice_r[0]),
        .I2(idelay_inc_int),
        .I3(idelay_tap_cnt_slice_r[1]),
        .I4(idelay_tap_cnt_slice_r[3]),
        .I5(idelay_tap_cnt_slice_r[2]),
        .O(\idelay_tap_cnt_r[0][1][4]_i_4_n_0 ));
  FDRE \idelay_tap_cnt_r_reg[0][0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ),
        .D(\idelay_tap_cnt_r[0][1][0]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ),
        .D(\idelay_tap_cnt_r[0][1][1]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ),
        .D(\idelay_tap_cnt_r[0][1][2]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ),
        .D(\idelay_tap_cnt_r[0][1][3]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ),
        .D(\idelay_tap_cnt_r[0][1][4]_i_2_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(E),
        .D(\idelay_tap_cnt_r[0][1][0]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(E),
        .D(\idelay_tap_cnt_r[0][1][1]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(E),
        .D(\idelay_tap_cnt_r[0][1][2]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(E),
        .D(\idelay_tap_cnt_r[0][1][3]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(E),
        .D(\idelay_tap_cnt_r[0][1][4]_i_2_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[0]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .O(idelay_tap_cnt_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[1]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .O(idelay_tap_cnt_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[2]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .O(idelay_tap_cnt_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[3]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .O(idelay_tap_cnt_r[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[4]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .O(idelay_tap_cnt_r[4]));
  FDRE \idelay_tap_cnt_slice_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[0]),
        .Q(idelay_tap_cnt_slice_r[0]),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \idelay_tap_cnt_slice_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[1]),
        .Q(idelay_tap_cnt_slice_r[1]),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \idelay_tap_cnt_slice_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[2]),
        .Q(idelay_tap_cnt_slice_r[2]),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \idelay_tap_cnt_slice_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[3]),
        .Q(idelay_tap_cnt_slice_r[3]),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \idelay_tap_cnt_slice_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[4]),
        .Q(idelay_tap_cnt_slice_r[4]),
        .R(rdlvl_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    idelay_tap_limit_r_i_1
       (.I0(idelay_tap_limit_r_reg_n_0),
        .I1(idelay_tap_cnt_r[0]),
        .I2(idelay_tap_cnt_r[3]),
        .I3(idelay_tap_limit_r_i_2_n_0),
        .I4(new_cnt_cpt_r_reg_0),
        .I5(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .O(idelay_tap_limit_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h3FFF5F5F3FFFFFFF)) 
    idelay_tap_limit_r_i_2
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I2(idelay_tap_cnt_r[1]),
        .I3(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I4(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I5(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .O(idelay_tap_limit_r_i_2_n_0));
  FDRE idelay_tap_limit_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(idelay_tap_limit_r_i_1_n_0),
        .Q(idelay_tap_limit_r_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[3]_i_13 
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(pi_dqs_found_done),
        .O(rdlvl_stg1_done_int_reg_2));
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[6]_i_34 
       (.I0(pi_fine_dly_dec_done),
        .I1(\init_state_r[6]_i_28 ),
        .O(pi_fine_dly_dec_done_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \mpr_2to1.idel_mpr_pat_detect_r_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I2(\mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0 ),
        .I3(inhibit_edge_detect_r),
        .I4(\mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ),
        .I5(\mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ),
        .O(\mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \mpr_2to1.idel_mpr_pat_detect_r_i_2 
       (.I0(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ),
        .I1(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I4(\mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ),
        .I5(idel_mpr_pat_detect_r),
        .O(\mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mpr_2to1.idel_mpr_pat_detect_r_i_3 
       (.I0(p_0_in189_in),
        .I1(idel_pat_detect_valid_r_reg_n_0),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .O(\mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ));
  FDRE \mpr_2to1.idel_mpr_pat_detect_r_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0 ),
        .Q(idel_mpr_pat_detect_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEEEEEE)) 
    \mpr_2to1.inhibit_edge_detect_r_i_1 
       (.I0(\mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ),
        .I1(inhibit_edge_detect_r),
        .I2(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ),
        .I3(p_0_in189_in),
        .I4(\mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ),
        .I5(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mpr_2to1.inhibit_edge_detect_r_i_2 
       (.I0(mpr_rd_rise0_prev_r),
        .I1(mpr_rd_rise1_prev_r),
        .I2(mpr_rd_fall0_prev_r),
        .I3(mpr_rd_fall1_prev_r),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \mpr_2to1.inhibit_edge_detect_r_i_3 
       (.I0(mpr_rd_fall0_prev_r),
        .I1(mpr_rd_fall1_prev_r),
        .I2(mpr_rd_rise0_prev_r),
        .I3(mpr_rd_rise1_prev_r),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \mpr_2to1.inhibit_edge_detect_r_i_4 
       (.I0(idelay_tap_cnt_r[3]),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .I4(idelay_tap_cnt_r[1]),
        .I5(idelay_tap_cnt_r[2]),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ));
  FDRE \mpr_2to1.inhibit_edge_detect_r_reg 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\mpr_2to1.inhibit_edge_detect_r_i_1_n_0 ),
        .Q(inhibit_edge_detect_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \mpr_2to1.stable_idel_cnt[0]_i_1 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I1(stable_idel_cnt),
        .I2(stable_idel_cnt0),
        .O(\mpr_2to1.stable_idel_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \mpr_2to1.stable_idel_cnt[1]_i_1 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I1(stable_idel_cnt),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I3(stable_idel_cnt0),
        .O(\mpr_2to1.stable_idel_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \mpr_2to1.stable_idel_cnt[2]_i_1 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I1(stable_idel_cnt),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I4(stable_idel_cnt0),
        .O(\mpr_2to1.stable_idel_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \mpr_2to1.stable_idel_cnt[2]_i_2 
       (.I0(\mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ),
        .I1(p_0_in189_in),
        .I2(idel_pat_detect_valid_r_reg_n_0),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I4(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I5(\FSM_onehot_cal1_state_r[16]_i_2_n_0 ),
        .O(stable_idel_cnt));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mpr_2to1.stable_idel_cnt[2]_i_3 
       (.I0(\mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I2(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .O(stable_idel_cnt0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \mpr_2to1.stable_idel_cnt[2]_i_4 
       (.I0(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .I1(mpr_rd_fall0_prev_r),
        .I2(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .I3(mpr_rd_rise1_prev_r),
        .I4(\mpr_2to1.stable_idel_cnt[2]_i_5_n_0 ),
        .O(\mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \mpr_2to1.stable_idel_cnt[2]_i_5 
       (.I0(mpr_rd_fall1_prev_r),
        .I1(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .I2(mpr_rd_rise0_prev_r),
        .I3(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .O(\mpr_2to1.stable_idel_cnt[2]_i_5_n_0 ));
  FDRE \mpr_2to1.stable_idel_cnt_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\mpr_2to1.stable_idel_cnt[0]_i_1_n_0 ),
        .Q(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mpr_2to1.stable_idel_cnt_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\mpr_2to1.stable_idel_cnt[1]_i_1_n_0 ),
        .Q(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \mpr_2to1.stable_idel_cnt_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\mpr_2to1.stable_idel_cnt[2]_i_1_n_0 ),
        .Q(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDC)) 
    mpr_dec_cpt_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(mpr_dec_cpt_r),
        .I2(mpr_dec_cpt_r_reg_n_0),
        .O(mpr_dec_cpt_r_i_1_n_0));
  FDRE mpr_dec_cpt_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(mpr_dec_cpt_r_i_1_n_0),
        .Q(mpr_dec_cpt_r_reg_n_0),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE mpr_rd_fall0_prev_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .Q(mpr_rd_fall0_prev_r),
        .R(1'b0));
  FDRE mpr_rd_fall1_prev_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .Q(mpr_rd_fall1_prev_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    mpr_rd_rise0_prev_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I1(p_0_in189_in),
        .I2(idel_pat_detect_valid_r_reg_n_0),
        .O(mpr_rd_rise0_prev_r0));
  FDRE mpr_rd_rise0_prev_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .Q(mpr_rd_rise0_prev_r),
        .R(1'b0));
  FDRE mpr_rd_rise1_prev_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .Q(mpr_rd_rise1_prev_r),
        .R(1'b0));
  FDRE mpr_rdlvl_start_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(mpr_rdlvl_start_r_reg_0),
        .Q(mpr_rdlvl_start_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAEEAAAA)) 
    new_cnt_cpt_r_i_1
       (.I0(new_cnt_cpt_r_i_2_n_0),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I2(mpr_rdlvl_start_r),
        .I3(mpr_rdlvl_start_r_reg_0),
        .I4(rdlvl_stg1_start_r_reg_0),
        .I5(rdlvl_stg1_start_r),
        .O(new_cnt_cpt_r));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hEF000000)) 
    new_cnt_cpt_r_i_2
       (.I0(\rnk_cnt_r_reg_n_0_[1] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(prech_done),
        .I4(cal1_prech_req_r),
        .O(new_cnt_cpt_r_i_2_n_0));
  FDRE new_cnt_cpt_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(new_cnt_cpt_r),
        .Q(new_cnt_cpt_r_reg_0),
        .R(rdlvl_prech_req_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h00C4)) 
    \phaser_in_gen.phaser_in_i_1 
       (.I0(\phaser_in_gen.phaser_in ),
        .I1(pi_counter_load_en),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(\calib_sel_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h00C4)) 
    \phaser_in_gen.phaser_in_i_10 
       (.I0(\phaser_in_gen.phaser_in ),
        .I1(pi_counter_load_val[1]),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(COUNTERLOADVAL[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \phaser_in_gen.phaser_in_i_10__0 
       (.I0(pi_counter_load_val[1]),
        .I1(\phaser_in_gen.phaser_in ),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(\pi_stg2_reg_l_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h00C4)) 
    \phaser_in_gen.phaser_in_i_11 
       (.I0(\phaser_in_gen.phaser_in ),
        .I1(pi_counter_load_val[0]),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(COUNTERLOADVAL[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \phaser_in_gen.phaser_in_i_11__0 
       (.I0(pi_counter_load_val[0]),
        .I1(\phaser_in_gen.phaser_in ),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(\pi_stg2_reg_l_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \phaser_in_gen.phaser_in_i_1__0 
       (.I0(pi_counter_load_en),
        .I1(\phaser_in_gen.phaser_in ),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(pi_stg2_load_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0000FC54)) 
    \phaser_in_gen.phaser_in_i_3 
       (.I0(\phaser_in_gen.phaser_in ),
        .I1(tempmon_pi_f_en_r),
        .I2(rdlvl_pi_stg2_f_en),
        .I3(\phaser_in_gen.phaser_in_0 ),
        .I4(calib_zero_inputs),
        .O(\calib_sel_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    \phaser_in_gen.phaser_in_i_3__0 
       (.I0(tempmon_pi_f_en_r),
        .I1(rdlvl_pi_stg2_f_en),
        .I2(\phaser_in_gen.phaser_in ),
        .I3(\phaser_in_gen.phaser_in_0 ),
        .I4(calib_zero_inputs),
        .O(tempmon_pi_f_en_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h0000FC54)) 
    \phaser_in_gen.phaser_in_i_4 
       (.I0(\phaser_in_gen.phaser_in ),
        .I1(tempmon_pi_f_inc_r),
        .I2(rdlvl_pi_stg2_f_incdec),
        .I3(\phaser_in_gen.phaser_in_0 ),
        .I4(calib_zero_inputs),
        .O(\calib_sel_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    \phaser_in_gen.phaser_in_i_4__0 
       (.I0(tempmon_pi_f_inc_r),
        .I1(rdlvl_pi_stg2_f_incdec),
        .I2(\phaser_in_gen.phaser_in ),
        .I3(\phaser_in_gen.phaser_in_0 ),
        .I4(calib_zero_inputs),
        .O(tempmon_pi_f_inc_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h00C4)) 
    \phaser_in_gen.phaser_in_i_6 
       (.I0(\phaser_in_gen.phaser_in ),
        .I1(pi_counter_load_val[5]),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(COUNTERLOADVAL[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \phaser_in_gen.phaser_in_i_6__0 
       (.I0(pi_counter_load_val[5]),
        .I1(\phaser_in_gen.phaser_in ),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(\pi_stg2_reg_l_reg[5]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h00C4)) 
    \phaser_in_gen.phaser_in_i_7 
       (.I0(\phaser_in_gen.phaser_in ),
        .I1(pi_counter_load_val[4]),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(COUNTERLOADVAL[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \phaser_in_gen.phaser_in_i_7__0 
       (.I0(pi_counter_load_val[4]),
        .I1(\phaser_in_gen.phaser_in ),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(\pi_stg2_reg_l_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h00C4)) 
    \phaser_in_gen.phaser_in_i_8 
       (.I0(\phaser_in_gen.phaser_in ),
        .I1(pi_counter_load_val[3]),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(COUNTERLOADVAL[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \phaser_in_gen.phaser_in_i_8__0 
       (.I0(pi_counter_load_val[3]),
        .I1(\phaser_in_gen.phaser_in ),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(\pi_stg2_reg_l_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h00C4)) 
    \phaser_in_gen.phaser_in_i_9 
       (.I0(\phaser_in_gen.phaser_in ),
        .I1(pi_counter_load_val[2]),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(COUNTERLOADVAL[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \phaser_in_gen.phaser_in_i_9__0 
       (.I0(pi_counter_load_val[2]),
        .I1(\phaser_in_gen.phaser_in ),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_zero_inputs),
        .O(\pi_stg2_reg_l_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    pi_cnt_dec_i_1
       (.I0(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I1(pi_cnt_dec_i_2_n_0),
        .I2(dqs_po_dec_done_r2),
        .I3(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I4(wait_cnt_r_reg[1]),
        .I5(wait_cnt_r_reg[0]),
        .O(pi_cnt_dec_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    pi_cnt_dec_i_2
       (.I0(wait_cnt_r_reg[2]),
        .I1(wait_cnt_r_reg[3]),
        .O(pi_cnt_dec_i_2_n_0));
  FDRE pi_cnt_dec_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_cnt_dec_i_1_n_0),
        .Q(pi_cnt_dec_reg_0),
        .R(1'b0));
  FDRE pi_en_stg2_f_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_en_stg2_f_timing),
        .Q(rdlvl_pi_stg2_f_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    pi_en_stg2_f_timing_i_1
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(pi_cnt_dec_reg_0),
        .O(pi_en_stg2_f_timing_i_1_n_0));
  FDRE pi_en_stg2_f_timing_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_en_stg2_f_timing_i_1_n_0),
        .Q(pi_en_stg2_f_timing),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE pi_fine_dly_dec_done_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(fine_dly_dec_done_r2),
        .Q(pi_fine_dly_dec_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \pi_rdval_cnt[0]_i_1 
       (.I0(\cnt_idel_dec_cpt_r_reg[5]_0 [0]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I4(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0808080808FB08)) 
    \pi_rdval_cnt[1]_i_1 
       (.I0(\cnt_idel_dec_cpt_r_reg[5]_0 [1]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I4(pi_rdval_cnt[0]),
        .I5(pi_rdval_cnt[1]),
        .O(\pi_rdval_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B888888888B8)) 
    \pi_rdval_cnt[2]_i_1 
       (.I0(\cnt_idel_dec_cpt_r_reg[5]_0 [2]),
        .I1(\pi_rdval_cnt[3]_i_2_n_0 ),
        .I2(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I3(pi_rdval_cnt[1]),
        .I4(pi_rdval_cnt[0]),
        .I5(pi_rdval_cnt[2]),
        .O(\pi_rdval_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B888B88888B888)) 
    \pi_rdval_cnt[3]_i_1 
       (.I0(\cnt_idel_dec_cpt_r_reg[5]_0 [3]),
        .I1(\pi_rdval_cnt[3]_i_2_n_0 ),
        .I2(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I3(\pi_rdval_cnt[3]_i_3_n_0 ),
        .I4(pi_rdval_cnt[2]),
        .I5(pi_rdval_cnt[3]),
        .O(\pi_rdval_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pi_rdval_cnt[3]_i_2 
       (.I0(dqs_po_dec_done_r1),
        .I1(dqs_po_dec_done_r2),
        .O(\pi_rdval_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pi_rdval_cnt[3]_i_3 
       (.I0(pi_rdval_cnt[1]),
        .I1(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0808FBFBFB080808)) 
    \pi_rdval_cnt[4]_i_1 
       (.I0(\cnt_idel_dec_cpt_r_reg[5]_0 [4]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_rdval_cnt[5]),
        .I4(\pi_rdval_cnt[5]_i_4_n_0 ),
        .I5(pi_rdval_cnt[4]),
        .O(\pi_rdval_cnt[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \pi_rdval_cnt[5]_i_1 
       (.I0(pi_cnt_dec_reg_0),
        .I1(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I2(dqs_po_dec_done_r1),
        .I3(dqs_po_dec_done_r2),
        .O(\pi_rdval_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB080808FB08FB08)) 
    \pi_rdval_cnt[5]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg[5]_0 [5]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_rdval_cnt[5]),
        .I4(pi_rdval_cnt[4]),
        .I5(\pi_rdval_cnt[5]_i_4_n_0 ),
        .O(\pi_rdval_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pi_rdval_cnt[5]_i_3 
       (.I0(pi_rdval_cnt[5]),
        .I1(pi_rdval_cnt[4]),
        .I2(pi_rdval_cnt[3]),
        .I3(pi_rdval_cnt[2]),
        .I4(pi_rdval_cnt[1]),
        .I5(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pi_rdval_cnt[5]_i_4 
       (.I0(pi_rdval_cnt[0]),
        .I1(pi_rdval_cnt[1]),
        .I2(pi_rdval_cnt[2]),
        .I3(pi_rdval_cnt[3]),
        .O(\pi_rdval_cnt[5]_i_4_n_0 ));
  FDRE \pi_rdval_cnt_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[0]_i_1_n_0 ),
        .Q(pi_rdval_cnt[0]),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \pi_rdval_cnt_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[1]_i_1_n_0 ),
        .Q(pi_rdval_cnt[1]),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \pi_rdval_cnt_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[2]_i_1_n_0 ),
        .Q(pi_rdval_cnt[2]),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \pi_rdval_cnt_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[3]_i_1_n_0 ),
        .Q(pi_rdval_cnt[3]),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \pi_rdval_cnt_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[4]_i_1_n_0 ),
        .Q(pi_rdval_cnt[4]),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \pi_rdval_cnt_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[5]_i_2_n_0 ),
        .Q(pi_rdval_cnt[5]),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE pi_stg2_f_incdec_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing),
        .Q(rdlvl_pi_stg2_f_incdec),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    pi_stg2_f_incdec_timing_i_1
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(cal1_dlyinc_cpt_r_reg_n_0),
        .I2(pi_cnt_dec_reg_0),
        .I3(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .O(pi_stg2_f_incdec_timing_i_1_n_0));
  FDRE pi_stg2_f_incdec_timing_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing_i_1_n_0),
        .Q(pi_stg2_f_incdec_timing),
        .R(1'b0));
  FDRE pi_stg2_load_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_stg2_load_timing),
        .Q(pi_counter_load_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h04)) 
    pi_stg2_load_timing_i_1
       (.I0(\regl_dqs_cnt_reg_n_0_[1] ),
        .I1(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I2(\regl_rank_cnt[1]_i_2_n_0 ),
        .O(pi_stg2_load_timing_i_1_n_0));
  FDRE pi_stg2_load_timing_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_stg2_load_timing_i_1_n_0),
        .Q(pi_stg2_load_timing),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[0]),
        .Q(pi_counter_load_val[0]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[1]),
        .Q(pi_counter_load_val[1]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[2]),
        .Q(pi_counter_load_val[2]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[3]),
        .Q(pi_counter_load_val[3]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[4]),
        .Q(pi_counter_load_val[4]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[5]),
        .Q(pi_counter_load_val[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[0]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0] ),
        .O(\pi_stg2_reg_l_timing[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[1]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1] ),
        .O(\pi_stg2_reg_l_timing[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[2]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2] ),
        .O(\pi_stg2_reg_l_timing[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[3]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3] ),
        .O(\pi_stg2_reg_l_timing[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[4]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4] ),
        .O(\pi_stg2_reg_l_timing[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \pi_stg2_reg_l_timing[5]_i_1 
       (.I0(\regl_rank_cnt[1]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I2(\regl_dqs_cnt_reg_n_0_[1] ),
        .O(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[5]_i_2 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5] ),
        .O(\pi_stg2_reg_l_timing[5]_i_2_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[0]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[0]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[1]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[1]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[2]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[2]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[3]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[3]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[4]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[4]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[5]_i_2_n_0 ),
        .Q(pi_stg2_reg_l_timing[5]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    prbs_rdlvl_done_pulse_i_1
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(rdlvl_stg1_done_r1),
        .O(prbs_rdlvl_done_pulse0));
  FDRE \rd_mux_sel_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\rd_mux_sel_r_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(\rd_mux_sel_r_reg[0]_0 ),
        .O(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 
       (.I0(\cal1_state_r1_reg_n_0_[4] ),
        .I1(\cal1_state_r1_reg_n_0_[5] ),
        .I2(\cal1_state_r1_reg_n_0_[0] ),
        .I3(\cal1_state_r1_reg_n_0_[2] ),
        .I4(\cal1_state_r1_reg_n_0_[1] ),
        .I5(\cal1_state_r1_reg_n_0_[3] ),
        .O(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(\rd_mux_sel_r_reg[0]_0 ),
        .O(rdlvl_dqs_tap_cnt_r));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0] ),
        .R(SR));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1] ),
        .R(SR));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2] ),
        .R(SR));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3] ),
        .R(SR));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4] ),
        .R(SR));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5] ),
        .R(SR));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0] ),
        .R(rdlvl_prech_req_reg_0[0]));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5] ),
        .R(rdlvl_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFF0101FFFE0000)) 
    rdlvl_last_byte_done_int_i_1
       (.I0(\FSM_onehot_cal1_state_r[5]_i_1_n_0 ),
        .I1(p_3_in4_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I3(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I4(cal1_prech_req_r),
        .I5(rdlvl_last_byte_done),
        .O(rdlvl_last_byte_done_int_i_1_n_0));
  FDRE rdlvl_last_byte_done_int_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(rdlvl_last_byte_done_int_i_1_n_0),
        .Q(rdlvl_last_byte_done),
        .R(rdlvl_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'hEEEEFFFEEEEE000E)) 
    rdlvl_pi_incdec_i_1
       (.I0(mpr_dec_cpt_r),
        .I1(rdlvl_pi_incdec_i_2_n_0),
        .I2(rdlvl_pi_incdec_i_3_n_0),
        .I3(cal1_wait_r),
        .I4(rdlvl_pi_incdec_i_4_n_0),
        .I5(rdlvl_pi_incdec),
        .O(rdlvl_pi_incdec_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    rdlvl_pi_incdec_i_2
       (.I0(rdlvl_pi_incdec_i_3_n_0),
        .I1(p_3_in4_in),
        .I2(cal1_wait_r),
        .I3(p_14_in),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I5(rdlvl_pi_incdec_i_5_n_0),
        .O(rdlvl_pi_incdec_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rdlvl_pi_incdec_i_3
       (.I0(p_8_in),
        .I1(p_1_in2_in),
        .O(rdlvl_pi_incdec_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rdlvl_pi_incdec_i_4
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I1(p_3_in4_in),
        .I2(p_14_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I5(p_0_in189_in),
        .O(rdlvl_pi_incdec_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    rdlvl_pi_incdec_i_5
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I1(mpr_rdlvl_start_r),
        .I2(mpr_rdlvl_start_r_reg_0),
        .O(rdlvl_pi_incdec_i_5_n_0));
  FDRE rdlvl_pi_incdec_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(rdlvl_pi_incdec_i_1_n_0),
        .Q(rdlvl_pi_incdec),
        .R(SR));
  FDRE rdlvl_prech_req_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(cal1_prech_req_r__0),
        .Q(rdlvl_prech_req),
        .R(rdlvl_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAFAAAAAAA8)) 
    rdlvl_rank_done_r_i_1
       (.I0(rdlvl_rank_done_r),
        .I1(prech_done),
        .I2(p_3_in4_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I4(p_0_in118_in),
        .I5(rdlvl_stg1_rank_done),
        .O(rdlvl_rank_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rdlvl_rank_done_r_i_2
       (.I0(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I1(cal1_prech_req_r),
        .O(rdlvl_rank_done_r));
  FDRE rdlvl_rank_done_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(rdlvl_rank_done_r_i_1_n_0),
        .Q(rdlvl_stg1_rank_done),
        .R(rdlvl_prech_req_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rdlvl_stg1_done_int_i_1
       (.I0(rdlvl_stg1_done_int),
        .I1(rdlvl_stg1_done_int_reg_0),
        .O(rdlvl_stg1_done_int_i_1_n_0));
  (* syn_maxfan = "30" *) 
  FDRE rdlvl_stg1_done_int_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(rdlvl_stg1_done_int_i_1_n_0),
        .Q(rdlvl_stg1_done_int_reg_0),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE rdlvl_stg1_start_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(rdlvl_stg1_start_r_reg_0),
        .Q(rdlvl_stg1_start_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000006666666E)) 
    \regl_dqs_cnt[0]_i_1 
       (.I0(\regl_dqs_cnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I2(regl_rank_cnt[0]),
        .I3(regl_rank_cnt[1]),
        .I4(\regl_dqs_cnt_reg_n_0_[1] ),
        .I5(\regl_rank_cnt[1]_i_2_n_0 ),
        .O(\regl_dqs_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \regl_dqs_cnt[1]_i_1 
       (.I0(\regl_rank_cnt[1]_i_2_n_0 ),
        .I1(\regl_dqs_cnt_reg_n_0_[1] ),
        .I2(\regl_dqs_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .O(\regl_dqs_cnt[1]_i_1_n_0 ));
  FDRE \regl_dqs_cnt_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\regl_dqs_cnt_reg_n_0_[0] ),
        .Q(regl_dqs_cnt_r[0]),
        .R(1'b0));
  FDRE \regl_dqs_cnt_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\regl_dqs_cnt_reg_n_0_[1] ),
        .Q(regl_dqs_cnt_r[1]),
        .R(1'b0));
  FDRE \regl_dqs_cnt_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\regl_dqs_cnt[0]_i_1_n_0 ),
        .Q(\regl_dqs_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \regl_dqs_cnt_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\regl_dqs_cnt[1]_i_1_n_0 ),
        .Q(\regl_dqs_cnt_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000009AAA8AAA)) 
    \regl_rank_cnt[0]_i_1 
       (.I0(regl_rank_cnt[0]),
        .I1(\regl_dqs_cnt_reg_n_0_[1] ),
        .I2(\regl_dqs_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I4(regl_rank_cnt[1]),
        .I5(\regl_rank_cnt[1]_i_2_n_0 ),
        .O(\regl_rank_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000009AAAAAAA)) 
    \regl_rank_cnt[1]_i_1 
       (.I0(regl_rank_cnt[1]),
        .I1(\regl_dqs_cnt_reg_n_0_[1] ),
        .I2(\regl_dqs_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I4(regl_rank_cnt[0]),
        .I5(\regl_rank_cnt[1]_i_2_n_0 ),
        .O(\regl_rank_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \regl_rank_cnt[1]_i_2 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I1(done_cnt[3]),
        .I2(done_cnt[1]),
        .I3(done_cnt[0]),
        .I4(done_cnt[2]),
        .O(\regl_rank_cnt[1]_i_2_n_0 ));
  FDRE \regl_rank_cnt_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\regl_rank_cnt[0]_i_1_n_0 ),
        .Q(regl_rank_cnt[0]),
        .R(1'b0));
  FDRE \regl_rank_cnt_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\regl_rank_cnt[1]_i_1_n_0 ),
        .Q(regl_rank_cnt[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h10101110)) 
    reset_if_i_1
       (.I0(reset_if_reg),
        .I1(reset_if_r9),
        .I2(reset_if),
        .I3(rdlvl_stg1_done_int_reg_0),
        .I4(rdlvl_stg1_done_r1),
        .O(reset_if_r9_reg));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[0]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(store_sr_req_pulsed_r),
        .O(right_edge_taps_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[1]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(store_sr_req_pulsed_r),
        .O(right_edge_taps_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[2]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(store_sr_req_pulsed_r),
        .O(right_edge_taps_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[3]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(store_sr_req_pulsed_r),
        .O(right_edge_taps_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[4]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I1(store_sr_req_pulsed_r),
        .O(right_edge_taps_r[4]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \right_edge_taps_r[5]_i_1 
       (.I0(cal1_prech_req_r),
        .I1(found_first_edge_r_reg_n_0),
        .I2(found_stable_eye_last_r),
        .I3(\first_edge_taps_r[5]_i_3_n_0 ),
        .O(\right_edge_taps_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[5]_i_2 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I1(store_sr_req_pulsed_r),
        .O(right_edge_taps_r[5]));
  FDRE \right_edge_taps_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[0]),
        .Q(\right_edge_taps_r_reg_n_0_[0] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \right_edge_taps_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[1]),
        .Q(\right_edge_taps_r_reg_n_0_[1] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \right_edge_taps_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[2]),
        .Q(\right_edge_taps_r_reg_n_0_[2] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \right_edge_taps_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[3]),
        .Q(\right_edge_taps_r_reg_n_0_[3] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \right_edge_taps_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[4]),
        .Q(\right_edge_taps_r_reg_n_0_[4] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \right_edge_taps_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[5]),
        .Q(\right_edge_taps_r_reg_n_0_[5] ),
        .R(rdlvl_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'h15C8158855885588)) 
    \rnk_cnt_r[0]_i_1__0 
       (.I0(p_0_in118_in),
        .I1(cal1_prech_req_r),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\rnk_cnt_r_reg_n_0_[0] ),
        .I4(\rnk_cnt_r_reg_n_0_[1] ),
        .I5(prech_done),
        .O(\rnk_cnt_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h15DDC80055DD8800)) 
    \rnk_cnt_r[1]_i_1__0 
       (.I0(p_0_in118_in),
        .I1(cal1_prech_req_r),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\rnk_cnt_r_reg_n_0_[0] ),
        .I4(\rnk_cnt_r_reg_n_0_[1] ),
        .I5(prech_done),
        .O(\rnk_cnt_r[1]_i_1__0_n_0 ));
  FDRE \rnk_cnt_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\rnk_cnt_r[0]_i_1__0_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[0] ),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE \rnk_cnt_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(\rnk_cnt_r[1]_i_1__0_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[1] ),
        .R(rdlvl_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'h00000000AAAE0000)) 
    samp_cnt_done_r_i_1
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(samp_cnt_done_r_i_2_n_0),
        .I2(samp_cnt_done_r_i_3_n_0),
        .I3(samp_cnt_done_r_i_4_n_0),
        .I4(samp_edge_cnt0_en_r),
        .I5(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .O(samp_cnt_done_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h0010)) 
    samp_cnt_done_r_i_2
       (.I0(samp_edge_cnt1_r_reg[11]),
        .I1(samp_edge_cnt1_r_reg[7]),
        .I2(samp_edge_cnt1_r_reg[0]),
        .I3(samp_edge_cnt1_r_reg[6]),
        .O(samp_cnt_done_r_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    samp_cnt_done_r_i_3
       (.I0(samp_edge_cnt1_r_reg[1]),
        .I1(samp_edge_cnt1_r_reg[10]),
        .I2(samp_edge_cnt1_r_reg[8]),
        .I3(samp_edge_cnt1_r_reg[3]),
        .O(samp_cnt_done_r_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    samp_cnt_done_r_i_4
       (.I0(samp_edge_cnt1_r_reg[4]),
        .I1(samp_edge_cnt1_r_reg[9]),
        .I2(samp_edge_cnt1_r_reg[2]),
        .I3(samp_edge_cnt1_r_reg[5]),
        .O(samp_cnt_done_r_i_4_n_0));
  FDRE samp_cnt_done_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(samp_cnt_done_r_i_1_n_0),
        .Q(samp_cnt_done_r_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hE)) 
    samp_edge_cnt0_en_r_i_1
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(pb_detect_edge));
  FDRE samp_edge_cnt0_en_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(pb_detect_edge),
        .Q(samp_edge_cnt0_en_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \samp_edge_cnt0_r[0]_i_3 
       (.I0(samp_edge_cnt0_r_reg[0]),
        .O(\samp_edge_cnt0_r[0]_i_3_n_0 ));
  FDRE \samp_edge_cnt0_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_7 ),
        .Q(samp_edge_cnt0_r_reg[0]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt0_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\samp_edge_cnt0_r_reg[0]_i_2_n_0 ,\samp_edge_cnt0_r_reg[0]_i_2_n_1 ,\samp_edge_cnt0_r_reg[0]_i_2_n_2 ,\samp_edge_cnt0_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\samp_edge_cnt0_r_reg[0]_i_2_n_4 ,\samp_edge_cnt0_r_reg[0]_i_2_n_5 ,\samp_edge_cnt0_r_reg[0]_i_2_n_6 ,\samp_edge_cnt0_r_reg[0]_i_2_n_7 }),
        .S({samp_edge_cnt0_r_reg[3:1],\samp_edge_cnt0_r[0]_i_3_n_0 }));
  FDRE \samp_edge_cnt0_r_reg[10] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_5 ),
        .Q(samp_edge_cnt0_r_reg[10]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[11] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_4 ),
        .Q(samp_edge_cnt0_r_reg[11]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_6 ),
        .Q(samp_edge_cnt0_r_reg[1]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_5 ),
        .Q(samp_edge_cnt0_r_reg[2]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_4 ),
        .Q(samp_edge_cnt0_r_reg[3]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_7 ),
        .Q(samp_edge_cnt0_r_reg[4]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt0_r_reg[4]_i_1 
       (.CI(\samp_edge_cnt0_r_reg[0]_i_2_n_0 ),
        .CO({\samp_edge_cnt0_r_reg[4]_i_1_n_0 ,\samp_edge_cnt0_r_reg[4]_i_1_n_1 ,\samp_edge_cnt0_r_reg[4]_i_1_n_2 ,\samp_edge_cnt0_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt0_r_reg[4]_i_1_n_4 ,\samp_edge_cnt0_r_reg[4]_i_1_n_5 ,\samp_edge_cnt0_r_reg[4]_i_1_n_6 ,\samp_edge_cnt0_r_reg[4]_i_1_n_7 }),
        .S(samp_edge_cnt0_r_reg[7:4]));
  FDRE \samp_edge_cnt0_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_6 ),
        .Q(samp_edge_cnt0_r_reg[5]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_5 ),
        .Q(samp_edge_cnt0_r_reg[6]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_4 ),
        .Q(samp_edge_cnt0_r_reg[7]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[8] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_7 ),
        .Q(samp_edge_cnt0_r_reg[8]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt0_r_reg[8]_i_1 
       (.CI(\samp_edge_cnt0_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED [3],\samp_edge_cnt0_r_reg[8]_i_1_n_1 ,\samp_edge_cnt0_r_reg[8]_i_1_n_2 ,\samp_edge_cnt0_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt0_r_reg[8]_i_1_n_4 ,\samp_edge_cnt0_r_reg[8]_i_1_n_5 ,\samp_edge_cnt0_r_reg[8]_i_1_n_6 ,\samp_edge_cnt0_r_reg[8]_i_1_n_7 }),
        .S(samp_edge_cnt0_r_reg[11:8]));
  FDRE \samp_edge_cnt0_r_reg[9] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_6 ),
        .Q(samp_edge_cnt0_r_reg[9]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    samp_edge_cnt1_en_r_i_1
       (.I0(samp_edge_cnt1_en_r_i_2_n_0),
        .I1(samp_edge_cnt1_en_r_i_3_n_0),
        .I2(samp_edge_cnt0_r_reg[2]),
        .I3(samp_edge_cnt0_r_reg[0]),
        .I4(samp_edge_cnt0_r_reg[5]),
        .O(samp_edge_cnt1_en_r0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    samp_edge_cnt1_en_r_i_2
       (.I0(samp_edge_cnt0_r_reg[10]),
        .I1(samp_edge_cnt0_r_reg[4]),
        .I2(samp_edge_cnt0_r_reg[9]),
        .I3(samp_edge_cnt0_r_reg[7]),
        .I4(samp_edge_cnt0_r_reg[11]),
        .I5(samp_edge_cnt0_r_reg[6]),
        .O(samp_edge_cnt1_en_r_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    samp_edge_cnt1_en_r_i_3
       (.I0(samp_edge_cnt0_r_reg[8]),
        .I1(samp_edge_cnt0_r_reg[3]),
        .I2(sr_valid_r2),
        .I3(samp_edge_cnt0_r_reg[1]),
        .O(samp_edge_cnt1_en_r_i_3_n_0));
  FDRE samp_edge_cnt1_en_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(samp_edge_cnt1_en_r0),
        .Q(samp_edge_cnt1_en_r),
        .R(rdlvl_prech_req_reg_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \samp_edge_cnt1_r[0]_i_2 
       (.I0(samp_edge_cnt1_r_reg[0]),
        .O(\samp_edge_cnt1_r[0]_i_2_n_0 ));
  FDRE \samp_edge_cnt1_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg[0]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt1_r_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\samp_edge_cnt1_r_reg[0]_i_1_n_0 ,\samp_edge_cnt1_r_reg[0]_i_1_n_1 ,\samp_edge_cnt1_r_reg[0]_i_1_n_2 ,\samp_edge_cnt1_r_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\samp_edge_cnt1_r_reg[0]_i_1_n_4 ,\samp_edge_cnt1_r_reg[0]_i_1_n_5 ,\samp_edge_cnt1_r_reg[0]_i_1_n_6 ,\samp_edge_cnt1_r_reg[0]_i_1_n_7 }),
        .S({samp_edge_cnt1_r_reg[3:1],\samp_edge_cnt1_r[0]_i_2_n_0 }));
  FDRE \samp_edge_cnt1_r_reg[10] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_5 ),
        .Q(samp_edge_cnt1_r_reg[10]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[11] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_4 ),
        .Q(samp_edge_cnt1_r_reg[11]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_6 ),
        .Q(samp_edge_cnt1_r_reg[1]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_5 ),
        .Q(samp_edge_cnt1_r_reg[2]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_4 ),
        .Q(samp_edge_cnt1_r_reg[3]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg[4]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt1_r_reg[4]_i_1 
       (.CI(\samp_edge_cnt1_r_reg[0]_i_1_n_0 ),
        .CO({\samp_edge_cnt1_r_reg[4]_i_1_n_0 ,\samp_edge_cnt1_r_reg[4]_i_1_n_1 ,\samp_edge_cnt1_r_reg[4]_i_1_n_2 ,\samp_edge_cnt1_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt1_r_reg[4]_i_1_n_4 ,\samp_edge_cnt1_r_reg[4]_i_1_n_5 ,\samp_edge_cnt1_r_reg[4]_i_1_n_6 ,\samp_edge_cnt1_r_reg[4]_i_1_n_7 }),
        .S(samp_edge_cnt1_r_reg[7:4]));
  FDRE \samp_edge_cnt1_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_6 ),
        .Q(samp_edge_cnt1_r_reg[5]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[6] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_5 ),
        .Q(samp_edge_cnt1_r_reg[6]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[7] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_4 ),
        .Q(samp_edge_cnt1_r_reg[7]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[8] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg[8]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt1_r_reg[8]_i_1 
       (.CI(\samp_edge_cnt1_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED [3],\samp_edge_cnt1_r_reg[8]_i_1_n_1 ,\samp_edge_cnt1_r_reg[8]_i_1_n_2 ,\samp_edge_cnt1_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt1_r_reg[8]_i_1_n_4 ,\samp_edge_cnt1_r_reg[8]_i_1_n_5 ,\samp_edge_cnt1_r_reg[8]_i_1_n_6 ,\samp_edge_cnt1_r_reg[8]_i_1_n_7 }),
        .S(samp_edge_cnt1_r_reg[11:8]));
  FDRE \samp_edge_cnt1_r_reg[9] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_6 ),
        .Q(samp_edge_cnt1_r_reg[9]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \second_edge_taps_r[0]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(tap_cnt_cpt_r0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \second_edge_taps_r[1]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(\second_edge_taps_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \second_edge_taps_r[2]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(\second_edge_taps_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \second_edge_taps_r[3]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(\second_edge_taps_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \second_edge_taps_r[4]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\second_edge_taps_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAAA)) 
    \second_edge_taps_r[5]_i_1 
       (.I0(cal1_prech_req_r),
        .I1(\first_edge_taps_r[5]_i_3_n_0 ),
        .I2(found_stable_eye_last_r),
        .I3(found_first_edge_r_reg_n_0),
        .I4(store_sr_req_pulsed_r),
        .O(\second_edge_taps_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \second_edge_taps_r[5]_i_2 
       (.I0(cal1_prech_req_r),
        .I1(\first_edge_taps_r[5]_i_3_n_0 ),
        .I2(found_stable_eye_last_r),
        .I3(found_first_edge_r_reg_n_0),
        .O(\second_edge_taps_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \second_edge_taps_r[5]_i_3 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .O(\second_edge_taps_r[5]_i_3_n_0 ));
  FDRE \second_edge_taps_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(tap_cnt_cpt_r0),
        .Q(\second_edge_taps_r_reg_n_0_[0] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[1]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[1] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[2]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[2] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[3]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[3] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[4]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[4] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[5]_i_3_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[5] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE sr_valid_r1_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(sr_valid_r_reg_n_0),
        .Q(sr_valid_r1),
        .R(1'b0));
  FDRE sr_valid_r2_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(sr_valid_r1),
        .Q(sr_valid_r2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    sr_valid_r_i_1
       (.I0(cnt_shift_r_reg[1]),
        .I1(cnt_shift_r_reg[3]),
        .I2(cnt_shift_r_reg[2]),
        .I3(\cnt_shift_r[1]_i_2_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_0),
        .I5(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .O(sr_valid_r_i_1_n_0));
  FDRE sr_valid_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(sr_valid_r_i_1_n_0),
        .Q(sr_valid_r_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \stg1_wr_rd_cnt[4]_i_2 
       (.I0(reset_if_reg),
        .I1(rdlvl_stg1_done_int_reg_0),
        .I2(stg1_wr_done),
        .O(rdlvl_stg1_done_int_reg_1));
  LUT3 #(
    .INIT(8'hBA)) 
    store_sr_r_i_1
       (.I0(store_sr_req_r_reg_n_0),
        .I1(sr_valid_r_reg_n_0),
        .I2(store_sr_r_reg_n_0),
        .O(store_sr_r_i_1_n_0));
  FDRE store_sr_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(store_sr_r_i_1_n_0),
        .Q(store_sr_r_reg_n_0),
        .R(rdlvl_prech_req_reg_0[1]));
  FDRE store_sr_req_pulsed_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(store_sr_req_pulsed_r),
        .Q(store_sr_req_pulsed_r__0),
        .R(rdlvl_prech_req_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h44444F44)) 
    store_sr_req_r_i_1
       (.I0(store_sr_req_pulsed_r__0),
        .I1(store_sr_req_pulsed_r),
        .I2(cal1_wait_r),
        .I3(p_3_in4_in),
        .I4(store_sr_req_r_reg_0),
        .O(store_sr_req_r));
  FDRE store_sr_req_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(store_sr_req_r),
        .Q(store_sr_req_r_reg_n_0),
        .R(rdlvl_prech_req_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tap_cnt_cpt_r[1]_i_1 
       (.I0(cal1_dlyinc_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(\tap_cnt_cpt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \tap_cnt_cpt_r[2]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(cal1_dlyinc_cpt_r_reg_n_0),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \tap_cnt_cpt_r[3]_i_1 
       (.I0(cal1_dlyinc_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
    \tap_cnt_cpt_r[4]_i_1 
       (.I0(cal1_dlyinc_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(p_0_in__0[4]));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \tap_cnt_cpt_r[5]_i_2 
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I2(\tap_cnt_cpt_r[5]_i_4_n_0 ),
        .I3(cal1_dlyinc_cpt_r_reg_n_0),
        .O(tap_cnt_cpt_r));
  LUT4 #(
    .INIT(16'h1DD1)) 
    \tap_cnt_cpt_r[5]_i_3 
       (.I0(\tap_cnt_cpt_r[5]_i_5_n_0 ),
        .I1(cal1_dlyinc_cpt_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I3(\tap_cnt_cpt_r[5]_i_6_n_0 ),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tap_cnt_cpt_r[5]_i_4 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\tap_cnt_cpt_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \tap_cnt_cpt_r[5]_i_5 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(\tap_cnt_cpt_r[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tap_cnt_cpt_r[5]_i_6 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\tap_cnt_cpt_r[5]_i_6_n_0 ));
  FDRE \tap_cnt_cpt_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(tap_cnt_cpt_r),
        .D(tap_cnt_cpt_r0),
        .Q(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(tap_cnt_cpt_r),
        .D(\tap_cnt_cpt_r[1]_i_1_n_0 ),
        .Q(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[2]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[3]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[4] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[4]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[5] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[5]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h000000000000AA80)) 
    tap_limit_cpt_r_i_1
       (.I0(tap_limit_cpt_r_i_2_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I2(\tap_cnt_cpt_r[5]_i_6_n_0 ),
        .I3(tap_limit_cpt_r),
        .I4(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I5(new_cnt_cpt_r_reg_0),
        .O(tap_limit_cpt_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    tap_limit_cpt_r_i_2
       (.I0(\cal1_state_r1_reg_n_0_[4] ),
        .I1(\cal1_state_r1_reg_n_0_[5] ),
        .I2(\cal1_state_r1_reg_n_0_[0] ),
        .I3(\cal1_state_r1_reg_n_0_[2] ),
        .I4(\cal1_state_r1_reg_n_0_[1] ),
        .I5(\cal1_state_r1_reg_n_0_[3] ),
        .O(tap_limit_cpt_r_i_2_n_0));
  FDRE tap_limit_cpt_r_reg
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(1'b1),
        .D(tap_limit_cpt_r_i_1_n_0),
        .Q(tap_limit_cpt_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt_r[0]_i_1 
       (.I0(wait_cnt_r_reg[0]),
        .O(wait_cnt_r0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wait_cnt_r[1]_i_1 
       (.I0(wait_cnt_r_reg[1]),
        .I1(wait_cnt_r_reg[0]),
        .O(\wait_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \wait_cnt_r[2]_i_1 
       (.I0(wait_cnt_r_reg[2]),
        .I1(wait_cnt_r_reg[0]),
        .I2(wait_cnt_r_reg[1]),
        .O(wait_cnt_r0__0[2]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \wait_cnt_r[3]_i_2 
       (.I0(dqs_po_dec_done_r2),
        .I1(wait_cnt_r_reg[2]),
        .I2(wait_cnt_r_reg[3]),
        .I3(wait_cnt_r_reg[1]),
        .I4(wait_cnt_r_reg[0]),
        .O(wait_cnt_r0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \wait_cnt_r[3]_i_3 
       (.I0(wait_cnt_r_reg[3]),
        .I1(wait_cnt_r_reg[2]),
        .I2(wait_cnt_r_reg[1]),
        .I3(wait_cnt_r_reg[0]),
        .O(wait_cnt_r0__0[3]));
  FDRE \wait_cnt_r_reg[0] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[0]),
        .Q(wait_cnt_r_reg[0]),
        .R(SS));
  FDRE \wait_cnt_r_reg[1] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(wait_cnt_r0),
        .D(\wait_cnt_r[1]_i_1_n_0 ),
        .Q(wait_cnt_r_reg[1]),
        .R(SS));
  FDRE \wait_cnt_r_reg[2] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[2]),
        .Q(wait_cnt_r_reg[2]),
        .R(SS));
  FDSE \wait_cnt_r_reg[3] 
       (.C(\second_edge_taps_r_reg[0]_0 ),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[3]),
        .Q(wait_cnt_r_reg[3]),
        .S(SS));
  LUT2 #(
    .INIT(4'h7)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1 
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] ),
        .O(rdlvl_stg1_done_int_reg_3));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_tempmon" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_tempmon
   (pi_f_inc_reg_0,
    pi_f_dec_reg_0,
    pi_f_dec_reg_1,
    calib_sel0,
    init_calib_complete_reg,
    pi_f_dec_reg_2,
    \four_dec_min_limit_reg[0]_0 ,
    tempmon_sample_en,
    pi_f_dec_reg_3,
    \one_dec_min_limit_reg[11]_0 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1] ,
    pi_fine_dly_dec_done,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ,
    \calib_zero_inputs_reg[0] ,
    \calib_zero_ctrl_reg[0] ,
    D);
  output pi_f_inc_reg_0;
  output pi_f_dec_reg_0;
  output pi_f_dec_reg_1;
  output calib_sel0;
  output init_calib_complete_reg;
  input pi_f_dec_reg_2;
  input [3:0]\four_dec_min_limit_reg[0]_0 ;
  input tempmon_sample_en;
  input [0:0]pi_f_dec_reg_3;
  input [0:0]\one_dec_min_limit_reg[11]_0 ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  input pi_fine_dly_dec_done;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  input \calib_zero_inputs_reg[0] ;
  input \calib_zero_ctrl_reg[0] ;
  input [11:0]D;

  wire [11:0]D;
  wire calib_sel0;
  wire \calib_zero_ctrl_reg[0] ;
  wire \calib_zero_inputs_reg[0] ;
  wire [11:0]device_temp_101;
  wire [11:0]device_temp_init;
  wire \device_temp_init[11]_i_2_n_0 ;
  wire \device_temp_init[11]_i_3_n_0 ;
  wire [11:0]four_dec_min_limit;
  wire \four_dec_min_limit[11]_i_2_n_0 ;
  wire \four_dec_min_limit[11]_i_3_n_0 ;
  wire \four_dec_min_limit[5]_i_2_n_0 ;
  wire \four_dec_min_limit[5]_i_3_n_0 ;
  wire \four_dec_min_limit[5]_i_4_n_0 ;
  wire \four_dec_min_limit[9]_i_2_n_0 ;
  wire \four_dec_min_limit[9]_i_3_n_0 ;
  wire \four_dec_min_limit[9]_i_4_n_0 ;
  wire \four_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]four_dec_min_limit_nxt;
  wire [3:0]\four_dec_min_limit_reg[0]_0 ;
  wire \four_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:2]four_inc_max_limit;
  wire \four_inc_max_limit[11]_i_2_n_0 ;
  wire \four_inc_max_limit[11]_i_3_n_0 ;
  wire \four_inc_max_limit[4]_i_2_n_0 ;
  wire \four_inc_max_limit[4]_i_3_n_0 ;
  wire \four_inc_max_limit[4]_i_4_n_0 ;
  wire \four_inc_max_limit[4]_i_5_n_0 ;
  wire \four_inc_max_limit[8]_i_2_n_0 ;
  wire \four_inc_max_limit[8]_i_3_n_0 ;
  wire [11:2]four_inc_max_limit_nxt;
  wire \four_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_3 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  wire init_calib_complete_reg;
  wire [11:1]neutral_max_limit;
  wire \neutral_max_limit[1]_i_1_n_0 ;
  wire \neutral_max_limit[4]_i_2_n_0 ;
  wire \neutral_max_limit[4]_i_3_n_0 ;
  wire \neutral_max_limit[4]_i_4_n_0 ;
  wire \neutral_max_limit[8]_i_2_n_0 ;
  wire \neutral_max_limit[8]_i_3_n_0 ;
  wire [11:2]neutral_max_limit_nxt;
  wire \neutral_max_limit_reg[11]_i_1_n_2 ;
  wire \neutral_max_limit_reg[11]_i_1_n_3 ;
  wire \neutral_max_limit_reg[4]_i_1_n_0 ;
  wire \neutral_max_limit_reg[4]_i_1_n_1 ;
  wire \neutral_max_limit_reg[4]_i_1_n_2 ;
  wire \neutral_max_limit_reg[4]_i_1_n_3 ;
  wire \neutral_max_limit_reg[8]_i_1_n_0 ;
  wire \neutral_max_limit_reg[8]_i_1_n_1 ;
  wire \neutral_max_limit_reg[8]_i_1_n_2 ;
  wire \neutral_max_limit_reg[8]_i_1_n_3 ;
  wire [11:2]neutral_min_limit;
  wire \neutral_min_limit[11]_i_2_n_0 ;
  wire \neutral_min_limit[11]_i_3_n_0 ;
  wire \neutral_min_limit[5]_i_2_n_0 ;
  wire \neutral_min_limit[5]_i_3_n_0 ;
  wire \neutral_min_limit[5]_i_4_n_0 ;
  wire \neutral_min_limit[9]_i_2_n_0 ;
  wire \neutral_min_limit[9]_i_3_n_0 ;
  wire \neutral_min_limit[9]_i_4_n_0 ;
  wire \neutral_min_limit[9]_i_5_n_0 ;
  wire [11:2]neutral_min_limit_nxt;
  wire \neutral_min_limit_reg[11]_i_1_n_3 ;
  wire \neutral_min_limit_reg[5]_i_1_n_0 ;
  wire \neutral_min_limit_reg[5]_i_1_n_1 ;
  wire \neutral_min_limit_reg[5]_i_1_n_2 ;
  wire \neutral_min_limit_reg[5]_i_1_n_3 ;
  wire \neutral_min_limit_reg[9]_i_1_n_0 ;
  wire \neutral_min_limit_reg[9]_i_1_n_1 ;
  wire \neutral_min_limit_reg[9]_i_1_n_2 ;
  wire \neutral_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]one_dec_max_limit;
  wire \one_dec_max_limit[1]_i_1_n_0 ;
  wire \one_dec_max_limit[4]_i_2_n_0 ;
  wire \one_dec_max_limit[8]_i_2_n_0 ;
  wire \one_dec_max_limit[8]_i_3_n_0 ;
  wire \one_dec_max_limit[8]_i_4_n_0 ;
  wire [11:2]one_dec_max_limit_nxt;
  wire \one_dec_max_limit_reg[11]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[11]_i_1_n_3 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_0 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_1 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_3 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_0 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_1 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_3 ;
  wire [11:2]one_dec_min_limit;
  wire \one_dec_min_limit[11]_i_2_n_0 ;
  wire \one_dec_min_limit[11]_i_3_n_0 ;
  wire \one_dec_min_limit[5]_i_2_n_0 ;
  wire \one_dec_min_limit[5]_i_3_n_0 ;
  wire \one_dec_min_limit[5]_i_4_n_0 ;
  wire \one_dec_min_limit[9]_i_2_n_0 ;
  wire \one_dec_min_limit[9]_i_3_n_0 ;
  wire \one_dec_min_limit[9]_i_4_n_0 ;
  wire \one_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]one_dec_min_limit_nxt;
  wire [0:0]\one_dec_min_limit_reg[11]_0 ;
  wire \one_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:2]one_inc_max_limit;
  wire \one_inc_max_limit[11]_i_2_n_0 ;
  wire \one_inc_max_limit[11]_i_3_n_0 ;
  wire \one_inc_max_limit[11]_i_4_n_0 ;
  wire \one_inc_max_limit[4]_i_2_n_0 ;
  wire \one_inc_max_limit[8]_i_2_n_0 ;
  wire \one_inc_max_limit[8]_i_3_n_0 ;
  wire [11:2]one_inc_max_limit_nxt;
  wire \one_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:2]one_inc_min_limit;
  wire \one_inc_min_limit[11]_i_2_n_0 ;
  wire \one_inc_min_limit[11]_i_3_n_0 ;
  wire \one_inc_min_limit[5]_i_2_n_0 ;
  wire \one_inc_min_limit[5]_i_3_n_0 ;
  wire \one_inc_min_limit[5]_i_4_n_0 ;
  wire \one_inc_min_limit[9]_i_2_n_0 ;
  wire \one_inc_min_limit[9]_i_3_n_0 ;
  wire \one_inc_min_limit[9]_i_4_n_0 ;
  wire \one_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]one_inc_min_limit_nxt;
  wire \one_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_3 ;
  wire p_0_in;
  wire pi_f_dec_i_2_n_0;
  wire pi_f_dec_nxt;
  wire pi_f_dec_reg_0;
  wire pi_f_dec_reg_1;
  wire pi_f_dec_reg_2;
  wire [0:0]pi_f_dec_reg_3;
  wire pi_f_inc_i_2_n_0;
  wire pi_f_inc_i_3_n_0;
  wire pi_f_inc_i_4_n_0;
  wire pi_f_inc_i_5_n_0;
  wire pi_f_inc_i_6_n_0;
  wire pi_f_inc_i_7_n_0;
  wire pi_f_inc_nxt;
  wire pi_f_inc_reg_0;
  wire pi_fine_dly_dec_done;
  wire temp_cmp_four_dec_min_101;
  wire temp_cmp_four_dec_min_102;
  wire temp_cmp_four_dec_min_102_i_10_n_0;
  wire temp_cmp_four_dec_min_102_i_11_n_0;
  wire temp_cmp_four_dec_min_102_i_12_n_0;
  wire temp_cmp_four_dec_min_102_i_13_n_0;
  wire temp_cmp_four_dec_min_102_i_14_n_0;
  wire temp_cmp_four_dec_min_102_i_3_n_0;
  wire temp_cmp_four_dec_min_102_i_4_n_0;
  wire temp_cmp_four_dec_min_102_i_5_n_0;
  wire temp_cmp_four_dec_min_102_i_6_n_0;
  wire temp_cmp_four_dec_min_102_i_7_n_0;
  wire temp_cmp_four_dec_min_102_i_8_n_0;
  wire temp_cmp_four_dec_min_102_i_9_n_0;
  wire temp_cmp_four_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_four_inc_max_101;
  wire temp_cmp_four_inc_max_102;
  wire temp_cmp_four_inc_max_102_i_10_n_0;
  wire temp_cmp_four_inc_max_102_i_11_n_0;
  wire temp_cmp_four_inc_max_102_i_12_n_0;
  wire temp_cmp_four_inc_max_102_i_13_n_0;
  wire temp_cmp_four_inc_max_102_i_14_n_0;
  wire temp_cmp_four_inc_max_102_i_3_n_0;
  wire temp_cmp_four_inc_max_102_i_4_n_0;
  wire temp_cmp_four_inc_max_102_i_5_n_0;
  wire temp_cmp_four_inc_max_102_i_6_n_0;
  wire temp_cmp_four_inc_max_102_i_7_n_0;
  wire temp_cmp_four_inc_max_102_i_8_n_0;
  wire temp_cmp_four_inc_max_102_i_9_n_0;
  wire temp_cmp_four_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_neutral_max_101;
  wire temp_cmp_neutral_max_102;
  wire temp_cmp_neutral_max_102_i_10_n_0;
  wire temp_cmp_neutral_max_102_i_11_n_0;
  wire temp_cmp_neutral_max_102_i_12_n_0;
  wire temp_cmp_neutral_max_102_i_13_n_0;
  wire temp_cmp_neutral_max_102_i_14_n_0;
  wire temp_cmp_neutral_max_102_i_3_n_0;
  wire temp_cmp_neutral_max_102_i_4_n_0;
  wire temp_cmp_neutral_max_102_i_5_n_0;
  wire temp_cmp_neutral_max_102_i_6_n_0;
  wire temp_cmp_neutral_max_102_i_7_n_0;
  wire temp_cmp_neutral_max_102_i_8_n_0;
  wire temp_cmp_neutral_max_102_i_9_n_0;
  wire temp_cmp_neutral_max_102_reg_i_1_n_3;
  wire temp_cmp_neutral_max_102_reg_i_2_n_0;
  wire temp_cmp_neutral_max_102_reg_i_2_n_1;
  wire temp_cmp_neutral_max_102_reg_i_2_n_2;
  wire temp_cmp_neutral_max_102_reg_i_2_n_3;
  wire temp_cmp_neutral_min_101;
  wire temp_cmp_neutral_min_102;
  wire temp_cmp_neutral_min_102_i_10_n_0;
  wire temp_cmp_neutral_min_102_i_11_n_0;
  wire temp_cmp_neutral_min_102_i_12_n_0;
  wire temp_cmp_neutral_min_102_i_13_n_0;
  wire temp_cmp_neutral_min_102_i_14_n_0;
  wire temp_cmp_neutral_min_102_i_3_n_0;
  wire temp_cmp_neutral_min_102_i_4_n_0;
  wire temp_cmp_neutral_min_102_i_5_n_0;
  wire temp_cmp_neutral_min_102_i_6_n_0;
  wire temp_cmp_neutral_min_102_i_7_n_0;
  wire temp_cmp_neutral_min_102_i_8_n_0;
  wire temp_cmp_neutral_min_102_i_9_n_0;
  wire temp_cmp_neutral_min_102_reg_i_1_n_3;
  wire temp_cmp_neutral_min_102_reg_i_2_n_0;
  wire temp_cmp_neutral_min_102_reg_i_2_n_1;
  wire temp_cmp_neutral_min_102_reg_i_2_n_2;
  wire temp_cmp_neutral_min_102_reg_i_2_n_3;
  wire temp_cmp_one_dec_max_101;
  wire temp_cmp_one_dec_max_102;
  wire temp_cmp_one_dec_max_102_i_10_n_0;
  wire temp_cmp_one_dec_max_102_i_11_n_0;
  wire temp_cmp_one_dec_max_102_i_12_n_0;
  wire temp_cmp_one_dec_max_102_i_13_n_0;
  wire temp_cmp_one_dec_max_102_i_14_n_0;
  wire temp_cmp_one_dec_max_102_i_3_n_0;
  wire temp_cmp_one_dec_max_102_i_4_n_0;
  wire temp_cmp_one_dec_max_102_i_5_n_0;
  wire temp_cmp_one_dec_max_102_i_6_n_0;
  wire temp_cmp_one_dec_max_102_i_7_n_0;
  wire temp_cmp_one_dec_max_102_i_8_n_0;
  wire temp_cmp_one_dec_max_102_i_9_n_0;
  wire temp_cmp_one_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_one_dec_min_101;
  wire temp_cmp_one_dec_min_102;
  wire temp_cmp_one_dec_min_102_i_10_n_0;
  wire temp_cmp_one_dec_min_102_i_11_n_0;
  wire temp_cmp_one_dec_min_102_i_12_n_0;
  wire temp_cmp_one_dec_min_102_i_13_n_0;
  wire temp_cmp_one_dec_min_102_i_14_n_0;
  wire temp_cmp_one_dec_min_102_i_3_n_0;
  wire temp_cmp_one_dec_min_102_i_4_n_0;
  wire temp_cmp_one_dec_min_102_i_5_n_0;
  wire temp_cmp_one_dec_min_102_i_6_n_0;
  wire temp_cmp_one_dec_min_102_i_7_n_0;
  wire temp_cmp_one_dec_min_102_i_8_n_0;
  wire temp_cmp_one_dec_min_102_i_9_n_0;
  wire temp_cmp_one_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_one_inc_max_101;
  wire temp_cmp_one_inc_max_102;
  wire temp_cmp_one_inc_max_102_i_10_n_0;
  wire temp_cmp_one_inc_max_102_i_11_n_0;
  wire temp_cmp_one_inc_max_102_i_12_n_0;
  wire temp_cmp_one_inc_max_102_i_13_n_0;
  wire temp_cmp_one_inc_max_102_i_14_n_0;
  wire temp_cmp_one_inc_max_102_i_3_n_0;
  wire temp_cmp_one_inc_max_102_i_4_n_0;
  wire temp_cmp_one_inc_max_102_i_5_n_0;
  wire temp_cmp_one_inc_max_102_i_6_n_0;
  wire temp_cmp_one_inc_max_102_i_7_n_0;
  wire temp_cmp_one_inc_max_102_i_8_n_0;
  wire temp_cmp_one_inc_max_102_i_9_n_0;
  wire temp_cmp_one_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_one_inc_min_101;
  wire temp_cmp_one_inc_min_102;
  wire temp_cmp_one_inc_min_102_i_10_n_0;
  wire temp_cmp_one_inc_min_102_i_11_n_0;
  wire temp_cmp_one_inc_min_102_i_12_n_0;
  wire temp_cmp_one_inc_min_102_i_13_n_0;
  wire temp_cmp_one_inc_min_102_i_14_n_0;
  wire temp_cmp_one_inc_min_102_i_3_n_0;
  wire temp_cmp_one_inc_min_102_i_4_n_0;
  wire temp_cmp_one_inc_min_102_i_5_n_0;
  wire temp_cmp_one_inc_min_102_i_6_n_0;
  wire temp_cmp_one_inc_min_102_i_7_n_0;
  wire temp_cmp_one_inc_min_102_i_8_n_0;
  wire temp_cmp_one_inc_min_102_i_9_n_0;
  wire temp_cmp_one_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_3;
  wire temp_cmp_three_dec_max_101;
  wire temp_cmp_three_dec_max_102;
  wire temp_cmp_three_dec_max_102_i_10_n_0;
  wire temp_cmp_three_dec_max_102_i_11_n_0;
  wire temp_cmp_three_dec_max_102_i_12_n_0;
  wire temp_cmp_three_dec_max_102_i_13_n_0;
  wire temp_cmp_three_dec_max_102_i_14_n_0;
  wire temp_cmp_three_dec_max_102_i_3_n_0;
  wire temp_cmp_three_dec_max_102_i_4_n_0;
  wire temp_cmp_three_dec_max_102_i_5_n_0;
  wire temp_cmp_three_dec_max_102_i_6_n_0;
  wire temp_cmp_three_dec_max_102_i_7_n_0;
  wire temp_cmp_three_dec_max_102_i_8_n_0;
  wire temp_cmp_three_dec_max_102_i_9_n_0;
  wire temp_cmp_three_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_three_dec_min_101;
  wire temp_cmp_three_dec_min_102;
  wire temp_cmp_three_dec_min_102_i_10_n_0;
  wire temp_cmp_three_dec_min_102_i_11_n_0;
  wire temp_cmp_three_dec_min_102_i_12_n_0;
  wire temp_cmp_three_dec_min_102_i_13_n_0;
  wire temp_cmp_three_dec_min_102_i_14_n_0;
  wire temp_cmp_three_dec_min_102_i_3_n_0;
  wire temp_cmp_three_dec_min_102_i_4_n_0;
  wire temp_cmp_three_dec_min_102_i_5_n_0;
  wire temp_cmp_three_dec_min_102_i_6_n_0;
  wire temp_cmp_three_dec_min_102_i_7_n_0;
  wire temp_cmp_three_dec_min_102_i_8_n_0;
  wire temp_cmp_three_dec_min_102_i_9_n_0;
  wire temp_cmp_three_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_three_inc_max_101;
  wire temp_cmp_three_inc_max_102;
  wire temp_cmp_three_inc_max_102_i_10_n_0;
  wire temp_cmp_three_inc_max_102_i_11_n_0;
  wire temp_cmp_three_inc_max_102_i_12_n_0;
  wire temp_cmp_three_inc_max_102_i_13_n_0;
  wire temp_cmp_three_inc_max_102_i_14_n_0;
  wire temp_cmp_three_inc_max_102_i_3_n_0;
  wire temp_cmp_three_inc_max_102_i_4_n_0;
  wire temp_cmp_three_inc_max_102_i_5_n_0;
  wire temp_cmp_three_inc_max_102_i_6_n_0;
  wire temp_cmp_three_inc_max_102_i_7_n_0;
  wire temp_cmp_three_inc_max_102_i_8_n_0;
  wire temp_cmp_three_inc_max_102_i_9_n_0;
  wire temp_cmp_three_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_three_inc_min_101;
  wire temp_cmp_three_inc_min_102;
  wire temp_cmp_three_inc_min_102_i_10_n_0;
  wire temp_cmp_three_inc_min_102_i_11_n_0;
  wire temp_cmp_three_inc_min_102_i_12_n_0;
  wire temp_cmp_three_inc_min_102_i_13_n_0;
  wire temp_cmp_three_inc_min_102_i_14_n_0;
  wire temp_cmp_three_inc_min_102_i_3_n_0;
  wire temp_cmp_three_inc_min_102_i_4_n_0;
  wire temp_cmp_three_inc_min_102_i_5_n_0;
  wire temp_cmp_three_inc_min_102_i_6_n_0;
  wire temp_cmp_three_inc_min_102_i_7_n_0;
  wire temp_cmp_three_inc_min_102_i_8_n_0;
  wire temp_cmp_three_inc_min_102_i_9_n_0;
  wire temp_cmp_three_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_3;
  wire temp_cmp_two_dec_max_101;
  wire temp_cmp_two_dec_max_102;
  wire temp_cmp_two_dec_max_102_i_10_n_0;
  wire temp_cmp_two_dec_max_102_i_11_n_0;
  wire temp_cmp_two_dec_max_102_i_12_n_0;
  wire temp_cmp_two_dec_max_102_i_13_n_0;
  wire temp_cmp_two_dec_max_102_i_14_n_0;
  wire temp_cmp_two_dec_max_102_i_3_n_0;
  wire temp_cmp_two_dec_max_102_i_4_n_0;
  wire temp_cmp_two_dec_max_102_i_5_n_0;
  wire temp_cmp_two_dec_max_102_i_6_n_0;
  wire temp_cmp_two_dec_max_102_i_7_n_0;
  wire temp_cmp_two_dec_max_102_i_8_n_0;
  wire temp_cmp_two_dec_max_102_i_9_n_0;
  wire temp_cmp_two_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_two_dec_min_101;
  wire temp_cmp_two_dec_min_102;
  wire temp_cmp_two_dec_min_102_i_10_n_0;
  wire temp_cmp_two_dec_min_102_i_11_n_0;
  wire temp_cmp_two_dec_min_102_i_12_n_0;
  wire temp_cmp_two_dec_min_102_i_13_n_0;
  wire temp_cmp_two_dec_min_102_i_14_n_0;
  wire temp_cmp_two_dec_min_102_i_3_n_0;
  wire temp_cmp_two_dec_min_102_i_4_n_0;
  wire temp_cmp_two_dec_min_102_i_5_n_0;
  wire temp_cmp_two_dec_min_102_i_6_n_0;
  wire temp_cmp_two_dec_min_102_i_7_n_0;
  wire temp_cmp_two_dec_min_102_i_8_n_0;
  wire temp_cmp_two_dec_min_102_i_9_n_0;
  wire temp_cmp_two_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_two_inc_max_101;
  wire temp_cmp_two_inc_max_102;
  wire temp_cmp_two_inc_max_102_i_10_n_0;
  wire temp_cmp_two_inc_max_102_i_11_n_0;
  wire temp_cmp_two_inc_max_102_i_12_n_0;
  wire temp_cmp_two_inc_max_102_i_13_n_0;
  wire temp_cmp_two_inc_max_102_i_14_n_0;
  wire temp_cmp_two_inc_max_102_i_3_n_0;
  wire temp_cmp_two_inc_max_102_i_4_n_0;
  wire temp_cmp_two_inc_max_102_i_5_n_0;
  wire temp_cmp_two_inc_max_102_i_6_n_0;
  wire temp_cmp_two_inc_max_102_i_7_n_0;
  wire temp_cmp_two_inc_max_102_i_8_n_0;
  wire temp_cmp_two_inc_max_102_i_9_n_0;
  wire temp_cmp_two_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_two_inc_min_101;
  wire temp_cmp_two_inc_min_102;
  wire temp_cmp_two_inc_min_102_i_10_n_0;
  wire temp_cmp_two_inc_min_102_i_11_n_0;
  wire temp_cmp_two_inc_min_102_i_12_n_0;
  wire temp_cmp_two_inc_min_102_i_13_n_0;
  wire temp_cmp_two_inc_min_102_i_14_n_0;
  wire temp_cmp_two_inc_min_102_i_3_n_0;
  wire temp_cmp_two_inc_min_102_i_4_n_0;
  wire temp_cmp_two_inc_min_102_i_5_n_0;
  wire temp_cmp_two_inc_min_102_i_6_n_0;
  wire temp_cmp_two_inc_min_102_i_7_n_0;
  wire temp_cmp_two_inc_min_102_i_8_n_0;
  wire temp_cmp_two_inc_min_102_i_9_n_0;
  wire temp_cmp_two_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_3;
  wire tempmon_init_complete;
  wire tempmon_sample_en;
  wire tempmon_sample_en_101;
  wire tempmon_sample_en_102;
  wire [10:0]tempmon_state;
  wire \tempmon_state[10]_i_10_n_0 ;
  wire \tempmon_state[10]_i_11_n_0 ;
  wire \tempmon_state[10]_i_12_n_0 ;
  wire \tempmon_state[10]_i_13_n_0 ;
  wire \tempmon_state[10]_i_14_n_0 ;
  wire \tempmon_state[10]_i_15_n_0 ;
  wire \tempmon_state[10]_i_1_n_0 ;
  wire \tempmon_state[10]_i_3_n_0 ;
  wire \tempmon_state[10]_i_4_n_0 ;
  wire \tempmon_state[10]_i_5_n_0 ;
  wire \tempmon_state[10]_i_6_n_0 ;
  wire \tempmon_state[10]_i_7_n_0 ;
  wire \tempmon_state[10]_i_8_n_0 ;
  wire \tempmon_state[10]_i_9_n_0 ;
  wire \tempmon_state[6]_i_2_n_0 ;
  wire tempmon_state_init;
  wire [10:0]tempmon_state_nxt;
  wire [11:0]three_dec_max_limit;
  wire \three_dec_max_limit[0]_i_1_n_0 ;
  wire \three_dec_max_limit[10]_i_1_n_0 ;
  wire \three_dec_max_limit[11]_i_1_n_0 ;
  wire \three_dec_max_limit[11]_i_3_n_0 ;
  wire \three_dec_max_limit[1]_i_1_n_0 ;
  wire \three_dec_max_limit[2]_i_1_n_0 ;
  wire \three_dec_max_limit[3]_i_1_n_0 ;
  wire \three_dec_max_limit[4]_i_1_n_0 ;
  wire \three_dec_max_limit[5]_i_1_n_0 ;
  wire \three_dec_max_limit[6]_i_1_n_0 ;
  wire \three_dec_max_limit[7]_i_1_n_0 ;
  wire \three_dec_max_limit[8]_i_1_n_0 ;
  wire \three_dec_max_limit[8]_i_3_n_0 ;
  wire \three_dec_max_limit[8]_i_4_n_0 ;
  wire \three_dec_max_limit[9]_i_1_n_0 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_7 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_0 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_1 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_4 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_0 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_1 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_4 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_7 ;
  wire [11:0]three_dec_min_limit;
  wire \three_dec_min_limit[11]_i_2_n_0 ;
  wire \three_dec_min_limit[11]_i_3_n_0 ;
  wire \three_dec_min_limit[5]_i_2_n_0 ;
  wire \three_dec_min_limit[5]_i_3_n_0 ;
  wire \three_dec_min_limit[5]_i_4_n_0 ;
  wire \three_dec_min_limit[9]_i_2_n_0 ;
  wire \three_dec_min_limit[9]_i_3_n_0 ;
  wire \three_dec_min_limit[9]_i_4_n_0 ;
  wire \three_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]three_dec_min_limit_nxt;
  wire \three_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:2]three_inc_max_limit;
  wire \three_inc_max_limit[11]_i_2_n_0 ;
  wire \three_inc_max_limit[11]_i_3_n_0 ;
  wire \three_inc_max_limit[4]_i_2_n_0 ;
  wire \three_inc_max_limit[4]_i_3_n_0 ;
  wire \three_inc_max_limit[8]_i_2_n_0 ;
  wire \three_inc_max_limit[8]_i_3_n_0 ;
  wire \three_inc_max_limit[8]_i_4_n_0 ;
  wire [11:2]three_inc_max_limit_nxt;
  wire \three_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_7 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]three_inc_min_limit;
  wire \three_inc_min_limit[11]_i_2_n_0 ;
  wire \three_inc_min_limit[11]_i_3_n_0 ;
  wire \three_inc_min_limit[5]_i_2_n_0 ;
  wire \three_inc_min_limit[5]_i_3_n_0 ;
  wire \three_inc_min_limit[5]_i_4_n_0 ;
  wire \three_inc_min_limit[9]_i_2_n_0 ;
  wire \three_inc_min_limit[9]_i_3_n_0 ;
  wire \three_inc_min_limit[9]_i_4_n_0 ;
  wire \three_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]three_inc_min_limit_nxt;
  wire \three_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_3 ;
  wire [11:0]two_dec_max_limit;
  wire \two_dec_max_limit[0]_i_1_n_0 ;
  wire \two_dec_max_limit[11]_i_2_n_0 ;
  wire \two_dec_max_limit[4]_i_2_n_0 ;
  wire \two_dec_max_limit[4]_i_3_n_0 ;
  wire \two_dec_max_limit[8]_i_2_n_0 ;
  wire [11:1]two_dec_max_limit_nxt;
  wire \two_dec_max_limit_reg[11]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[11]_i_1_n_3 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_0 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_1 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_3 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_0 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_1 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_3 ;
  wire [11:2]two_dec_min_limit;
  wire \two_dec_min_limit[11]_i_2_n_0 ;
  wire \two_dec_min_limit[11]_i_3_n_0 ;
  wire \two_dec_min_limit[5]_i_2_n_0 ;
  wire \two_dec_min_limit[5]_i_3_n_0 ;
  wire \two_dec_min_limit[5]_i_4_n_0 ;
  wire \two_dec_min_limit[9]_i_2_n_0 ;
  wire \two_dec_min_limit[9]_i_3_n_0 ;
  wire \two_dec_min_limit[9]_i_4_n_0 ;
  wire \two_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]two_dec_min_limit_nxt;
  wire \two_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:2]two_inc_max_limit;
  wire \two_inc_max_limit[11]_i_2_n_0 ;
  wire \two_inc_max_limit[11]_i_3_n_0 ;
  wire \two_inc_max_limit[11]_i_4_n_0 ;
  wire \two_inc_max_limit[4]_i_2_n_0 ;
  wire \two_inc_max_limit[4]_i_3_n_0 ;
  wire \two_inc_max_limit[4]_i_4_n_0 ;
  wire \two_inc_max_limit[8]_i_2_n_0 ;
  wire [11:2]two_inc_max_limit_nxt;
  wire \two_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]two_inc_min_limit;
  wire \two_inc_min_limit[11]_i_2_n_0 ;
  wire \two_inc_min_limit[11]_i_3_n_0 ;
  wire \two_inc_min_limit[5]_i_2_n_0 ;
  wire \two_inc_min_limit[5]_i_3_n_0 ;
  wire \two_inc_min_limit[5]_i_4_n_0 ;
  wire \two_inc_min_limit[9]_i_2_n_0 ;
  wire \two_inc_min_limit[9]_i_3_n_0 ;
  wire \two_inc_min_limit[9]_i_4_n_0 ;
  wire \two_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]two_inc_min_limit_nxt;
  wire \two_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_3 ;
  wire update_temp_101__0;
  wire update_temp_102;
  wire [3:1]\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_neutral_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_one_dec_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_one_inc_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [2:2]\NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_three_dec_max_limit_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_two_dec_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_two_inc_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \calib_zero_ctrl[0]_i_2 
       (.I0(pi_f_inc_reg_0),
        .I1(pi_f_dec_reg_0),
        .I2(\calib_zero_inputs_reg[0] ),
        .I3(\calib_zero_ctrl_reg[0] ),
        .O(calib_sel0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \calib_zero_inputs[0]_i_1 
       (.I0(\calib_zero_inputs_reg[0] ),
        .I1(pi_f_dec_reg_0),
        .I2(pi_f_inc_reg_0),
        .O(init_calib_complete_reg));
  FDRE \device_temp_101_reg[0] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(D[0]),
        .Q(device_temp_101[0]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_101_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(D[10]),
        .Q(device_temp_101[10]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_101_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(D[11]),
        .Q(device_temp_101[11]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_101_reg[1] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(D[1]),
        .Q(device_temp_101[1]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_101_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(D[2]),
        .Q(device_temp_101[2]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_101_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(D[3]),
        .Q(device_temp_101[3]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_101_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(D[4]),
        .Q(device_temp_101[4]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_101_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(D[5]),
        .Q(device_temp_101[5]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_101_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(D[6]),
        .Q(device_temp_101[6]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_101_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(D[7]),
        .Q(device_temp_101[7]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_101_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(D[8]),
        .Q(device_temp_101[8]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_101_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(D[9]),
        .Q(device_temp_101[9]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \device_temp_init[11]_i_1 
       (.I0(tempmon_state[9]),
        .I1(tempmon_state[7]),
        .I2(tempmon_state[8]),
        .I3(\device_temp_init[11]_i_2_n_0 ),
        .I4(\device_temp_init[11]_i_3_n_0 ),
        .O(tempmon_state_init));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \device_temp_init[11]_i_2 
       (.I0(tempmon_state[1]),
        .I1(tempmon_state[2]),
        .I2(tempmon_state[3]),
        .I3(tempmon_state[10]),
        .O(\device_temp_init[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \device_temp_init[11]_i_3 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[4]),
        .I2(tempmon_state[5]),
        .I3(tempmon_state[6]),
        .O(\device_temp_init[11]_i_3_n_0 ));
  FDRE \device_temp_init_reg[0] 
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(device_temp_101[0]),
        .Q(device_temp_init[0]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_init_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(device_temp_101[10]),
        .Q(device_temp_init[10]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_init_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(device_temp_101[11]),
        .Q(device_temp_init[11]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_init_reg[1] 
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(device_temp_101[1]),
        .Q(device_temp_init[1]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_init_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(device_temp_101[2]),
        .Q(device_temp_init[2]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_init_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(device_temp_101[3]),
        .Q(device_temp_init[3]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_init_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(device_temp_101[4]),
        .Q(device_temp_init[4]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_init_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(device_temp_101[5]),
        .Q(device_temp_init[5]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_init_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(device_temp_101[6]),
        .Q(device_temp_init[6]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_init_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(device_temp_101[7]),
        .Q(device_temp_init[7]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_init_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(device_temp_101[8]),
        .Q(device_temp_init[8]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \device_temp_init_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(device_temp_101[9]),
        .Q(device_temp_init[9]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[11]_i_2 
       (.I0(three_dec_max_limit[11]),
        .O(\four_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[11]_i_3 
       (.I0(three_dec_max_limit[10]),
        .O(\four_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_2 
       (.I0(three_dec_max_limit[5]),
        .O(\four_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_3 
       (.I0(three_dec_max_limit[4]),
        .O(\four_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_4 
       (.I0(three_dec_max_limit[3]),
        .O(\four_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_2 
       (.I0(three_dec_max_limit[9]),
        .O(\four_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_3 
       (.I0(three_dec_max_limit[8]),
        .O(\four_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_4 
       (.I0(three_dec_max_limit[7]),
        .O(\four_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_5 
       (.I0(three_dec_max_limit[6]),
        .O(\four_dec_min_limit[9]_i_5_n_0 ));
  FDRE \four_dec_min_limit_reg[0] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_dec_max_limit[0]),
        .Q(four_dec_min_limit[0]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \four_dec_min_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[10]),
        .Q(four_dec_min_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \four_dec_min_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[11]),
        .Q(four_dec_min_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_dec_min_limit_reg[11]_i_1 
       (.CI(\four_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\four_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_dec_max_limit[10]}),
        .O({\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],four_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\four_dec_min_limit[11]_i_2_n_0 ,\four_dec_min_limit[11]_i_3_n_0 }));
  FDRE \four_dec_min_limit_reg[1] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_dec_max_limit[1]),
        .Q(four_dec_min_limit[1]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \four_dec_min_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[2]),
        .Q(four_dec_min_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \four_dec_min_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[3]),
        .Q(four_dec_min_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \four_dec_min_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[4]),
        .Q(four_dec_min_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \four_dec_min_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[5]),
        .Q(four_dec_min_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\four_dec_min_limit_reg[5]_i_1_n_0 ,\four_dec_min_limit_reg[5]_i_1_n_1 ,\four_dec_min_limit_reg[5]_i_1_n_2 ,\four_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({three_dec_max_limit[5:3],1'b0}),
        .O(four_dec_min_limit_nxt[5:2]),
        .S({\four_dec_min_limit[5]_i_2_n_0 ,\four_dec_min_limit[5]_i_3_n_0 ,\four_dec_min_limit[5]_i_4_n_0 ,three_dec_max_limit[2]}));
  FDRE \four_dec_min_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[6]),
        .Q(four_dec_min_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \four_dec_min_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[7]),
        .Q(four_dec_min_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \four_dec_min_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[8]),
        .Q(four_dec_min_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \four_dec_min_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[9]),
        .Q(four_dec_min_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_dec_min_limit_reg[9]_i_1 
       (.CI(\four_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\four_dec_min_limit_reg[9]_i_1_n_0 ,\four_dec_min_limit_reg[9]_i_1_n_1 ,\four_dec_min_limit_reg[9]_i_1_n_2 ,\four_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(three_dec_max_limit[9:6]),
        .O(four_dec_min_limit_nxt[9:6]),
        .S({\four_dec_min_limit[9]_i_2_n_0 ,\four_dec_min_limit[9]_i_3_n_0 ,\four_dec_min_limit[9]_i_4_n_0 ,\four_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\four_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\four_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\four_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\four_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\four_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\four_inc_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[7]),
        .O(\four_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[5]),
        .O(\four_inc_max_limit[8]_i_3_n_0 ));
  FDRE \four_inc_max_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[10]),
        .Q(four_inc_max_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \four_inc_max_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[11]),
        .Q(four_inc_max_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_inc_max_limit_reg[11]_i_1 
       (.CI(\four_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\four_inc_max_limit_reg[11]_i_1_n_2 ,\four_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10],1'b0}),
        .O({\NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],four_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\four_inc_max_limit[11]_i_2_n_0 ,\four_inc_max_limit[11]_i_3_n_0 ,device_temp_init[9]}));
  FDRE \four_inc_max_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[2]),
        .Q(four_inc_max_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \four_inc_max_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[3]),
        .Q(four_inc_max_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \four_inc_max_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[4]),
        .Q(four_inc_max_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\four_inc_max_limit_reg[4]_i_1_n_0 ,\four_inc_max_limit_reg[4]_i_1_n_1 ,\four_inc_max_limit_reg[4]_i_1_n_2 ,\four_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI(device_temp_init[4:1]),
        .O({four_inc_max_limit_nxt[4:2],two_dec_max_limit_nxt[1]}),
        .S({\four_inc_max_limit[4]_i_2_n_0 ,\four_inc_max_limit[4]_i_3_n_0 ,\four_inc_max_limit[4]_i_4_n_0 ,\four_inc_max_limit[4]_i_5_n_0 }));
  FDRE \four_inc_max_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[5]),
        .Q(four_inc_max_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \four_inc_max_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[6]),
        .Q(four_inc_max_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \four_inc_max_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[7]),
        .Q(four_inc_max_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \four_inc_max_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[8]),
        .Q(four_inc_max_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_inc_max_limit_reg[8]_i_1 
       (.CI(\four_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\four_inc_max_limit_reg[8]_i_1_n_0 ,\four_inc_max_limit_reg[8]_i_1_n_1 ,\four_inc_max_limit_reg[8]_i_1_n_2 ,\four_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[7],1'b0,device_temp_init[5]}),
        .O(four_inc_max_limit_nxt[8:5]),
        .S({device_temp_init[8],\four_inc_max_limit[8]_i_2_n_0 ,device_temp_init[6],\four_inc_max_limit[8]_i_3_n_0 }));
  FDRE \four_inc_max_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[9]),
        .Q(four_inc_max_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_2 
       (.I0(pi_f_dec_reg_0),
        .I1(pi_f_inc_reg_0),
        .I2(\gen_byte_sel_div2.byte_sel_cnt_reg[1] ),
        .I3(pi_fine_dly_dec_done),
        .I4(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ),
        .O(pi_f_dec_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \neutral_max_limit[1]_i_1 
       (.I0(device_temp_init[0]),
        .I1(device_temp_init[1]),
        .O(\neutral_max_limit[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\neutral_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_3 
       (.I0(device_temp_init[2]),
        .O(\neutral_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_4 
       (.I0(device_temp_init[1]),
        .O(\neutral_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[8]_i_2 
       (.I0(device_temp_init[6]),
        .O(\neutral_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[8]_i_3 
       (.I0(device_temp_init[5]),
        .O(\neutral_max_limit[8]_i_3_n_0 ));
  FDRE \neutral_max_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[10]),
        .Q(neutral_max_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \neutral_max_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[11]),
        .Q(neutral_max_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_max_limit_reg[11]_i_1 
       (.CI(\neutral_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\neutral_max_limit_reg[11]_i_1_n_2 ,\neutral_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED [3],neutral_max_limit_nxt[11:9]}),
        .S({1'b0,device_temp_init[11:9]}));
  FDRE \neutral_max_limit_reg[1] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\neutral_max_limit[1]_i_1_n_0 ),
        .Q(neutral_max_limit[1]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \neutral_max_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[2]),
        .Q(neutral_max_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \neutral_max_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[3]),
        .Q(neutral_max_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \neutral_max_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[4]),
        .Q(neutral_max_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\neutral_max_limit_reg[4]_i_1_n_0 ,\neutral_max_limit_reg[4]_i_1_n_1 ,\neutral_max_limit_reg[4]_i_1_n_2 ,\neutral_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4],1'b0,device_temp_init[2:1]}),
        .O({neutral_max_limit_nxt[4:2],\NLW_neutral_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\neutral_max_limit[4]_i_2_n_0 ,device_temp_init[3],\neutral_max_limit[4]_i_3_n_0 ,\neutral_max_limit[4]_i_4_n_0 }));
  FDRE \neutral_max_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[5]),
        .Q(neutral_max_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \neutral_max_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[6]),
        .Q(neutral_max_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \neutral_max_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[7]),
        .Q(neutral_max_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \neutral_max_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[8]),
        .Q(neutral_max_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_max_limit_reg[8]_i_1 
       (.CI(\neutral_max_limit_reg[4]_i_1_n_0 ),
        .CO({\neutral_max_limit_reg[8]_i_1_n_0 ,\neutral_max_limit_reg[8]_i_1_n_1 ,\neutral_max_limit_reg[8]_i_1_n_2 ,\neutral_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[6:5]}),
        .O(neutral_max_limit_nxt[8:5]),
        .S({device_temp_init[8:7],\neutral_max_limit[8]_i_2_n_0 ,\neutral_max_limit[8]_i_3_n_0 }));
  FDRE \neutral_max_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[9]),
        .Q(neutral_max_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[11]_i_2 
       (.I0(one_inc_max_limit[11]),
        .O(\neutral_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[11]_i_3 
       (.I0(one_inc_max_limit[10]),
        .O(\neutral_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_2 
       (.I0(one_inc_max_limit[5]),
        .O(\neutral_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_3 
       (.I0(one_inc_max_limit[4]),
        .O(\neutral_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_4 
       (.I0(one_inc_max_limit[3]),
        .O(\neutral_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_2 
       (.I0(one_inc_max_limit[9]),
        .O(\neutral_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_3 
       (.I0(one_inc_max_limit[8]),
        .O(\neutral_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_4 
       (.I0(one_inc_max_limit[7]),
        .O(\neutral_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_5 
       (.I0(one_inc_max_limit[6]),
        .O(\neutral_min_limit[9]_i_5_n_0 ));
  FDRE \neutral_min_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[10]),
        .Q(neutral_min_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \neutral_min_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[11]),
        .Q(neutral_min_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_min_limit_reg[11]_i_1 
       (.CI(\neutral_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\neutral_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_inc_max_limit[10]}),
        .O({\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],neutral_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\neutral_min_limit[11]_i_2_n_0 ,\neutral_min_limit[11]_i_3_n_0 }));
  FDRE \neutral_min_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[2]),
        .Q(neutral_min_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \neutral_min_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[3]),
        .Q(neutral_min_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \neutral_min_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[4]),
        .Q(neutral_min_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \neutral_min_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[5]),
        .Q(neutral_min_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\neutral_min_limit_reg[5]_i_1_n_0 ,\neutral_min_limit_reg[5]_i_1_n_1 ,\neutral_min_limit_reg[5]_i_1_n_2 ,\neutral_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({one_inc_max_limit[5:3],1'b0}),
        .O(neutral_min_limit_nxt[5:2]),
        .S({\neutral_min_limit[5]_i_2_n_0 ,\neutral_min_limit[5]_i_3_n_0 ,\neutral_min_limit[5]_i_4_n_0 ,one_inc_max_limit[2]}));
  FDRE \neutral_min_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[6]),
        .Q(neutral_min_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \neutral_min_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[7]),
        .Q(neutral_min_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \neutral_min_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[8]),
        .Q(neutral_min_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \neutral_min_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[9]),
        .Q(neutral_min_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_min_limit_reg[9]_i_1 
       (.CI(\neutral_min_limit_reg[5]_i_1_n_0 ),
        .CO({\neutral_min_limit_reg[9]_i_1_n_0 ,\neutral_min_limit_reg[9]_i_1_n_1 ,\neutral_min_limit_reg[9]_i_1_n_2 ,\neutral_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(one_inc_max_limit[9:6]),
        .O(neutral_min_limit_nxt[9:6]),
        .S({\neutral_min_limit[9]_i_2_n_0 ,\neutral_min_limit[9]_i_3_n_0 ,\neutral_min_limit[9]_i_4_n_0 ,\neutral_min_limit[9]_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \one_dec_max_limit[1]_i_1 
       (.I0(device_temp_init[1]),
        .I1(device_temp_init[0]),
        .O(\one_dec_max_limit[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[4]_i_2 
       (.I0(device_temp_init[2]),
        .O(\one_dec_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\one_dec_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[6]),
        .O(\one_dec_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[5]),
        .O(\one_dec_max_limit[8]_i_4_n_0 ));
  FDRE \one_dec_max_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[10]),
        .Q(one_dec_max_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_dec_max_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[11]),
        .Q(one_dec_max_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_max_limit_reg[11]_i_1 
       (.CI(\one_dec_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\one_dec_max_limit_reg[11]_i_1_n_2 ,\one_dec_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED [3],one_dec_max_limit_nxt[11:9]}),
        .S({1'b0,device_temp_init[11:9]}));
  FDRE \one_dec_max_limit_reg[1] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\one_dec_max_limit[1]_i_1_n_0 ),
        .Q(one_dec_max_limit[1]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_dec_max_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[2]),
        .Q(one_dec_max_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_dec_max_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[3]),
        .Q(one_dec_max_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_dec_max_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[4]),
        .Q(one_dec_max_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\one_dec_max_limit_reg[4]_i_1_n_0 ,\one_dec_max_limit_reg[4]_i_1_n_1 ,\one_dec_max_limit_reg[4]_i_1_n_2 ,\one_dec_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,1'b0,device_temp_init[2],1'b0}),
        .O({one_dec_max_limit_nxt[4:2],\NLW_one_dec_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({device_temp_init[4:3],\one_dec_max_limit[4]_i_2_n_0 ,device_temp_init[1]}));
  FDRE \one_dec_max_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[5]),
        .Q(one_dec_max_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_dec_max_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[6]),
        .Q(one_dec_max_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_dec_max_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[7]),
        .Q(one_dec_max_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_dec_max_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[8]),
        .Q(one_dec_max_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_max_limit_reg[8]_i_1 
       (.CI(\one_dec_max_limit_reg[4]_i_1_n_0 ),
        .CO({\one_dec_max_limit_reg[8]_i_1_n_0 ,\one_dec_max_limit_reg[8]_i_1_n_1 ,\one_dec_max_limit_reg[8]_i_1_n_2 ,\one_dec_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8],1'b0,device_temp_init[6:5]}),
        .O(one_dec_max_limit_nxt[8:5]),
        .S({\one_dec_max_limit[8]_i_2_n_0 ,device_temp_init[7],\one_dec_max_limit[8]_i_3_n_0 ,\one_dec_max_limit[8]_i_4_n_0 }));
  FDRE \one_dec_max_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[9]),
        .Q(one_dec_max_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[11]_i_2 
       (.I0(neutral_max_limit[11]),
        .O(\one_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[11]_i_3 
       (.I0(neutral_max_limit[10]),
        .O(\one_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_2 
       (.I0(neutral_max_limit[5]),
        .O(\one_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_3 
       (.I0(neutral_max_limit[4]),
        .O(\one_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_4 
       (.I0(neutral_max_limit[3]),
        .O(\one_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_2 
       (.I0(neutral_max_limit[9]),
        .O(\one_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_3 
       (.I0(neutral_max_limit[8]),
        .O(\one_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_4 
       (.I0(neutral_max_limit[7]),
        .O(\one_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_5 
       (.I0(neutral_max_limit[6]),
        .O(\one_dec_min_limit[9]_i_5_n_0 ));
  FDRE \one_dec_min_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[10]),
        .Q(one_dec_min_limit[10]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \one_dec_min_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[11]),
        .Q(one_dec_min_limit[11]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_min_limit_reg[11]_i_1 
       (.CI(\one_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\one_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,neutral_max_limit[10]}),
        .O({\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\one_dec_min_limit[11]_i_2_n_0 ,\one_dec_min_limit[11]_i_3_n_0 }));
  FDRE \one_dec_min_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[2]),
        .Q(one_dec_min_limit[2]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \one_dec_min_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[3]),
        .Q(one_dec_min_limit[3]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \one_dec_min_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[4]),
        .Q(one_dec_min_limit[4]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \one_dec_min_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[5]),
        .Q(one_dec_min_limit[5]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\one_dec_min_limit_reg[5]_i_1_n_0 ,\one_dec_min_limit_reg[5]_i_1_n_1 ,\one_dec_min_limit_reg[5]_i_1_n_2 ,\one_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({neutral_max_limit[5:3],1'b0}),
        .O(one_dec_min_limit_nxt[5:2]),
        .S({\one_dec_min_limit[5]_i_2_n_0 ,\one_dec_min_limit[5]_i_3_n_0 ,\one_dec_min_limit[5]_i_4_n_0 ,neutral_max_limit[2]}));
  FDRE \one_dec_min_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[6]),
        .Q(one_dec_min_limit[6]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \one_dec_min_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[7]),
        .Q(one_dec_min_limit[7]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \one_dec_min_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[8]),
        .Q(one_dec_min_limit[8]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \one_dec_min_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[9]),
        .Q(one_dec_min_limit[9]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_min_limit_reg[9]_i_1 
       (.CI(\one_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\one_dec_min_limit_reg[9]_i_1_n_0 ,\one_dec_min_limit_reg[9]_i_1_n_1 ,\one_dec_min_limit_reg[9]_i_1_n_2 ,\one_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(neutral_max_limit[9:6]),
        .O(one_dec_min_limit_nxt[9:6]),
        .S({\one_dec_min_limit[9]_i_2_n_0 ,\one_dec_min_limit[9]_i_3_n_0 ,\one_dec_min_limit[9]_i_4_n_0 ,\one_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\one_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\one_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\one_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[3]),
        .O(\one_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\one_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\one_inc_max_limit[8]_i_3_n_0 ));
  FDRE \one_inc_max_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[10]),
        .Q(one_inc_max_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_inc_max_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[11]),
        .Q(one_inc_max_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_max_limit_reg[11]_i_1 
       (.CI(\one_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\one_inc_max_limit_reg[11]_i_1_n_2 ,\one_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10:9]}),
        .O({\NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],one_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\one_inc_max_limit[11]_i_2_n_0 ,\one_inc_max_limit[11]_i_3_n_0 ,\one_inc_max_limit[11]_i_4_n_0 }));
  FDRE \one_inc_max_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[2]),
        .Q(one_inc_max_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_inc_max_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[3]),
        .Q(one_inc_max_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_inc_max_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[4]),
        .Q(one_inc_max_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\one_inc_max_limit_reg[4]_i_1_n_0 ,\one_inc_max_limit_reg[4]_i_1_n_1 ,\one_inc_max_limit_reg[4]_i_1_n_2 ,\one_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,device_temp_init[3],1'b0,1'b0}),
        .O({one_inc_max_limit_nxt[4:2],\NLW_one_inc_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({device_temp_init[4],\one_inc_max_limit[4]_i_2_n_0 ,device_temp_init[2:1]}));
  FDRE \one_inc_max_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[5]),
        .Q(one_inc_max_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_inc_max_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[6]),
        .Q(one_inc_max_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_inc_max_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[7]),
        .Q(one_inc_max_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \one_inc_max_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[8]),
        .Q(one_inc_max_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_max_limit_reg[8]_i_1 
       (.CI(\one_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\one_inc_max_limit_reg[8]_i_1_n_0 ,\one_inc_max_limit_reg[8]_i_1_n_1 ,\one_inc_max_limit_reg[8]_i_1_n_2 ,\one_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8:7],1'b0,1'b0}),
        .O(one_inc_max_limit_nxt[8:5]),
        .S({\one_inc_max_limit[8]_i_2_n_0 ,\one_inc_max_limit[8]_i_3_n_0 ,device_temp_init[6:5]}));
  FDRE \one_inc_max_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[9]),
        .Q(one_inc_max_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[11]_i_2 
       (.I0(two_inc_max_limit[11]),
        .O(\one_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[11]_i_3 
       (.I0(two_inc_max_limit[10]),
        .O(\one_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_2 
       (.I0(two_inc_max_limit[5]),
        .O(\one_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_3 
       (.I0(two_inc_max_limit[4]),
        .O(\one_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_4 
       (.I0(two_inc_max_limit[3]),
        .O(\one_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_2 
       (.I0(two_inc_max_limit[9]),
        .O(\one_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_3 
       (.I0(two_inc_max_limit[8]),
        .O(\one_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_4 
       (.I0(two_inc_max_limit[7]),
        .O(\one_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_5 
       (.I0(two_inc_max_limit[6]),
        .O(\one_inc_min_limit[9]_i_5_n_0 ));
  FDRE \one_inc_min_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[10]),
        .Q(one_inc_min_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \one_inc_min_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[11]),
        .Q(one_inc_min_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_min_limit_reg[11]_i_1 
       (.CI(\one_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\one_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_inc_max_limit[10]}),
        .O({\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\one_inc_min_limit[11]_i_2_n_0 ,\one_inc_min_limit[11]_i_3_n_0 }));
  FDRE \one_inc_min_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[2]),
        .Q(one_inc_min_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \one_inc_min_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[3]),
        .Q(one_inc_min_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \one_inc_min_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[4]),
        .Q(one_inc_min_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \one_inc_min_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[5]),
        .Q(one_inc_min_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\one_inc_min_limit_reg[5]_i_1_n_0 ,\one_inc_min_limit_reg[5]_i_1_n_1 ,\one_inc_min_limit_reg[5]_i_1_n_2 ,\one_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({two_inc_max_limit[5:3],1'b0}),
        .O(one_inc_min_limit_nxt[5:2]),
        .S({\one_inc_min_limit[5]_i_2_n_0 ,\one_inc_min_limit[5]_i_3_n_0 ,\one_inc_min_limit[5]_i_4_n_0 ,two_inc_max_limit[2]}));
  FDRE \one_inc_min_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[6]),
        .Q(one_inc_min_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \one_inc_min_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[7]),
        .Q(one_inc_min_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \one_inc_min_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[8]),
        .Q(one_inc_min_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \one_inc_min_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[9]),
        .Q(one_inc_min_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_min_limit_reg[9]_i_1 
       (.CI(\one_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\one_inc_min_limit_reg[9]_i_1_n_0 ,\one_inc_min_limit_reg[9]_i_1_n_1 ,\one_inc_min_limit_reg[9]_i_1_n_2 ,\one_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(two_inc_max_limit[9:6]),
        .O(one_inc_min_limit_nxt[9:6]),
        .S({\one_inc_min_limit[9]_i_2_n_0 ,\one_inc_min_limit[9]_i_3_n_0 ,\one_inc_min_limit[9]_i_4_n_0 ,\one_inc_min_limit[9]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h8A88)) 
    pi_f_dec_i_1
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(\tempmon_state[10]_i_5_n_0 ),
        .I2(pi_f_dec_i_2_n_0),
        .I3(update_temp_102),
        .O(pi_f_dec_nxt));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    pi_f_dec_i_2
       (.I0(tempmon_state[3]),
        .I1(temp_cmp_three_inc_max_102),
        .I2(temp_cmp_two_inc_max_102),
        .I3(tempmon_state[4]),
        .I4(temp_cmp_one_inc_max_102),
        .I5(tempmon_state[5]),
        .O(pi_f_dec_i_2_n_0));
  FDRE pi_f_dec_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(pi_f_dec_nxt),
        .Q(pi_f_dec_reg_0),
        .R(pi_f_dec_reg_3));
  LUT6 #(
    .INIT(64'hFFF7555500000000)) 
    pi_f_inc_i_1
       (.I0(pi_f_inc_i_2_n_0),
        .I1(pi_f_inc_i_3_n_0),
        .I2(pi_f_inc_i_4_n_0),
        .I3(pi_f_inc_i_5_n_0),
        .I4(update_temp_102),
        .I5(\tempmon_state[10]_i_6_n_0 ),
        .O(pi_f_inc_nxt));
  LUT6 #(
    .INIT(64'h00FFF7FFF7FFF7FF)) 
    pi_f_inc_i_2
       (.I0(temp_cmp_one_inc_min_102),
        .I1(tempmon_state[5]),
        .I2(temp_cmp_one_inc_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_four_dec_min_102),
        .I5(tempmon_state[10]),
        .O(pi_f_inc_i_2_n_0));
  LUT6 #(
    .INIT(64'hF7000000F777F777)) 
    pi_f_inc_i_3
       (.I0(tempmon_state[8]),
        .I1(temp_cmp_two_dec_min_102),
        .I2(temp_cmp_two_dec_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_one_dec_max_102),
        .I5(pi_f_inc_i_6_n_0),
        .O(pi_f_inc_i_3_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    pi_f_inc_i_4
       (.I0(temp_cmp_three_inc_max_102),
        .I1(tempmon_state[3]),
        .I2(temp_cmp_three_inc_min_102),
        .I3(temp_cmp_two_inc_max_102),
        .I4(tempmon_state[4]),
        .I5(temp_cmp_two_inc_min_102),
        .O(pi_f_inc_i_4_n_0));
  LUT6 #(
    .INIT(64'h0808FF88FF08FF88)) 
    pi_f_inc_i_5
       (.I0(tempmon_state[9]),
        .I1(temp_cmp_three_dec_min_102),
        .I2(temp_cmp_three_dec_max_102),
        .I3(pi_f_inc_i_7_n_0),
        .I4(update_temp_102),
        .I5(temp_cmp_neutral_max_102),
        .O(pi_f_inc_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    pi_f_inc_i_6
       (.I0(tempmon_state[7]),
        .I1(temp_cmp_one_dec_min_102),
        .O(pi_f_inc_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pi_f_inc_i_7
       (.I0(tempmon_state[6]),
        .I1(temp_cmp_neutral_min_102),
        .O(pi_f_inc_i_7_n_0));
  FDRE pi_f_inc_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(pi_f_inc_nxt),
        .Q(pi_f_inc_reg_0),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_10
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(four_dec_min_limit[1]),
        .O(temp_cmp_four_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_11
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(four_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_four_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_12
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(four_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_four_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_13
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(four_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_four_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_14
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(four_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_four_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_3
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(four_dec_min_limit[11]),
        .O(temp_cmp_four_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_4
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(four_dec_min_limit[9]),
        .O(temp_cmp_four_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_5
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(four_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_four_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_6
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(four_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_four_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_7
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(four_dec_min_limit[7]),
        .O(temp_cmp_four_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_8
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(four_dec_min_limit[5]),
        .O(temp_cmp_four_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_9
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(four_dec_min_limit[3]),
        .O(temp_cmp_four_dec_min_102_i_9_n_0));
  FDRE temp_cmp_four_dec_min_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_four_dec_min_101),
        .Q(temp_cmp_four_dec_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_four_dec_min_102_reg_i_1
       (.CI(temp_cmp_four_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_dec_min_101,temp_cmp_four_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_four_dec_min_102_i_3_n_0,temp_cmp_four_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_four_dec_min_102_i_5_n_0,temp_cmp_four_dec_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_four_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_four_dec_min_102_reg_i_2_n_0,temp_cmp_four_dec_min_102_reg_i_2_n_1,temp_cmp_four_dec_min_102_reg_i_2_n_2,temp_cmp_four_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_four_dec_min_102_i_7_n_0,temp_cmp_four_dec_min_102_i_8_n_0,temp_cmp_four_dec_min_102_i_9_n_0,temp_cmp_four_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_four_dec_min_102_i_11_n_0,temp_cmp_four_dec_min_102_i_12_n_0,temp_cmp_four_dec_min_102_i_13_n_0,temp_cmp_four_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_four_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(four_inc_max_limit[7]),
        .O(temp_cmp_four_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(four_inc_max_limit[5]),
        .O(temp_cmp_four_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(four_inc_max_limit[3]),
        .O(temp_cmp_four_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(temp_cmp_four_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(four_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_four_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(four_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_four_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(four_inc_max_limit[11]),
        .O(temp_cmp_four_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(four_inc_max_limit[9]),
        .O(temp_cmp_four_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(four_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_four_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(four_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_four_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(four_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_four_inc_max_102_i_9_n_0));
  FDRE temp_cmp_four_inc_max_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_four_inc_max_101),
        .Q(temp_cmp_four_inc_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_four_inc_max_102_reg_i_1
       (.CI(temp_cmp_four_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_inc_max_101,temp_cmp_four_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_four_inc_max_102_i_3_n_0,temp_cmp_four_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_four_inc_max_102_i_5_n_0,temp_cmp_four_inc_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_four_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_four_inc_max_102_reg_i_2_n_0,temp_cmp_four_inc_max_102_reg_i_2_n_1,temp_cmp_four_inc_max_102_reg_i_2_n_2,temp_cmp_four_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_four_inc_max_102_i_7_n_0,temp_cmp_four_inc_max_102_i_8_n_0,temp_cmp_four_inc_max_102_i_9_n_0,temp_cmp_four_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_four_inc_max_102_i_11_n_0,temp_cmp_four_inc_max_102_i_12_n_0,temp_cmp_four_inc_max_102_i_13_n_0,temp_cmp_four_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_neutral_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_max_limit[7]),
        .O(temp_cmp_neutral_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_max_limit[5]),
        .O(temp_cmp_neutral_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_max_limit[3]),
        .O(temp_cmp_neutral_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(temp_cmp_neutral_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(neutral_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_neutral_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(neutral_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_neutral_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_max_limit[11]),
        .O(temp_cmp_neutral_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_max_limit[9]),
        .O(temp_cmp_neutral_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(neutral_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_neutral_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(neutral_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_neutral_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(neutral_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_neutral_max_102_i_9_n_0));
  FDRE temp_cmp_neutral_max_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_neutral_max_101),
        .Q(temp_cmp_neutral_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_neutral_max_102_reg_i_1
       (.CI(temp_cmp_neutral_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_max_101,temp_cmp_neutral_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_neutral_max_102_i_3_n_0,temp_cmp_neutral_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_neutral_max_102_i_5_n_0,temp_cmp_neutral_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_neutral_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_neutral_max_102_reg_i_2_n_0,temp_cmp_neutral_max_102_reg_i_2_n_1,temp_cmp_neutral_max_102_reg_i_2_n_2,temp_cmp_neutral_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_neutral_max_102_i_7_n_0,temp_cmp_neutral_max_102_i_8_n_0,temp_cmp_neutral_max_102_i_9_n_0,temp_cmp_neutral_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_neutral_max_102_i_11_n_0,temp_cmp_neutral_max_102_i_12_n_0,temp_cmp_neutral_max_102_i_13_n_0,temp_cmp_neutral_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(temp_cmp_neutral_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_11
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(neutral_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_neutral_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_12
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(neutral_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_neutral_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_13
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(neutral_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_neutral_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_neutral_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_3
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_min_limit[11]),
        .O(temp_cmp_neutral_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_4
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_min_limit[9]),
        .O(temp_cmp_neutral_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_5
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(neutral_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_neutral_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_6
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(neutral_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_neutral_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_7
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_min_limit[7]),
        .O(temp_cmp_neutral_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_8
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_min_limit[5]),
        .O(temp_cmp_neutral_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_9
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_min_limit[3]),
        .O(temp_cmp_neutral_min_102_i_9_n_0));
  FDRE temp_cmp_neutral_min_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_neutral_min_101),
        .Q(temp_cmp_neutral_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_neutral_min_102_reg_i_1
       (.CI(temp_cmp_neutral_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_min_101,temp_cmp_neutral_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_neutral_min_102_i_3_n_0,temp_cmp_neutral_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_neutral_min_102_i_5_n_0,temp_cmp_neutral_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_neutral_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_neutral_min_102_reg_i_2_n_0,temp_cmp_neutral_min_102_reg_i_2_n_1,temp_cmp_neutral_min_102_reg_i_2_n_2,temp_cmp_neutral_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_neutral_min_102_i_7_n_0,temp_cmp_neutral_min_102_i_8_n_0,temp_cmp_neutral_min_102_i_9_n_0,temp_cmp_neutral_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_neutral_min_102_i_11_n_0,temp_cmp_neutral_min_102_i_12_n_0,temp_cmp_neutral_min_102_i_13_n_0,temp_cmp_neutral_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_max_limit[7]),
        .O(temp_cmp_one_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_max_limit[5]),
        .O(temp_cmp_one_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_max_limit[3]),
        .O(temp_cmp_one_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(temp_cmp_one_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(one_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(one_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_max_limit[11]),
        .O(temp_cmp_one_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_max_limit[9]),
        .O(temp_cmp_one_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(one_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(one_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(one_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_dec_max_102_i_9_n_0));
  FDRE temp_cmp_one_dec_max_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_one_dec_max_101),
        .Q(temp_cmp_one_dec_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_dec_max_102_reg_i_1
       (.CI(temp_cmp_one_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_max_101,temp_cmp_one_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_dec_max_102_i_3_n_0,temp_cmp_one_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_dec_max_102_i_5_n_0,temp_cmp_one_dec_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_dec_max_102_reg_i_2_n_0,temp_cmp_one_dec_max_102_reg_i_2_n_1,temp_cmp_one_dec_max_102_reg_i_2_n_2,temp_cmp_one_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_one_dec_max_102_i_7_n_0,temp_cmp_one_dec_max_102_i_8_n_0,temp_cmp_one_dec_max_102_i_9_n_0,temp_cmp_one_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_dec_max_102_i_11_n_0,temp_cmp_one_dec_max_102_i_12_n_0,temp_cmp_one_dec_max_102_i_13_n_0,temp_cmp_one_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(temp_cmp_one_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_11
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_12
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_13
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_3
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_min_limit[11]),
        .O(temp_cmp_one_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_4
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_min_limit[9]),
        .O(temp_cmp_one_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_5
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_6
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_7
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_min_limit[7]),
        .O(temp_cmp_one_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_8
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_min_limit[5]),
        .O(temp_cmp_one_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_9
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_min_limit[3]),
        .O(temp_cmp_one_dec_min_102_i_9_n_0));
  FDRE temp_cmp_one_dec_min_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_one_dec_min_101),
        .Q(temp_cmp_one_dec_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_dec_min_102_reg_i_1
       (.CI(temp_cmp_one_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_min_101,temp_cmp_one_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_dec_min_102_i_3_n_0,temp_cmp_one_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_dec_min_102_i_5_n_0,temp_cmp_one_dec_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_dec_min_102_reg_i_2_n_0,temp_cmp_one_dec_min_102_reg_i_2_n_1,temp_cmp_one_dec_min_102_reg_i_2_n_2,temp_cmp_one_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_one_dec_min_102_i_7_n_0,temp_cmp_one_dec_min_102_i_8_n_0,temp_cmp_one_dec_min_102_i_9_n_0,temp_cmp_one_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_dec_min_102_i_11_n_0,temp_cmp_one_dec_min_102_i_12_n_0,temp_cmp_one_dec_min_102_i_13_n_0,temp_cmp_one_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_max_limit[7]),
        .O(temp_cmp_one_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_max_limit[5]),
        .O(temp_cmp_one_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_max_limit[3]),
        .O(temp_cmp_one_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(temp_cmp_one_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(one_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(one_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_max_limit[11]),
        .O(temp_cmp_one_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_max_limit[9]),
        .O(temp_cmp_one_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(one_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(one_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(one_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_inc_max_102_i_9_n_0));
  FDRE temp_cmp_one_inc_max_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_one_inc_max_101),
        .Q(temp_cmp_one_inc_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_inc_max_102_reg_i_1
       (.CI(temp_cmp_one_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_max_101,temp_cmp_one_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_inc_max_102_i_3_n_0,temp_cmp_one_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_inc_max_102_i_5_n_0,temp_cmp_one_inc_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_inc_max_102_reg_i_2_n_0,temp_cmp_one_inc_max_102_reg_i_2_n_1,temp_cmp_one_inc_max_102_reg_i_2_n_2,temp_cmp_one_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_one_inc_max_102_i_7_n_0,temp_cmp_one_inc_max_102_i_8_n_0,temp_cmp_one_inc_max_102_i_9_n_0,temp_cmp_one_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_inc_max_102_i_11_n_0,temp_cmp_one_inc_max_102_i_12_n_0,temp_cmp_one_inc_max_102_i_13_n_0,temp_cmp_one_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(temp_cmp_one_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_11
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_12
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_13
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_3
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_min_limit[11]),
        .O(temp_cmp_one_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_4
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_min_limit[9]),
        .O(temp_cmp_one_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_5
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_6
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_7
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_min_limit[7]),
        .O(temp_cmp_one_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_8
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_min_limit[5]),
        .O(temp_cmp_one_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_9
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_min_limit[3]),
        .O(temp_cmp_one_inc_min_102_i_9_n_0));
  FDRE temp_cmp_one_inc_min_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_one_inc_min_101),
        .Q(temp_cmp_one_inc_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_inc_min_102_reg_i_1
       (.CI(temp_cmp_one_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_min_101,temp_cmp_one_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_inc_min_102_i_3_n_0,temp_cmp_one_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_inc_min_102_i_5_n_0,temp_cmp_one_inc_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_inc_min_102_reg_i_2_n_0,temp_cmp_one_inc_min_102_reg_i_2_n_1,temp_cmp_one_inc_min_102_reg_i_2_n_2,temp_cmp_one_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_one_inc_min_102_i_7_n_0,temp_cmp_one_inc_min_102_i_8_n_0,temp_cmp_one_inc_min_102_i_9_n_0,temp_cmp_one_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_inc_min_102_i_11_n_0,temp_cmp_one_inc_min_102_i_12_n_0,temp_cmp_one_inc_min_102_i_13_n_0,temp_cmp_one_inc_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(three_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_max_limit[7]),
        .O(temp_cmp_three_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_max_limit[5]),
        .O(temp_cmp_three_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_max_limit[3]),
        .O(temp_cmp_three_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_max_limit[1]),
        .O(temp_cmp_three_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(three_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(three_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_max_limit[11]),
        .O(temp_cmp_three_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_max_limit[9]),
        .O(temp_cmp_three_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(three_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(three_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(three_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_dec_max_102_i_9_n_0));
  FDRE temp_cmp_three_dec_max_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_three_dec_max_101),
        .Q(temp_cmp_three_dec_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_dec_max_102_reg_i_1
       (.CI(temp_cmp_three_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_max_101,temp_cmp_three_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_dec_max_102_i_3_n_0,temp_cmp_three_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_dec_max_102_i_5_n_0,temp_cmp_three_dec_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_dec_max_102_reg_i_2_n_0,temp_cmp_three_dec_max_102_reg_i_2_n_1,temp_cmp_three_dec_max_102_reg_i_2_n_2,temp_cmp_three_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_three_dec_max_102_i_7_n_0,temp_cmp_three_dec_max_102_i_8_n_0,temp_cmp_three_dec_max_102_i_9_n_0,temp_cmp_three_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_dec_max_102_i_11_n_0,temp_cmp_three_dec_max_102_i_12_n_0,temp_cmp_three_dec_max_102_i_13_n_0,temp_cmp_three_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_min_limit[1]),
        .O(temp_cmp_three_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_11
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_12
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_13
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_3
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_min_limit[11]),
        .O(temp_cmp_three_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_4
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_min_limit[9]),
        .O(temp_cmp_three_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_5
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_6
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_7
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_min_limit[7]),
        .O(temp_cmp_three_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_8
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_min_limit[5]),
        .O(temp_cmp_three_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_9
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_min_limit[3]),
        .O(temp_cmp_three_dec_min_102_i_9_n_0));
  FDRE temp_cmp_three_dec_min_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_three_dec_min_101),
        .Q(temp_cmp_three_dec_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_dec_min_102_reg_i_1
       (.CI(temp_cmp_three_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_min_101,temp_cmp_three_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_dec_min_102_i_3_n_0,temp_cmp_three_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_dec_min_102_i_5_n_0,temp_cmp_three_dec_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_dec_min_102_reg_i_2_n_0,temp_cmp_three_dec_min_102_reg_i_2_n_1,temp_cmp_three_dec_min_102_reg_i_2_n_2,temp_cmp_three_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_three_dec_min_102_i_7_n_0,temp_cmp_three_dec_min_102_i_8_n_0,temp_cmp_three_dec_min_102_i_9_n_0,temp_cmp_three_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_dec_min_102_i_11_n_0,temp_cmp_three_dec_min_102_i_12_n_0,temp_cmp_three_dec_min_102_i_13_n_0,temp_cmp_three_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_max_limit[7]),
        .O(temp_cmp_three_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_max_limit[5]),
        .O(temp_cmp_three_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_max_limit[3]),
        .O(temp_cmp_three_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(temp_cmp_three_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(three_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(three_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_max_limit[11]),
        .O(temp_cmp_three_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_max_limit[9]),
        .O(temp_cmp_three_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(three_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(three_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(three_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_inc_max_102_i_9_n_0));
  FDRE temp_cmp_three_inc_max_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_three_inc_max_101),
        .Q(temp_cmp_three_inc_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_inc_max_102_reg_i_1
       (.CI(temp_cmp_three_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_max_101,temp_cmp_three_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_inc_max_102_i_3_n_0,temp_cmp_three_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_inc_max_102_i_5_n_0,temp_cmp_three_inc_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_inc_max_102_reg_i_2_n_0,temp_cmp_three_inc_max_102_reg_i_2_n_1,temp_cmp_three_inc_max_102_reg_i_2_n_2,temp_cmp_three_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_three_inc_max_102_i_7_n_0,temp_cmp_three_inc_max_102_i_8_n_0,temp_cmp_three_inc_max_102_i_9_n_0,temp_cmp_three_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_inc_max_102_i_11_n_0,temp_cmp_three_inc_max_102_i_12_n_0,temp_cmp_three_inc_max_102_i_13_n_0,temp_cmp_three_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(temp_cmp_three_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_11
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_12
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_13
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_3
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_min_limit[11]),
        .O(temp_cmp_three_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_4
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_min_limit[9]),
        .O(temp_cmp_three_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_5
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_6
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_7
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_min_limit[7]),
        .O(temp_cmp_three_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_8
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_min_limit[5]),
        .O(temp_cmp_three_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_9
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_min_limit[3]),
        .O(temp_cmp_three_inc_min_102_i_9_n_0));
  FDRE temp_cmp_three_inc_min_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_three_inc_min_101),
        .Q(temp_cmp_three_inc_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_inc_min_102_reg_i_1
       (.CI(temp_cmp_three_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_min_101,temp_cmp_three_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_inc_min_102_i_3_n_0,temp_cmp_three_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_inc_min_102_i_5_n_0,temp_cmp_three_inc_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_inc_min_102_reg_i_2_n_0,temp_cmp_three_inc_min_102_reg_i_2_n_1,temp_cmp_three_inc_min_102_reg_i_2_n_2,temp_cmp_three_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_three_inc_min_102_i_7_n_0,temp_cmp_three_inc_min_102_i_8_n_0,temp_cmp_three_inc_min_102_i_9_n_0,temp_cmp_three_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_inc_min_102_i_11_n_0,temp_cmp_three_inc_min_102_i_12_n_0,temp_cmp_three_inc_min_102_i_13_n_0,temp_cmp_three_inc_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(two_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_max_limit[7]),
        .O(temp_cmp_two_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_max_limit[5]),
        .O(temp_cmp_two_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_max_limit[3]),
        .O(temp_cmp_two_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(two_dec_max_limit[1]),
        .O(temp_cmp_two_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(two_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(two_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_max_limit[11]),
        .O(temp_cmp_two_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_max_limit[9]),
        .O(temp_cmp_two_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(two_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(two_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(two_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_dec_max_102_i_9_n_0));
  FDRE temp_cmp_two_dec_max_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_two_dec_max_101),
        .Q(temp_cmp_two_dec_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_dec_max_102_reg_i_1
       (.CI(temp_cmp_two_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_max_101,temp_cmp_two_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_dec_max_102_i_3_n_0,temp_cmp_two_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_dec_max_102_i_5_n_0,temp_cmp_two_dec_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_dec_max_102_reg_i_2_n_0,temp_cmp_two_dec_max_102_reg_i_2_n_1,temp_cmp_two_dec_max_102_reg_i_2_n_2,temp_cmp_two_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_two_dec_max_102_i_7_n_0,temp_cmp_two_dec_max_102_i_8_n_0,temp_cmp_two_dec_max_102_i_9_n_0,temp_cmp_two_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_dec_max_102_i_11_n_0,temp_cmp_two_dec_max_102_i_12_n_0,temp_cmp_two_dec_max_102_i_13_n_0,temp_cmp_two_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(temp_cmp_two_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_11
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_12
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_13
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_3
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_min_limit[11]),
        .O(temp_cmp_two_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_4
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_min_limit[9]),
        .O(temp_cmp_two_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_5
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_6
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_7
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_min_limit[7]),
        .O(temp_cmp_two_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_8
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_min_limit[5]),
        .O(temp_cmp_two_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_9
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_min_limit[3]),
        .O(temp_cmp_two_dec_min_102_i_9_n_0));
  FDRE temp_cmp_two_dec_min_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_two_dec_min_101),
        .Q(temp_cmp_two_dec_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_dec_min_102_reg_i_1
       (.CI(temp_cmp_two_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_min_101,temp_cmp_two_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_dec_min_102_i_3_n_0,temp_cmp_two_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_dec_min_102_i_5_n_0,temp_cmp_two_dec_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_dec_min_102_reg_i_2_n_0,temp_cmp_two_dec_min_102_reg_i_2_n_1,temp_cmp_two_dec_min_102_reg_i_2_n_2,temp_cmp_two_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_two_dec_min_102_i_7_n_0,temp_cmp_two_dec_min_102_i_8_n_0,temp_cmp_two_dec_min_102_i_9_n_0,temp_cmp_two_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_dec_min_102_i_11_n_0,temp_cmp_two_dec_min_102_i_12_n_0,temp_cmp_two_dec_min_102_i_13_n_0,temp_cmp_two_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_max_limit[7]),
        .O(temp_cmp_two_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_max_limit[5]),
        .O(temp_cmp_two_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_max_limit[3]),
        .O(temp_cmp_two_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(temp_cmp_two_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(two_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(two_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_max_limit[11]),
        .O(temp_cmp_two_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_max_limit[9]),
        .O(temp_cmp_two_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(two_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(two_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(two_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_inc_max_102_i_9_n_0));
  FDRE temp_cmp_two_inc_max_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_two_inc_max_101),
        .Q(temp_cmp_two_inc_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_inc_max_102_reg_i_1
       (.CI(temp_cmp_two_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_max_101,temp_cmp_two_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_inc_max_102_i_3_n_0,temp_cmp_two_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_inc_max_102_i_5_n_0,temp_cmp_two_inc_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_inc_max_102_reg_i_2_n_0,temp_cmp_two_inc_max_102_reg_i_2_n_1,temp_cmp_two_inc_max_102_reg_i_2_n_2,temp_cmp_two_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_two_inc_max_102_i_7_n_0,temp_cmp_two_inc_max_102_i_8_n_0,temp_cmp_two_inc_max_102_i_9_n_0,temp_cmp_two_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_inc_max_102_i_11_n_0,temp_cmp_two_inc_max_102_i_12_n_0,temp_cmp_two_inc_max_102_i_13_n_0,temp_cmp_two_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(temp_cmp_two_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_11
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_12
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_13
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_3
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_min_limit[11]),
        .O(temp_cmp_two_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_4
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_min_limit[9]),
        .O(temp_cmp_two_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_5
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_6
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_7
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_min_limit[7]),
        .O(temp_cmp_two_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_8
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_min_limit[5]),
        .O(temp_cmp_two_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_9
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_min_limit[3]),
        .O(temp_cmp_two_inc_min_102_i_9_n_0));
  FDRE temp_cmp_two_inc_min_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(temp_cmp_two_inc_min_101),
        .Q(temp_cmp_two_inc_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_inc_min_102_reg_i_1
       (.CI(temp_cmp_two_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_min_101,temp_cmp_two_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_inc_min_102_i_3_n_0,temp_cmp_two_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_inc_min_102_i_5_n_0,temp_cmp_two_inc_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_inc_min_102_reg_i_2_n_0,temp_cmp_two_inc_min_102_reg_i_2_n_1,temp_cmp_two_inc_min_102_reg_i_2_n_2,temp_cmp_two_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_two_inc_min_102_i_7_n_0,temp_cmp_two_inc_min_102_i_8_n_0,temp_cmp_two_inc_min_102_i_9_n_0,temp_cmp_two_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_inc_min_102_i_11_n_0,temp_cmp_two_inc_min_102_i_12_n_0,temp_cmp_two_inc_min_102_i_13_n_0,temp_cmp_two_inc_min_102_i_14_n_0}));
  FDRE tempmon_init_complete_reg
       (.C(pi_f_dec_reg_2),
        .CE(tempmon_state_init),
        .D(tempmon_state_init),
        .Q(tempmon_init_complete),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE tempmon_sample_en_101_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(tempmon_sample_en),
        .Q(tempmon_sample_en_101),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE tempmon_sample_en_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(tempmon_sample_en_101),
        .Q(tempmon_sample_en_102),
        .R(pi_f_dec_reg_3));
  LUT1 #(
    .INIT(2'h1)) 
    \tempmon_state[0]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .O(tempmon_state_nxt[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC444)) 
    \tempmon_state[10]_i_1 
       (.I0(\tempmon_state[10]_i_3_n_0 ),
        .I1(update_temp_102),
        .I2(temp_cmp_four_dec_min_102),
        .I3(tempmon_state[10]),
        .I4(\tempmon_state[10]_i_4_n_0 ),
        .I5(\tempmon_state[10]_i_5_n_0 ),
        .O(\tempmon_state[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \tempmon_state[10]_i_10 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[1]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[4]),
        .O(\tempmon_state[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \tempmon_state[10]_i_11 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[1]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[4]),
        .O(\tempmon_state[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \tempmon_state[10]_i_12 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[9]),
        .I5(tempmon_state[10]),
        .O(\tempmon_state[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \tempmon_state[10]_i_13 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[9]),
        .I5(tempmon_state[10]),
        .O(\tempmon_state[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tempmon_state[10]_i_14 
       (.I0(temp_cmp_two_dec_min_102),
        .I1(tempmon_state[8]),
        .I2(temp_cmp_three_inc_min_102),
        .I3(tempmon_state[3]),
        .O(\tempmon_state[10]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tempmon_state[10]_i_15 
       (.I0(temp_cmp_two_dec_max_102),
        .I1(update_temp_102),
        .I2(tempmon_state[8]),
        .O(\tempmon_state[10]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \tempmon_state[10]_i_2 
       (.I0(update_temp_102),
        .I1(temp_cmp_three_dec_max_102),
        .I2(tempmon_state[9]),
        .I3(\tempmon_state[10]_i_6_n_0 ),
        .O(tempmon_state_nxt[10]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \tempmon_state[10]_i_3 
       (.I0(pi_f_dec_i_2_n_0),
        .I1(\tempmon_state[10]_i_7_n_0 ),
        .I2(temp_cmp_one_dec_min_102),
        .I3(tempmon_state[7]),
        .I4(temp_cmp_three_dec_min_102),
        .I5(tempmon_state[9]),
        .O(\tempmon_state[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFEFEFEF)) 
    \tempmon_state[10]_i_4 
       (.I0(\tempmon_state[10]_i_8_n_0 ),
        .I1(tempmon_state[1]),
        .I2(\tempmon_state[10]_i_6_n_0 ),
        .I3(tempmon_state[0]),
        .I4(\calib_zero_inputs_reg[0] ),
        .O(\tempmon_state[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEAAAEAAAEAAA)) 
    \tempmon_state[10]_i_5 
       (.I0(\tempmon_state[10]_i_9_n_0 ),
        .I1(tempmon_state[6]),
        .I2(temp_cmp_neutral_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[7]),
        .I5(temp_cmp_one_dec_max_102),
        .O(\tempmon_state[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0012)) 
    \tempmon_state[10]_i_6 
       (.I0(\tempmon_state[10]_i_10_n_0 ),
        .I1(\tempmon_state[10]_i_11_n_0 ),
        .I2(\tempmon_state[10]_i_12_n_0 ),
        .I3(\tempmon_state[10]_i_13_n_0 ),
        .O(\tempmon_state[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \tempmon_state[10]_i_7 
       (.I0(tempmon_state[4]),
        .I1(temp_cmp_two_inc_min_102),
        .I2(tempmon_state[6]),
        .I3(temp_cmp_neutral_min_102),
        .I4(\tempmon_state[10]_i_14_n_0 ),
        .O(\tempmon_state[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tempmon_state[10]_i_8 
       (.I0(temp_cmp_one_inc_min_102),
        .I1(tempmon_state[5]),
        .I2(update_temp_102),
        .O(\tempmon_state[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F0F0F8F8F0F0)) 
    \tempmon_state[10]_i_9 
       (.I0(tempmon_state[2]),
        .I1(temp_cmp_four_inc_max_102),
        .I2(\tempmon_state[10]_i_15_n_0 ),
        .I3(tempmon_state[9]),
        .I4(update_temp_102),
        .I5(temp_cmp_three_dec_max_102),
        .O(\tempmon_state[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tempmon_state[1]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(tempmon_state[0]),
        .O(tempmon_state_nxt[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    \tempmon_state[2]_i_1 
       (.I0(temp_cmp_three_inc_max_102),
        .I1(update_temp_102),
        .I2(tempmon_state[3]),
        .I3(\tempmon_state[10]_i_6_n_0 ),
        .O(tempmon_state_nxt[2]));
  LUT5 #(
    .INIT(32'h8AAA8888)) 
    \tempmon_state[3]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(tempmon_state[2]),
        .I2(temp_cmp_two_inc_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[4]),
        .O(tempmon_state_nxt[3]));
  LUT6 #(
    .INIT(64'h8080F000F080F000)) 
    \tempmon_state[4]_i_1 
       (.I0(temp_cmp_three_inc_max_102),
        .I1(tempmon_state[3]),
        .I2(\tempmon_state[10]_i_6_n_0 ),
        .I3(tempmon_state[5]),
        .I4(update_temp_102),
        .I5(temp_cmp_one_inc_max_102),
        .O(tempmon_state_nxt[4]));
  LUT6 #(
    .INIT(64'h8080F000F080F000)) 
    \tempmon_state[5]_i_1 
       (.I0(temp_cmp_two_inc_max_102),
        .I1(tempmon_state[4]),
        .I2(\tempmon_state[10]_i_6_n_0 ),
        .I3(tempmon_state[6]),
        .I4(update_temp_102),
        .I5(temp_cmp_neutral_max_102),
        .O(tempmon_state_nxt[5]));
  LUT6 #(
    .INIT(64'hFFFF0000BFA00000)) 
    \tempmon_state[6]_i_1 
       (.I0(\tempmon_state[6]_i_2_n_0 ),
        .I1(temp_cmp_one_dec_max_102),
        .I2(update_temp_102),
        .I3(tempmon_state[7]),
        .I4(\tempmon_state[10]_i_6_n_0 ),
        .I5(tempmon_state[1]),
        .O(tempmon_state_nxt[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tempmon_state[6]_i_2 
       (.I0(temp_cmp_one_inc_max_102),
        .I1(tempmon_state[5]),
        .O(\tempmon_state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80AAAAAA80008000)) 
    \tempmon_state[7]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(tempmon_state[6]),
        .I2(temp_cmp_neutral_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_two_dec_max_102),
        .I5(tempmon_state[8]),
        .O(tempmon_state_nxt[7]));
  LUT6 #(
    .INIT(64'h8080F080F000F000)) 
    \tempmon_state[8]_i_1 
       (.I0(tempmon_state[7]),
        .I1(temp_cmp_one_dec_max_102),
        .I2(\tempmon_state[10]_i_6_n_0 ),
        .I3(tempmon_state[9]),
        .I4(temp_cmp_three_dec_max_102),
        .I5(update_temp_102),
        .O(tempmon_state_nxt[8]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \tempmon_state[9]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(temp_cmp_two_dec_max_102),
        .I2(update_temp_102),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[10]),
        .O(tempmon_state_nxt[9]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDSE \tempmon_state_reg[0] 
       (.C(pi_f_dec_reg_2),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[0]),
        .Q(tempmon_state[0]),
        .S(\four_dec_min_limit_reg[0]_0 [1]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[10]),
        .Q(tempmon_state[10]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[1] 
       (.C(pi_f_dec_reg_2),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[1]),
        .Q(tempmon_state[1]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[2]),
        .Q(tempmon_state[2]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[3]),
        .Q(tempmon_state[3]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[4]),
        .Q(tempmon_state[4]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[5]),
        .Q(tempmon_state[5]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[6]),
        .Q(tempmon_state[6]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[7]),
        .Q(tempmon_state[7]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[8]),
        .Q(tempmon_state[8]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[9]),
        .Q(tempmon_state[9]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \three_dec_max_limit[0]_i_1 
       (.I0(p_0_in),
        .I1(device_temp_init[0]),
        .O(\three_dec_max_limit[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[10]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[11]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[9]),
        .O(\three_dec_max_limit[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[1]_i_1 
       (.I0(\three_inc_max_limit_reg[4]_i_1_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[2]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[3]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[4]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_4 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[5]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[6]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[7]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[8]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_4 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[8]),
        .O(\three_dec_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\three_dec_max_limit[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[9]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[9]_i_1_n_0 ));
  FDRE \three_dec_max_limit_reg[0] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\three_dec_max_limit[0]_i_1_n_0 ),
        .Q(three_dec_max_limit[0]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \three_dec_max_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\three_dec_max_limit[10]_i_1_n_0 ),
        .Q(three_dec_max_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \three_dec_max_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\three_dec_max_limit[11]_i_1_n_0 ),
        .Q(three_dec_max_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  CARRY4 \three_dec_max_limit_reg[11]_i_2 
       (.CI(\three_dec_max_limit_reg[8]_i_2_n_0 ),
        .CO({p_0_in,\NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED [2],\three_dec_max_limit_reg[11]_i_2_n_2 ,\three_dec_max_limit_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[9]}),
        .O({\NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED [3],\three_dec_max_limit_reg[11]_i_2_n_5 ,\three_dec_max_limit_reg[11]_i_2_n_6 ,\three_dec_max_limit_reg[11]_i_2_n_7 }),
        .S({1'b1,device_temp_init[11:10],\three_dec_max_limit[11]_i_3_n_0 }));
  FDRE \three_dec_max_limit_reg[1] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\three_dec_max_limit[1]_i_1_n_0 ),
        .Q(three_dec_max_limit[1]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \three_dec_max_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\three_dec_max_limit[2]_i_1_n_0 ),
        .Q(three_dec_max_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \three_dec_max_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\three_dec_max_limit[3]_i_1_n_0 ),
        .Q(three_dec_max_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \three_dec_max_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\three_dec_max_limit[4]_i_1_n_0 ),
        .Q(three_dec_max_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  CARRY4 \three_dec_max_limit_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\three_dec_max_limit_reg[4]_i_2_n_0 ,\three_dec_max_limit_reg[4]_i_2_n_1 ,\three_dec_max_limit_reg[4]_i_2_n_2 ,\three_dec_max_limit_reg[4]_i_2_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\three_dec_max_limit_reg[4]_i_2_n_4 ,\three_dec_max_limit_reg[4]_i_2_n_5 ,\three_dec_max_limit_reg[4]_i_2_n_6 ,\NLW_three_dec_max_limit_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S(device_temp_init[4:1]));
  FDRE \three_dec_max_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\three_dec_max_limit[5]_i_1_n_0 ),
        .Q(three_dec_max_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \three_dec_max_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\three_dec_max_limit[6]_i_1_n_0 ),
        .Q(three_dec_max_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \three_dec_max_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\three_dec_max_limit[7]_i_1_n_0 ),
        .Q(three_dec_max_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \three_dec_max_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\three_dec_max_limit[8]_i_1_n_0 ),
        .Q(three_dec_max_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  CARRY4 \three_dec_max_limit_reg[8]_i_2 
       (.CI(\three_dec_max_limit_reg[4]_i_2_n_0 ),
        .CO({\three_dec_max_limit_reg[8]_i_2_n_0 ,\three_dec_max_limit_reg[8]_i_2_n_1 ,\three_dec_max_limit_reg[8]_i_2_n_2 ,\three_dec_max_limit_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8],1'b0,device_temp_init[6],1'b0}),
        .O({\three_dec_max_limit_reg[8]_i_2_n_4 ,\three_dec_max_limit_reg[8]_i_2_n_5 ,\three_dec_max_limit_reg[8]_i_2_n_6 ,\three_dec_max_limit_reg[8]_i_2_n_7 }),
        .S({\three_dec_max_limit[8]_i_3_n_0 ,device_temp_init[7],\three_dec_max_limit[8]_i_4_n_0 ,device_temp_init[5]}));
  FDRE \three_dec_max_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\three_dec_max_limit[9]_i_1_n_0 ),
        .Q(three_dec_max_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[11]_i_2 
       (.I0(two_dec_max_limit[11]),
        .O(\three_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[11]_i_3 
       (.I0(two_dec_max_limit[10]),
        .O(\three_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_2 
       (.I0(two_dec_max_limit[5]),
        .O(\three_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_3 
       (.I0(two_dec_max_limit[4]),
        .O(\three_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_4 
       (.I0(two_dec_max_limit[3]),
        .O(\three_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_2 
       (.I0(two_dec_max_limit[9]),
        .O(\three_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_3 
       (.I0(two_dec_max_limit[8]),
        .O(\three_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_4 
       (.I0(two_dec_max_limit[7]),
        .O(\three_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_5 
       (.I0(two_dec_max_limit[6]),
        .O(\three_dec_min_limit[9]_i_5_n_0 ));
  FDRE \three_dec_min_limit_reg[0] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit[0]),
        .Q(three_dec_min_limit[0]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \three_dec_min_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[10]),
        .Q(three_dec_min_limit[10]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \three_dec_min_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[11]),
        .Q(three_dec_min_limit[11]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_dec_min_limit_reg[11]_i_1 
       (.CI(\three_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\three_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_dec_max_limit[10]}),
        .O({\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\three_dec_min_limit[11]_i_2_n_0 ,\three_dec_min_limit[11]_i_3_n_0 }));
  FDRE \three_dec_min_limit_reg[1] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit[1]),
        .Q(three_dec_min_limit[1]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \three_dec_min_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[2]),
        .Q(three_dec_min_limit[2]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \three_dec_min_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[3]),
        .Q(three_dec_min_limit[3]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \three_dec_min_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[4]),
        .Q(three_dec_min_limit[4]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \three_dec_min_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[5]),
        .Q(three_dec_min_limit[5]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\three_dec_min_limit_reg[5]_i_1_n_0 ,\three_dec_min_limit_reg[5]_i_1_n_1 ,\three_dec_min_limit_reg[5]_i_1_n_2 ,\three_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({two_dec_max_limit[5:3],1'b0}),
        .O(three_dec_min_limit_nxt[5:2]),
        .S({\three_dec_min_limit[5]_i_2_n_0 ,\three_dec_min_limit[5]_i_3_n_0 ,\three_dec_min_limit[5]_i_4_n_0 ,two_dec_max_limit[2]}));
  FDRE \three_dec_min_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[6]),
        .Q(three_dec_min_limit[6]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \three_dec_min_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[7]),
        .Q(three_dec_min_limit[7]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \three_dec_min_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[8]),
        .Q(three_dec_min_limit[8]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  FDRE \three_dec_min_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[9]),
        .Q(three_dec_min_limit[9]),
        .R(\one_dec_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_dec_min_limit_reg[9]_i_1 
       (.CI(\three_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\three_dec_min_limit_reg[9]_i_1_n_0 ,\three_dec_min_limit_reg[9]_i_1_n_1 ,\three_dec_min_limit_reg[9]_i_1_n_2 ,\three_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(two_dec_max_limit[9:6]),
        .O(three_dec_min_limit_nxt[9:6]),
        .S({\three_dec_min_limit[9]_i_2_n_0 ,\three_dec_min_limit[9]_i_3_n_0 ,\three_dec_min_limit[9]_i_4_n_0 ,\three_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\three_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\three_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[3]),
        .O(\three_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[2]),
        .O(\three_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\three_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\three_inc_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[5]),
        .O(\three_inc_max_limit[8]_i_4_n_0 ));
  FDRE \three_inc_max_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[10]),
        .Q(three_inc_max_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \three_inc_max_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[11]),
        .Q(three_inc_max_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_max_limit_reg[11]_i_1 
       (.CI(\three_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\three_inc_max_limit_reg[11]_i_1_n_2 ,\three_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10],1'b0}),
        .O({\NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],three_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\three_inc_max_limit[11]_i_2_n_0 ,\three_inc_max_limit[11]_i_3_n_0 ,device_temp_init[9]}));
  FDRE \three_inc_max_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[2]),
        .Q(three_inc_max_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \three_inc_max_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[3]),
        .Q(three_inc_max_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \three_inc_max_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[4]),
        .Q(three_inc_max_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\three_inc_max_limit_reg[4]_i_1_n_0 ,\three_inc_max_limit_reg[4]_i_1_n_1 ,\three_inc_max_limit_reg[4]_i_1_n_2 ,\three_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,device_temp_init[3:2],1'b0}),
        .O({three_inc_max_limit_nxt[4:2],\three_inc_max_limit_reg[4]_i_1_n_7 }),
        .S({device_temp_init[4],\three_inc_max_limit[4]_i_2_n_0 ,\three_inc_max_limit[4]_i_3_n_0 ,device_temp_init[1]}));
  FDRE \three_inc_max_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[5]),
        .Q(three_inc_max_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \three_inc_max_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[6]),
        .Q(three_inc_max_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \three_inc_max_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[7]),
        .Q(three_inc_max_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  FDRE \three_inc_max_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[8]),
        .Q(three_inc_max_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_max_limit_reg[8]_i_1 
       (.CI(\three_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\three_inc_max_limit_reg[8]_i_1_n_0 ,\three_inc_max_limit_reg[8]_i_1_n_1 ,\three_inc_max_limit_reg[8]_i_1_n_2 ,\three_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8:7],1'b0,device_temp_init[5]}),
        .O(three_inc_max_limit_nxt[8:5]),
        .S({\three_inc_max_limit[8]_i_2_n_0 ,\three_inc_max_limit[8]_i_3_n_0 ,device_temp_init[6],\three_inc_max_limit[8]_i_4_n_0 }));
  FDRE \three_inc_max_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[9]),
        .Q(three_inc_max_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[11]_i_2 
       (.I0(four_inc_max_limit[11]),
        .O(\three_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[11]_i_3 
       (.I0(four_inc_max_limit[10]),
        .O(\three_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_2 
       (.I0(four_inc_max_limit[5]),
        .O(\three_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_3 
       (.I0(four_inc_max_limit[4]),
        .O(\three_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_4 
       (.I0(four_inc_max_limit[3]),
        .O(\three_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_2 
       (.I0(four_inc_max_limit[9]),
        .O(\three_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_3 
       (.I0(four_inc_max_limit[8]),
        .O(\three_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_4 
       (.I0(four_inc_max_limit[7]),
        .O(\three_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_5 
       (.I0(four_inc_max_limit[6]),
        .O(\three_inc_min_limit[9]_i_5_n_0 ));
  FDRE \three_inc_min_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[10]),
        .Q(three_inc_min_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \three_inc_min_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[11]),
        .Q(three_inc_min_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_min_limit_reg[11]_i_1 
       (.CI(\three_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\three_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,four_inc_max_limit[10]}),
        .O({\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\three_inc_min_limit[11]_i_2_n_0 ,\three_inc_min_limit[11]_i_3_n_0 }));
  FDRE \three_inc_min_limit_reg[1] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(neutral_max_limit[1]),
        .Q(three_inc_min_limit[1]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \three_inc_min_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[2]),
        .Q(three_inc_min_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \three_inc_min_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[3]),
        .Q(three_inc_min_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \three_inc_min_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[4]),
        .Q(three_inc_min_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \three_inc_min_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[5]),
        .Q(three_inc_min_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\three_inc_min_limit_reg[5]_i_1_n_0 ,\three_inc_min_limit_reg[5]_i_1_n_1 ,\three_inc_min_limit_reg[5]_i_1_n_2 ,\three_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({four_inc_max_limit[5:3],1'b0}),
        .O(three_inc_min_limit_nxt[5:2]),
        .S({\three_inc_min_limit[5]_i_2_n_0 ,\three_inc_min_limit[5]_i_3_n_0 ,\three_inc_min_limit[5]_i_4_n_0 ,four_inc_max_limit[2]}));
  FDRE \three_inc_min_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[6]),
        .Q(three_inc_min_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \three_inc_min_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[7]),
        .Q(three_inc_min_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \three_inc_min_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[8]),
        .Q(three_inc_min_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \three_inc_min_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[9]),
        .Q(three_inc_min_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_min_limit_reg[9]_i_1 
       (.CI(\three_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\three_inc_min_limit_reg[9]_i_1_n_0 ,\three_inc_min_limit_reg[9]_i_1_n_1 ,\three_inc_min_limit_reg[9]_i_1_n_2 ,\three_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(four_inc_max_limit[9:6]),
        .O(three_inc_min_limit_nxt[9:6]),
        .S({\three_inc_min_limit[9]_i_2_n_0 ,\three_inc_min_limit[9]_i_3_n_0 ,\three_inc_min_limit[9]_i_4_n_0 ,\three_inc_min_limit[9]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[0]_i_1 
       (.I0(device_temp_init[0]),
        .O(\two_dec_max_limit[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[11]_i_2 
       (.I0(device_temp_init[9]),
        .O(\two_dec_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\two_dec_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[4]_i_3 
       (.I0(device_temp_init[1]),
        .O(\two_dec_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[8]_i_2 
       (.I0(device_temp_init[6]),
        .O(\two_dec_max_limit[8]_i_2_n_0 ));
  FDRE \two_dec_max_limit_reg[0] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(\two_dec_max_limit[0]_i_1_n_0 ),
        .Q(two_dec_max_limit[0]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \two_dec_max_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[10]),
        .Q(two_dec_max_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \two_dec_max_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[11]),
        .Q(two_dec_max_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_max_limit_reg[11]_i_1 
       (.CI(\two_dec_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\two_dec_max_limit_reg[11]_i_1_n_2 ,\two_dec_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[9]}),
        .O({\NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED [3],two_dec_max_limit_nxt[11:9]}),
        .S({1'b0,device_temp_init[11:10],\two_dec_max_limit[11]_i_2_n_0 }));
  FDRE \two_dec_max_limit_reg[1] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[1]),
        .Q(two_dec_max_limit[1]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \two_dec_max_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[2]),
        .Q(two_dec_max_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \two_dec_max_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[3]),
        .Q(two_dec_max_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \two_dec_max_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[4]),
        .Q(two_dec_max_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\two_dec_max_limit_reg[4]_i_1_n_0 ,\two_dec_max_limit_reg[4]_i_1_n_1 ,\two_dec_max_limit_reg[4]_i_1_n_2 ,\two_dec_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4],1'b0,1'b0,device_temp_init[1]}),
        .O({two_dec_max_limit_nxt[4:2],\NLW_two_dec_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\two_dec_max_limit[4]_i_2_n_0 ,device_temp_init[3:2],\two_dec_max_limit[4]_i_3_n_0 }));
  FDRE \two_dec_max_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[5]),
        .Q(two_dec_max_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \two_dec_max_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[6]),
        .Q(two_dec_max_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \two_dec_max_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[7]),
        .Q(two_dec_max_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  FDRE \two_dec_max_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[8]),
        .Q(two_dec_max_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_max_limit_reg[8]_i_1 
       (.CI(\two_dec_max_limit_reg[4]_i_1_n_0 ),
        .CO({\two_dec_max_limit_reg[8]_i_1_n_0 ,\two_dec_max_limit_reg[8]_i_1_n_1 ,\two_dec_max_limit_reg[8]_i_1_n_2 ,\two_dec_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[6],1'b0}),
        .O(two_dec_max_limit_nxt[8:5]),
        .S({device_temp_init[8:7],\two_dec_max_limit[8]_i_2_n_0 ,device_temp_init[5]}));
  FDRE \two_dec_max_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[9]),
        .Q(two_dec_max_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[11]_i_2 
       (.I0(one_dec_max_limit[11]),
        .O(\two_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[11]_i_3 
       (.I0(one_dec_max_limit[10]),
        .O(\two_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_2 
       (.I0(one_dec_max_limit[5]),
        .O(\two_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_3 
       (.I0(one_dec_max_limit[4]),
        .O(\two_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_4 
       (.I0(one_dec_max_limit[3]),
        .O(\two_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_2 
       (.I0(one_dec_max_limit[9]),
        .O(\two_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_3 
       (.I0(one_dec_max_limit[8]),
        .O(\two_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_4 
       (.I0(one_dec_max_limit[7]),
        .O(\two_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_5 
       (.I0(one_dec_max_limit[6]),
        .O(\two_dec_min_limit[9]_i_5_n_0 ));
  FDRE \two_dec_min_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[10]),
        .Q(two_dec_min_limit[10]),
        .R(pi_f_dec_reg_3));
  FDRE \two_dec_min_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[11]),
        .Q(two_dec_min_limit[11]),
        .R(pi_f_dec_reg_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_min_limit_reg[11]_i_1 
       (.CI(\two_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\two_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_dec_max_limit[10]}),
        .O({\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\two_dec_min_limit[11]_i_2_n_0 ,\two_dec_min_limit[11]_i_3_n_0 }));
  FDRE \two_dec_min_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[2]),
        .Q(two_dec_min_limit[2]),
        .R(pi_f_dec_reg_3));
  FDRE \two_dec_min_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[3]),
        .Q(two_dec_min_limit[3]),
        .R(pi_f_dec_reg_3));
  FDRE \two_dec_min_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[4]),
        .Q(two_dec_min_limit[4]),
        .R(pi_f_dec_reg_3));
  FDRE \two_dec_min_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[5]),
        .Q(two_dec_min_limit[5]),
        .R(pi_f_dec_reg_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\two_dec_min_limit_reg[5]_i_1_n_0 ,\two_dec_min_limit_reg[5]_i_1_n_1 ,\two_dec_min_limit_reg[5]_i_1_n_2 ,\two_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({one_dec_max_limit[5:3],1'b0}),
        .O(two_dec_min_limit_nxt[5:2]),
        .S({\two_dec_min_limit[5]_i_2_n_0 ,\two_dec_min_limit[5]_i_3_n_0 ,\two_dec_min_limit[5]_i_4_n_0 ,one_dec_max_limit[2]}));
  FDRE \two_dec_min_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[6]),
        .Q(two_dec_min_limit[6]),
        .R(pi_f_dec_reg_3));
  FDRE \two_dec_min_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[7]),
        .Q(two_dec_min_limit[7]),
        .R(pi_f_dec_reg_3));
  FDRE \two_dec_min_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[8]),
        .Q(two_dec_min_limit[8]),
        .R(pi_f_dec_reg_3));
  FDRE \two_dec_min_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[9]),
        .Q(two_dec_min_limit[9]),
        .R(pi_f_dec_reg_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_min_limit_reg[9]_i_1 
       (.CI(\two_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\two_dec_min_limit_reg[9]_i_1_n_0 ,\two_dec_min_limit_reg[9]_i_1_n_1 ,\two_dec_min_limit_reg[9]_i_1_n_2 ,\two_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(one_dec_max_limit[9:6]),
        .O(two_dec_min_limit_nxt[9:6]),
        .S({\two_dec_min_limit[9]_i_2_n_0 ,\two_dec_min_limit[9]_i_3_n_0 ,\two_dec_min_limit[9]_i_4_n_0 ,\two_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\two_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\two_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\two_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\two_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\two_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[1]),
        .O(\two_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[7]),
        .O(\two_inc_max_limit[8]_i_2_n_0 ));
  FDRE \two_inc_max_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[10]),
        .Q(two_inc_max_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \two_inc_max_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[11]),
        .Q(two_inc_max_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_max_limit_reg[11]_i_1 
       (.CI(\two_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\two_inc_max_limit_reg[11]_i_1_n_2 ,\two_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10:9]}),
        .O({\NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],two_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\two_inc_max_limit[11]_i_2_n_0 ,\two_inc_max_limit[11]_i_3_n_0 ,\two_inc_max_limit[11]_i_4_n_0 }));
  FDRE \two_inc_max_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[2]),
        .Q(two_inc_max_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \two_inc_max_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[3]),
        .Q(two_inc_max_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \two_inc_max_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[4]),
        .Q(two_inc_max_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\two_inc_max_limit_reg[4]_i_1_n_0 ,\two_inc_max_limit_reg[4]_i_1_n_1 ,\two_inc_max_limit_reg[4]_i_1_n_2 ,\two_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4:3],1'b0,device_temp_init[1]}),
        .O({two_inc_max_limit_nxt[4:2],\NLW_two_inc_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\two_inc_max_limit[4]_i_2_n_0 ,\two_inc_max_limit[4]_i_3_n_0 ,device_temp_init[2],\two_inc_max_limit[4]_i_4_n_0 }));
  FDRE \two_inc_max_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[5]),
        .Q(two_inc_max_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \two_inc_max_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[6]),
        .Q(two_inc_max_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \two_inc_max_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[7]),
        .Q(two_inc_max_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  FDRE \two_inc_max_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[8]),
        .Q(two_inc_max_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_max_limit_reg[8]_i_1 
       (.CI(\two_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\two_inc_max_limit_reg[8]_i_1_n_0 ,\two_inc_max_limit_reg[8]_i_1_n_1 ,\two_inc_max_limit_reg[8]_i_1_n_2 ,\two_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[7],1'b0,1'b0}),
        .O(two_inc_max_limit_nxt[8:5]),
        .S({device_temp_init[8],\two_inc_max_limit[8]_i_2_n_0 ,device_temp_init[6:5]}));
  FDRE \two_inc_max_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[9]),
        .Q(two_inc_max_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[11]_i_2 
       (.I0(three_inc_max_limit[11]),
        .O(\two_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[11]_i_3 
       (.I0(three_inc_max_limit[10]),
        .O(\two_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_2 
       (.I0(three_inc_max_limit[5]),
        .O(\two_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_3 
       (.I0(three_inc_max_limit[4]),
        .O(\two_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_4 
       (.I0(three_inc_max_limit[3]),
        .O(\two_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_2 
       (.I0(three_inc_max_limit[9]),
        .O(\two_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_3 
       (.I0(three_inc_max_limit[8]),
        .O(\two_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_4 
       (.I0(three_inc_max_limit[7]),
        .O(\two_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_5 
       (.I0(three_inc_max_limit[6]),
        .O(\two_inc_min_limit[9]_i_5_n_0 ));
  FDRE \two_inc_min_limit_reg[10] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[10]),
        .Q(two_inc_min_limit[10]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \two_inc_min_limit_reg[11] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[11]),
        .Q(two_inc_min_limit[11]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_min_limit_reg[11]_i_1 
       (.CI(\two_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\two_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_inc_max_limit[10]}),
        .O({\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\two_inc_min_limit[11]_i_2_n_0 ,\two_inc_min_limit[11]_i_3_n_0 }));
  FDRE \two_inc_min_limit_reg[1] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(one_dec_max_limit[1]),
        .Q(two_inc_min_limit[1]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \two_inc_min_limit_reg[2] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[2]),
        .Q(two_inc_min_limit[2]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \two_inc_min_limit_reg[3] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[3]),
        .Q(two_inc_min_limit[3]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \two_inc_min_limit_reg[4] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[4]),
        .Q(two_inc_min_limit[4]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \two_inc_min_limit_reg[5] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[5]),
        .Q(two_inc_min_limit[5]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\two_inc_min_limit_reg[5]_i_1_n_0 ,\two_inc_min_limit_reg[5]_i_1_n_1 ,\two_inc_min_limit_reg[5]_i_1_n_2 ,\two_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({three_inc_max_limit[5:3],1'b0}),
        .O(two_inc_min_limit_nxt[5:2]),
        .S({\two_inc_min_limit[5]_i_2_n_0 ,\two_inc_min_limit[5]_i_3_n_0 ,\two_inc_min_limit[5]_i_4_n_0 ,three_inc_max_limit[2]}));
  FDRE \two_inc_min_limit_reg[6] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[6]),
        .Q(two_inc_min_limit[6]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \two_inc_min_limit_reg[7] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[7]),
        .Q(two_inc_min_limit[7]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \two_inc_min_limit_reg[8] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[8]),
        .Q(two_inc_min_limit[8]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  FDRE \two_inc_min_limit_reg[9] 
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[9]),
        .Q(two_inc_min_limit[9]),
        .R(\four_dec_min_limit_reg[0]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_min_limit_reg[9]_i_1 
       (.CI(\two_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\two_inc_min_limit_reg[9]_i_1_n_0 ,\two_inc_min_limit_reg[9]_i_1_n_1 ,\two_inc_min_limit_reg[9]_i_1_n_2 ,\two_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(three_inc_max_limit[9:6]),
        .O(two_inc_min_limit_nxt[9:6]),
        .S({\two_inc_min_limit[9]_i_2_n_0 ,\two_inc_min_limit[9]_i_3_n_0 ,\two_inc_min_limit[9]_i_4_n_0 ,\two_inc_min_limit[9]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h20)) 
    update_temp_101
       (.I0(tempmon_init_complete),
        .I1(tempmon_sample_en_102),
        .I2(tempmon_sample_en_101),
        .O(update_temp_101__0));
  FDRE update_temp_102_reg
       (.C(pi_f_dec_reg_2),
        .CE(1'b1),
        .D(update_temp_101__0),
        .Q(update_temp_102),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_top" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_top
   (out,
    \phaser_in_gen.phaser_in ,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r,
    pi_cnt_dec_reg,
    prbs_rdlvl_done_pulse_reg,
    init_calib_complete,
    init_calib_complete_reg_rep,
    init_calib_complete_reg_rep__5,
    init_complete_r1_timing_reg,
    \write_buffer.wr_buf_out_data_reg[53] ,
    init_calib_complete_reg_rep_0,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    in,
    \en_cnt_div2.wrlvl_odt_reg ,
    rd_data_en,
    \read_fifo.tail_r_reg[0] ,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[3]_1 ,
    wr_en,
    wr_en_2,
    phy_mc_data_full,
    wr_en_3,
    wr_en_4,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ,
    wr_en_5,
    phy_mc_cmd_full,
    phy_dout,
    ddr_ck_out,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    \wr_ptr_timing_reg[3] ,
    CLKB0,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLKB0_6,
    pll_locked,
    in0,
    RST0,
    idle,
    rdlvl_prech_req_reg,
    \samp_edge_cnt1_r_reg[0] ,
    SR,
    \complex_num_reads_dec_reg[1] ,
    \en_cnt_div2.wrlvl_odt_reg_0 ,
    \cnt_pwron_ce_r_reg[9] ,
    tempmon_sample_en,
    \cnt_pwron_r_reg[0] ,
    \tap_inc_wait_cnt_reg[3] ,
    mc_wrdata_en,
    \my_full_reg[3] ,
    Q,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \complex_num_writes_reg[4] ,
    p_0_in,
    \read_fifo.tail_r_reg[4] ,
    \my_empty_reg[0] ,
    \tap_cnt_cpt_r_reg[5] ,
    SS,
    \en_cnt_div2.enable_wrlvl_cnt_reg[3] ,
    D,
    mem_out,
    out_fifo,
    out_fifo_0,
    mc_ras_n,
    out_fifo_1,
    out_fifo_2,
    mc_cas_n,
    out_fifo_3,
    out_fifo_4,
    mc_cmd,
    phy_control_i,
    phy_control_i_0,
    phy_control_i_1,
    phy_control_i_2,
    phy_control_i_3,
    phy_control_i_4,
    mc_odt,
    out_fifo_5,
    out_fifo_6,
    mc_cs_n);
  output [1:0]out;
  output \phaser_in_gen.phaser_in ;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_cnt_dec_reg;
  output prbs_rdlvl_done_pulse_reg;
  output init_calib_complete;
  output init_calib_complete_reg_rep;
  output init_calib_complete_reg_rep__5;
  output init_complete_r1_timing_reg;
  output [35:0]\write_buffer.wr_buf_out_data_reg[53] ;
  output [35:0]init_calib_complete_reg_rep_0;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output [63:0]in;
  output \en_cnt_div2.wrlvl_odt_reg ;
  output rd_data_en;
  output \read_fifo.tail_r_reg[0] ;
  output \wr_ptr_reg[0] ;
  output \wr_ptr_reg[1] ;
  output [3:0]\wr_ptr_reg[3] ;
  output [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output \wr_ptr_reg[0]_0 ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output wr_en;
  output wr_en_2;
  output phy_mc_data_full;
  output wr_en_3;
  output wr_en_4;
  output [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  output wr_en_5;
  output phy_mc_cmd_full;
  output [22:0]phy_dout;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input \wr_ptr_timing_reg[3] ;
  input CLKB0;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLKB0_6;
  input pll_locked;
  input in0;
  input RST0;
  input idle;
  input [1:0]rdlvl_prech_req_reg;
  input \samp_edge_cnt1_r_reg[0] ;
  input [0:0]SR;
  input [0:0]\complex_num_reads_dec_reg[1] ;
  input \en_cnt_div2.wrlvl_odt_reg_0 ;
  input [3:0]\cnt_pwron_ce_r_reg[9] ;
  input tempmon_sample_en;
  input [0:0]\cnt_pwron_r_reg[0] ;
  input \tap_inc_wait_cnt_reg[3] ;
  input mc_wrdata_en;
  input \my_full_reg[3] ;
  input [71:0]Q;
  input [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  input \complex_num_writes_reg[4] ;
  input p_0_in;
  input [0:0]\read_fifo.tail_r_reg[4] ;
  input [0:0]\my_empty_reg[0] ;
  input [0:0]\tap_cnt_cpt_r_reg[5] ;
  input [0:0]SS;
  input \en_cnt_div2.enable_wrlvl_cnt_reg[3] ;
  input [11:0]D;
  input [31:0]mem_out;
  input [35:0]out_fifo;
  input [35:0]out_fifo_0;
  input [1:0]mc_ras_n;
  input [47:0]out_fifo_1;
  input [20:0]out_fifo_2;
  input [1:0]mc_cas_n;
  input [5:0]out_fifo_3;
  input [1:0]out_fifo_4;
  input [1:0]mc_cmd;
  input phy_control_i;
  input phy_control_i_0;
  input phy_control_i_1;
  input phy_control_i_2;
  input phy_control_i_3;
  input phy_control_i_4;
  input [0:0]mc_odt;
  input [1:0]out_fifo_5;
  input [2:0]out_fifo_6;
  input [0:0]mc_cs_n;

  wire CLKB0;
  wire CLKB0_6;
  wire [11:0]D;
  wire [71:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire [0:0]SS;
  wire calib_cmd_wren;
  wire calib_complete;
  wire calib_in_common;
  wire [1:1]calib_sel;
  wire calib_sel0;
  wire \calib_sel[1]_i_1_n_0 ;
  wire calib_wrdata_en;
  wire \calib_zero_ctrl[0]_i_1_n_0 ;
  wire [3:0]\cnt_pwron_ce_r_reg[9] ;
  wire [0:0]\cnt_pwron_r_reg[0] ;
  wire [0:0]\complex_num_reads_dec_reg[1] ;
  wire \complex_num_writes_reg[4] ;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire dqs_po_dec_done;
  wire \en_cnt_div2.enable_wrlvl_cnt_reg[3] ;
  wire \en_cnt_div2.wrlvl_odt_reg ;
  wire \en_cnt_div2.wrlvl_odt_reg_0 ;
  wire freq_refclk;
  wire \gen_byte_sel_div2.calib_in_common_i_1_n_0 ;
  wire [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \genblk24.phy_ctl_pre_fifo_1/wr_en ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \genblk24.phy_ctl_pre_fifo_2/wr_en ;
  wire idelay_inc;
  wire idle;
  wire [63:0]in;
  wire in0;
  wire init_calib_complete;
  wire init_calib_complete_reg_rep;
  wire [35:0]init_calib_complete_reg_rep_0;
  wire init_calib_complete_reg_rep__5;
  wire init_complete_r1_timing_reg;
  wire [1:0]mc_cas_n;
  wire [1:0]mc_cmd;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire mc_wrdata_en;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire [24:4]mux_address;
  wire [0:0]mux_cas_n;
  wire [1:0]mux_cke;
  wire mux_cmd_wren;
  wire [0:0]mux_cs_n;
  wire [0:0]mux_odt;
  wire [0:0]mux_we_n;
  wire mux_wrdata_en;
  wire [0:0]\my_empty_reg[0] ;
  wire \my_full_reg[3] ;
  wire new_cnt_cpt_r_reg;
  wire [1:0]out;
  wire [35:0]out_fifo;
  wire [35:0]out_fifo_0;
  wire [47:0]out_fifo_1;
  wire [20:0]out_fifo_2;
  wire [5:0]out_fifo_3;
  wire [1:0]out_fifo_4;
  wire [1:0]out_fifo_5;
  wire [2:0]out_fifo_6;
  wire p_0_in;
  wire [24:0]p_1_out;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire phy_control_i;
  wire phy_control_i_0;
  wire phy_control_i_1;
  wire phy_control_i_2;
  wire phy_control_i_3;
  wire phy_control_i_4;
  wire [22:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire pi_cnt_dec_reg;
  wire pi_fine_dly_dec_done;
  wire pll_locked;
  wire po_ck_addr_cmd_delay_done;
  wire [0:0]po_stg2_wrcal_cnt;
  wire prbs_rdlvl_done_pulse_reg;
  wire [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  wire rd_data_en;
  wire rd_data_offset_cal_done;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire [1:0]rdlvl_prech_req_reg;
  wire \read_fifo.tail_r_reg[0] ;
  wire [0:0]\read_fifo.tail_r_reg[4] ;
  wire ref_dll_lock;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire sync_pulse;
  wire [0:0]\tap_cnt_cpt_r_reg[5] ;
  wire \tap_inc_wait_cnt_reg[3] ;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_inc;
  wire tempmon_sample_en;
  wire tempmon_sel_pi_incdec;
  wire u_ddr_calib_top_n_2;
  wire u_ddr_calib_top_n_200;
  wire u_ddr_calib_top_n_202;
  wire u_ddr_calib_top_n_204;
  wire u_ddr_calib_top_n_206;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire u_ddr_calib_top_n_22;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire u_ddr_calib_top_n_23;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire u_ddr_calib_top_n_24;
  wire u_ddr_calib_top_n_248;
  wire u_ddr_calib_top_n_249;
  wire u_ddr_calib_top_n_250;
  wire u_ddr_calib_top_n_26;
  wire u_ddr_calib_top_n_264;
  wire u_ddr_calib_top_n_27;
  wire u_ddr_calib_top_n_28;
  wire u_ddr_calib_top_n_29;
  wire u_ddr_calib_top_n_30;
  wire u_ddr_calib_top_n_31;
  wire u_ddr_calib_top_n_32;
  wire u_ddr_calib_top_n_33;
  wire u_ddr_calib_top_n_34;
  wire u_ddr_calib_top_n_35;
  wire u_ddr_calib_top_n_36;
  wire u_ddr_calib_top_n_37;
  wire u_ddr_calib_top_n_38;
  wire u_ddr_calib_top_n_39;
  wire u_ddr_calib_top_n_40;
  wire u_ddr_calib_top_n_41;
  wire u_ddr_calib_top_n_42;
  wire u_ddr_calib_top_n_43;
  wire u_ddr_calib_top_n_44;
  wire u_ddr_calib_top_n_45;
  wire u_ddr_calib_top_n_46;
  wire u_ddr_calib_top_n_47;
  wire u_ddr_calib_top_n_8;
  wire [5:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_val ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ;
  wire [5:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0 ;
  wire [73:16]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ;
  wire [5:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ;
  wire [1:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ;
  wire [1:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ;
  wire [5:0]\u_ddr_mc_phy/pi_counter_read_val_w[0]_0 ;
  wire u_ddr_mc_phy_wrapper_n_221;
  wire u_ddr_mc_phy_wrapper_n_233;
  wire u_ddr_mc_phy_wrapper_n_4;
  wire u_ddr_mc_phy_wrapper_n_5;
  wire u_ddr_mc_phy_wrapper_n_50;
  wire u_ddr_mc_phy_wrapper_n_52;
  wire u_ddr_mc_phy_wrapper_n_53;
  wire u_ddr_mc_phy_wrapper_n_54;
  wire u_ddr_mc_phy_wrapper_n_55;
  wire u_ddr_mc_phy_wrapper_n_56;
  wire u_ddr_mc_phy_wrapper_n_57;
  wire u_ddr_mc_phy_wrapper_n_58;
  wire \u_ddr_phy_init/cnt_pwron_cke_done_r ;
  wire \u_ddr_phy_init/p_121_in ;
  wire [47:47]\u_ddr_phy_init/p_2_out ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire wr_en_5;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire \wr_ptr_timing_reg[3] ;
  wire [35:0]\write_buffer.wr_buf_out_data_reg[53] ;

  LUT6 #(
    .INIT(64'h0404040404040004)) 
    \calib_sel[1]_i_1 
       (.I0(u_ddr_calib_top_n_248),
        .I1(u_ddr_calib_top_n_250),
        .I2(\tap_inc_wait_cnt_reg[3] ),
        .I3(calib_complete),
        .I4(tempmon_pi_f_dec),
        .I5(tempmon_pi_f_inc),
        .O(\calib_sel[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AAAAAAA)) 
    \calib_zero_ctrl[0]_i_1 
       (.I0(dqs_po_dec_done),
        .I1(u_ddr_calib_top_n_264),
        .I2(po_ck_addr_cmd_delay_done),
        .I3(pi_fine_dly_dec_done),
        .I4(rd_data_offset_cal_done),
        .I5(calib_sel0),
        .O(\calib_zero_ctrl[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hFFF0FEF0)) 
    \gen_byte_sel_div2.calib_in_common_i_1 
       (.I0(tempmon_pi_f_inc),
        .I1(tempmon_pi_f_dec),
        .I2(u_ddr_calib_top_n_249),
        .I3(\u_ddr_phy_init/p_2_out ),
        .I4(calib_in_common),
        .O(\gen_byte_sel_div2.calib_in_common_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tempmon_pi_f_en_r_i_1
       (.I0(tempmon_pi_f_inc),
        .I1(tempmon_pi_f_dec),
        .O(tempmon_sel_pi_incdec));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_calib_top u_ddr_calib_top
       (.A_rst_primitives(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ),
        .COUNTERLOADVAL(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_val ),
        .D(D),
        .D0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .E(u_ddr_calib_top_n_200),
        .LD0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ),
        .LD0_0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0 ),
        .PHYCTLWD({p_1_out[24:17],p_1_out[2:0]}),
        .Q(phy_mc_go),
        .SR(SR),
        .SS(SS),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_complete(calib_complete),
        .calib_ctl_wren_reg(\genblk24.phy_ctl_pre_fifo_1/wr_en ),
        .calib_ctl_wren_reg_0(u_ddr_calib_top_n_202),
        .calib_ctl_wren_reg_1(\genblk24.phy_ctl_pre_fifo_2/wr_en ),
        .calib_in_common(calib_in_common),
        .calib_sel(calib_sel),
        .calib_sel0(calib_sel0),
        .\calib_sel_reg[1]_0 (u_ddr_calib_top_n_26),
        .\calib_sel_reg[1]_1 (u_ddr_calib_top_n_30),
        .\calib_sel_reg[1]_10 (\calib_sel[1]_i_1_n_0 ),
        .\calib_sel_reg[1]_2 (u_ddr_calib_top_n_31),
        .\calib_sel_reg[1]_3 (u_ddr_calib_top_n_32),
        .\calib_sel_reg[1]_4 (u_ddr_calib_top_n_33),
        .\calib_sel_reg[1]_5 (u_ddr_calib_top_n_34),
        .\calib_sel_reg[1]_6 (u_ddr_calib_top_n_35),
        .\calib_sel_reg[1]_7 (u_ddr_calib_top_n_36),
        .\calib_sel_reg[1]_8 (u_ddr_calib_top_n_37),
        .\calib_sel_reg[1]_9 (u_ddr_calib_top_n_47),
        .calib_wrdata_en(calib_wrdata_en),
        .\calib_zero_ctrl_reg[0]_0 (u_ddr_calib_top_n_46),
        .\calib_zero_ctrl_reg[0]_1 (\calib_zero_ctrl[0]_i_1_n_0 ),
        .ck_po_stg2_f_en_reg(u_ddr_calib_top_n_28),
        .ck_po_stg2_f_indec_reg(u_ddr_calib_top_n_29),
        .ck_po_stg2_f_indec_reg_0(u_ddr_calib_top_n_41),
        .\cmd_pipe_plus.mc_address_reg[14] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ),
        .\cmd_pipe_plus.mc_address_reg[15] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ),
        .\cmd_pipe_plus.mc_address_reg[16] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ),
        .\cmd_pipe_plus.mc_address_reg[18] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ),
        .\cmd_pipe_plus.mc_address_reg[19] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .\cmd_pipe_plus.mc_address_reg[20] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ),
        .\cmd_pipe_plus.mc_address_reg[21] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ),
        .\cmd_pipe_plus.mc_address_reg[22] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ),
        .\cmd_pipe_plus.mc_address_reg[23] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ),
        .\cmd_pipe_plus.mc_address_reg[25] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d0 ),
        .\cmd_pipe_plus.mc_bank_reg[3] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ),
        .\cmd_pipe_plus.mc_cas_n_reg[0] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ),
        .\cmd_pipe_plus.mc_cas_n_reg[0]_0 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ),
        .\cmd_pipe_plus.mc_cas_n_reg[0]_1 ({mux_cas_n,mux_cke,mux_cs_n,mux_we_n,mux_address[17],mux_address[4],mux_address[20],mux_address[7],mux_odt,mux_address[19],mux_address[6],mux_address[24],mux_address[11],mux_address[21],mux_address[8]}),
        .\cmd_pipe_plus.mc_cke_reg[1] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ),
        .\cmd_pipe_plus.mc_ras_n_reg[1] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .\cnt_idel_dec_cpt_r_reg[5] (\u_ddr_mc_phy/pi_counter_read_val_w[0]_0 ),
        .\cnt_pwron_ce_r_reg[9] (\cnt_pwron_ce_r_reg[9] ),
        .cnt_pwron_cke_done_r(\u_ddr_phy_init/cnt_pwron_cke_done_r ),
        .\cnt_pwron_r_reg[0] (\cnt_pwron_r_reg[0] ),
        .\complex_num_reads_dec_reg[1] (\complex_num_reads_dec_reg[1] ),
        .\complex_num_writes_reg[4] (\complex_num_writes_reg[4] ),
        .dqs_po_dec_done(dqs_po_dec_done),
        .\en_cnt_div2.enable_wrlvl_cnt_reg[3] (\en_cnt_div2.enable_wrlvl_cnt_reg[3] ),
        .\en_cnt_div2.wrlvl_odt_reg (\en_cnt_div2.wrlvl_odt_reg ),
        .\en_cnt_div2.wrlvl_odt_reg_0 (\en_cnt_div2.wrlvl_odt_reg_0 ),
        .fine_adjust_done_r_reg(u_ddr_calib_top_n_264),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 (u_ddr_calib_top_n_250),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 (u_ddr_calib_top_n_248),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (\gen_byte_sel_div2.calib_in_common_i_1_n_0 ),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_ce_r2_reg_0(u_ddr_calib_top_n_38),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst ),
        .\idelay_tap_cnt_r_reg[0][1][4] (\my_full_reg[3] ),
        .ififo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ),
        .ififo_rst_reg0_1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0 ),
        .in0(in0),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_reg_rep_0(init_calib_complete_reg_rep),
        .init_calib_complete_reg_rep_1(init_calib_complete_reg_rep_0),
        .init_calib_complete_reg_rep__1_0(u_ddr_calib_top_n_204),
        .init_calib_complete_reg_rep__1_1(u_ddr_calib_top_n_206),
        .init_calib_complete_reg_rep__2_0(u_ddr_calib_top_n_22),
        .init_calib_complete_reg_rep__2_1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .init_calib_complete_reg_rep__2_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3 ),
        .init_calib_complete_reg_rep__3_0(u_ddr_calib_top_n_23),
        .init_calib_complete_reg_rep__4_0(u_ddr_calib_top_n_24),
        .init_calib_complete_reg_rep__5_0(init_calib_complete_reg_rep__5),
        .init_dqsfound_done_r_reg(u_ddr_calib_top_n_249),
        .mc_cas_n(mc_cas_n[0]),
        .mc_cmd(mc_cmd),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out({\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [73:72],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [67:64],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [57:56],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [53:40],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:32],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [19:16]}),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .new_cnt_cpt_r_reg(new_cnt_cpt_r_reg),
        .ofifo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ),
        .ofifo_rst_reg0_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0 ),
        .out(u_ddr_calib_top_n_8),
        .out_fifo(Q),
        .out_fifo_0(out_fifo),
        .out_fifo_1(u_ddr_mc_phy_wrapper_n_52),
        .out_fifo_10(out_fifo_3),
        .out_fifo_2(out_fifo_0),
        .out_fifo_3(u_ddr_mc_phy_wrapper_n_53),
        .out_fifo_4(out_fifo_2),
        .out_fifo_5(u_ddr_mc_phy_wrapper_n_50),
        .out_fifo_6(out_fifo_5[0]),
        .out_fifo_7(out_fifo_4),
        .out_fifo_8(out_fifo_1),
        .out_fifo_9(u_ddr_mc_phy_wrapper_n_54),
        .p_121_in(\u_ddr_phy_init/p_121_in ),
        .phy_control_i(phy_control_i),
        .phy_control_i_0(phy_control_i_0),
        .phy_control_i_1(phy_control_i_1),
        .phy_control_i_2(phy_control_i_2),
        .phy_control_i_3(phy_control_i_3),
        .phy_control_i_4(phy_control_i_4),
        .phy_dout(phy_dout),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_cnt_dec_reg(pi_cnt_dec_reg),
        .pi_dqs_found_lanes({u_ddr_mc_phy_wrapper_n_4,u_ddr_mc_phy_wrapper_n_5}),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .pi_phase_locked_all_r1_reg(u_ddr_mc_phy_wrapper_n_233),
        .\pi_rst_stg1_cal_reg[0] (u_ddr_calib_top_n_42),
        .pi_stg2_load_reg(u_ddr_calib_top_n_45),
        .\pi_stg2_reg_l_reg[5] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ),
        .po_ck_addr_cmd_delay_done(po_ck_addr_cmd_delay_done),
        .po_en_s2_c_reg(u_ddr_calib_top_n_27),
        .po_en_s2_c_reg_0(u_ddr_calib_top_n_40),
        .po_en_s2_f_reg(u_ddr_calib_top_n_39),
        .\po_stg2_wrcal_cnt_reg[0] (po_stg2_wrcal_cnt),
        .prbs_rdlvl_done_pulse_reg(prbs_rdlvl_done_pulse_reg),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ),
        .rd_data_offset_cal_done(rd_data_offset_cal_done),
        .\rd_mux_sel_r_reg[0] (u_ddr_calib_top_n_2),
        .rdlvl_prech_req_reg(rdlvl_prech_req_reg),
        .rdlvl_stg1_done_int_reg(\u_ddr_phy_init/p_2_out ),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt1_r_reg[0] (\samp_edge_cnt1_r_reg[0] ),
        .store_sr_req_r_reg(u_ddr_mc_phy_wrapper_n_221),
        .\tap_cnt_cpt_r_reg[5] (\tap_cnt_cpt_r_reg[5] ),
        .\tap_inc_wait_cnt_reg[3] (\wr_ptr_timing_reg[3] ),
        .\tap_inc_wait_cnt_reg[3]_0 (\tap_inc_wait_cnt_reg[3] ),
        .tempmon_pi_f_dec(tempmon_pi_f_dec),
        .tempmon_pi_f_en_r_reg_0(u_ddr_calib_top_n_43),
        .tempmon_pi_f_inc(tempmon_pi_f_inc),
        .tempmon_pi_f_inc_r_reg_0(u_ddr_calib_top_n_44),
        .tempmon_sample_en(tempmon_sample_en),
        .tempmon_sel_pi_incdec(tempmon_sel_pi_incdec),
        .wr_en_inferred__0_i_1(u_ddr_mc_phy_wrapper_n_57),
        .wr_en_inferred__0_i_1__0(u_ddr_mc_phy_wrapper_n_58),
        .\wr_ptr_timing_reg[0] (u_ddr_mc_phy_wrapper_n_55),
        .\wr_ptr_timing_reg[0]_0 (u_ddr_mc_phy_wrapper_n_56),
        .\write_buffer.wr_buf_out_data_reg[53] (\write_buffer.wr_buf_out_data_reg[53] ),
        .\write_buffer.wr_buf_out_data_reg[56] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .\write_buffer.wr_buf_out_data_reg[57] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .\write_buffer.wr_buf_out_data_reg[58] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .\write_buffer.wr_buf_out_data_reg[59] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .\write_buffer.wr_buf_out_data_reg[60] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .\write_buffer.wr_buf_out_data_reg[62] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .\write_buffer.wr_buf_out_data_reg[63] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ));
  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_mc_phy_wrapper u_ddr_mc_phy_wrapper
       (.A_rst_primitives(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ),
        .CLKB0(CLKB0),
        .CLKB0_6(CLKB0_6),
        .COUNTERLOADVAL(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_val ),
        .D0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .E(u_ddr_calib_top_n_200),
        .LD0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ),
        .LD0_0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0 ),
        .PHYCTLWD({p_1_out[24:17],p_1_out[2:0]}),
        .Q(\u_ddr_mc_phy/pi_counter_read_val_w[0]_0 ),
        .RST0(RST0),
        .SR(SR),
        .UNCONN_IN(\genblk24.phy_ctl_pre_fifo_1/wr_en ),
        .UNCONN_IN_0(\genblk24.phy_ctl_pre_fifo_2/wr_en ),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .cnt_pwron_cke_done_r(\u_ddr_phy_init/cnt_pwron_cke_done_r ),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (u_ddr_calib_top_n_2),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (po_stg2_wrcal_cnt),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (mem_out),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst ),
        .idle(idle),
        .ififo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ),
        .ififo_rst_reg0_1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0 ),
        .in(in),
        .in0(in0),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2 (u_ddr_calib_top_n_38),
        .\input_[1].iserdes_dq_.idelay_dq.idelaye2 (u_ddr_calib_top_n_30),
        .\mcGo_r_reg[15] (phy_mc_go),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out({\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [73:72],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [67:64],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [57:56],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [53:40],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:32],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [19:16]}),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[0] (u_ddr_mc_phy_wrapper_n_57),
        .\my_empty_reg[0]_0 (u_ddr_mc_phy_wrapper_n_58),
        .\my_empty_reg[0]_1 (\my_empty_reg[0] ),
        .\my_empty_reg[1] (u_ddr_mc_phy_wrapper_n_50),
        .\my_empty_reg[1]_0 (u_ddr_mc_phy_wrapper_n_52),
        .\my_empty_reg[1]_1 (u_ddr_mc_phy_wrapper_n_53),
        .\my_empty_reg[1]_2 (u_ddr_mc_phy_wrapper_n_54),
        .\my_empty_reg[6] (u_ddr_mc_phy_wrapper_n_55),
        .\my_empty_reg[6]_0 (u_ddr_mc_phy_wrapper_n_56),
        .\my_full_reg[3] (u_ddr_calib_top_n_204),
        .\my_full_reg[3]_0 (\my_full_reg[3] ),
        .\my_full_reg[3]_1 (u_ddr_calib_top_n_206),
        .ofifo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ),
        .ofifo_rst_reg0_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0 ),
        .out(out),
        .out_fifo(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d0 ),
        .out_fifo_0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ),
        .out_fifo_1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ),
        .out_fifo_10(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .out_fifo_11(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .out_fifo_12(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .out_fifo_13(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .out_fifo_14(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .out_fifo_15(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .out_fifo_16(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .out_fifo_17(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ),
        .out_fifo_18(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .out_fifo_19(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ),
        .out_fifo_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3 ),
        .out_fifo_20(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .out_fifo_21(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ),
        .out_fifo_22(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ),
        .out_fifo_23(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ),
        .out_fifo_24(init_calib_complete_reg_rep__5),
        .out_fifo_25(u_ddr_calib_top_n_24),
        .out_fifo_26(u_ddr_calib_top_n_23),
        .out_fifo_27(u_ddr_calib_top_n_22),
        .out_fifo_28(out_fifo_2[19]),
        .out_fifo_29(out_fifo_5[1]),
        .out_fifo_3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ),
        .out_fifo_4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ),
        .out_fifo_5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ),
        .out_fifo_6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ),
        .out_fifo_7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ),
        .out_fifo_8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ),
        .out_fifo_9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .p_0_in(p_0_in),
        .p_121_in(\u_ddr_phy_init/p_121_in ),
        .\phaser_in_gen.phaser_in (\phaser_in_gen.phaser_in ),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in_0 ),
        .\phaser_in_gen.phaser_in_1 (u_ddr_mc_phy_wrapper_n_233),
        .\phaser_in_gen.phaser_in_10 (u_ddr_calib_top_n_44),
        .\phaser_in_gen.phaser_in_11 (u_ddr_calib_top_n_42),
        .\phaser_in_gen.phaser_in_12 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ),
        .\phaser_in_gen.phaser_in_2 (u_ddr_calib_top_n_37),
        .\phaser_in_gen.phaser_in_3 (u_ddr_calib_top_n_47),
        .\phaser_in_gen.phaser_in_4 (u_ddr_calib_top_n_35),
        .\phaser_in_gen.phaser_in_5 (u_ddr_calib_top_n_36),
        .\phaser_in_gen.phaser_in_6 (u_ddr_calib_top_n_34),
        .\phaser_in_gen.phaser_in_7 (u_ddr_calib_top_n_45),
        .\phaser_in_gen.phaser_in_8 (u_ddr_calib_top_n_26),
        .\phaser_in_gen.phaser_in_9 (u_ddr_calib_top_n_43),
        .phaser_out(u_ddr_calib_top_n_32),
        .phaser_out_0(u_ddr_calib_top_n_31),
        .phaser_out_1(u_ddr_calib_top_n_33),
        .phaser_out_2(u_ddr_calib_top_n_27),
        .phaser_out_3(u_ddr_calib_top_n_46),
        .phaser_out_4(u_ddr_calib_top_n_28),
        .phaser_out_5(u_ddr_calib_top_n_29),
        .phaser_out_6(u_ddr_calib_top_n_40),
        .phaser_out_7(u_ddr_calib_top_n_39),
        .phaser_out_8(u_ddr_calib_top_n_41),
        .phy_dout({out_fifo_6[2],mux_cas_n,mux_cke,out_fifo_6[1],mux_cs_n,out_fifo_6[0],mux_we_n,mux_address[17],mux_address[4],mux_address[20],mux_address[7],mux_odt,mux_address[19],mux_address[6],mux_address[24],mux_address[11],mux_address[21],mux_address[8]}),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .\pi_counter_read_val_reg[5] (u_ddr_mc_phy_wrapper_n_221),
        .pi_dqs_found_lanes({u_ddr_mc_phy_wrapper_n_4,u_ddr_mc_phy_wrapper_n_5}),
        .pll_locked(pll_locked),
        .rd_data_en(rd_data_en),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[0]_0 (u_ddr_calib_top_n_8),
        .\read_fifo.tail_r_reg[4] (\read_fifo.tail_r_reg[4] ),
        .ref_dll_lock(ref_dll_lock),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(wr_en_4),
        .wr_en_5(wr_en_5),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_timing_reg[0] (u_ddr_calib_top_n_202),
        .\wr_ptr_timing_reg[3] (\wr_ptr_timing_reg[3] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_wrcal" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_wrcal
   (rd_active_r,
    wrcal_prech_req,
    wrlvl_byte_redo,
    phy_if_reset_w,
    rd_active_r_reg_0,
    E,
    \po_stg2_wrcal_cnt_reg[0]_0 ,
    cal1_dq_idel_ce_reg,
    LD0,
    LD0_0,
    wrcal_done_reg_0,
    phy_rddata_en,
    \tap_inc_wait_cnt_reg[3]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    SR,
    \cnt_shift_r_reg[0] ,
    \idelay_tap_cnt_r_reg[0][1][4] ,
    \cnt_shift_r_reg[0]_0 ,
    idelay_ce_int,
    \idelay_tap_cnt_r_reg[0][1][4]_0 ,
    calib_zero_inputs,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 ,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ,
    idelay_ld_rst,
    \tap_inc_wait_cnt_reg[3]_1 ,
    wrcal_rd_wait,
    \cal2_state_r[3]_i_3_0 ,
    prech_done);
  output rd_active_r;
  output wrcal_prech_req;
  output wrlvl_byte_redo;
  output phy_if_reset_w;
  output rd_active_r_reg_0;
  output [0:0]E;
  output [0:0]\po_stg2_wrcal_cnt_reg[0]_0 ;
  output cal1_dq_idel_ce_reg;
  output LD0;
  output LD0_0;
  output wrcal_done_reg_0;
  input phy_rddata_en;
  input \tap_inc_wait_cnt_reg[3]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input [0:0]SR;
  input [0:0]\cnt_shift_r_reg[0] ;
  input \idelay_tap_cnt_r_reg[0][1][4] ;
  input \cnt_shift_r_reg[0]_0 ;
  input idelay_ce_int;
  input \idelay_tap_cnt_r_reg[0][1][4]_0 ;
  input calib_zero_inputs;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ;
  input idelay_ld_rst;
  input \tap_inc_wait_cnt_reg[3]_1 ;
  input wrcal_rd_wait;
  input \cal2_state_r[3]_i_3_0 ;
  input prech_done;

  wire [0:0]E;
  wire LD0;
  wire LD0_0;
  wire [0:0]SR;
  wire cal1_dq_idel_ce_reg;
  wire cal2_done_r;
  wire cal2_done_r_i_1_n_0;
  wire cal2_if_reset;
  wire cal2_if_reset_i_1_n_0;
  wire cal2_if_reset_i_2_n_0;
  wire cal2_if_reset_i_4_n_0;
  wire cal2_if_reset_i_5_n_0;
  wire cal2_prech_req_r;
  wire cal2_prech_req_r_i_1_n_0;
  wire cal2_state_r;
  wire \cal2_state_r[0]_i_2_n_0 ;
  wire \cal2_state_r[0]_i_3_n_0 ;
  wire \cal2_state_r[0]_i_4_n_0 ;
  wire \cal2_state_r[0]_i_5_n_0 ;
  wire \cal2_state_r[1]_i_2_n_0 ;
  wire \cal2_state_r[1]_i_3_n_0 ;
  wire \cal2_state_r[1]_i_4_n_0 ;
  wire \cal2_state_r[2]_i_1_n_0 ;
  wire \cal2_state_r[2]_i_2_n_0 ;
  wire \cal2_state_r[2]_i_3_n_0 ;
  wire \cal2_state_r[3]_i_10_n_0 ;
  wire \cal2_state_r[3]_i_2_n_0 ;
  wire \cal2_state_r[3]_i_3_0 ;
  wire \cal2_state_r[3]_i_3_n_0 ;
  wire \cal2_state_r[3]_i_4_n_0 ;
  wire \cal2_state_r[3]_i_5_n_0 ;
  wire \cal2_state_r[3]_i_6_n_0 ;
  wire \cal2_state_r[3]_i_7_n_0 ;
  wire \cal2_state_r[3]_i_8_n_0 ;
  wire \cal2_state_r[3]_i_9_n_0 ;
  wire \cal2_state_r_reg[0]_i_1_n_0 ;
  wire \cal2_state_r_reg[1]_i_1_n_0 ;
  wire \cal2_state_r_reg_n_0_[0] ;
  wire \cal2_state_r_reg_n_0_[1] ;
  wire \cal2_state_r_reg_n_0_[2] ;
  wire \cal2_state_r_reg_n_0_[3] ;
  wire calib_zero_inputs;
  wire [0:0]\cnt_shift_r_reg[0] ;
  wire \cnt_shift_r_reg[0]_0 ;
  wire early1_data_match_r0__0;
  wire early1_data_match_r1;
  wire early1_detect_i_1_n_0;
  wire early1_detect_i_2_n_0;
  wire early1_detect_i_3_n_0;
  wire early1_detect_reg_n_0;
  wire early1_match_fall0_and_r;
  wire early1_match_fall1_and_r;
  wire early1_match_rise0_and_r;
  wire early1_match_rise1_and_r;
  wire early2_data_match_r0__0;
  wire early2_match_fall0_and_r;
  wire early2_match_fall0_and_r0;
  wire [7:0]early2_match_fall0_r;
  wire early2_match_fall1_and_r;
  wire early2_match_fall1_and_r0;
  wire [7:0]early2_match_fall1_r;
  wire early2_match_rise0_and_r;
  wire early2_match_rise0_and_r0;
  wire [7:0]early2_match_rise0_r;
  wire early2_match_rise1_and_r;
  wire early2_match_rise1_and_r0;
  wire [7:0]early2_match_rise1_r;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ;
  wire \gen_pat_match_div2.early1_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg ;
  wire \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ;
  wire \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_131 ;
  wire \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_115 ;
  wire \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_123 ;
  wire \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_107 ;
  wire \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_132 ;
  wire \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_116 ;
  wire \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_124 ;
  wire \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_108 ;
  wire \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_133 ;
  wire \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_117 ;
  wire \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_125 ;
  wire \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_109 ;
  wire \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_134 ;
  wire \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_118 ;
  wire \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_126 ;
  wire \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_110 ;
  wire \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_135 ;
  wire \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_119 ;
  wire \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_127 ;
  wire \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_111 ;
  wire \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_136 ;
  wire \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_120 ;
  wire \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_128 ;
  wire \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_112 ;
  wire \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_137 ;
  wire \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_121 ;
  wire \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_129 ;
  wire \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_113 ;
  wire \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_138 ;
  wire \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_122 ;
  wire \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_130 ;
  wire \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_114 ;
  wire idelay_ce_int;
  wire idelay_ld;
  wire idelay_ld_done_i_1_n_0;
  wire idelay_ld_done_i_2_n_0;
  wire idelay_ld_done_reg_n_0;
  wire idelay_ld_i_1_n_0;
  wire idelay_ld_i_2_n_0;
  wire idelay_ld_rst;
  wire \idelay_tap_cnt_r_reg[0][1][4] ;
  wire \idelay_tap_cnt_r_reg[0][1][4]_0 ;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ;
  wire \not_empty_wait_cnt[4]_i_1_n_0 ;
  wire \not_empty_wait_cnt_reg_n_0_[0] ;
  wire \not_empty_wait_cnt_reg_n_0_[1] ;
  wire \not_empty_wait_cnt_reg_n_0_[2] ;
  wire \not_empty_wait_cnt_reg_n_0_[3] ;
  wire \not_empty_wait_cnt_reg_n_0_[4] ;
  wire [4:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire pat1_data_match_r;
  wire pat1_data_match_r0__0;
  wire pat1_data_match_r1;
  wire pat1_detect_i_1_n_0;
  wire pat1_detect_i_2_n_0;
  wire pat1_detect_i_3_n_0;
  wire pat1_detect_reg_n_0;
  wire pat1_match_fall0_and_r;
  wire pat1_match_fall1_and_r;
  wire pat1_match_rise0_and_r;
  wire pat1_match_rise1_and_r;
  wire pat2_data_match_r;
  wire pat2_data_match_r0__0;
  wire pat2_match_fall0_and_r;
  wire pat2_match_fall0_and_r0;
  wire pat2_match_fall1_and_r;
  wire pat2_match_fall1_and_r0;
  wire pat2_match_rise0_and_r;
  wire pat2_match_rise0_and_r0;
  wire pat2_match_rise1_and_r;
  wire pat2_match_rise1_and_r0;
  wire pat_data_match_valid_r0;
  wire phy_if_reset_w;
  wire phy_rddata_en;
  wire [1:1]po_stg2_wrcal_cnt;
  wire [0:0]\po_stg2_wrcal_cnt_reg[0]_0 ;
  wire prech_done;
  wire rd_active_r;
  wire rd_active_r1;
  wire rd_active_r2;
  wire rd_active_r3;
  wire rd_active_r4;
  wire rd_active_r5;
  wire rd_active_r_reg_0;
  wire \tap_inc_wait_cnt[3]_i_1_n_0 ;
  wire [3:0]tap_inc_wait_cnt_reg;
  wire \tap_inc_wait_cnt_reg[3]_0 ;
  wire \tap_inc_wait_cnt_reg[3]_1 ;
  wire wrcal_done_i_1_n_0;
  wire wrcal_done_reg_0;
  wire [1:1]wrcal_dqs_cnt_r;
  wire \wrcal_dqs_cnt_r[0]_i_1_n_0 ;
  wire \wrcal_dqs_cnt_r[1]_i_1_n_0 ;
  wire \wrcal_dqs_cnt_r[1]_i_2_n_0 ;
  wire \wrcal_dqs_cnt_r[1]_i_3_n_0 ;
  wire \wrcal_dqs_cnt_r_reg_n_0_[0] ;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrlvl_byte_redo;
  wire wrlvl_byte_redo_i_1_n_0;
  wire wrlvl_byte_redo_i_2_n_0;
  wire wrlvl_byte_redo_i_3_n_0;

  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    cal2_done_r_i_1
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r_reg_n_0_[3] ),
        .I4(cal2_done_r),
        .O(cal2_done_r_i_1_n_0));
  FDRE cal2_done_r_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(cal2_done_r_i_1_n_0),
        .Q(cal2_done_r),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800FFFFB8000000)) 
    cal2_if_reset_i_1
       (.I0(cal2_if_reset_i_2_n_0),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(cal2_if_reset),
        .I5(phy_if_reset_w),
        .O(cal2_if_reset_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    cal2_if_reset_i_2
       (.I0(rd_active_r),
        .I1(rd_active_r1),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .O(cal2_if_reset_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000EE2E)) 
    cal2_if_reset_i_4
       (.I0(\cal2_state_r[3]_i_7_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(idelay_ld_done_i_2_n_0),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .O(cal2_if_reset_i_4_n_0));
  LUT5 #(
    .INIT(32'h00002262)) 
    cal2_if_reset_i_5
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(rd_active_r1),
        .I3(rd_active_r),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .O(cal2_if_reset_i_5_n_0));
  FDRE cal2_if_reset_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(cal2_if_reset_i_1_n_0),
        .Q(phy_if_reset_w),
        .R(SR));
  MUXF7 cal2_if_reset_reg_i_3
       (.I0(cal2_if_reset_i_4_n_0),
        .I1(cal2_if_reset_i_5_n_0),
        .O(cal2_if_reset),
        .S(\cal2_state_r_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    cal2_prech_req_r_i_1
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .O(cal2_prech_req_r_i_1_n_0));
  FDRE cal2_prech_req_r_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(cal2_prech_req_r_i_1_n_0),
        .Q(cal2_prech_req_r),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FDAD5D0D)) 
    \cal2_state_r[0]_i_2 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(idelay_ld_done_reg_n_0),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(\cal2_state_r[0]_i_4_n_0 ),
        .I4(tap_inc_wait_cnt_reg[0]),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA5155)) 
    \cal2_state_r[0]_i_3 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I2(wrcal_dqs_cnt_r),
        .I3(prech_done),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BBB00000000)) 
    \cal2_state_r[0]_i_4 
       (.I0(\cal2_state_r[0]_i_5_n_0 ),
        .I1(idelay_ld_done_reg_n_0),
        .I2(pat2_data_match_r),
        .I3(pat1_data_match_r1),
        .I4(pat1_detect_reg_n_0),
        .I5(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .O(\cal2_state_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3333777733337000)) 
    \cal2_state_r[0]_i_5 
       (.I0(pat1_detect_reg_n_0),
        .I1(pat2_data_match_r),
        .I2(early1_detect_reg_n_0),
        .I3(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I4(pat1_data_match_r1),
        .I5(early1_data_match_r1),
        .O(\cal2_state_r[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF8080000)) 
    \cal2_state_r[1]_i_2 
       (.I0(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I1(\cal2_state_r[1]_i_4_n_0 ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(tap_inc_wait_cnt_reg[1]),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001055)) 
    \cal2_state_r[1]_i_3 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(wrcal_dqs_cnt_r),
        .I2(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I3(prech_done),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFCFC8C8C8C8C8)) 
    \cal2_state_r[1]_i_4 
       (.I0(pat1_detect_reg_n_0),
        .I1(pat2_data_match_r),
        .I2(pat1_data_match_r1),
        .I3(early1_data_match_r1),
        .I4(early1_detect_reg_n_0),
        .I5(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .O(\cal2_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h33FC00FC88888888)) 
    \cal2_state_r[2]_i_1 
       (.I0(\cal2_state_r[2]_i_2_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r[2]_i_3_n_0 ),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(tap_inc_wait_cnt_reg[2]),
        .I5(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h005D)) 
    \cal2_state_r[2]_i_2 
       (.I0(prech_done),
        .I1(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I2(wrcal_dqs_cnt_r),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .O(\cal2_state_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \cal2_state_r[2]_i_3 
       (.I0(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I1(\cal2_state_r[3]_i_10_n_0 ),
        .I2(idelay_ld_done_reg_n_0),
        .O(\cal2_state_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    \cal2_state_r[3]_i_10 
       (.I0(pat1_detect_reg_n_0),
        .I1(pat2_data_match_r),
        .I2(early1_detect_reg_n_0),
        .I3(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I4(early1_data_match_r1),
        .I5(pat1_data_match_r1),
        .O(\cal2_state_r[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h50CC)) 
    \cal2_state_r[3]_i_2 
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[3] ),
        .I2(\cal2_state_r[3]_i_5_n_0 ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h45405F5F45400A0A)) 
    \cal2_state_r[3]_i_3 
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(idelay_ld_done_i_2_n_0),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r[3]_i_6_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(\cal2_state_r[3]_i_7_n_0 ),
        .O(\cal2_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \cal2_state_r[3]_i_4 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(prech_done),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(\cal2_state_r[3]_i_8_n_0 ),
        .I4(\cal2_state_r[3]_i_9_n_0 ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \cal2_state_r[3]_i_5 
       (.I0(tap_inc_wait_cnt_reg[3]),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r[3]_i_10_n_0 ),
        .I3(idelay_ld_done_reg_n_0),
        .I4(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .O(\cal2_state_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \cal2_state_r[3]_i_6 
       (.I0(\not_empty_wait_cnt_reg_n_0_[4] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[2] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I3(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I4(\not_empty_wait_cnt_reg_n_0_[3] ),
        .I5(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .O(\cal2_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \cal2_state_r[3]_i_7 
       (.I0(tap_inc_wait_cnt_reg[2]),
        .I1(tap_inc_wait_cnt_reg[0]),
        .I2(tap_inc_wait_cnt_reg[1]),
        .I3(tap_inc_wait_cnt_reg[3]),
        .I4(\cal2_state_r_reg_n_0_[2] ),
        .I5(\cal2_state_r[3]_i_3_0 ),
        .O(\cal2_state_r[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cal2_state_r[3]_i_8 
       (.I0(rd_active_r1),
        .I1(rd_active_r),
        .O(\cal2_state_r[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cal2_state_r[3]_i_9 
       (.I0(tap_inc_wait_cnt_reg[2]),
        .I1(tap_inc_wait_cnt_reg[0]),
        .I2(tap_inc_wait_cnt_reg[1]),
        .I3(tap_inc_wait_cnt_reg[3]),
        .O(\cal2_state_r[3]_i_9_n_0 ));
  FDRE \cal2_state_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(cal2_state_r),
        .D(\cal2_state_r_reg[0]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[0] ),
        .R(SR));
  MUXF7 \cal2_state_r_reg[0]_i_1 
       (.I0(\cal2_state_r[0]_i_2_n_0 ),
        .I1(\cal2_state_r[0]_i_3_n_0 ),
        .O(\cal2_state_r_reg[0]_i_1_n_0 ),
        .S(\cal2_state_r_reg_n_0_[1] ));
  FDRE \cal2_state_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(cal2_state_r),
        .D(\cal2_state_r_reg[1]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[1] ),
        .R(SR));
  MUXF7 \cal2_state_r_reg[1]_i_1 
       (.I0(\cal2_state_r[1]_i_2_n_0 ),
        .I1(\cal2_state_r[1]_i_3_n_0 ),
        .O(\cal2_state_r_reg[1]_i_1_n_0 ),
        .S(\cal2_state_r_reg_n_0_[1] ));
  FDRE \cal2_state_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(cal2_state_r),
        .D(\cal2_state_r[2]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[2] ),
        .R(SR));
  FDRE \cal2_state_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(cal2_state_r),
        .D(\cal2_state_r[3]_i_2_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[3] ),
        .R(SR));
  MUXF7 \cal2_state_r_reg[3]_i_1 
       (.I0(\cal2_state_r[3]_i_3_n_0 ),
        .I1(\cal2_state_r[3]_i_4_n_0 ),
        .O(cal2_state_r),
        .S(\cal2_state_r_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hF6FF)) 
    \cnt_shift_r[0]_i_1 
       (.I0(rd_active_r),
        .I1(\cnt_shift_r_reg[0] ),
        .I2(\idelay_tap_cnt_r_reg[0][1][4] ),
        .I3(\cnt_shift_r_reg[0]_0 ),
        .O(rd_active_r_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    early1_data_match_r0
       (.I0(early1_match_fall0_and_r),
        .I1(early1_match_fall1_and_r),
        .I2(early1_match_rise1_and_r),
        .I3(early1_match_rise0_and_r),
        .O(early1_data_match_r0__0));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    early1_detect_i_1
       (.I0(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I1(early1_data_match_r1),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(early1_detect_i_2_n_0),
        .I4(early1_detect_reg_n_0),
        .O(early1_detect_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h000000C8)) 
    early1_detect_i_2
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(early1_detect_i_3_n_0),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .O(early1_detect_i_2_n_0));
  LUT6 #(
    .INIT(64'h0004040400000000)) 
    early1_detect_i_3
       (.I0(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I1(early1_data_match_r1),
        .I2(pat1_data_match_r1),
        .I3(pat2_data_match_r),
        .I4(pat1_detect_reg_n_0),
        .I5(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .O(early1_detect_i_3_n_0));
  FDRE early1_detect_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(early1_detect_i_1_n_0),
        .Q(early1_detect_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    early2_data_match_r0
       (.I0(early2_match_rise0_and_r),
        .I1(early2_match_fall0_and_r),
        .I2(early2_match_rise1_and_r),
        .I3(early2_match_fall1_and_r),
        .O(early2_data_match_r0__0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.early1_data_match_r1_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_data_match_r_reg_n_0 ),
        .Q(early1_data_match_r1),
        .R(1'b0));
  FDRE \gen_pat_match_div2.early1_data_match_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(early1_data_match_r0__0),
        .Q(\gen_pat_match_div2.early1_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg ),
        .I4(\gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_fall0_and_r_i_2 
       (.I0(early2_match_fall0_r[6]),
        .I1(early2_match_fall0_r[2]),
        .I2(early2_match_fall0_r[7]),
        .I3(early2_match_fall0_r[3]),
        .O(\gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_fall0_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0 ),
        .Q(early1_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_fall1_and_r_i_1 
       (.I0(early2_match_fall1_r[6]),
        .I1(\gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg ),
        .I2(early2_match_fall1_r[2]),
        .I3(\gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg ),
        .I4(\gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg ),
        .O(\gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_fall1_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0 ),
        .Q(early1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg ),
        .I4(\gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_rise0_and_r_i_2 
       (.I0(early2_match_rise0_r[6]),
        .I1(early2_match_rise0_r[2]),
        .I2(early2_match_rise0_r[7]),
        .I3(early2_match_rise0_r[3]),
        .O(\gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_rise0_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0 ),
        .Q(early1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg ),
        .I4(\gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_rise1_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg ),
        .I1(early2_match_rise1_r[0]),
        .I2(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg ),
        .I3(early2_match_rise1_r[4]),
        .O(\gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_rise1_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0 ),
        .Q(early1_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.early2_data_match_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(early2_data_match_r0__0),
        .Q(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_fall0_and_r_i_1 
       (.I0(early2_match_fall0_r[3]),
        .I1(early2_match_fall0_r[7]),
        .I2(early2_match_fall0_r[2]),
        .I3(early2_match_fall0_r[6]),
        .I4(\gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ),
        .O(early2_match_fall0_and_r0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_fall0_and_r_i_2 
       (.I0(early2_match_fall0_r[0]),
        .I1(early2_match_fall0_r[4]),
        .I2(early2_match_fall0_r[1]),
        .I3(rd_active_r3),
        .I4(early2_match_fall0_r[5]),
        .O(\gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_fall0_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(early2_match_fall0_and_r0),
        .Q(early2_match_fall0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.early2_match_fall1_and_r_i_1 
       (.I0(early2_match_fall1_r[6]),
        .I1(rd_active_r3),
        .I2(early2_match_fall1_r[2]),
        .I3(early2_match_fall1_r[7]),
        .I4(early2_match_fall1_r[3]),
        .I5(\gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0 ),
        .O(early2_match_fall1_and_r0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early2_match_fall1_and_r_i_2 
       (.I0(early2_match_fall1_r[1]),
        .I1(early2_match_fall1_r[0]),
        .I2(early2_match_fall1_r[5]),
        .I3(early2_match_fall1_r[4]),
        .O(\gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_fall1_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(early2_match_fall1_and_r0),
        .Q(early2_match_fall1_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_rise0_and_r_i_1 
       (.I0(early2_match_rise0_r[3]),
        .I1(early2_match_rise0_r[7]),
        .I2(early2_match_rise0_r[2]),
        .I3(early2_match_rise0_r[6]),
        .I4(\gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ),
        .O(early2_match_rise0_and_r0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_rise0_and_r_i_2 
       (.I0(early2_match_rise0_r[0]),
        .I1(early2_match_rise0_r[4]),
        .I2(early2_match_rise0_r[1]),
        .I3(rd_active_r3),
        .I4(early2_match_rise0_r[5]),
        .O(\gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_rise0_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(early2_match_rise0_and_r0),
        .Q(early2_match_rise0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.early2_match_rise1_and_r_i_1 
       (.I0(early2_match_rise1_r[1]),
        .I1(early2_match_rise1_r[5]),
        .I2(early2_match_rise1_r[4]),
        .I3(early2_match_rise1_r[0]),
        .I4(rd_active_r3),
        .I5(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ),
        .O(early2_match_rise1_and_r0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early2_match_rise1_and_r_i_2 
       (.I0(early2_match_rise1_r[3]),
        .I1(early2_match_rise1_r[2]),
        .I2(early2_match_rise1_r[7]),
        .I3(early2_match_rise1_r[6]),
        .O(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_rise1_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(early2_match_rise1_and_r0),
        .Q(early2_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_131 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_123 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_131 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0 ),
        .Q(early2_match_fall0_r[0]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_115 ),
        .Q(early2_match_fall1_r[0]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise0_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_123 ),
        .Q(early2_match_rise0_r[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_107 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_115 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat2_match_rise1_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_107 ),
        .Q(early2_match_rise1_r[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_132 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_116 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0 ),
        .Q(early2_match_fall1_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_124 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_108 ),
        .Q(early2_match_rise1_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall0_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_132 ),
        .Q(early2_match_fall0_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_116 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_124 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0 ),
        .Q(early2_match_rise0_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_108 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_fall0_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_133 ),
        .Q(early2_match_fall0_r[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_117 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ),
        .Q(early2_match_fall1_r[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_125 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ),
        .Q(early2_match_rise0_r[2]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_109 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_133 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_117 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_125 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_109 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0 ),
        .Q(early2_match_rise1_r[2]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_118 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_110 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_134 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0 ),
        .Q(early2_match_fall0_r[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_118 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0 ),
        .Q(early2_match_fall1_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_126 ),
        .Q(early2_match_rise0_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_110 ),
        .Q(early2_match_rise1_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_134 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_126 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_135 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_127 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_135 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0 ),
        .Q(early2_match_fall0_r[4]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_119 ),
        .Q(early2_match_fall1_r[4]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise0_r_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_127 ),
        .Q(early2_match_rise0_r[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_111 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_119 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat2_match_rise1_r_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_111 ),
        .Q(early2_match_rise1_r[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_136 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg[5] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_120 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0 ),
        .Q(early2_match_fall1_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg[5] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_128 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_112 ),
        .Q(early2_match_rise1_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall0_r_reg[5] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_136 ),
        .Q(early2_match_fall0_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg[5] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_120 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_128 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r_reg[5] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0 ),
        .Q(early2_match_rise0_r[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_112 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg[5] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_fall0_r_reg[6] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_137 ),
        .Q(early2_match_fall0_r[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_121 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r_reg[6] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ),
        .Q(early2_match_fall1_r[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_129 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r_reg[6] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ),
        .Q(early2_match_rise0_r[6]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg[6] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_113 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_137 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_121 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_129 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_113 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r_reg[6] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0 ),
        .Q(early2_match_rise1_r[6]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg[7] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_122 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_114 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg[7] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_138 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0 ),
        .Q(early2_match_fall0_r[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_122 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r_reg[7] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0 ),
        .Q(early2_match_fall1_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_130 ),
        .Q(early2_match_rise0_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_114 ),
        .Q(early2_match_rise1_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg[7] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_138 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_130 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg[7] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.pat1_data_match_r1_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(pat1_data_match_r),
        .Q(pat1_data_match_r1),
        .R(1'b0));
  FDRE \gen_pat_match_div2.pat1_data_match_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(pat1_data_match_r0__0),
        .Q(pat1_data_match_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat1_match_fall0_and_r_i_1 
       (.I0(early2_match_fall0_r[4]),
        .I1(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ),
        .I3(early2_match_fall0_r[7]),
        .I4(\gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.pat1_match_fall0_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg ),
        .I1(early2_match_fall0_r[0]),
        .I2(early2_match_fall0_r[3]),
        .I3(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ),
        .O(\gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_fall0_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0 ),
        .Q(pat1_match_fall0_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.pat1_match_fall1_and_r_i_1 
       (.I0(early2_match_fall1_r[4]),
        .I1(early2_match_fall1_r[5]),
        .I2(early2_match_fall1_r[0]),
        .I3(early2_match_fall1_r[1]),
        .I4(\gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.pat1_match_fall1_and_r_i_2 
       (.I0(early2_match_fall1_r[3]),
        .I1(early2_match_fall1_r[7]),
        .I2(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ),
        .O(\gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_fall1_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0 ),
        .Q(pat1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat1_match_rise0_and_r_i_1 
       (.I0(early2_match_rise0_r[4]),
        .I1(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ),
        .I3(early2_match_rise0_r[7]),
        .I4(\gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.pat1_match_rise0_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg ),
        .I1(early2_match_rise0_r[0]),
        .I2(early2_match_rise0_r[3]),
        .I3(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ),
        .O(\gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_rise0_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0 ),
        .Q(pat1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat1_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg ),
        .I1(early2_match_rise1_r[5]),
        .I2(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg ),
        .I3(early2_match_rise1_r[1]),
        .I4(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_rise1_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0 ),
        .Q(pat1_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.pat2_data_match_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(pat2_data_match_r0__0),
        .Q(pat2_data_match_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat2_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ),
        .I4(\gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ),
        .O(pat2_match_fall0_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_fall0_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(pat2_match_fall0_and_r0),
        .Q(pat2_match_fall0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.pat2_match_fall1_and_r_i_1 
       (.I0(early2_match_fall1_r[3]),
        .I1(early2_match_fall1_r[7]),
        .I2(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ),
        .I4(rd_active_r3),
        .I5(\gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ),
        .O(pat2_match_fall1_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_fall1_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(pat2_match_fall1_and_r0),
        .Q(pat2_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat2_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ),
        .I4(\gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ),
        .O(pat2_match_rise0_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_rise0_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(pat2_match_rise0_and_r0),
        .Q(pat2_match_rise0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.pat2_match_rise1_and_r_i_1 
       (.I0(rd_active_r3),
        .I1(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ),
        .I2(early2_match_rise1_r[4]),
        .I3(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg ),
        .I4(early2_match_rise1_r[0]),
        .I5(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg ),
        .O(pat2_match_rise1_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_rise1_and_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(pat2_match_rise1_and_r0),
        .Q(pat2_match_rise1_and_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.pat_data_match_valid_r_i_1 
       (.I0(rd_active_r4),
        .I1(rd_active_r5),
        .O(pat_data_match_valid_r0));
  FDRE \gen_pat_match_div2.pat_data_match_valid_r_reg 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(pat_data_match_valid_r0),
        .Q(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_131 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_115 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_123 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_107 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_132 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_116 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_124 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_108 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_133 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_117 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_125 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_109 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_134 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_118 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_126 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_110 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_135 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_119 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_127 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_111 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_136 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_120 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_128 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_112 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_137 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_121 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_129 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_113 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_138 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_122 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_130 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_114 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFDD00004000)) 
    idelay_ld_done_i_1
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(idelay_ld_done_i_2_n_0),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .I5(idelay_ld_done_reg_n_0),
        .O(idelay_ld_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    idelay_ld_done_i_2
       (.I0(tap_inc_wait_cnt_reg[2]),
        .I1(tap_inc_wait_cnt_reg[0]),
        .I2(tap_inc_wait_cnt_reg[1]),
        .I3(tap_inc_wait_cnt_reg[3]),
        .O(idelay_ld_done_i_2_n_0));
  FDRE idelay_ld_done_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(idelay_ld_done_i_1_n_0),
        .Q(idelay_ld_done_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    idelay_ld_i_1
       (.I0(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[3] ),
        .I3(idelay_ld_i_2_n_0),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(idelay_ld),
        .O(idelay_ld_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF40004000000000)) 
    idelay_ld_i_2
       (.I0(idelay_ld_done_reg_n_0),
        .I1(\cal2_state_r[3]_i_10_n_0 ),
        .I2(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(idelay_ld_done_i_2_n_0),
        .I5(\cal2_state_r_reg_n_0_[0] ),
        .O(idelay_ld_i_2_n_0));
  FDRE idelay_ld_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(idelay_ld_i_1_n_0),
        .Q(idelay_ld),
        .R(SR));
  LUT3 #(
    .INIT(8'hFB)) 
    \idelay_tap_cnt_r[0][0][4]_i_2 
       (.I0(idelay_ce_int),
        .I1(idelay_ld),
        .I2(po_stg2_wrcal_cnt),
        .O(cal1_dq_idel_ce_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF0020FF20)) 
    \idelay_tap_cnt_r[0][1][4]_i_1 
       (.I0(idelay_ld),
        .I1(po_stg2_wrcal_cnt),
        .I2(\po_stg2_wrcal_cnt_reg[0]_0 ),
        .I3(idelay_ce_int),
        .I4(\idelay_tap_cnt_r_reg[0][1][4]_0 ),
        .I5(\idelay_tap_cnt_r_reg[0][1][4] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFFFF5400)) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_2 
       (.I0(calib_zero_inputs),
        .I1(\input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .I2(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .I3(idelay_ld),
        .I4(idelay_ld_rst),
        .O(LD0_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFFFF4050)) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2_i_2 
       (.I0(calib_zero_inputs),
        .I1(\input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .I2(idelay_ld),
        .I3(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .I4(idelay_ld_rst),
        .O(LD0));
  LUT1 #(
    .INIT(2'h1)) 
    \not_empty_wait_cnt[0]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[0] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \not_empty_wait_cnt[1]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[0] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \not_empty_wait_cnt[2]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[2] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[0] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \not_empty_wait_cnt[3]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[3] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I3(\not_empty_wait_cnt_reg_n_0_[2] ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \not_empty_wait_cnt[4]_i_1 
       (.I0(\tap_inc_wait_cnt_reg[3]_1 ),
        .I1(\cal2_state_r_reg_n_0_[3] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(wrcal_rd_wait),
        .O(\not_empty_wait_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \not_empty_wait_cnt[4]_i_2 
       (.I0(\not_empty_wait_cnt_reg_n_0_[4] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[2] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I3(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I4(\not_empty_wait_cnt_reg_n_0_[3] ),
        .O(p_0_in[4]));
  FDRE \not_empty_wait_cnt_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\not_empty_wait_cnt_reg_n_0_[0] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\not_empty_wait_cnt_reg_n_0_[1] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\not_empty_wait_cnt_reg_n_0_[2] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\not_empty_wait_cnt_reg_n_0_[3] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[4] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\not_empty_wait_cnt_reg_n_0_[4] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    pat1_data_match_r0
       (.I0(pat1_match_fall1_and_r),
        .I1(pat1_match_fall0_and_r),
        .I2(pat1_match_rise0_and_r),
        .I3(pat1_match_rise1_and_r),
        .O(pat1_data_match_r0__0));
  LUT6 #(
    .INIT(64'h0F440FFF00440000)) 
    pat1_detect_i_1
       (.I0(pat2_data_match_r),
        .I1(pat1_data_match_r1),
        .I2(pat1_detect_i_2_n_0),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(pat1_detect_i_3_n_0),
        .I5(pat1_detect_reg_n_0),
        .O(pat1_detect_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h01)) 
    pat1_detect_i_2
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[3] ),
        .O(pat1_detect_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    pat1_detect_i_3
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I2(pat1_data_match_r1),
        .I3(pat2_data_match_r),
        .I4(\cal2_state_r_reg_n_0_[2] ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(pat1_detect_i_3_n_0));
  FDRE pat1_detect_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(pat1_detect_i_1_n_0),
        .Q(pat1_detect_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    pat2_data_match_r0
       (.I0(pat2_match_rise1_and_r),
        .I1(pat2_match_fall0_and_r),
        .I2(pat2_match_rise0_and_r),
        .I3(pat2_match_fall1_and_r),
        .O(pat2_data_match_r0__0));
  FDRE \po_stg2_wrcal_cnt_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .Q(\po_stg2_wrcal_cnt_reg[0]_0 ),
        .R(1'b0));
  FDRE \po_stg2_wrcal_cnt_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(wrcal_dqs_cnt_r),
        .Q(po_stg2_wrcal_cnt),
        .R(1'b0));
  FDRE rd_active_r1_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(rd_active_r),
        .Q(rd_active_r1),
        .R(1'b0));
  FDRE rd_active_r2_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(rd_active_r1),
        .Q(rd_active_r2),
        .R(1'b0));
  FDRE rd_active_r3_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(rd_active_r2),
        .Q(rd_active_r3),
        .R(1'b0));
  FDRE rd_active_r4_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(rd_active_r3),
        .Q(rd_active_r4),
        .R(1'b0));
  FDRE rd_active_r5_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(rd_active_r4),
        .Q(rd_active_r5),
        .R(1'b0));
  FDRE rd_active_r_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(phy_rddata_en),
        .Q(rd_active_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tap_inc_wait_cnt[0]_i_1 
       (.I0(tap_inc_wait_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tap_inc_wait_cnt[1]_i_1 
       (.I0(tap_inc_wait_cnt_reg[1]),
        .I1(tap_inc_wait_cnt_reg[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tap_inc_wait_cnt[2]_i_1 
       (.I0(tap_inc_wait_cnt_reg[2]),
        .I1(tap_inc_wait_cnt_reg[1]),
        .I2(tap_inc_wait_cnt_reg[0]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hFFFFDDFD)) 
    \tap_inc_wait_cnt[3]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[3] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(\tap_inc_wait_cnt_reg[3]_1 ),
        .O(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tap_inc_wait_cnt[3]_i_2 
       (.I0(tap_inc_wait_cnt_reg[3]),
        .I1(tap_inc_wait_cnt_reg[1]),
        .I2(tap_inc_wait_cnt_reg[0]),
        .I3(tap_inc_wait_cnt_reg[2]),
        .O(p_0_in__0[3]));
  FDRE \tap_inc_wait_cnt_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(tap_inc_wait_cnt_reg[0]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(tap_inc_wait_cnt_reg[1]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[2] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(tap_inc_wait_cnt_reg[2]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[3] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(tap_inc_wait_cnt_reg[3]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    wrcal_done_i_1
       (.I0(cal2_done_r),
        .I1(wrcal_done_reg_0),
        .O(wrcal_done_i_1_n_0));
  FDRE wrcal_done_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(wrcal_done_i_1_n_0),
        .Q(wrcal_done_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \wrcal_dqs_cnt_r[0]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\wrcal_dqs_cnt_r[1]_i_2_n_0 ),
        .I2(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .O(\wrcal_dqs_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \wrcal_dqs_cnt_r[1]_i_1 
       (.I0(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\wrcal_dqs_cnt_r[1]_i_2_n_0 ),
        .I3(wrcal_dqs_cnt_r),
        .O(\wrcal_dqs_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \wrcal_dqs_cnt_r[1]_i_2 
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\wrcal_dqs_cnt_r[1]_i_3_n_0 ),
        .I3(prech_done),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(\cal2_state_r_reg_n_0_[1] ),
        .O(\wrcal_dqs_cnt_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wrcal_dqs_cnt_r[1]_i_3 
       (.I0(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I1(wrcal_dqs_cnt_r),
        .O(\wrcal_dqs_cnt_r[1]_i_3_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wrcal_dqs_cnt_r_reg[0] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r[0]_i_1_n_0 ),
        .Q(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wrcal_dqs_cnt_r_reg[1] 
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r[1]_i_1_n_0 ),
        .Q(wrcal_dqs_cnt_r),
        .R(SR));
  FDRE wrcal_prech_req_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(cal2_prech_req_r),
        .Q(wrcal_prech_req),
        .R(SR));
  LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
    wrlvl_byte_redo_i_1
       (.I0(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I1(early1_data_match_r1),
        .I2(early1_detect_reg_n_0),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(wrlvl_byte_redo_i_2_n_0),
        .I5(wrlvl_byte_redo),
        .O(wrlvl_byte_redo_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    wrlvl_byte_redo_i_2
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(wrlvl_byte_redo_i_3_n_0),
        .I3(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(\cal2_state_r_reg_n_0_[1] ),
        .O(wrlvl_byte_redo_i_2_n_0));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    wrlvl_byte_redo_i_3
       (.I0(pat1_detect_reg_n_0),
        .I1(pat2_data_match_r),
        .I2(pat1_data_match_r1),
        .I3(early1_data_match_r1),
        .I4(early1_detect_reg_n_0),
        .I5(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .O(wrlvl_byte_redo_i_3_n_0));
  FDRE wrlvl_byte_redo_reg
       (.C(\tap_inc_wait_cnt_reg[3]_0 ),
        .CE(1'b1),
        .D(wrlvl_byte_redo_i_1_n_0),
        .Q(wrlvl_byte_redo),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_wrlvl_off_delay" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_wrlvl_off_delay
   (delay_done_r4_reg_0,
    po_delay_done_r4_reg_0,
    po_en_s2_c_reg_0,
    \calib_sel_reg[1] ,
    po_en_s2_f,
    \calib_sel_reg[1]_0 ,
    po_en_s2_f_reg_0,
    po_en_s2_c_reg_1,
    RSTB,
    init_dqsfound_done_r_reg,
    Q,
    po_delay_done_r4_reg_1,
    calib_zero_ctrl,
    phaser_out,
    calib_zero_inputs,
    phaser_out_0,
    ck_po_stg2_f_en,
    po_en_stg2_f_reg_0,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0] ,
    rd_data_offset_cal_done,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1] ,
    pi_dqs_found_done,
    pi_calib_done,
    pi_fine_dly_dec_done,
    \lane_cnt_po_r_reg[0]_0 );
  output delay_done_r4_reg_0;
  output po_delay_done_r4_reg_0;
  output po_en_s2_c_reg_0;
  output \calib_sel_reg[1] ;
  output po_en_s2_f;
  output \calib_sel_reg[1]_0 ;
  output po_en_s2_f_reg_0;
  output po_en_s2_c_reg_1;
  output RSTB;
  output init_dqsfound_done_r_reg;
  input [0:0]Q;
  input po_delay_done_r4_reg_1;
  input calib_zero_ctrl;
  input phaser_out;
  input calib_zero_inputs;
  input phaser_out_0;
  input ck_po_stg2_f_en;
  input po_en_stg2_f_reg_0;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  input rd_data_offset_cal_done;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  input pi_dqs_found_done;
  input pi_calib_done;
  input pi_fine_dly_dec_done;
  input [0:0]\lane_cnt_po_r_reg[0]_0 ;

  wire [0:0]Q;
  wire RSTB;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire calib_zero_ctrl;
  wire calib_zero_inputs;
  wire ck_po_stg2_f_en;
  wire cmd_delay_start_r5_reg_srl5_n_0;
  wire cmd_delay_start_r6_reg_n_0;
  wire delay_cnt_r0;
  wire [5:0]delay_cnt_r0__0;
  wire \delay_cnt_r[5]_i_1_n_0 ;
  wire \delay_cnt_r[5]_i_4_n_0 ;
  wire [5:0]delay_cnt_r_reg;
  wire delay_done;
  wire delay_done_i_1_n_0;
  wire delay_done_i_2_n_0;
  wire delay_done_r3_reg_srl3_n_0;
  wire delay_done_r4_reg_0;
  wire \gen_byte_sel_div2.byte_sel_cnt[1]_i_4_n_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  wire init_dqsfound_done_r_reg;
  wire [1:0]lane_cnt_dqs_c_r;
  wire lane_cnt_dqs_c_r0;
  wire \lane_cnt_dqs_c_r[0]_i_1_n_0 ;
  wire \lane_cnt_dqs_c_r[0]_i_2_n_0 ;
  wire \lane_cnt_dqs_c_r[1]_i_1_n_0 ;
  wire [1:0]lane_cnt_po_r;
  wire lane_cnt_po_r0;
  wire \lane_cnt_po_r[0]_i_1_n_0 ;
  wire \lane_cnt_po_r[0]_i_2_n_0 ;
  wire \lane_cnt_po_r[1]_i_1_n_0 ;
  wire [0:0]\lane_cnt_po_r_reg[0]_0 ;
  wire phaser_out;
  wire phaser_out_0;
  wire pi_calib_done;
  wire pi_dqs_found_done;
  wire pi_fine_dly_dec_done;
  wire pi_fine_dly_dec_done_r;
  wire po_delay_cnt_r0;
  wire [5:0]po_delay_cnt_r0__0;
  wire \po_delay_cnt_r[5]_i_1_n_0 ;
  wire \po_delay_cnt_r[5]_i_4_n_0 ;
  wire [5:0]po_delay_cnt_r_reg;
  wire po_delay_done;
  wire po_delay_done_i_1_n_0;
  wire po_delay_done_i_2_n_0;
  wire po_delay_done_r3_reg_srl3_n_0;
  wire po_delay_done_r4_reg_0;
  wire po_delay_done_r4_reg_1;
  wire po_en_s2_c_reg_0;
  wire po_en_s2_c_reg_1;
  wire po_en_s2_f;
  wire po_en_s2_f_reg_0;
  wire po_en_stg2_c;
  wire po_en_stg2_c0;
  wire po_en_stg2_c_i_1_n_0;
  wire po_en_stg2_f;
  wire po_en_stg2_f0;
  wire po_en_stg2_f_i_1_n_0;
  wire po_en_stg2_f_reg_0;
  wire [2:2]po_enstg2_c;
  wire rd_data_offset_cal_done;

  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r5_reg_srl5 " *) 
  SRL16E cmd_delay_start_r5_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(po_delay_done_r4_reg_1),
        .D(Q),
        .Q(cmd_delay_start_r5_reg_srl5_n_0));
  FDRE cmd_delay_start_r6_reg
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(cmd_delay_start_r5_reg_srl5_n_0),
        .Q(cmd_delay_start_r6_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_cnt_r[0]_i_1 
       (.I0(delay_cnt_r_reg[0]),
        .O(delay_cnt_r0__0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_cnt_r[1]_i_1 
       (.I0(delay_cnt_r_reg[1]),
        .I1(delay_cnt_r_reg[0]),
        .O(delay_cnt_r0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \delay_cnt_r[2]_i_1 
       (.I0(delay_cnt_r_reg[2]),
        .I1(delay_cnt_r_reg[0]),
        .I2(delay_cnt_r_reg[1]),
        .O(delay_cnt_r0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \delay_cnt_r[3]_i_1 
       (.I0(delay_cnt_r_reg[3]),
        .I1(delay_cnt_r_reg[1]),
        .I2(delay_cnt_r_reg[0]),
        .I3(delay_cnt_r_reg[2]),
        .O(delay_cnt_r0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \delay_cnt_r[4]_i_1 
       (.I0(delay_cnt_r_reg[1]),
        .I1(delay_cnt_r_reg[0]),
        .I2(delay_cnt_r_reg[2]),
        .I3(delay_cnt_r_reg[3]),
        .I4(delay_cnt_r_reg[4]),
        .O(delay_cnt_r0__0[4]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDDF)) 
    \delay_cnt_r[5]_i_1 
       (.I0(pi_fine_dly_dec_done_r),
        .I1(po_en_stg2_f_reg_0),
        .I2(delay_cnt_r_reg[4]),
        .I3(delay_cnt_r_reg[3]),
        .I4(delay_cnt_r_reg[5]),
        .I5(\delay_cnt_r[5]_i_4_n_0 ),
        .O(\delay_cnt_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \delay_cnt_r[5]_i_2 
       (.I0(po_en_stg2_c),
        .I1(delay_cnt_r_reg[4]),
        .I2(delay_cnt_r_reg[3]),
        .I3(delay_cnt_r_reg[5]),
        .I4(\delay_cnt_r[5]_i_4_n_0 ),
        .O(delay_cnt_r0));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE01)) 
    \delay_cnt_r[5]_i_3 
       (.I0(delay_cnt_r_reg[2]),
        .I1(delay_cnt_r_reg[0]),
        .I2(delay_cnt_r_reg[1]),
        .I3(delay_cnt_r_reg[5]),
        .I4(delay_cnt_r_reg[3]),
        .I5(delay_cnt_r_reg[4]),
        .O(delay_cnt_r0__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \delay_cnt_r[5]_i_4 
       (.I0(delay_cnt_r_reg[1]),
        .I1(delay_cnt_r_reg[0]),
        .I2(delay_cnt_r_reg[2]),
        .O(\delay_cnt_r[5]_i_4_n_0 ));
  FDRE \delay_cnt_r_reg[0] 
       (.C(po_delay_done_r4_reg_1),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[0]),
        .Q(delay_cnt_r_reg[0]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  FDSE \delay_cnt_r_reg[1] 
       (.C(po_delay_done_r4_reg_1),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[1]),
        .Q(delay_cnt_r_reg[1]),
        .S(\delay_cnt_r[5]_i_1_n_0 ));
  FDRE \delay_cnt_r_reg[2] 
       (.C(po_delay_done_r4_reg_1),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[2]),
        .Q(delay_cnt_r_reg[2]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  FDRE \delay_cnt_r_reg[3] 
       (.C(po_delay_done_r4_reg_1),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[3]),
        .Q(delay_cnt_r_reg[3]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  FDRE \delay_cnt_r_reg[4] 
       (.C(po_delay_done_r4_reg_1),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[4]),
        .Q(delay_cnt_r_reg[4]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  FDRE \delay_cnt_r_reg[5] 
       (.C(po_delay_done_r4_reg_1),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[5]),
        .Q(delay_cnt_r_reg[5]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    delay_done_i_1
       (.I0(delay_done),
        .I1(delay_done_i_2_n_0),
        .I2(\lane_cnt_dqs_c_r[0]_i_2_n_0 ),
        .I3(pi_fine_dly_dec_done_r),
        .I4(po_en_stg2_f_reg_0),
        .O(delay_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    delay_done_i_2
       (.I0(lane_cnt_dqs_c_r[0]),
        .I1(delay_cnt_r_reg[0]),
        .I2(lane_cnt_dqs_c_r[1]),
        .I3(delay_cnt_r_reg[2]),
        .I4(delay_cnt_r_reg[1]),
        .O(delay_done_i_2_n_0));
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r3_reg_srl3 " *) 
  SRL16E delay_done_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(po_delay_done_r4_reg_1),
        .D(delay_done),
        .Q(delay_done_r3_reg_srl3_n_0));
  FDRE delay_done_r4_reg
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(delay_done_r3_reg_srl3_n_0),
        .Q(delay_done_r4_reg_0),
        .R(1'b0));
  FDRE delay_done_reg
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(delay_done_i_1_n_0),
        .Q(delay_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hAEFF)) 
    \gen_byte_sel_div2.byte_sel_cnt[0]_i_3 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt[1]_i_4_n_0 ),
        .I1(rd_data_offset_cal_done),
        .I2(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I3(po_delay_done_r4_reg_0),
        .O(init_dqsfound_done_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFFFF75)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_3 
       (.I0(po_delay_done_r4_reg_0),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I2(rd_data_offset_cal_done),
        .I3(\gen_byte_sel_div2.byte_sel_cnt[1]_i_4_n_0 ),
        .I4(\gen_byte_sel_div2.byte_sel_cnt_reg[1] ),
        .O(RSTB));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_4 
       (.I0(delay_done_r4_reg_0),
        .I1(pi_dqs_found_done),
        .I2(pi_calib_done),
        .I3(pi_fine_dly_dec_done),
        .O(\gen_byte_sel_div2.byte_sel_cnt[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00100000)) 
    \lane_cnt_dqs_c_r[0]_i_1 
       (.I0(\lane_cnt_dqs_c_r[0]_i_2_n_0 ),
        .I1(delay_cnt_r_reg[1]),
        .I2(delay_cnt_r_reg[0]),
        .I3(delay_cnt_r_reg[2]),
        .I4(po_en_stg2_c),
        .I5(lane_cnt_dqs_c_r[0]),
        .O(\lane_cnt_dqs_c_r[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \lane_cnt_dqs_c_r[0]_i_2 
       (.I0(delay_cnt_r_reg[4]),
        .I1(delay_cnt_r_reg[3]),
        .I2(delay_cnt_r_reg[5]),
        .O(\lane_cnt_dqs_c_r[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \lane_cnt_dqs_c_r[1]_i_1 
       (.I0(lane_cnt_dqs_c_r[0]),
        .I1(lane_cnt_dqs_c_r0),
        .I2(lane_cnt_dqs_c_r[1]),
        .O(\lane_cnt_dqs_c_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \lane_cnt_dqs_c_r[1]_i_2 
       (.I0(po_en_stg2_c),
        .I1(delay_cnt_r_reg[2]),
        .I2(delay_cnt_r_reg[0]),
        .I3(delay_cnt_r_reg[1]),
        .I4(\lane_cnt_dqs_c_r[0]_i_2_n_0 ),
        .O(lane_cnt_dqs_c_r0));
  FDRE \lane_cnt_dqs_c_r_reg[0] 
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(\lane_cnt_dqs_c_r[0]_i_1_n_0 ),
        .Q(lane_cnt_dqs_c_r[0]),
        .R(\lane_cnt_po_r_reg[0]_0 ));
  FDRE \lane_cnt_dqs_c_r_reg[1] 
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(\lane_cnt_dqs_c_r[1]_i_1_n_0 ),
        .Q(lane_cnt_dqs_c_r[1]),
        .R(\lane_cnt_po_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00100000)) 
    \lane_cnt_po_r[0]_i_1 
       (.I0(\lane_cnt_po_r[0]_i_2_n_0 ),
        .I1(po_delay_cnt_r_reg[1]),
        .I2(po_delay_cnt_r_reg[0]),
        .I3(po_delay_cnt_r_reg[2]),
        .I4(po_en_stg2_f),
        .I5(lane_cnt_po_r[0]),
        .O(\lane_cnt_po_r[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \lane_cnt_po_r[0]_i_2 
       (.I0(po_delay_cnt_r_reg[4]),
        .I1(po_delay_cnt_r_reg[3]),
        .I2(po_delay_cnt_r_reg[5]),
        .O(\lane_cnt_po_r[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \lane_cnt_po_r[1]_i_1 
       (.I0(lane_cnt_po_r[0]),
        .I1(lane_cnt_po_r0),
        .I2(lane_cnt_po_r[1]),
        .O(\lane_cnt_po_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \lane_cnt_po_r[1]_i_2 
       (.I0(po_en_stg2_f),
        .I1(po_delay_cnt_r_reg[2]),
        .I2(po_delay_cnt_r_reg[0]),
        .I3(po_delay_cnt_r_reg[1]),
        .I4(\lane_cnt_po_r[0]_i_2_n_0 ),
        .O(lane_cnt_po_r0));
  FDRE \lane_cnt_po_r_reg[0] 
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(\lane_cnt_po_r[0]_i_1_n_0 ),
        .Q(lane_cnt_po_r[0]),
        .R(\lane_cnt_po_r_reg[0]_0 ));
  FDRE \lane_cnt_po_r_reg[1] 
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(\lane_cnt_po_r[1]_i_1_n_0 ),
        .Q(lane_cnt_po_r[1]),
        .R(\lane_cnt_po_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    phaser_out_i_1
       (.I0(po_enstg2_c),
        .I1(calib_zero_ctrl),
        .I2(phaser_out),
        .I3(calib_zero_inputs),
        .O(po_en_s2_c_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h00C4)) 
    phaser_out_i_1__0
       (.I0(phaser_out_0),
        .I1(po_enstg2_c),
        .I2(phaser_out),
        .I3(calib_zero_inputs),
        .O(\calib_sel_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h00A8)) 
    phaser_out_i_1__1
       (.I0(po_enstg2_c),
        .I1(phaser_out_0),
        .I2(phaser_out),
        .I3(calib_zero_inputs),
        .O(po_en_s2_c_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h0000FC54)) 
    phaser_out_i_2
       (.I0(phaser_out_0),
        .I1(po_en_s2_f),
        .I2(ck_po_stg2_f_en),
        .I3(phaser_out),
        .I4(calib_zero_inputs),
        .O(\calib_sel_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    phaser_out_i_2__0
       (.I0(po_en_s2_f),
        .I1(ck_po_stg2_f_en),
        .I2(phaser_out_0),
        .I3(phaser_out),
        .I4(calib_zero_inputs),
        .O(po_en_s2_f_reg_0));
  FDRE pi_fine_dly_dec_done_r_reg
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(pi_fine_dly_dec_done),
        .Q(pi_fine_dly_dec_done_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \po_delay_cnt_r[0]_i_1 
       (.I0(po_delay_cnt_r_reg[0]),
        .O(po_delay_cnt_r0__0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \po_delay_cnt_r[1]_i_1 
       (.I0(po_delay_cnt_r_reg[1]),
        .I1(po_delay_cnt_r_reg[0]),
        .O(po_delay_cnt_r0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \po_delay_cnt_r[2]_i_1 
       (.I0(po_delay_cnt_r_reg[2]),
        .I1(po_delay_cnt_r_reg[0]),
        .I2(po_delay_cnt_r_reg[1]),
        .O(po_delay_cnt_r0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \po_delay_cnt_r[3]_i_1 
       (.I0(po_delay_cnt_r_reg[3]),
        .I1(po_delay_cnt_r_reg[1]),
        .I2(po_delay_cnt_r_reg[0]),
        .I3(po_delay_cnt_r_reg[2]),
        .O(po_delay_cnt_r0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \po_delay_cnt_r[4]_i_1 
       (.I0(po_delay_cnt_r_reg[1]),
        .I1(po_delay_cnt_r_reg[0]),
        .I2(po_delay_cnt_r_reg[2]),
        .I3(po_delay_cnt_r_reg[3]),
        .I4(po_delay_cnt_r_reg[4]),
        .O(po_delay_cnt_r0__0[4]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDDF)) 
    \po_delay_cnt_r[5]_i_1 
       (.I0(cmd_delay_start_r6_reg_n_0),
        .I1(po_en_stg2_f_reg_0),
        .I2(po_delay_cnt_r_reg[4]),
        .I3(po_delay_cnt_r_reg[3]),
        .I4(po_delay_cnt_r_reg[5]),
        .I5(\po_delay_cnt_r[5]_i_4_n_0 ),
        .O(\po_delay_cnt_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \po_delay_cnt_r[5]_i_2 
       (.I0(po_en_stg2_f),
        .I1(po_delay_cnt_r_reg[4]),
        .I2(po_delay_cnt_r_reg[3]),
        .I3(po_delay_cnt_r_reg[5]),
        .I4(\po_delay_cnt_r[5]_i_4_n_0 ),
        .O(po_delay_cnt_r0));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE01)) 
    \po_delay_cnt_r[5]_i_3 
       (.I0(po_delay_cnt_r_reg[2]),
        .I1(po_delay_cnt_r_reg[0]),
        .I2(po_delay_cnt_r_reg[1]),
        .I3(po_delay_cnt_r_reg[5]),
        .I4(po_delay_cnt_r_reg[3]),
        .I5(po_delay_cnt_r_reg[4]),
        .O(po_delay_cnt_r0__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \po_delay_cnt_r[5]_i_4 
       (.I0(po_delay_cnt_r_reg[1]),
        .I1(po_delay_cnt_r_reg[0]),
        .I2(po_delay_cnt_r_reg[2]),
        .O(\po_delay_cnt_r[5]_i_4_n_0 ));
  FDSE \po_delay_cnt_r_reg[0] 
       (.C(po_delay_done_r4_reg_1),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[0]),
        .Q(po_delay_cnt_r_reg[0]),
        .S(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDRE \po_delay_cnt_r_reg[1] 
       (.C(po_delay_done_r4_reg_1),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[1]),
        .Q(po_delay_cnt_r_reg[1]),
        .R(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDSE \po_delay_cnt_r_reg[2] 
       (.C(po_delay_done_r4_reg_1),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[2]),
        .Q(po_delay_cnt_r_reg[2]),
        .S(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDSE \po_delay_cnt_r_reg[3] 
       (.C(po_delay_done_r4_reg_1),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[3]),
        .Q(po_delay_cnt_r_reg[3]),
        .S(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDSE \po_delay_cnt_r_reg[4] 
       (.C(po_delay_done_r4_reg_1),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[4]),
        .Q(po_delay_cnt_r_reg[4]),
        .S(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDRE \po_delay_cnt_r_reg[5] 
       (.C(po_delay_done_r4_reg_1),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[5]),
        .Q(po_delay_cnt_r_reg[5]),
        .R(\po_delay_cnt_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    po_delay_done_i_1
       (.I0(po_delay_done),
        .I1(po_delay_done_i_2_n_0),
        .I2(\lane_cnt_po_r[0]_i_2_n_0 ),
        .I3(cmd_delay_start_r6_reg_n_0),
        .I4(po_en_stg2_f_reg_0),
        .O(po_delay_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    po_delay_done_i_2
       (.I0(lane_cnt_po_r[0]),
        .I1(po_delay_cnt_r_reg[0]),
        .I2(lane_cnt_po_r[1]),
        .I3(po_delay_cnt_r_reg[2]),
        .I4(po_delay_cnt_r_reg[1]),
        .O(po_delay_done_i_2_n_0));
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r3_reg_srl3 " *) 
  SRL16E po_delay_done_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(po_delay_done_r4_reg_1),
        .D(po_delay_done),
        .Q(po_delay_done_r3_reg_srl3_n_0));
  FDRE po_delay_done_r4_reg
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(po_delay_done_r3_reg_srl3_n_0),
        .Q(po_delay_done_r4_reg_0),
        .R(1'b0));
  FDRE po_delay_done_reg
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(po_delay_done_i_1_n_0),
        .Q(po_delay_done),
        .R(1'b0));
  FDRE po_en_s2_c_reg
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(po_en_stg2_c),
        .Q(po_enstg2_c),
        .R(1'b0));
  FDRE po_en_s2_f_reg
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(po_en_stg2_f),
        .Q(po_en_s2_f),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001400)) 
    po_en_stg2_c_i_1
       (.I0(delay_done),
        .I1(po_en_stg2_c0),
        .I2(po_en_stg2_c),
        .I3(pi_fine_dly_dec_done_r),
        .I4(po_en_stg2_f_reg_0),
        .O(po_en_stg2_c_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    po_en_stg2_c_i_2
       (.I0(delay_cnt_r_reg[2]),
        .I1(delay_cnt_r_reg[0]),
        .I2(delay_cnt_r_reg[1]),
        .I3(delay_cnt_r_reg[5]),
        .I4(delay_cnt_r_reg[3]),
        .I5(delay_cnt_r_reg[4]),
        .O(po_en_stg2_c0));
  FDRE po_en_stg2_c_reg
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(po_en_stg2_c_i_1_n_0),
        .Q(po_en_stg2_c),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001400)) 
    po_en_stg2_f_i_1
       (.I0(po_delay_done),
        .I1(po_en_stg2_f0),
        .I2(po_en_stg2_f),
        .I3(cmd_delay_start_r6_reg_n_0),
        .I4(po_en_stg2_f_reg_0),
        .O(po_en_stg2_f_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    po_en_stg2_f_i_2
       (.I0(po_delay_cnt_r_reg[2]),
        .I1(po_delay_cnt_r_reg[0]),
        .I2(po_delay_cnt_r_reg[1]),
        .I3(po_delay_cnt_r_reg[5]),
        .I4(po_delay_cnt_r_reg[3]),
        .I5(po_delay_cnt_r_reg[4]),
        .O(po_en_stg2_f0));
  FDRE po_en_stg2_f_reg
       (.C(po_delay_done_r4_reg_1),
        .CE(1'b1),
        .D(po_en_stg2_f_i_1_n_0),
        .Q(po_en_stg2_f),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_infrastructure" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_infrastructure
   (\gen_ui_extra_clocks.mmcm_i_0 ,
    u_bufg_clkdiv0_0,
    ui_addn_clk_0,
    ui_addn_clk_1,
    ui_addn_clk_2,
    ui_addn_clk_3,
    ui_addn_clk_4,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    RST0,
    in0,
    SR,
    rstdiv0_sync_r1_reg_rep__1_0,
    rstdiv0_sync_r1_reg_rep__2_0,
    rstdiv0_sync_r1_reg_rep__4_0,
    rstdiv0_sync_r1_reg_rep__5_0,
    rstdiv0_sync_r1_reg_rep__6_0,
    rstdiv0_sync_r1_reg_rep__10_0,
    rstdiv0_sync_r1_reg_rep__11_0,
    rstdiv0_sync_r1_reg_rep__12_0,
    rstdiv0_sync_r1_reg_rep__13_0,
    rstdiv0_sync_r1_reg_rep__14_0,
    rstdiv0_sync_r1_reg_rep__15_0,
    rstdiv0_sync_r1_reg_rep__16_0,
    rstdiv0_sync_r1_reg_rep__17_0,
    rstdiv0_sync_r1_reg_rep__18_0,
    pll_locked,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r_reg,
    SS,
    prbs_rdlvl_done_pulse_reg,
    rstdiv0_sync_r1_reg_rep__11_1,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    mmcm_clk,
    AS,
    rst_tmp,
    \tap_cnt_cpt_r_reg[5] ,
    samp_edge_cnt0_en_r,
    pi_cnt_dec,
    prbs_rdlvl_done_pulse,
    \en_cnt_div2.enable_wrlvl_cnt_reg[3] ,
    bm_end_r1,
    bm_end_r1_0);
  output \gen_ui_extra_clocks.mmcm_i_0 ;
  output u_bufg_clkdiv0_0;
  output ui_addn_clk_0;
  output ui_addn_clk_1;
  output ui_addn_clk_2;
  output ui_addn_clk_3;
  output ui_addn_clk_4;
  output freq_refclk;
  output mem_refclk;
  output sync_pulse;
  output RST0;
  output in0;
  output [0:0]SR;
  output [0:0]rstdiv0_sync_r1_reg_rep__1_0;
  output [1:0]rstdiv0_sync_r1_reg_rep__2_0;
  output rstdiv0_sync_r1_reg_rep__4_0;
  output [0:0]rstdiv0_sync_r1_reg_rep__5_0;
  output [3:0]rstdiv0_sync_r1_reg_rep__6_0;
  output [0:0]rstdiv0_sync_r1_reg_rep__10_0;
  output rstdiv0_sync_r1_reg_rep__11_0;
  output rstdiv0_sync_r1_reg_rep__12_0;
  output rstdiv0_sync_r1_reg_rep__13_0;
  output rstdiv0_sync_r1_reg_rep__14_0;
  output rstdiv0_sync_r1_reg_rep__15_0;
  output rstdiv0_sync_r1_reg_rep__16_0;
  output rstdiv0_sync_r1_reg_rep__17_0;
  output rstdiv0_sync_r1_reg_rep__18_0;
  output pll_locked;
  output [0:0]new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r_reg;
  output [0:0]SS;
  output prbs_rdlvl_done_pulse_reg;
  output rstdiv0_sync_r1_reg_rep__11_1;
  output bm_end_r1_reg;
  output bm_end_r1_reg_0;
  input mmcm_clk;
  input [0:0]AS;
  input rst_tmp;
  input \tap_cnt_cpt_r_reg[5] ;
  input samp_edge_cnt0_en_r;
  input pi_cnt_dec;
  input prbs_rdlvl_done_pulse;
  input \en_cnt_div2.enable_wrlvl_cnt_reg[3] ;
  input bm_end_r1;
  input bm_end_r1_0;

  wire [0:0]AS;
  wire RST0;
  wire RST0_0;
  wire [0:0]SR;
  wire [0:0]SS;
  wire bm_end_r1;
  wire bm_end_r1_0;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire clk_div2_bufg_in;
  wire clk_pll_i;
  wire \en_cnt_div2.enable_wrlvl_cnt_reg[3] ;
  wire freq_refclk;
  wire \gen_ui_extra_clocks.mmcm_i_0 ;
  wire \gen_ui_extra_clocks.mmcm_i_n_17 ;
  wire \gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ;
  wire \gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ;
  wire in0;
  wire mem_refclk;
  wire mmcm_clk;
  wire mmcm_clkout0;
  wire mmcm_clkout1;
  wire mmcm_clkout2;
  wire mmcm_clkout3;
  wire mmcm_clkout4;
  wire mmcm_ps_clk_bufg_in;
  wire [0:0]new_cnt_cpt_r_reg;
  wire pi_cnt_dec;
  wire pll_clk3;
  wire pll_clk3_out;
  wire pll_clkfbout;
  wire pll_locked;
  wire pll_locked_i;
  wire prbs_rdlvl_done_pulse;
  wire prbs_rdlvl_done_pulse_reg;
  wire [11:0]rst_sync_r;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire rst_sync_r1;
  wire rst_tmp;
  wire [11:0]rstdiv0_sync_r;
  wire rstdiv0_sync_r1_reg_rep__0_n_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__10_0;
  wire rstdiv0_sync_r1_reg_rep__10_n_0;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_1;
  wire rstdiv0_sync_r1_reg_rep__11_n_0;
  wire rstdiv0_sync_r1_reg_rep__12_0;
  wire rstdiv0_sync_r1_reg_rep__12_n_0;
  wire rstdiv0_sync_r1_reg_rep__13_0;
  wire rstdiv0_sync_r1_reg_rep__13_n_0;
  wire rstdiv0_sync_r1_reg_rep__14_0;
  wire rstdiv0_sync_r1_reg_rep__14_n_0;
  wire rstdiv0_sync_r1_reg_rep__15_0;
  wire rstdiv0_sync_r1_reg_rep__15_n_0;
  wire rstdiv0_sync_r1_reg_rep__16_0;
  wire rstdiv0_sync_r1_reg_rep__16_n_0;
  wire rstdiv0_sync_r1_reg_rep__17_0;
  wire rstdiv0_sync_r1_reg_rep__17_n_0;
  wire rstdiv0_sync_r1_reg_rep__18_0;
  wire rstdiv0_sync_r1_reg_rep__18_n_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__1_0;
  wire rstdiv0_sync_r1_reg_rep__1_n_0;
  wire [1:0]rstdiv0_sync_r1_reg_rep__2_0;
  wire rstdiv0_sync_r1_reg_rep__2_n_0;
  wire rstdiv0_sync_r1_reg_rep__3_n_0;
  wire rstdiv0_sync_r1_reg_rep__4_0;
  wire rstdiv0_sync_r1_reg_rep__4_n_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__5_0;
  wire rstdiv0_sync_r1_reg_rep__5_n_0;
  wire [3:0]rstdiv0_sync_r1_reg_rep__6_0;
  wire rstdiv0_sync_r1_reg_rep__6_n_0;
  wire rstdiv0_sync_r1_reg_rep__7_n_0;
  wire rstdiv0_sync_r1_reg_rep__8_n_0;
  wire rstdiv0_sync_r1_reg_rep__9_n_0;
  wire rstdiv0_sync_r1_reg_rep_n_0;
  wire [11:0]rstdiv2_sync_r;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire rstdiv2_sync_r1;
  wire samp_edge_cnt0_en_r;
  wire samp_edge_cnt0_en_r_reg;
  wire sync_pulse;
  wire \tap_cnt_cpt_r_reg[5] ;
  wire u_bufg_clkdiv0_0;
  wire ui_addn_clk_0;
  wire ui_addn_clk_1;
  wire ui_addn_clk_2;
  wire ui_addn_clk_3;
  wire ui_addn_clk_4;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKFBOUTB_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKFBSTOPPED_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKINSTOPPED_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT0B_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT1B_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT2B_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT3B_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_DRDY_UNCONNECTED ;
  wire [15:0]\NLW_gen_ui_extra_clocks.mmcm_i_DO_UNCONNECTED ;
  wire NLW_plle2_i_CLKOUT4_UNCONNECTED;
  wire NLW_plle2_i_CLKOUT5_UNCONNECTED;
  wire NLW_plle2_i_DRDY_UNCONNECTED;
  wire [15:0]NLW_plle2_i_DO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    complex_row0_rd_done_i_2
       (.I0(rstdiv0_sync_r1_reg_rep__11_0),
        .I1(prbs_rdlvl_done_pulse),
        .O(prbs_rdlvl_done_pulse_reg));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \en_cnt_div2.enable_wrlvl_cnt[3]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__11_0),
        .I1(\en_cnt_div2.enable_wrlvl_cnt_reg[3] ),
        .O(rstdiv0_sync_r1_reg_rep__11_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("HIGH"),
    .CLKFBOUT_MULT_F(12.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(6.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(12),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(12),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(12),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(12),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(24),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("TRUE"),
    .CLKOUT6_DIVIDE(6),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.000000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    \gen_ui_extra_clocks.mmcm_i 
       (.CLKFBIN(u_bufg_clkdiv0_0),
        .CLKFBOUT(clk_pll_i),
        .CLKFBOUTB(\NLW_gen_ui_extra_clocks.mmcm_i_CLKFBOUTB_UNCONNECTED ),
        .CLKFBSTOPPED(\NLW_gen_ui_extra_clocks.mmcm_i_CLKFBSTOPPED_UNCONNECTED ),
        .CLKIN1(pll_clk3),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(\NLW_gen_ui_extra_clocks.mmcm_i_CLKINSTOPPED_UNCONNECTED ),
        .CLKOUT0(mmcm_clkout0),
        .CLKOUT0B(\NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT0B_UNCONNECTED ),
        .CLKOUT1(mmcm_clkout1),
        .CLKOUT1B(\NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT1B_UNCONNECTED ),
        .CLKOUT2(mmcm_clkout2),
        .CLKOUT2B(\NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT2B_UNCONNECTED ),
        .CLKOUT3(mmcm_clkout3),
        .CLKOUT3B(\NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT3B_UNCONNECTED ),
        .CLKOUT4(mmcm_clkout4),
        .CLKOUT5(mmcm_ps_clk_bufg_in),
        .CLKOUT6(clk_div2_bufg_in),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\NLW_gen_ui_extra_clocks.mmcm_i_DO_UNCONNECTED [15:0]),
        .DRDY(\NLW_gen_ui_extra_clocks.mmcm_i_DRDY_UNCONNECTED ),
        .DWE(1'b0),
        .LOCKED(\gen_ui_extra_clocks.mmcm_i_0 ),
        .PSCLK(u_bufg_clkdiv0_0),
        .PSDONE(\gen_ui_extra_clocks.mmcm_i_n_17 ),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(RST0_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_ui_extra_clocks.mmcm_i_i_1 
       (.I0(pll_locked_i),
        .O(RST0_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_clk_div2 
       (.I(clk_div2_bufg_in),
        .O(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_mmcm_ps_clk 
       (.I(mmcm_ps_clk_bufg_in),
        .O(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_ui_addn_clk_0 
       (.I(mmcm_clkout0),
        .O(ui_addn_clk_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_ui_addn_clk_1 
       (.I(mmcm_clkout1),
        .O(ui_addn_clk_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_ui_addn_clk_2 
       (.I(mmcm_clkout2),
        .O(ui_addn_clk_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_ui_addn_clk_3 
       (.I(mmcm_clkout3),
        .O(ui_addn_clk_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_ui_addn_clk_4 
       (.I(mmcm_clkout4),
        .O(ui_addn_clk_4));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h7)) 
    phaser_ref_i_i_1
       (.I0(\gen_ui_extra_clocks.mmcm_i_0 ),
        .I1(pll_locked_i),
        .O(RST0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    phy_control_i_i_2
       (.I0(pll_locked_i),
        .I1(\gen_ui_extra_clocks.mmcm_i_0 ),
        .O(pll_locked));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(8),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(2),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(64),
    .CLKOUT2_DUTY_CYCLE(0.062500),
    .CLKOUT2_PHASE(9.843750),
    .CLKOUT3_DIVIDE(8),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(8),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(168.750000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    plle2_i
       (.CLKFBIN(pll_clkfbout),
        .CLKFBOUT(pll_clkfbout),
        .CLKIN1(mmcm_clk),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(freq_refclk),
        .CLKOUT1(mem_refclk),
        .CLKOUT2(sync_pulse),
        .CLKOUT3(pll_clk3_out),
        .CLKOUT4(NLW_plle2_i_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_plle2_i_CLKOUT5_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_plle2_i_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_plle2_i_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(pll_locked_i),
        .PWRDWN(1'b0),
        .RST(AS));
  LUT2 #(
    .INIT(4'h1)) 
    \ras_timer_r[1]_i_7 
       (.I0(rstdiv0_sync_r1_reg_rep__17_0),
        .I1(bm_end_r1),
        .O(bm_end_r1_reg));
  LUT2 #(
    .INIT(4'h1)) 
    \ras_timer_r[1]_i_9__4 
       (.I0(rstdiv0_sync_r1_reg_rep__15_0),
        .I1(bm_end_r1_0),
        .O(bm_end_r1_reg_0));
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDPE rst_sync_r1_reg
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rst_sync_r1));
  FDPE \rst_sync_r_reg[0] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_tmp),
        .Q(rst_sync_r[0]));
  FDPE \rst_sync_r_reg[10] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[9]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[10]));
  FDPE \rst_sync_r_reg[11] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[10]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[11]));
  FDPE \rst_sync_r_reg[1] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[0]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[1]));
  FDPE \rst_sync_r_reg[2] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[1]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[2]));
  FDPE \rst_sync_r_reg[3] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[2]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[3]));
  FDPE \rst_sync_r_reg[4] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[3]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[4]));
  FDPE \rst_sync_r_reg[5] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[4]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[5]));
  FDPE \rst_sync_r_reg[6] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[5]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[6]));
  FDPE \rst_sync_r_reg[7] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[6]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[7]));
  FDPE \rst_sync_r_reg[8] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[7]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[8]));
  FDPE \rst_sync_r_reg[9] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[8]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[9]));
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst
       (.I0(rstdiv0_sync_r1_reg_rep_n_0),
        .O(in0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep
       (.I0(rstdiv0_sync_r1_reg_rep__0_n_0),
        .O(SR));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__0
       (.I0(rstdiv0_sync_r1_reg_rep__1_n_0),
        .O(rstdiv0_sync_r1_reg_rep__1_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__1
       (.I0(rstdiv0_sync_r1_reg_rep__2_n_0),
        .O(rstdiv0_sync_r1_reg_rep__2_0[1]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__10
       (.I0(rstdiv0_sync_r1_reg_rep__11_n_0),
        .O(rstdiv0_sync_r1_reg_rep__11_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__11
       (.I0(rstdiv0_sync_r1_reg_rep__12_n_0),
        .O(rstdiv0_sync_r1_reg_rep__12_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__12
       (.I0(rstdiv0_sync_r1_reg_rep__13_n_0),
        .O(rstdiv0_sync_r1_reg_rep__13_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__13
       (.I0(rstdiv0_sync_r1_reg_rep__14_n_0),
        .O(rstdiv0_sync_r1_reg_rep__14_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__14
       (.I0(rstdiv0_sync_r1_reg_rep__15_n_0),
        .O(rstdiv0_sync_r1_reg_rep__15_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__15
       (.I0(rstdiv0_sync_r1_reg_rep__16_n_0),
        .O(rstdiv0_sync_r1_reg_rep__16_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__16
       (.I0(rstdiv0_sync_r1_reg_rep__17_n_0),
        .O(rstdiv0_sync_r1_reg_rep__17_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__17
       (.I0(rstdiv0_sync_r1_reg_rep__18_n_0),
        .O(rstdiv0_sync_r1_reg_rep__18_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__2
       (.I0(rstdiv0_sync_r1_reg_rep__3_n_0),
        .O(rstdiv0_sync_r1_reg_rep__2_0[0]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__3
       (.I0(rstdiv0_sync_r1_reg_rep__4_n_0),
        .O(rstdiv0_sync_r1_reg_rep__4_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__4
       (.I0(rstdiv0_sync_r1_reg_rep__5_n_0),
        .O(rstdiv0_sync_r1_reg_rep__5_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__5
       (.I0(rstdiv0_sync_r1_reg_rep__6_n_0),
        .O(rstdiv0_sync_r1_reg_rep__6_0[3]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__6
       (.I0(rstdiv0_sync_r1_reg_rep__7_n_0),
        .O(rstdiv0_sync_r1_reg_rep__6_0[2]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__7
       (.I0(rstdiv0_sync_r1_reg_rep__8_n_0),
        .O(rstdiv0_sync_r1_reg_rep__6_0[1]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__8
       (.I0(rstdiv0_sync_r1_reg_rep__9_n_0),
        .O(rstdiv0_sync_r1_reg_rep__6_0[0]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__9
       (.I0(rstdiv0_sync_r1_reg_rep__10_n_0),
        .O(rstdiv0_sync_r1_reg_rep__10_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__0
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__0_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__1
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__1_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__10
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__10_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__11
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__11_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__12
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__12_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__13
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__13_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__14
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__14_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__15
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__15_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__16
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__16_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__17
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__17_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__18
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__18_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__2
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__2_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__3
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__3_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__4
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__4_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__5
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__5_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__6
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__6_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__7
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__7_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__8
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__8_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__9
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__9_n_0));
  FDPE \rstdiv0_sync_r_reg[0] 
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[0]));
  FDPE \rstdiv0_sync_r_reg[10] 
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[9]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[10]));
  FDPE \rstdiv0_sync_r_reg[11] 
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[10]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[11]));
  FDPE \rstdiv0_sync_r_reg[1] 
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[0]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[1]));
  FDPE \rstdiv0_sync_r_reg[2] 
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[1]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[2]));
  FDPE \rstdiv0_sync_r_reg[3] 
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[2]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[3]));
  FDPE \rstdiv0_sync_r_reg[4] 
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[3]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[4]));
  FDPE \rstdiv0_sync_r_reg[5] 
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[4]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[5]));
  FDPE \rstdiv0_sync_r_reg[6] 
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[5]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[6]));
  FDPE \rstdiv0_sync_r_reg[7] 
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[6]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[7]));
  FDPE \rstdiv0_sync_r_reg[8] 
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[7]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[8]));
  FDPE \rstdiv0_sync_r_reg[9] 
       (.C(u_bufg_clkdiv0_0),
        .CE(1'b1),
        .D(rstdiv0_sync_r[8]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[9]));
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDPE rstdiv2_sync_r1_reg
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r1));
  FDPE \rstdiv2_sync_r_reg[0] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[0]));
  FDPE \rstdiv2_sync_r_reg[10] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[9]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[10]));
  FDPE \rstdiv2_sync_r_reg[11] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[10]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[11]));
  FDPE \rstdiv2_sync_r_reg[1] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[0]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[1]));
  FDPE \rstdiv2_sync_r_reg[2] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[1]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[2]));
  FDPE \rstdiv2_sync_r_reg[3] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[2]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[3]));
  FDPE \rstdiv2_sync_r_reg[4] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[3]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[4]));
  FDPE \rstdiv2_sync_r_reg[5] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[4]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[5]));
  FDPE \rstdiv2_sync_r_reg[6] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[5]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[6]));
  FDPE \rstdiv2_sync_r_reg[7] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[6]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[7]));
  FDPE \rstdiv2_sync_r_reg[8] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[7]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[8]));
  FDPE \rstdiv2_sync_r_reg[9] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[8]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[9]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \samp_edge_cnt0_r[0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12_0),
        .I1(samp_edge_cnt0_en_r),
        .O(samp_edge_cnt0_en_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tap_cnt_cpt_r[5]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12_0),
        .I1(\tap_cnt_cpt_r_reg[5] ),
        .O(new_cnt_cpt_r_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG u_bufg_clkdiv0
       (.I(clk_pll_i),
        .O(u_bufg_clkdiv0_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFH u_bufh_pll_clk3
       (.I(pll_clk3_out),
        .O(pll_clk3));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_cnt_r[3]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12_0),
        .I1(pi_cnt_dec),
        .O(SS));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_iodelay_ctrl" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_iodelay_ctrl
   (rst_tmp,
    AS,
    clk_ref_i,
    sys_rst,
    \rstdiv2_sync_r_reg[11] ,
    ref_dll_lock);
  output rst_tmp;
  output [0:0]AS;
  input clk_ref_i;
  input sys_rst;
  input \rstdiv2_sync_r_reg[11] ;
  input ref_dll_lock;

  wire [0:0]AS;
  wire clk_ref_i;
  wire [0:0]iodelay_ctrl_rdy;
  wire ref_dll_lock;
  wire [0:0]rst_ref;
  wire \rst_ref_sync_r_reg_n_0_[0][0] ;
  wire \rst_ref_sync_r_reg_n_0_[0][10] ;
  wire \rst_ref_sync_r_reg_n_0_[0][11] ;
  wire \rst_ref_sync_r_reg_n_0_[0][12] ;
  wire \rst_ref_sync_r_reg_n_0_[0][13] ;
  wire \rst_ref_sync_r_reg_n_0_[0][1] ;
  wire \rst_ref_sync_r_reg_n_0_[0][2] ;
  wire \rst_ref_sync_r_reg_n_0_[0][3] ;
  wire \rst_ref_sync_r_reg_n_0_[0][4] ;
  wire \rst_ref_sync_r_reg_n_0_[0][5] ;
  wire \rst_ref_sync_r_reg_n_0_[0][6] ;
  wire \rst_ref_sync_r_reg_n_0_[0][7] ;
  wire \rst_ref_sync_r_reg_n_0_[0][8] ;
  wire \rst_ref_sync_r_reg_n_0_[0][9] ;
  wire rst_tmp;
  wire \rstdiv2_sync_r_reg[11] ;
  (* RTL_KEEP = "true" *) wire sys_rst_i;

  assign sys_rst_i = sys_rst;
  LUT1 #(
    .INIT(2'h1)) 
    plle2_i_i_1
       (.I0(sys_rst_i),
        .O(AS));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][0] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][0] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][10] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][9] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][10] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][11] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][10] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][11] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][12] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][11] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][12] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][13] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][12] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][13] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][14] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][13] ),
        .PRE(AS),
        .Q(rst_ref));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][1] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][0] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][1] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][2] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][1] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][2] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][3] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][2] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][3] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][4] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][3] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][4] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][5] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][4] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][5] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][6] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][5] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][6] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][7] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][6] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][7] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][8] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][7] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][8] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][9] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][8] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][9] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rstdiv2_sync_r[11]_i_1 
       (.I0(\rstdiv2_sync_r_reg[11] ),
        .I1(iodelay_ctrl_rdy),
        .I2(sys_rst_i),
        .I3(ref_dll_lock),
        .O(rst_tmp));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("7SERIES")) 
    u_idelayctrl_200
       (.RDY(iodelay_ctrl_rdy),
        .REFCLK(clk_ref_i),
        .RST(rst_ref));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_mc" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_mc
   (mc_cmd,
    \periodic_read_request.periodic_rd_r_lcl_reg ,
    app_ref_ack,
    p_0_in,
    ADDRA,
    idle,
    tempmon_sample_en,
    mc_ras_n,
    mc_cas_n,
    mc_cs_n,
    mc_odt,
    mc_wrdata_en,
    app_sr_active,
    bm_end_r1_reg,
    bm_end_r1_0,
    periodic_rd_ack_r_lcl_reg,
    accept_r_reg,
    accept_ns,
    periodic_rd_cntr_r_reg,
    idle_r_lcl_reg,
    idle_r_lcl_reg_0,
    \cmd_pipe_plus.wr_data_offset_reg[0]_0 ,
    phy_dout,
    \cmd_pipe_plus.mc_cas_n_reg[1]_0 ,
    Q,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    idle_r_lcl_reg_3,
    idle_r_lcl_reg_4,
    idle_r_lcl_reg_5,
    idle_r_lcl_reg_6,
    \cmd_pipe_plus.wr_data_en_reg_0 ,
    \read_fifo.tail_r_reg[0] ,
    \cmd_pipe_plus.mc_address_reg[25]_0 ,
    \cmd_pipe_plus.mc_bank_reg[5]_0 ,
    \cmd_pipe_plus.mc_cke_reg[1]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[5]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[4]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[3]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[2]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[1]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[0]_0 ,
    req_bank_r,
    \req_row_r_lcl_reg[12] ,
    \req_row_r_lcl_reg[10] ,
    \last_master_r_reg[2] ,
    SR,
    req_wr_r_lcl0,
    rb_hit_busy_r_reg,
    in0,
    S,
    rb_hit_busy_r_reg_0,
    row_hit_r_reg,
    row_hit_r_reg_0,
    phy_mc_cmd_full,
    phy_mc_ctl_full,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    accept_req,
    app_rdy,
    app_en_r2,
    \rtw_timer.rtw_cnt_r_reg[0] ,
    was_wr0,
    rb_hit_busy_r_reg_1,
    row_hit_r_reg_1,
    rb_hit_busy_r_reg_2,
    row_hit_r_reg_2,
    row_hit_r_reg_3,
    rb_hit_busy_r_reg_3,
    row_hit_r_reg_4,
    rb_hit_busy_r_reg_4,
    row_hit_r_reg_5,
    rb_hit_busy_r_reg_5,
    row_hit_r_reg_6,
    row_hit_r_reg_7,
    rb_hit_busy_r_reg_6,
    row_hit_r_reg_8,
    \grant_r_reg[0] ,
    \order_q_r_reg[1] ,
    wait_for_maint_r_lcl_reg,
    wait_for_maint_r_lcl_reg_0,
    ras_timer_zero_r_reg,
    \grant_r_reg[2] ,
    E,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2] ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    rd_wr_r_lcl_reg,
    row,
    ras_timer_zero_r_reg_0,
    phy_mc_data_full,
    \read_fifo.tail_r_reg[0]_0 ,
    \read_fifo.tail_r_reg[3] ,
    \read_fifo.tail_r_reg[4] ,
    \cmd_pipe_plus.mc_data_offset_reg[5]_1 ,
    \req_data_buf_addr_r_reg[3] ,
    \req_bank_r_lcl_reg[2] ,
    \req_col_r_reg[9] ,
    \q_entry_r_reg[0] );
  output [1:0]mc_cmd;
  output \periodic_read_request.periodic_rd_r_lcl_reg ;
  output app_ref_ack;
  output p_0_in;
  output [4:0]ADDRA;
  output idle;
  output tempmon_sample_en;
  output [1:0]mc_ras_n;
  output [1:0]mc_cas_n;
  output [0:0]mc_cs_n;
  output [0:0]mc_odt;
  output mc_wrdata_en;
  output app_sr_active;
  output bm_end_r1_reg;
  output bm_end_r1_0;
  output periodic_rd_ack_r_lcl_reg;
  output accept_r_reg;
  output accept_ns;
  output periodic_rd_cntr_r_reg;
  output idle_r_lcl_reg;
  output idle_r_lcl_reg_0;
  output \cmd_pipe_plus.wr_data_offset_reg[0]_0 ;
  output [0:0]phy_dout;
  output [2:0]\cmd_pipe_plus.mc_cas_n_reg[1]_0 ;
  output [1:0]Q;
  output idle_r_lcl_reg_1;
  output idle_r_lcl_reg_2;
  output idle_r_lcl_reg_3;
  output idle_r_lcl_reg_4;
  output idle_r_lcl_reg_5;
  output idle_r_lcl_reg_6;
  output [0:0]\cmd_pipe_plus.wr_data_en_reg_0 ;
  output [0:0]\read_fifo.tail_r_reg[0] ;
  output [20:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  output [5:0]\cmd_pipe_plus.mc_bank_reg[5]_0 ;
  output [1:0]\cmd_pipe_plus.mc_cke_reg[1]_0 ;
  output \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  output \cmd_pipe_plus.mc_data_offset_reg[4]_0 ;
  output \cmd_pipe_plus.mc_data_offset_reg[3]_0 ;
  output \cmd_pipe_plus.mc_data_offset_reg[2]_0 ;
  output \cmd_pipe_plus.mc_data_offset_reg[1]_0 ;
  output \cmd_pipe_plus.mc_data_offset_reg[0]_0 ;
  output [23:0]req_bank_r;
  output [27:0]\req_row_r_lcl_reg[12] ;
  output [0:0]\req_row_r_lcl_reg[10] ;
  input \last_master_r_reg[2] ;
  input [0:0]SR;
  input req_wr_r_lcl0;
  input rb_hit_busy_r_reg;
  input in0;
  input [0:0]S;
  input rb_hit_busy_r_reg_0;
  input [2:0]row_hit_r_reg;
  input [0:0]row_hit_r_reg_0;
  input phy_mc_cmd_full;
  input phy_mc_ctl_full;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input accept_req;
  input app_rdy;
  input app_en_r2;
  input \rtw_timer.rtw_cnt_r_reg[0] ;
  input was_wr0;
  input rb_hit_busy_r_reg_1;
  input [0:0]row_hit_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input [2:0]row_hit_r_reg_2;
  input [0:0]row_hit_r_reg_3;
  input rb_hit_busy_r_reg_3;
  input [0:0]row_hit_r_reg_4;
  input rb_hit_busy_r_reg_4;
  input [0:0]row_hit_r_reg_5;
  input rb_hit_busy_r_reg_5;
  input [0:0]row_hit_r_reg_6;
  input [0:0]row_hit_r_reg_7;
  input rb_hit_busy_r_reg_6;
  input [0:0]row_hit_r_reg_8;
  input \grant_r_reg[0] ;
  input \order_q_r_reg[1] ;
  input wait_for_maint_r_lcl_reg;
  input wait_for_maint_r_lcl_reg_0;
  input ras_timer_zero_r_reg;
  input \grant_r_reg[2] ;
  input [0:0]E;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  input \rtw_timer.rtw_cnt_r_reg[1] ;
  input rd_wr_r_lcl_reg;
  input [12:0]row;
  input ras_timer_zero_r_reg_0;
  input phy_mc_data_full;
  input \read_fifo.tail_r_reg[0]_0 ;
  input \read_fifo.tail_r_reg[3] ;
  input \read_fifo.tail_r_reg[4] ;
  input [5:0]\cmd_pipe_plus.mc_data_offset_reg[5]_1 ;
  input [3:0]\req_data_buf_addr_r_reg[3] ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [6:0]\req_col_r_reg[9] ;
  input [0:0]\q_entry_r_reg[0] ;

  wire [4:0]ADDRA;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire accept_ns;
  wire accept_r_reg;
  wire accept_req;
  wire app_en_r2;
  wire app_rdy;
  wire app_ref_ack;
  wire app_sr_active;
  wire [3:0]\arb_mux0/arb_select0/col_mux.col_data_buf_addr_r ;
  wire \arb_mux0/arb_select0/rnk_config_r ;
  wire \bank_cntrl[5].bank0/row_hit_r ;
  wire \bank_cntrl[5].bank0/wait_for_maint_r ;
  wire \bank_cntrl[6].bank0/bank_queue0/pre_bm_end_r ;
  wire \bank_cntrl[6].bank0/pass_open_bank_r ;
  wire [0:0]\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns ;
  wire [0:0]\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r ;
  wire bank_mach0_n_162;
  wire bank_mach0_n_163;
  wire bank_mach0_n_164;
  wire bank_mach0_n_28;
  wire bank_mach0_n_44;
  wire bank_mach0_n_47;
  wire bank_mach0_n_49;
  wire bank_mach0_n_51;
  wire bank_mach0_n_52;
  wire bank_mach0_n_55;
  wire bank_mach0_n_57;
  wire bank_mach0_n_58;
  wire bank_mach0_n_61;
  wire bank_mach0_n_68;
  wire bank_mach0_n_70;
  wire bank_mach0_n_72;
  wire bank_mach0_n_74;
  wire bm_end_r1_0;
  wire bm_end_r1_reg;
  wire [20:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  wire [5:0]\cmd_pipe_plus.mc_bank_reg[5]_0 ;
  wire [2:0]\cmd_pipe_plus.mc_cas_n_reg[1]_0 ;
  wire [1:0]\cmd_pipe_plus.mc_cke_reg[1]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[1]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[2]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[3]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[4]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  wire [5:0]\cmd_pipe_plus.mc_data_offset_reg[5]_1 ;
  wire [0:0]\cmd_pipe_plus.wr_data_en_reg_0 ;
  wire \cmd_pipe_plus.wr_data_offset_reg[0]_0 ;
  wire [3:0]col_data_buf_addr;
  wire col_periodic_rd;
  wire col_rd_wr;
  wire \grant_r[5]_i_8_n_0 ;
  wire \grant_r[6]_i_11_n_0 ;
  wire \grant_r[7]_i_13__0_n_0 ;
  wire \grant_r[7]_i_13_n_0 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[2] ;
  wire head_r_lcl_i_2_n_0;
  wire head_r_lcl_i_3__0_n_0;
  wire head_r_lcl_i_3_n_0;
  wire head_r_lcl_i_4_n_0;
  wire idle;
  wire [2:1]idle_cnt_0;
  wire [5:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire in0;
  wire inhbt_act_faw_r;
  wire inhbt_wr;
  wire insert_maint_r;
  wire insert_maint_r1;
  wire \last_master_r_reg[2] ;
  wire [1:0]maint_hit;
  wire maint_rank_r;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire [25:3]mc_address_ns;
  wire [5:0]mc_bank_ns;
  wire [1:0]mc_cas_n;
  wire [1:0]mc_cas_n_ns;
  wire [1:0]mc_cke_ns;
  wire [1:0]mc_cmd;
  wire [1:1]mc_cmd_ns;
  wire [0:0]mc_cs_n;
  wire [1:1]mc_cs_n_ns;
  wire [0:0]mc_odt;
  wire [0:0]mc_odt_ns;
  wire [1:0]mc_ras_n;
  wire [1:1]mc_ras_n_ns;
  wire mc_read_idle_ns;
  wire mc_ref_zq_wip_ns;
  wire [1:0]mc_we_n_ns;
  wire mc_wrdata_en;
  wire mc_wrdata_en_ns;
  wire offset_ns0;
  wire [0:0]offset_r;
  wire [2:2]order_cnt_0;
  wire \order_q_r[2]_i_2_n_0 ;
  wire \order_q_r_reg[1] ;
  wire p_0_in;
  wire pass_open_bank_r_lcl_i_2_n_0;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr_r_reg;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg ;
  wire [0:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire \q_entry_r[1]_i_4_n_0 ;
  wire \q_entry_r[2]_i_11_n_0 ;
  wire \q_entry_r[2]_i_8_n_0 ;
  wire [0:0]\q_entry_r_reg[0] ;
  wire \rank_cntrl[0].rank_cntrl0/act_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r1 ;
  wire rank_mach0_n_11;
  wire rank_mach0_n_12;
  wire rank_mach0_n_14;
  wire rank_mach0_n_15;
  wire rank_mach0_n_16;
  wire rank_mach0_n_17;
  wire \ras_timer_r[1]_i_8__0_n_0 ;
  wire \ras_timer_r[1]_i_8_n_0 ;
  wire \ras_timer_r[1]_i_9_n_0 ;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire [2:1]rb_hit_busy_cnt_0;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire [6:2]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire [1:0]\read_fifo.head_r_reg ;
  wire [0:0]\read_fifo.tail_r_reg[0] ;
  wire \read_fifo.tail_r_reg[0]_0 ;
  wire \read_fifo.tail_r_reg[3] ;
  wire \read_fifo.tail_r_reg[4] ;
  wire [23:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [0:0]\req_row_r_lcl_reg[10] ;
  wire [27:0]\req_row_r_lcl_reg[12] ;
  wire req_wr_r_lcl0;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire rnk_config_kill_rts_col;
  wire rnk_config_strobe;
  wire rnk_config_valid_r;
  wire [12:0]row;
  wire [7:3]row_cmd_wr;
  wire [2:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire [2:0]row_hit_r_reg_2;
  wire [0:0]row_hit_r_reg_3;
  wire [0:0]row_hit_r_reg_4;
  wire [0:0]row_hit_r_reg_5;
  wire [0:0]row_hit_r_reg_6;
  wire [0:0]row_hit_r_reg_7;
  wire [0:0]row_hit_r_reg_8;
  wire \rtw_timer.rtw_cnt_r_reg[0] ;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire [6:2]sending_col;
  wire [7:3]sending_row;
  wire sent_col;
  wire tempmon_sample_en;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_wr0;
  wire wr_data_en;
  wire wr_data_en_ns;
  wire wr_data_offset_ns;
  wire [1:1]\wtr_timer.wtr_cnt_r ;

  design_1_mig_7series_0_0_mig_7series_v4_2_bank_mach bank_mach0
       (.D(\arb_mux0/arb_select0/col_mux.col_data_buf_addr_r ),
        .DIA(col_periodic_rd),
        .DIC(offset_r),
        .Q({sending_col[6],sending_col[2]}),
        .S(S),
        .accept_ns(accept_ns),
        .accept_r_reg(accept_r_reg),
        .accept_r_reg_0(\grant_r_reg[0] ),
        .accept_req(accept_req),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .act_wait_r_lcl_reg({row_cmd_wr[7],row_cmd_wr[5:3]}),
        .act_wait_r_lcl_reg_0(mc_we_n_ns),
        .app_en_r2(app_en_r2),
        .app_rdy(app_rdy),
        .auto_pre_r_lcl_reg(rank_mach0_n_16),
        .bm_end_r1_0(bm_end_r1_0),
        .bm_end_r1_reg(bm_end_r1_reg),
        .cke_r_reg(mc_cke_ns[0]),
        .cke_r_reg_0(mc_cke_ns[1]),
        .col_data_buf_addr(col_data_buf_addr),
        .col_rd_wr(col_rd_wr),
        .\grant_r[5]_i_4__1 (\grant_r[7]_i_13_n_0 ),
        .\grant_r[6]_i_9 (\wtr_timer.wtr_cnt_r ),
        .\grant_r_reg[0] (bank_mach0_n_162),
        .\grant_r_reg[1] (bank_mach0_n_52),
        .\grant_r_reg[1]_0 (\grant_r[5]_i_8_n_0 ),
        .\grant_r_reg[2] (bank_mach0_n_163),
        .\grant_r_reg[2]_0 (\grant_r[6]_i_11_n_0 ),
        .\grant_r_reg[4] (bank_mach0_n_74),
        .\grant_r_reg[5] (bank_mach0_n_72),
        .\grant_r_reg[7] ({sending_row[7],sending_row[5:3]}),
        .\grant_r_reg[7]_0 ({mc_address_ns[25:13],mc_address_ns[10:3]}),
        .\grant_r_reg[7]_1 (mc_bank_ns),
        .\grant_r_reg[7]_2 (\grant_r[7]_i_13__0_n_0 ),
        .granted_col_r_reg(bank_mach0_n_51),
        .granted_col_r_reg_0(bank_mach0_n_57),
        .granted_col_r_reg_1(bank_mach0_n_58),
        .head_r_lcl_reg(head_r_lcl_i_2_n_0),
        .head_r_lcl_reg_0(head_r_lcl_i_3_n_0),
        .head_r_lcl_reg_1(head_r_lcl_i_3__0_n_0),
        .head_r_lcl_reg_2(head_r_lcl_i_4_n_0),
        .idle_cnt_0(idle_cnt_0),
        .idle_r_lcl_reg({idle_r[5],idle_r[0]}),
        .idle_r_lcl_reg_0(idle_r_lcl_reg),
        .idle_r_lcl_reg_1(bank_mach0_n_49),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_6(idle_r_lcl_reg_4),
        .idle_r_lcl_reg_7(idle_r_lcl_reg_5),
        .idle_r_lcl_reg_8(idle_r_lcl_reg_6),
        .in0(in0),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_wr(inhbt_wr),
        .insert_maint_r(insert_maint_r),
        .insert_maint_r1(insert_maint_r1),
        .\last_master_r_reg[6] (\grant_r_reg[2] ),
        .\maint_controller.maint_hit_busies_r_reg[4] (rank_mach0_n_12),
        .\maint_controller.maint_wip_r_lcl_reg (bank_mach0_n_61),
        .maint_hit(maint_hit),
        .maint_rank_r(maint_rank_r),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .offset_ns0(offset_ns0),
        .\order_q_r_reg[0] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .\order_q_r_reg[1] (\order_q_r_reg[1] ),
        .\order_q_r_reg[2] (\order_q_r[2]_i_2_n_0 ),
        .ordered_r_lcl_reg(bank_mach0_n_55),
        .ordered_r_lcl_reg_0(order_cnt_0),
        .pass_open_bank_r(\bank_cntrl[6].bank0/pass_open_bank_r ),
        .pass_open_bank_r_lcl_reg(pass_open_bank_r_lcl_i_2_n_0),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_cntr_r_reg(periodic_rd_cntr_r_reg),
        .periodic_rd_cntr_r_reg_0(\periodic_read_request.periodic_rd_r_lcl_reg ),
        .\periodic_rd_generation.read_this_rank (\rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_rd_generation.read_this_rank_r1_reg (bank_mach0_n_70),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pre_bm_end_r(\bank_cntrl[6].bank0/bank_queue0/pre_bm_end_r ),
        .pre_bm_end_r_reg(bank_mach0_n_44),
        .pre_bm_end_r_reg_0(bank_mach0_n_47),
        .\q_entry_r_reg[0] (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1] (\q_entry_r[1]_i_4_n_0 ),
        .\q_entry_r_reg[2] (\q_entry_r[2]_i_8_n_0 ),
        .\q_entry_r_reg[2]_0 (\q_entry_r[2]_i_11_n_0 ),
        .q_has_rd_r_reg(rank_mach0_n_11),
        .q_has_rd_r_reg_0(rank_mach0_n_17),
        .ras_timer_zero_r_reg(\ras_timer_r[1]_i_8_n_0 ),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(\ras_timer_r[1]_i_8__0_n_0 ),
        .ras_timer_zero_r_reg_3(\ras_timer_r[1]_i_9_n_0 ),
        .rb_hit_busy_cnt_0(rb_hit_busy_cnt_0),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_2),
        .rb_hit_busy_r_reg_3(rb_hit_busy_r_reg_3),
        .rb_hit_busy_r_reg_4(rb_hit_busy_r_reg_4),
        .rb_hit_busy_r_reg_5(rb_hit_busy_r_reg_5),
        .rb_hit_busy_r_reg_6(rb_hit_busy_r_reg_6),
        .rd_wr_r_lcl_reg({rd_wr_r[6],rd_wr_r[2]}),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .\read_fifo.head_r_reg (\read_fifo.head_r_reg ),
        .\read_fifo.head_r_reg_1_sp_1 (bank_mach0_n_68),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (\req_data_buf_addr_r_reg[3] ),
        .\req_row_r_lcl_reg[12] ({\req_row_r_lcl_reg[12] [16:15],\req_row_r_lcl_reg[10] ,\req_row_r_lcl_reg[12] [14]}),
        .\req_row_r_lcl_reg[12]_0 ({\req_row_r_lcl_reg[12] [27:17],\req_row_r_lcl_reg[12] [13:0]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg(bank_mach0_n_28),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 (\rtw_timer.rtw_cnt_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 (\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]_0 (rank_mach0_n_14),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] (\last_master_r_reg[2] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 (rank_mach0_n_15),
        .rnk_config_kill_rts_col(rnk_config_kill_rts_col),
        .rnk_config_r(\arb_mux0/arb_select0/rnk_config_r ),
        .rnk_config_strobe(rnk_config_strobe),
        .\rnk_config_strobe_r_reg[0] (bank_mach0_n_164),
        .rnk_config_valid_r(rnk_config_valid_r),
        .row(row),
        .row_hit_r(\bank_cntrl[5].bank0/row_hit_r ),
        .row_hit_r_reg(row_hit_r_reg),
        .row_hit_r_reg_0(row_hit_r_reg_0),
        .row_hit_r_reg_1(row_hit_r_reg_1),
        .row_hit_r_reg_2(row_hit_r_reg_2),
        .row_hit_r_reg_3(row_hit_r_reg_3),
        .row_hit_r_reg_4(row_hit_r_reg_4),
        .row_hit_r_reg_5(row_hit_r_reg_5),
        .row_hit_r_reg_6(row_hit_r_reg_6),
        .row_hit_r_reg_7(row_hit_r_reg_7),
        .row_hit_r_reg_8(row_hit_r_reg_8),
        .sent_col(sent_col),
        .wait_for_maint_r(\bank_cntrl[5].bank0/wait_for_maint_r ),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_lcl_reg),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r_lcl_reg_0),
        .was_wr0(was_wr0));
  FDRE \cmd_pipe_plus.mc_address_reg[10] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[10]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [7]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[13] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[13]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [8]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[14] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[14]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [9]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[15] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[15]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [10]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[16] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[16]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [11]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[17] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[17]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [12]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[18] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[18]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [13]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[19] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[19]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [14]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[20] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[20]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [15]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[21] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[21]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [16]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[22] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[22]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [17]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[23] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[23]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [18]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[24] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[24]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [19]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[25] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[25]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [20]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[3] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[3]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[4] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[4]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[5] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[5]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[6] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[6]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [3]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[7] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[7]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[8] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[8]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [5]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[9] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_address_ns[9]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [6]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_bank_ns[0]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[1] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_bank_ns[1]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[2] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_bank_ns[2]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[3] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_bank_ns[3]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[4] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_bank_ns[4]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[5] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_bank_ns[5]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [5]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cas_n_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_cas_n_ns[0]),
        .Q(mc_cas_n[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cas_n_reg[1] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_cas_n_ns[1]),
        .Q(mc_cas_n[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cke_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_cke_ns[0]),
        .Q(\cmd_pipe_plus.mc_cke_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cke_reg[1] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_cke_ns[1]),
        .Q(\cmd_pipe_plus.mc_cke_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cmd_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(sent_col),
        .Q(mc_cmd[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cmd_reg[1] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_cmd_ns),
        .Q(mc_cmd[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cs_n_reg[1] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_cs_n_ns),
        .Q(mc_cs_n),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\cmd_pipe_plus.mc_data_offset_reg[5]_1 [0]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[0]_0 ),
        .R(bank_mach0_n_51));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[1] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\cmd_pipe_plus.mc_data_offset_reg[5]_1 [1]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[1]_0 ),
        .R(bank_mach0_n_51));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[2] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\cmd_pipe_plus.mc_data_offset_reg[5]_1 [2]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[2]_0 ),
        .R(bank_mach0_n_51));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[3] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\cmd_pipe_plus.mc_data_offset_reg[5]_1 [3]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[3]_0 ),
        .R(bank_mach0_n_51));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[4] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\cmd_pipe_plus.mc_data_offset_reg[5]_1 [4]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[4]_0 ),
        .R(bank_mach0_n_51));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[5] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\cmd_pipe_plus.mc_data_offset_reg[5]_1 [5]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5]_0 ),
        .R(bank_mach0_n_51));
  FDRE \cmd_pipe_plus.mc_odt_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_odt_ns),
        .Q(mc_odt),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_ras_n_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(bank_mach0_n_52),
        .Q(mc_ras_n[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_ras_n_reg[1] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_ras_n_ns),
        .Q(mc_ras_n[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_we_n_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_we_n_ns[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_we_n_reg[1] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_we_n_ns[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_wrdata_en_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_wrdata_en_ns),
        .Q(mc_wrdata_en),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/col_mux.col_data_buf_addr_r [0]),
        .Q(ADDRA[1]),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[1] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/col_mux.col_data_buf_addr_r [1]),
        .Q(ADDRA[2]),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[2] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/col_mux.col_data_buf_addr_r [2]),
        .Q(ADDRA[3]),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[3] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/col_mux.col_data_buf_addr_r [3]),
        .Q(ADDRA[4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.wr_data_en_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(wr_data_en_ns),
        .Q(wr_data_en),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_offset_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(wr_data_offset_ns),
        .Q(ADDRA[0]),
        .R(1'b0));
  design_1_mig_7series_0_0_mig_7series_v4_2_col_mach col_mach0
       (.DIA({col_periodic_rd,col_data_buf_addr[3]}),
        .DIC(offset_r),
        .Q(\read_fifo.tail_r_reg[0] ),
        .col_data_buf_addr(col_data_buf_addr[2:0]),
        .col_rd_wr(col_rd_wr),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .mc_cmd(mc_cmd[0]),
        .mc_read_idle_ns(mc_read_idle_ns),
        .mc_read_idle_r_reg(\grant_r_reg[0] ),
        .mc_ref_zq_wip_ns(mc_ref_zq_wip_ns),
        .mc_wrdata_en_ns(mc_wrdata_en_ns),
        .offset_ns0(offset_ns0),
        .p_0_in(p_0_in),
        .\read_fifo.fifo_out_data_r_reg[5]_0 (\last_master_r_reg[2] ),
        .\read_fifo.head_r_reg[0]_0 (bank_mach0_n_58),
        .\read_fifo.head_r_reg[1]_0 (\read_fifo.head_r_reg ),
        .\read_fifo.head_r_reg[1]_1 (bank_mach0_n_68),
        .\read_fifo.head_r_reg[4]_0 (bank_mach0_n_57),
        .\read_fifo.head_r_reg[4]_1 (\rtw_timer.rtw_cnt_r_reg[1] ),
        .\read_fifo.tail_r_reg[0]_0 (\read_fifo.tail_r_reg[0]_0 ),
        .\read_fifo.tail_r_reg[1]_0 (\grant_r_reg[2] ),
        .\read_fifo.tail_r_reg[3]_0 (\read_fifo.tail_r_reg[3] ),
        .\read_fifo.tail_r_reg[4]_0 (\read_fifo.tail_r_reg[4] ),
        .wr_data_en_ns(wr_data_en_ns),
        .wr_data_offset_ns(wr_data_offset_ns));
  LUT6 #(
    .INIT(64'hA800A8A8AAAAAAAA)) 
    \grant_r[5]_i_8 
       (.I0(rnk_config_valid_r),
        .I1(\rtw_timer.rtw_cnt_r_reg[0] ),
        .I2(rnk_config_strobe),
        .I3(bank_mach0_n_163),
        .I4(bank_mach0_n_162),
        .I5(\arb_mux0/arb_select0/rnk_config_r ),
        .O(\grant_r[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000007F775555)) 
    \grant_r[6]_i_11 
       (.I0(rnk_config_valid_r),
        .I1(bank_mach0_n_164),
        .I2(bank_mach0_n_163),
        .I3(bank_mach0_n_162),
        .I4(\arb_mux0/arb_select0/rnk_config_r ),
        .I5(rnk_config_kill_rts_col),
        .O(\grant_r[6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \grant_r[7]_i_13 
       (.I0(sending_row[5]),
        .I1(row_cmd_wr[5]),
        .I2(sending_row[4]),
        .I3(row_cmd_wr[4]),
        .O(\grant_r[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0040444455555555)) 
    \grant_r[7]_i_13__0 
       (.I0(rnk_config_kill_rts_col),
        .I1(\arb_mux0/arb_select0/rnk_config_r ),
        .I2(bank_mach0_n_162),
        .I3(bank_mach0_n_163),
        .I4(bank_mach0_n_164),
        .I5(rnk_config_valid_r),
        .O(\grant_r[7]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h1001)) 
    head_r_lcl_i_2
       (.I0(idle_cnt_0[1]),
        .I1(idle_cnt_0[2]),
        .I2(accept_req),
        .I3(bank_mach0_n_49),
        .O(head_r_lcl_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'hE)) 
    head_r_lcl_i_3
       (.I0(rb_hit_busy_cnt_0[2]),
        .I1(rb_hit_busy_cnt_0[1]),
        .O(head_r_lcl_i_3_n_0));
  LUT5 #(
    .INIT(32'h1555EAAA)) 
    head_r_lcl_i_3__0
       (.I0(periodic_rd_ack_r_lcl_reg),
        .I1(accept_r_reg),
        .I2(app_rdy),
        .I3(app_en_r2),
        .I4(bank_mach0_n_49),
        .O(head_r_lcl_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'hE)) 
    head_r_lcl_i_4
       (.I0(rb_hit_busy_cnt_0[1]),
        .I1(rb_hit_busy_cnt_0[2]),
        .O(head_r_lcl_i_4_n_0));
  FDRE mc_read_idle_r_reg
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_read_idle_ns),
        .Q(idle),
        .R(1'b0));
  FDRE mc_ref_zq_wip_r_reg
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(mc_ref_zq_wip_ns),
        .Q(tempmon_sample_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_30_35_i_2__2
       (.I0(mc_ras_n[1]),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .O(phy_dout));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_54_59_i_1__2
       (.I0(Q[1]),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_54_59_i_3__2
       (.I0(mc_cs_n),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_0 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_66_71_i_3__1
       (.I0(mc_cas_n[1]),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \order_q_r[2]_i_2 
       (.I0(order_cnt_0),
        .I1(bank_mach0_n_55),
        .O(\order_q_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    pass_open_bank_r_lcl_i_2
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .I1(\bank_cntrl[6].bank0/pass_open_bank_r ),
        .I2(sending_col[6]),
        .I3(rd_wr_r[6]),
        .I4(bank_mach0_n_28),
        .I5(\bank_cntrl[6].bank0/bank_queue0/pre_bm_end_r ),
        .O(pass_open_bank_r_lcl_i_2_n_0));
  LUT3 #(
    .INIT(8'hF4)) 
    \pointer_ram.rams[0].RAM32M0_i_1 
       (.I0(ADDRA[0]),
        .I1(wr_data_en),
        .I2(E),
        .O(\cmd_pipe_plus.wr_data_offset_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \q_entry_r[1]_i_4 
       (.I0(idle_cnt_0[1]),
        .I1(bank_mach0_n_47),
        .I2(bank_mach0_n_44),
        .O(\q_entry_r[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \q_entry_r[2]_i_11 
       (.I0(bank_mach0_n_49),
        .I1(bank_mach0_n_47),
        .I2(bank_mach0_n_44),
        .O(\q_entry_r[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \q_entry_r[2]_i_8 
       (.I0(idle_cnt_0[2]),
        .I1(bank_mach0_n_44),
        .I2(bank_mach0_n_47),
        .I3(idle_cnt_0[1]),
        .O(\q_entry_r[2]_i_8_n_0 ));
  design_1_mig_7series_0_0_mig_7series_v4_2_rank_mach rank_mach0
       (.D(mc_cke_ns[1]),
        .Q(\wtr_timer.wtr_cnt_r ),
        .SR(SR),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .app_ref_ack(app_ref_ack),
        .app_sr_active(app_sr_active),
        .cke_r_reg(mc_cke_ns[0]),
        .col_rd_wr(col_rd_wr),
        .\generate_maint_cmds.insert_maint_r_lcl_reg (rank_mach0_n_15),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .idle_r_lcl_reg(rank_mach0_n_11),
        .idle_r_lcl_reg_0(rank_mach0_n_17),
        .in0(in0),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_wr(inhbt_wr),
        .insert_maint_r(insert_maint_r),
        .insert_maint_r1(insert_maint_r1),
        .\last_master_r_reg[2] (\last_master_r_reg[2] ),
        .\maint_controller.maint_hit_busies_r_reg[4] (bank_mach0_n_61),
        .maint_rank_r(maint_rank_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .maint_zq_r(maint_zq_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (rank_mach0_n_12),
        .\maintenance_request.maint_sre_r_lcl_reg (rank_mach0_n_14),
        .\maintenance_request.maint_srx_r_lcl_reg (\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns ),
        .\maintenance_request.maint_zq_r_lcl_reg (rank_mach0_n_16),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2] (\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 (bank_mach0_n_70),
        .\periodic_rd_generation.read_this_rank (\rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_read_request.periodic_rd_r_cnt_reg (periodic_rd_ack_r_lcl_reg),
        .\periodic_read_request.periodic_rd_r_lcl_reg (\periodic_read_request.periodic_rd_r_lcl_reg ),
        .q_has_rd_r_reg({idle_r[5],idle_r[0]}),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 (\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r ),
        .row_hit_r(\bank_cntrl[5].bank0/row_hit_r ),
        .\rtw_timer.rtw_cnt_r_reg[0] (\rtw_timer.rtw_cnt_r_reg[0] ),
        .\rtw_timer.rtw_cnt_r_reg[1] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .\rtw_timer.rtw_cnt_r_reg[1]_0 (bank_mach0_n_74),
        .wait_for_maint_r(\bank_cntrl[5].bank0/wait_for_maint_r ),
        .\wtr_timer.wtr_cnt_r_reg[0] (bank_mach0_n_72));
  LUT2 #(
    .INIT(4'h7)) 
    \ras_timer_r[1]_i_8 
       (.I0(row_cmd_wr[7]),
        .I1(sending_row[7]),
        .O(\ras_timer_r[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ras_timer_r[1]_i_8__0 
       (.I0(row_cmd_wr[3]),
        .I1(sending_row[3]),
        .O(\ras_timer_r[1]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ras_timer_r[1]_i_9 
       (.I0(rd_wr_r[2]),
        .I1(sending_col[2]),
        .O(\ras_timer_r[1]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \read_data_indx.rd_data_upd_indx_r_i_1 
       (.I0(wr_data_en),
        .I1(ADDRA[0]),
        .O(\cmd_pipe_plus.wr_data_en_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    wait_for_maint_r_lcl_i_3
       (.I0(maint_zq_r),
        .I1(maint_rank_r),
        .I2(maint_sre_r),
        .O(maint_hit[1]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    wait_for_maint_r_lcl_i_4
       (.I0(maint_rank_r),
        .I1(maint_sre_r),
        .I2(maint_zq_r),
        .O(maint_hit[0]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_mem_intfc" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_mem_intfc
   (periodic_rd_r,
    app_ref_ack,
    ADDRA,
    out,
    \phaser_in_gen.phaser_in ,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    app_sr_active,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r,
    pi_cnt_dec_reg,
    prbs_rdlvl_done_pulse_reg,
    init_calib_complete,
    init_calib_complete_reg_rep__5,
    bm_end_r1_reg,
    bm_end_r1_0,
    periodic_rd_ack_r,
    accept_r_reg,
    accept_ns,
    periodic_rd_cntr_r,
    idle_r_lcl_reg,
    idle_r_lcl_reg_0,
    \cmd_pipe_plus.wr_data_offset_reg[0] ,
    phy_dout,
    \write_buffer.wr_buf_out_data_reg[53] ,
    init_calib_complete_reg_rep,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    in,
    \en_cnt_div2.wrlvl_odt_reg ,
    idle_r_lcl_reg_1,
    \req_row_r_lcl_reg[12] ,
    idle_r_lcl_reg_2,
    idle_r_lcl_reg_3,
    idle_r_lcl_reg_4,
    idle_r_lcl_reg_5,
    idle_r_lcl_reg_6,
    \cmd_pipe_plus.wr_data_en_reg ,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[3]_1 ,
    req_bank_r,
    \req_row_r_lcl_reg[10] ,
    wr_en,
    wr_en_2,
    wr_en_3,
    wr_en_4,
    rd_data_en,
    wr_en_5,
    ddr_ck_out,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    \last_master_r_reg[2] ,
    CLKB0,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLKB0_6,
    pll_locked,
    in0,
    RST0,
    SR,
    rdlvl_prech_req_reg,
    \samp_edge_cnt1_r_reg[0] ,
    \complex_num_reads_dec_reg[1] ,
    \en_cnt_div2.wrlvl_odt_reg_0 ,
    \cnt_pwron_ce_r_reg[9] ,
    \cnt_pwron_r_reg[0] ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    req_wr_r_lcl0,
    rb_hit_busy_r_reg,
    S,
    rb_hit_busy_r_reg_0,
    row_hit_r_reg,
    row_hit_r_reg_0,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    accept_req,
    app_rdy,
    app_en_r2,
    \rtw_timer.rtw_cnt_r_reg[0] ,
    was_wr0,
    rb_hit_busy_r_reg_1,
    row_hit_r_reg_1,
    rb_hit_busy_r_reg_2,
    row_hit_r_reg_2,
    row_hit_r_reg_3,
    rb_hit_busy_r_reg_3,
    row_hit_r_reg_4,
    rb_hit_busy_r_reg_4,
    row_hit_r_reg_5,
    rb_hit_busy_r_reg_5,
    row_hit_r_reg_6,
    row_hit_r_reg_7,
    rb_hit_busy_r_reg_6,
    row_hit_r_reg_8,
    \order_q_r_reg[1] ,
    wait_for_maint_r_lcl_reg,
    wait_for_maint_r_lcl_reg_0,
    ras_timer_zero_r_reg,
    \grant_r_reg[2] ,
    \read_fifo.tail_r_reg[3] ,
    E,
    Q,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \complex_num_writes_reg[4] ,
    rd_wr_r_lcl_reg,
    row,
    ras_timer_zero_r_reg_0,
    \q_entry_r_reg[0] ,
    \tap_cnt_cpt_r_reg[5] ,
    SS,
    \en_cnt_div2.enable_wrlvl_cnt_reg[3] ,
    D,
    \req_data_buf_addr_r_reg[3] ,
    \req_bank_r_lcl_reg[2] ,
    \req_col_r_reg[9] ,
    mem_out,
    out_fifo,
    out_fifo_0,
    out_fifo_1);
  output periodic_rd_r;
  output app_ref_ack;
  output [4:0]ADDRA;
  output [1:0]out;
  output \phaser_in_gen.phaser_in ;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output app_sr_active;
  output new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_cnt_dec_reg;
  output prbs_rdlvl_done_pulse_reg;
  output init_calib_complete;
  output init_calib_complete_reg_rep__5;
  output bm_end_r1_reg;
  output bm_end_r1_0;
  output periodic_rd_ack_r;
  output accept_r_reg;
  output accept_ns;
  output periodic_rd_cntr_r;
  output idle_r_lcl_reg;
  output idle_r_lcl_reg_0;
  output \cmd_pipe_plus.wr_data_offset_reg[0] ;
  output [23:0]phy_dout;
  output [35:0]\write_buffer.wr_buf_out_data_reg[53] ;
  output [35:0]init_calib_complete_reg_rep;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output [63:0]in;
  output \en_cnt_div2.wrlvl_odt_reg ;
  output idle_r_lcl_reg_1;
  output [27:0]\req_row_r_lcl_reg[12] ;
  output idle_r_lcl_reg_2;
  output idle_r_lcl_reg_3;
  output idle_r_lcl_reg_4;
  output idle_r_lcl_reg_5;
  output idle_r_lcl_reg_6;
  output [0:0]\cmd_pipe_plus.wr_data_en_reg ;
  output \wr_ptr_reg[0] ;
  output \wr_ptr_reg[1] ;
  output [3:0]\wr_ptr_reg[3] ;
  output [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output \wr_ptr_reg[0]_0 ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output [23:0]req_bank_r;
  output [0:0]\req_row_r_lcl_reg[10] ;
  output wr_en;
  output wr_en_2;
  output wr_en_3;
  output wr_en_4;
  output rd_data_en;
  output wr_en_5;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input \last_master_r_reg[2] ;
  input CLKB0;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLKB0_6;
  input pll_locked;
  input in0;
  input RST0;
  input [0:0]SR;
  input [1:0]rdlvl_prech_req_reg;
  input \samp_edge_cnt1_r_reg[0] ;
  input [0:0]\complex_num_reads_dec_reg[1] ;
  input \en_cnt_div2.wrlvl_odt_reg_0 ;
  input [3:0]\cnt_pwron_ce_r_reg[9] ;
  input [0:0]\cnt_pwron_r_reg[0] ;
  input \rtw_timer.rtw_cnt_r_reg[1] ;
  input req_wr_r_lcl0;
  input rb_hit_busy_r_reg;
  input [0:0]S;
  input rb_hit_busy_r_reg_0;
  input [2:0]row_hit_r_reg;
  input [0:0]row_hit_r_reg_0;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input accept_req;
  input app_rdy;
  input app_en_r2;
  input \rtw_timer.rtw_cnt_r_reg[0] ;
  input was_wr0;
  input rb_hit_busy_r_reg_1;
  input [0:0]row_hit_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input [2:0]row_hit_r_reg_2;
  input [0:0]row_hit_r_reg_3;
  input rb_hit_busy_r_reg_3;
  input [0:0]row_hit_r_reg_4;
  input rb_hit_busy_r_reg_4;
  input [0:0]row_hit_r_reg_5;
  input rb_hit_busy_r_reg_5;
  input [0:0]row_hit_r_reg_6;
  input [0:0]row_hit_r_reg_7;
  input rb_hit_busy_r_reg_6;
  input [0:0]row_hit_r_reg_8;
  input \order_q_r_reg[1] ;
  input wait_for_maint_r_lcl_reg;
  input wait_for_maint_r_lcl_reg_0;
  input ras_timer_zero_r_reg;
  input \grant_r_reg[2] ;
  input \read_fifo.tail_r_reg[3] ;
  input [0:0]E;
  input [71:0]Q;
  input [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  input \complex_num_writes_reg[4] ;
  input rd_wr_r_lcl_reg;
  input [12:0]row;
  input ras_timer_zero_r_reg_0;
  input [0:0]\q_entry_r_reg[0] ;
  input [0:0]\tap_cnt_cpt_r_reg[5] ;
  input [0:0]SS;
  input \en_cnt_div2.enable_wrlvl_cnt_reg[3] ;
  input [11:0]D;
  input [3:0]\req_data_buf_addr_r_reg[3] ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [6:0]\req_col_r_reg[9] ;
  input [31:0]mem_out;
  input [35:0]out_fifo;
  input [35:0]out_fifo_0;
  input [47:0]out_fifo_1;

  wire [4:0]ADDRA;
  wire CLKB0;
  wire CLKB0_6;
  wire [11:0]D;
  wire [0:0]E;
  wire [71:0]Q;
  wire RST0;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire accept_r_reg;
  wire accept_req;
  wire app_en_r2;
  wire app_rdy;
  wire app_ref_ack;
  wire app_sr_active;
  wire bm_end_r1_0;
  wire bm_end_r1_reg;
  wire [0:0]\cmd_pipe_plus.wr_data_en_reg ;
  wire \cmd_pipe_plus.wr_data_offset_reg[0] ;
  wire [3:0]\cnt_pwron_ce_r_reg[9] ;
  wire [0:0]\cnt_pwron_r_reg[0] ;
  wire \col_mach0/p_0_in ;
  wire [0:0]\col_mach0/read_fifo.tail_r_reg ;
  wire [0:0]\complex_num_reads_dec_reg[1] ;
  wire \complex_num_writes_reg[4] ;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire ddr_phy_top0_n_256;
  wire ddr_phy_top0_n_338;
  wire ddr_phy_top0_n_339;
  wire ddr_phy_top0_n_340;
  wire ddr_phy_top0_n_341;
  wire ddr_phy_top0_n_342;
  wire ddr_phy_top0_n_343;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire ddr_phy_top0_n_49;
  wire ddr_phy_top0_n_51;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire \en_cnt_div2.enable_wrlvl_cnt_reg[3] ;
  wire \en_cnt_div2.wrlvl_odt_reg ;
  wire \en_cnt_div2.wrlvl_odt_reg_0 ;
  wire freq_refclk;
  wire [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \grant_r_reg[2] ;
  wire idle;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire [63:0]in;
  wire in0;
  wire init_calib_complete;
  wire [35:0]init_calib_complete_reg_rep;
  wire init_calib_complete_reg_rep__5;
  wire \last_master_r_reg[2] ;
  wire mc0_n_30;
  wire mc0_n_31;
  wire mc0_n_32;
  wire mc0_n_72;
  wire mc0_n_73;
  wire mc0_n_74;
  wire mc0_n_75;
  wire mc0_n_76;
  wire mc0_n_77;
  wire [25:3]mc_address;
  wire [5:0]mc_bank;
  wire [1:0]mc_cas_n;
  wire [1:0]mc_cke;
  wire [1:0]mc_cmd;
  wire [1:1]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire [1:0]mc_we_n;
  wire mc_wrdata_en;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire new_cnt_cpt_r_reg;
  wire \order_q_r_reg[1] ;
  wire [1:0]out;
  wire [35:0]out_fifo;
  wire [35:0]out_fifo_0;
  wire [47:0]out_fifo_1;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire [23:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pi_cnt_dec_reg;
  wire pll_locked;
  wire prbs_rdlvl_done_pulse_reg;
  wire [0:0]\q_entry_r_reg[0] ;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire rd_data_en;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire rd_wr_r_lcl_reg;
  wire [1:0]rdlvl_prech_req_reg;
  wire \read_fifo.tail_r_reg[3] ;
  wire ref_dll_lock;
  wire [23:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [0:0]\req_row_r_lcl_reg[10] ;
  wire [27:0]\req_row_r_lcl_reg[12] ;
  wire req_wr_r_lcl0;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire [12:0]row;
  wire [2:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire [2:0]row_hit_r_reg_2;
  wire [0:0]row_hit_r_reg_3;
  wire [0:0]row_hit_r_reg_4;
  wire [0:0]row_hit_r_reg_5;
  wire [0:0]row_hit_r_reg_6;
  wire [0:0]row_hit_r_reg_7;
  wire [0:0]row_hit_r_reg_8;
  wire \rtw_timer.rtw_cnt_r_reg[0] ;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire sync_pulse;
  wire [0:0]\tap_cnt_cpt_r_reg[5] ;
  wire tempmon_sample_en;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_wr0;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire wr_en_5;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire [35:0]\write_buffer.wr_buf_out_data_reg[53] ;

  design_1_mig_7series_0_0_mig_7series_v4_2_ddr_phy_top ddr_phy_top0
       (.CLKB0(CLKB0),
        .CLKB0_6(CLKB0_6),
        .D(D),
        .Q(Q),
        .RST0(RST0),
        .SR(SR),
        .SS(SS),
        .\cnt_pwron_ce_r_reg[9] (\cnt_pwron_ce_r_reg[9] ),
        .\cnt_pwron_r_reg[0] (\cnt_pwron_r_reg[0] ),
        .\complex_num_reads_dec_reg[1] (\complex_num_reads_dec_reg[1] ),
        .\complex_num_writes_reg[4] (\complex_num_writes_reg[4] ),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .\en_cnt_div2.enable_wrlvl_cnt_reg[3] (\en_cnt_div2.enable_wrlvl_cnt_reg[3] ),
        .\en_cnt_div2.wrlvl_odt_reg (\en_cnt_div2.wrlvl_odt_reg ),
        .\en_cnt_div2.wrlvl_odt_reg_0 (\en_cnt_div2.wrlvl_odt_reg_0 ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .idle(idle),
        .in(in),
        .in0(in0),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_reg_rep(ddr_phy_top0_n_49),
        .init_calib_complete_reg_rep_0(init_calib_complete_reg_rep),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .init_complete_r1_timing_reg(ddr_phy_top0_n_51),
        .mc_cas_n(mc_cas_n),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .\my_empty_reg[0] (\q_entry_r_reg[0] ),
        .\my_full_reg[3] (\read_fifo.tail_r_reg[3] ),
        .new_cnt_cpt_r_reg(new_cnt_cpt_r_reg),
        .out(out),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(out_fifo_1),
        .out_fifo_2({mc_address[25:13],mc_address[10:3]}),
        .out_fifo_3(mc_bank),
        .out_fifo_4(mc_cke),
        .out_fifo_5(mc_we_n),
        .out_fifo_6({mc0_n_30,mc0_n_31,mc0_n_32}),
        .p_0_in(\col_mach0/p_0_in ),
        .\phaser_in_gen.phaser_in (\phaser_in_gen.phaser_in ),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in_0 ),
        .phy_control_i(mc0_n_77),
        .phy_control_i_0(mc0_n_76),
        .phy_control_i_1(mc0_n_75),
        .phy_control_i_2(mc0_n_74),
        .phy_control_i_3(mc0_n_73),
        .phy_control_i_4(mc0_n_72),
        .phy_dout({phy_dout[23:8],phy_dout[6:0]}),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pi_cnt_dec_reg(pi_cnt_dec_reg),
        .pll_locked(pll_locked),
        .prbs_rdlvl_done_pulse_reg(prbs_rdlvl_done_pulse_reg),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ({ddr_phy_top0_n_338,ddr_phy_top0_n_339,ddr_phy_top0_n_340,ddr_phy_top0_n_341,ddr_phy_top0_n_342,ddr_phy_top0_n_343}),
        .rd_data_en(rd_data_en),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .rdlvl_prech_req_reg(rdlvl_prech_req_reg),
        .\read_fifo.tail_r_reg[0] (ddr_phy_top0_n_256),
        .\read_fifo.tail_r_reg[4] (\col_mach0/read_fifo.tail_r_reg ),
        .ref_dll_lock(ref_dll_lock),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt1_r_reg[0] (\samp_edge_cnt1_r_reg[0] ),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[5] (\tap_cnt_cpt_r_reg[5] ),
        .\tap_inc_wait_cnt_reg[3] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .tempmon_sample_en(tempmon_sample_en),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(wr_en_4),
        .wr_en_5(wr_en_5),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_timing_reg[3] (\last_master_r_reg[2] ),
        .\write_buffer.wr_buf_out_data_reg[53] (\write_buffer.wr_buf_out_data_reg[53] ));
  design_1_mig_7series_0_0_mig_7series_v4_2_mc mc0
       (.ADDRA(ADDRA),
        .E(E),
        .Q(mc_we_n),
        .S(S),
        .SR(SR),
        .accept_ns(accept_ns),
        .accept_r_reg(accept_r_reg),
        .accept_req(accept_req),
        .app_en_r2(app_en_r2),
        .app_rdy(app_rdy),
        .app_ref_ack(app_ref_ack),
        .app_sr_active(app_sr_active),
        .bm_end_r1_0(bm_end_r1_0),
        .bm_end_r1_reg(bm_end_r1_reg),
        .\cmd_pipe_plus.mc_address_reg[25]_0 ({mc_address[25:13],mc_address[10:3]}),
        .\cmd_pipe_plus.mc_bank_reg[5]_0 (mc_bank),
        .\cmd_pipe_plus.mc_cas_n_reg[1]_0 ({mc0_n_30,mc0_n_31,mc0_n_32}),
        .\cmd_pipe_plus.mc_cke_reg[1]_0 (mc_cke),
        .\cmd_pipe_plus.mc_data_offset_reg[0]_0 (mc0_n_77),
        .\cmd_pipe_plus.mc_data_offset_reg[1]_0 (mc0_n_76),
        .\cmd_pipe_plus.mc_data_offset_reg[2]_0 (mc0_n_75),
        .\cmd_pipe_plus.mc_data_offset_reg[3]_0 (mc0_n_74),
        .\cmd_pipe_plus.mc_data_offset_reg[4]_0 (mc0_n_73),
        .\cmd_pipe_plus.mc_data_offset_reg[5]_0 (mc0_n_72),
        .\cmd_pipe_plus.mc_data_offset_reg[5]_1 ({ddr_phy_top0_n_338,ddr_phy_top0_n_339,ddr_phy_top0_n_340,ddr_phy_top0_n_341,ddr_phy_top0_n_342,ddr_phy_top0_n_343}),
        .\cmd_pipe_plus.wr_data_en_reg_0 (\cmd_pipe_plus.wr_data_en_reg ),
        .\cmd_pipe_plus.wr_data_offset_reg[0]_0 (\cmd_pipe_plus.wr_data_offset_reg[0] ),
        .\grant_r_reg[0] (init_calib_complete_reg_rep__5),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .idle(idle),
        .idle_r_lcl_reg(idle_r_lcl_reg),
        .idle_r_lcl_reg_0(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_1(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_4),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_5),
        .idle_r_lcl_reg_6(idle_r_lcl_reg_6),
        .in0(in0),
        .\last_master_r_reg[2] (\last_master_r_reg[2] ),
        .mc_cas_n(mc_cas_n),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .\order_q_r_reg[1] (\order_q_r_reg[1] ),
        .p_0_in(\col_mach0/p_0_in ),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r),
        .periodic_rd_cntr_r_reg(periodic_rd_cntr_r),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2] (ddr_phy_top0_n_49),
        .\periodic_read_request.periodic_rd_r_lcl_reg (periodic_rd_r),
        .phy_dout(phy_dout[7]),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .\q_entry_r_reg[0] (\q_entry_r_reg[0] ),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_0),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_2),
        .rb_hit_busy_r_reg_3(rb_hit_busy_r_reg_3),
        .rb_hit_busy_r_reg_4(rb_hit_busy_r_reg_4),
        .rb_hit_busy_r_reg_5(rb_hit_busy_r_reg_5),
        .rb_hit_busy_r_reg_6(rb_hit_busy_r_reg_6),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .\read_fifo.tail_r_reg[0] (\col_mach0/read_fifo.tail_r_reg ),
        .\read_fifo.tail_r_reg[0]_0 (ddr_phy_top0_n_51),
        .\read_fifo.tail_r_reg[3] (\read_fifo.tail_r_reg[3] ),
        .\read_fifo.tail_r_reg[4] (ddr_phy_top0_n_256),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (\req_data_buf_addr_r_reg[3] ),
        .\req_row_r_lcl_reg[10] (\req_row_r_lcl_reg[10] ),
        .\req_row_r_lcl_reg[12] (\req_row_r_lcl_reg[12] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .row(row),
        .row_hit_r_reg(row_hit_r_reg),
        .row_hit_r_reg_0(row_hit_r_reg_0),
        .row_hit_r_reg_1(row_hit_r_reg_1),
        .row_hit_r_reg_2(row_hit_r_reg_2),
        .row_hit_r_reg_3(row_hit_r_reg_3),
        .row_hit_r_reg_4(row_hit_r_reg_4),
        .row_hit_r_reg_5(row_hit_r_reg_5),
        .row_hit_r_reg_6(row_hit_r_reg_6),
        .row_hit_r_reg_7(row_hit_r_reg_7),
        .row_hit_r_reg_8(row_hit_r_reg_8),
        .\rtw_timer.rtw_cnt_r_reg[0] (\rtw_timer.rtw_cnt_r_reg[0] ),
        .\rtw_timer.rtw_cnt_r_reg[1] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .tempmon_sample_en(tempmon_sample_en),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_lcl_reg),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r_lcl_reg_0),
        .was_wr0(was_wr0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_memc_ui_top_axi" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_memc_ui_top_axi
   (app_ref_ack,
    out,
    \phaser_in_gen.phaser_in ,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    app_sr_active,
    axready_reg,
    E,
    wready_reg,
    s_axi_bvalid,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r,
    pi_cnt_dec,
    prbs_rdlvl_done_pulse,
    init_calib_complete,
    bm_end_r1,
    bm_end_r1_0,
    s_axi_rvalid,
    phy_dout,
    \write_buffer.wr_buf_out_data_reg[53] ,
    init_calib_complete_reg_rep,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    \en_cnt_div2.wrlvl_odt_reg ,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[1] ,
    Q,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[3]_0 ,
    s_axi_rdata,
    s_axi_bid,
    s_axi_rid,
    wr_en,
    wr_en_2,
    wr_en_3,
    wr_en_4,
    s_axi_rlast,
    wr_en_5,
    ddr_ck_out,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    app_wdf_end_r1_reg,
    CLKB0,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLKB0_6,
    pll_locked,
    in0,
    RST0,
    SR,
    reset_reg_0,
    s_axi_awburst,
    s_axi_arburst,
    rdlvl_prech_req_reg,
    \samp_edge_cnt1_r_reg[0] ,
    \complex_num_reads_dec_reg[1] ,
    \en_cnt_div2.wrlvl_odt_reg_0 ,
    \cnt_pwron_ce_r_reg[9] ,
    \cnt_pwron_r_reg[0] ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    \rtw_timer.rtw_cnt_r_reg[0] ,
    s_axi_araddr,
    s_axi_rready,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    wait_for_maint_r_lcl_reg,
    wait_for_maint_r_lcl_reg_0,
    ras_timer_zero_r_reg,
    \grant_r_reg[2] ,
    \read_fifo.tail_r_reg[3] ,
    aresetn,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \complex_num_writes_reg[4] ,
    ras_timer_zero_r_reg_0,
    \q_entry_r_reg[0] ,
    s_axi_awaddr,
    s_axi_wdata,
    s_axi_awlen,
    s_axi_awqos,
    s_axi_awid,
    s_axi_arlen,
    s_axi_arid,
    s_axi_arqos,
    \tap_cnt_cpt_r_reg[5] ,
    SS,
    \en_cnt_div2.enable_wrlvl_cnt_reg[3] ,
    D,
    mem_out,
    out_fifo,
    out_fifo_0,
    s_axi_wstrb,
    s_axi_bready,
    out_fifo_1);
  output app_ref_ack;
  output [1:0]out;
  output \phaser_in_gen.phaser_in ;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output app_sr_active;
  output axready_reg;
  output [0:0]E;
  output wready_reg;
  output s_axi_bvalid;
  output new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_cnt_dec;
  output prbs_rdlvl_done_pulse;
  output init_calib_complete;
  output bm_end_r1;
  output bm_end_r1_0;
  output s_axi_rvalid;
  output [23:0]phy_dout;
  output [35:0]\write_buffer.wr_buf_out_data_reg[53] ;
  output [35:0]init_calib_complete_reg_rep;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output \en_cnt_div2.wrlvl_odt_reg ;
  output \wr_ptr_reg[0] ;
  output \wr_ptr_reg[1] ;
  output [3:0]Q;
  output [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [3:0]\wr_ptr_reg[3] ;
  output \wr_ptr_reg[0]_0 ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [63:0]s_axi_rdata;
  output [3:0]s_axi_bid;
  output [3:0]s_axi_rid;
  output wr_en;
  output wr_en_2;
  output wr_en_3;
  output wr_en_4;
  output s_axi_rlast;
  output wr_en_5;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input app_wdf_end_r1_reg;
  input CLKB0;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLKB0_6;
  input pll_locked;
  input in0;
  input RST0;
  input [0:0]SR;
  input reset_reg_0;
  input [0:0]s_axi_awburst;
  input [0:0]s_axi_arburst;
  input [1:0]rdlvl_prech_req_reg;
  input \samp_edge_cnt1_r_reg[0] ;
  input [0:0]\complex_num_reads_dec_reg[1] ;
  input \en_cnt_div2.wrlvl_odt_reg_0 ;
  input [3:0]\cnt_pwron_ce_r_reg[9] ;
  input [0:0]\cnt_pwron_r_reg[0] ;
  input \rtw_timer.rtw_cnt_r_reg[1] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input \rtw_timer.rtw_cnt_r_reg[0] ;
  input [26:0]s_axi_araddr;
  input s_axi_rready;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_wvalid;
  input wait_for_maint_r_lcl_reg;
  input wait_for_maint_r_lcl_reg_0;
  input ras_timer_zero_r_reg;
  input \grant_r_reg[2] ;
  input \read_fifo.tail_r_reg[3] ;
  input aresetn;
  input [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  input \complex_num_writes_reg[4] ;
  input ras_timer_zero_r_reg_0;
  input [0:0]\q_entry_r_reg[0] ;
  input [26:0]s_axi_awaddr;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_awlen;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awid;
  input [7:0]s_axi_arlen;
  input [3:0]s_axi_arid;
  input [3:0]s_axi_arqos;
  input [0:0]\tap_cnt_cpt_r_reg[5] ;
  input [0:0]SS;
  input \en_cnt_div2.enable_wrlvl_cnt_reg[3] ;
  input [11:0]D;
  input [31:0]mem_out;
  input [35:0]out_fifo;
  input [35:0]out_fifo_0;
  input [7:0]s_axi_wstrb;
  input s_axi_bready;
  input [47:0]out_fifo_1;

  wire CLKB0;
  wire CLKB0_6;
  wire [11:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire app_en;
  wire app_rdy;
  wire app_ref_ack;
  wire app_sr_active;
  wire app_wdf_end_r1_reg;
  wire app_wdf_rdy;
  wire aresetn;
  wire \axi_mc_cmd_arbiter_0/rnw ;
  wire \axi_mc_w_channel_0/mc_app_wdf_last_reg ;
  wire axready_reg;
  wire [2:0]bank;
  wire bm_end_r1;
  wire bm_end_r1_0;
  wire [3:0]\cnt_pwron_ce_r_reg[9] ;
  wire [0:0]\cnt_pwron_r_reg[0] ;
  wire [9:3]col;
  wire [0:0]\complex_num_reads_dec_reg[1] ;
  wire \complex_num_writes_reg[4] ;
  wire [3:0]data_buf_addr;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [59:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire \en_cnt_div2.enable_wrlvl_cnt_reg[3] ;
  wire \en_cnt_div2.wrlvl_odt_reg ;
  wire \en_cnt_div2.wrlvl_odt_reg_0 ;
  wire freq_refclk;
  wire [31:0]\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \grant_r_reg[2] ;
  wire in0;
  wire init_calib_complete;
  wire init_calib_complete_r;
  wire [35:0]init_calib_complete_reg_rep;
  wire \mc0/bank_mach0/accept_req ;
  wire \mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/req_wr_r_lcl0 ;
  wire \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ;
  wire \mc0/bank_mach0/bank_common0/was_wr0 ;
  wire [23:0]\mc0/bank_mach0/req_bank_r ;
  wire [103:12]\mc0/bank_mach0/row_addr ;
  wire \mc0/periodic_rd_ack_r ;
  wire \mc0/periodic_rd_r ;
  wire [25:3]mc_app_addr;
  wire mem_intfc0_n_228;
  wire mem_intfc0_n_229;
  wire mem_intfc0_n_230;
  wire mem_intfc0_n_231;
  wire mem_intfc0_n_232;
  wire mem_intfc0_n_233;
  wire mem_intfc0_n_234;
  wire mem_intfc0_n_235;
  wire mem_intfc0_n_236;
  wire mem_intfc0_n_237;
  wire mem_intfc0_n_238;
  wire mem_intfc0_n_239;
  wire mem_intfc0_n_240;
  wire mem_intfc0_n_241;
  wire mem_intfc0_n_242;
  wire mem_intfc0_n_243;
  wire mem_intfc0_n_244;
  wire mem_intfc0_n_245;
  wire mem_intfc0_n_246;
  wire mem_intfc0_n_247;
  wire mem_intfc0_n_248;
  wire mem_intfc0_n_249;
  wire mem_intfc0_n_250;
  wire mem_intfc0_n_251;
  wire mem_intfc0_n_252;
  wire mem_intfc0_n_253;
  wire mem_intfc0_n_254;
  wire mem_intfc0_n_255;
  wire mem_intfc0_n_256;
  wire mem_intfc0_n_257;
  wire mem_intfc0_n_258;
  wire mem_intfc0_n_259;
  wire mem_intfc0_n_260;
  wire mem_intfc0_n_261;
  wire mem_intfc0_n_262;
  wire mem_intfc0_n_263;
  wire mem_intfc0_n_264;
  wire mem_intfc0_n_265;
  wire mem_intfc0_n_266;
  wire mem_intfc0_n_267;
  wire mem_intfc0_n_268;
  wire mem_intfc0_n_269;
  wire mem_intfc0_n_270;
  wire mem_intfc0_n_271;
  wire mem_intfc0_n_272;
  wire mem_intfc0_n_273;
  wire mem_intfc0_n_274;
  wire mem_intfc0_n_275;
  wire mem_intfc0_n_276;
  wire mem_intfc0_n_277;
  wire mem_intfc0_n_278;
  wire mem_intfc0_n_279;
  wire mem_intfc0_n_280;
  wire mem_intfc0_n_281;
  wire mem_intfc0_n_282;
  wire mem_intfc0_n_283;
  wire mem_intfc0_n_284;
  wire mem_intfc0_n_285;
  wire mem_intfc0_n_286;
  wire mem_intfc0_n_287;
  wire mem_intfc0_n_288;
  wire mem_intfc0_n_289;
  wire mem_intfc0_n_290;
  wire mem_intfc0_n_291;
  wire mem_intfc0_n_293;
  wire mem_intfc0_n_322;
  wire mem_intfc0_n_323;
  wire mem_intfc0_n_324;
  wire mem_intfc0_n_325;
  wire mem_intfc0_n_326;
  wire mem_intfc0_n_428;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire mem_intfc0_n_56;
  wire mem_intfc0_n_60;
  wire mem_intfc0_n_63;
  wire mem_intfc0_n_64;
  wire mem_intfc0_n_65;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire new_cnt_cpt_r_reg;
  wire [63:0]next_mc_app_wdf_data;
  wire [7:0]next_mc_app_wdf_mask;
  wire [1:0]out;
  wire [35:0]out_fifo;
  wire [35:0]out_fifo_0;
  wire [47:0]out_fifo_1;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire [23:0]phy_dout;
  wire pi_cnt_dec;
  wire pll_locked;
  wire prbs_rdlvl_done_pulse;
  wire [0:0]\q_entry_r_reg[0] ;
  wire ram_init_done_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire rd_data_en;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire [1:0]rdlvl_prech_req_reg;
  wire \read_fifo.tail_r_reg[3] ;
  wire ref_dll_lock;
  wire reset_reg_0;
  wire reset_reg_n_0;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire [12:0]row;
  wire \rtw_timer.rtw_cnt_r_reg[0] ;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire [26:0]s_axi_araddr;
  wire [0:0]s_axi_arburst;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arvalid;
  wire [26:0]s_axi_awaddr;
  wire [0:0]s_axi_awburst;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [3:0]s_axi_awqos;
  wire s_axi_awvalid;
  wire [3:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [63:0]s_axi_rdata;
  wire [3:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [63:0]s_axi_wdata;
  wire [7:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire sync_pulse;
  wire [0:0]\tap_cnt_cpt_r_reg[5] ;
  wire u_axi_mc_n_8;
  wire u_ui_top_n_10;
  wire u_ui_top_n_11;
  wire u_ui_top_n_12;
  wire u_ui_top_n_13;
  wire u_ui_top_n_14;
  wire u_ui_top_n_16;
  wire u_ui_top_n_20;
  wire u_ui_top_n_21;
  wire u_ui_top_n_22;
  wire u_ui_top_n_23;
  wire u_ui_top_n_50;
  wire u_ui_top_n_51;
  wire u_ui_top_n_52;
  wire u_ui_top_n_53;
  wire u_ui_top_n_54;
  wire u_ui_top_n_55;
  wire u_ui_top_n_56;
  wire u_ui_top_n_57;
  wire u_ui_top_n_58;
  wire u_ui_top_n_59;
  wire u_ui_top_n_6;
  wire u_ui_top_n_7;
  wire u_ui_top_n_8;
  wire u_ui_top_n_9;
  wire \ui_cmd0/app_addr_r10 ;
  wire \ui_cmd0/app_en_r2 ;
  wire \ui_wr_data0/app_wdf_rdy_r_copy2 ;
  wire \ui_wr_data0/app_wdf_wren_r1 ;
  wire \ui_wr_data0/new_rd_data ;
  wire w_cmd_rdy;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire [63:0]wr_data;
  wire [3:0]wr_data_addr;
  wire [7:0]wr_data_mask;
  wire wr_data_offset;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire wr_en_5;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire wready_reg;
  wire [35:0]\write_buffer.wr_buf_out_data_reg[53] ;

  FDRE init_calib_complete_r_reg
       (.C(app_wdf_end_r1_reg),
        .CE(1'b1),
        .D(mem_intfc0_n_56),
        .Q(init_calib_complete_r),
        .R(1'b0));
  design_1_mig_7series_0_0_mig_7series_v4_2_mem_intfc mem_intfc0
       (.ADDRA({wr_data_addr,wr_data_offset}),
        .CLKB0(CLKB0),
        .CLKB0_6(CLKB0_6),
        .D(D),
        .E(ram_init_done_r),
        .Q({wr_data_mask,wr_data}),
        .RST0(RST0),
        .S(u_ui_top_n_7),
        .SR(SR),
        .SS(SS),
        .accept_ns(accept_ns),
        .accept_r_reg(mem_intfc0_n_60),
        .accept_req(\mc0/bank_mach0/accept_req ),
        .app_en_r2(\ui_cmd0/app_en_r2 ),
        .app_rdy(app_rdy),
        .app_ref_ack(app_ref_ack),
        .app_sr_active(app_sr_active),
        .bm_end_r1_0(bm_end_r1_0),
        .bm_end_r1_reg(bm_end_r1),
        .\cmd_pipe_plus.wr_data_en_reg (\ui_wr_data0/new_rd_data ),
        .\cmd_pipe_plus.wr_data_offset_reg[0] (mem_intfc0_n_65),
        .\cnt_pwron_ce_r_reg[9] (\cnt_pwron_ce_r_reg[9] ),
        .\cnt_pwron_r_reg[0] (\cnt_pwron_r_reg[0] ),
        .\complex_num_reads_dec_reg[1] (\complex_num_reads_dec_reg[1] ),
        .\complex_num_writes_reg[4] (\complex_num_writes_reg[4] ),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .\en_cnt_div2.enable_wrlvl_cnt_reg[3] (\en_cnt_div2.enable_wrlvl_cnt_reg[3] ),
        .\en_cnt_div2.wrlvl_odt_reg (\en_cnt_div2.wrlvl_odt_reg ),
        .\en_cnt_div2.wrlvl_odt_reg_0 (\en_cnt_div2.wrlvl_odt_reg_0 ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .idle_r_lcl_reg(mem_intfc0_n_63),
        .idle_r_lcl_reg_0(mem_intfc0_n_64),
        .idle_r_lcl_reg_1(mem_intfc0_n_293),
        .idle_r_lcl_reg_2(mem_intfc0_n_322),
        .idle_r_lcl_reg_3(mem_intfc0_n_323),
        .idle_r_lcl_reg_4(mem_intfc0_n_324),
        .idle_r_lcl_reg_5(mem_intfc0_n_325),
        .idle_r_lcl_reg_6(mem_intfc0_n_326),
        .in({mem_intfc0_n_228,mem_intfc0_n_229,mem_intfc0_n_230,mem_intfc0_n_231,mem_intfc0_n_232,mem_intfc0_n_233,mem_intfc0_n_234,mem_intfc0_n_235,mem_intfc0_n_236,mem_intfc0_n_237,mem_intfc0_n_238,mem_intfc0_n_239,mem_intfc0_n_240,mem_intfc0_n_241,mem_intfc0_n_242,mem_intfc0_n_243,mem_intfc0_n_244,mem_intfc0_n_245,mem_intfc0_n_246,mem_intfc0_n_247,mem_intfc0_n_248,mem_intfc0_n_249,mem_intfc0_n_250,mem_intfc0_n_251,mem_intfc0_n_252,mem_intfc0_n_253,mem_intfc0_n_254,mem_intfc0_n_255,mem_intfc0_n_256,mem_intfc0_n_257,mem_intfc0_n_258,mem_intfc0_n_259,mem_intfc0_n_260,mem_intfc0_n_261,mem_intfc0_n_262,mem_intfc0_n_263,mem_intfc0_n_264,mem_intfc0_n_265,mem_intfc0_n_266,mem_intfc0_n_267,mem_intfc0_n_268,mem_intfc0_n_269,mem_intfc0_n_270,mem_intfc0_n_271,mem_intfc0_n_272,mem_intfc0_n_273,mem_intfc0_n_274,mem_intfc0_n_275,mem_intfc0_n_276,mem_intfc0_n_277,mem_intfc0_n_278,mem_intfc0_n_279,mem_intfc0_n_280,mem_intfc0_n_281,mem_intfc0_n_282,mem_intfc0_n_283,mem_intfc0_n_284,mem_intfc0_n_285,mem_intfc0_n_286,mem_intfc0_n_287,mem_intfc0_n_288,mem_intfc0_n_289,mem_intfc0_n_290,mem_intfc0_n_291}),
        .in0(in0),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .init_calib_complete_reg_rep__5(mem_intfc0_n_56),
        .\last_master_r_reg[2] (app_wdf_end_r1_reg),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .new_cnt_cpt_r_reg(new_cnt_cpt_r_reg),
        .\order_q_r_reg[1] (reset_reg_0),
        .out(out),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(out_fifo_1),
        .periodic_rd_ack_r(\mc0/periodic_rd_ack_r ),
        .periodic_rd_cntr_r(\mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ),
        .periodic_rd_r(\mc0/periodic_rd_r ),
        .\phaser_in_gen.phaser_in (\phaser_in_gen.phaser_in ),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in_0 ),
        .phy_dout(phy_dout),
        .pi_cnt_dec_reg(pi_cnt_dec),
        .pll_locked(pll_locked),
        .prbs_rdlvl_done_pulse_reg(prbs_rdlvl_done_pulse),
        .\q_entry_r_reg[0] (\q_entry_r_reg[0] ),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_0),
        .rb_hit_busy_r_reg(u_ui_top_n_16),
        .rb_hit_busy_r_reg_0(u_ui_top_n_20),
        .rb_hit_busy_r_reg_1(u_ui_top_n_50),
        .rb_hit_busy_r_reg_2(u_ui_top_n_51),
        .rb_hit_busy_r_reg_3(u_ui_top_n_55),
        .rb_hit_busy_r_reg_4(u_ui_top_n_56),
        .rb_hit_busy_r_reg_5(u_ui_top_n_57),
        .rb_hit_busy_r_reg_6(u_ui_top_n_59),
        .rd_data_en(rd_data_en),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .rd_wr_r_lcl_reg(u_ui_top_n_6),
        .rdlvl_prech_req_reg(rdlvl_prech_req_reg),
        .\read_fifo.tail_r_reg[3] (\read_fifo.tail_r_reg[3] ),
        .ref_dll_lock(ref_dll_lock),
        .req_bank_r(\mc0/bank_mach0/req_bank_r ),
        .\req_bank_r_lcl_reg[2] (bank),
        .\req_col_r_reg[9] (col),
        .\req_data_buf_addr_r_reg[3] (data_buf_addr),
        .\req_row_r_lcl_reg[10] (mem_intfc0_n_428),
        .\req_row_r_lcl_reg[12] ({\mc0/bank_mach0/row_addr [103],\mc0/bank_mach0/row_addr [99:90],\mc0/bank_mach0/row_addr [77:76],\mc0/bank_mach0/row_addr [74],\mc0/bank_mach0/row_addr [64],\mc0/bank_mach0/row_addr [51],\mc0/bank_mach0/row_addr [38],\mc0/bank_mach0/row_addr [34:25],\mc0/bank_mach0/row_addr [12]}),
        .req_wr_r_lcl0(\mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/req_wr_r_lcl0 ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .row(row),
        .row_hit_r_reg({u_ui_top_n_21,u_ui_top_n_22,u_ui_top_n_23}),
        .row_hit_r_reg_0(u_ui_top_n_8),
        .row_hit_r_reg_1(u_ui_top_n_14),
        .row_hit_r_reg_2({u_ui_top_n_52,u_ui_top_n_53,u_ui_top_n_54}),
        .row_hit_r_reg_3(u_ui_top_n_13),
        .row_hit_r_reg_4(u_ui_top_n_12),
        .row_hit_r_reg_5(u_ui_top_n_11),
        .row_hit_r_reg_6(u_ui_top_n_58),
        .row_hit_r_reg_7(u_ui_top_n_10),
        .row_hit_r_reg_8(u_ui_top_n_9),
        .\rtw_timer.rtw_cnt_r_reg[0] (\rtw_timer.rtw_cnt_r_reg[0] ),
        .\rtw_timer.rtw_cnt_r_reg[1] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt1_r_reg[0] (\samp_edge_cnt1_r_reg[0] ),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[5] (\tap_cnt_cpt_r_reg[5] ),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_lcl_reg),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r_lcl_reg_0),
        .was_wr0(\mc0/bank_mach0/bank_common0/was_wr0 ),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(wr_en_4),
        .wr_en_5(wr_en_5),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[3] (Q),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_0 ),
        .\write_buffer.wr_buf_out_data_reg[53] (\write_buffer.wr_buf_out_data_reg[53] ));
  (* syn_maxfan = "10" *) 
  FDRE reset_reg
       (.C(app_wdf_end_r1_reg),
        .CE(1'b1),
        .D(reset_reg_0),
        .Q(reset_reg_n_0),
        .R(1'b0));
  design_1_mig_7series_0_0_mig_7series_v4_2_axi_mc u_axi_mc
       (.D(mc_app_addr),
        .E(\ui_cmd0/app_addr_r10 ),
        .app_en(app_en),
        .app_rdy(app_rdy),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_rdy_r_copy2(\ui_wr_data0/app_wdf_rdy_r_copy2 ),
        .app_wdf_wren_r1(\ui_wr_data0/app_wdf_wren_r1 ),
        .aresetn(aresetn),
        .axready_reg(axready_reg),
        .axready_reg_0(E),
        .\gen_bc2.state_reg (u_axi_mc_n_8),
        .in({mem_intfc0_n_228,mem_intfc0_n_229,mem_intfc0_n_230,mem_intfc0_n_231,mem_intfc0_n_232,mem_intfc0_n_233,mem_intfc0_n_234,mem_intfc0_n_235,mem_intfc0_n_236,mem_intfc0_n_237,mem_intfc0_n_238,mem_intfc0_n_239,mem_intfc0_n_240,mem_intfc0_n_241,mem_intfc0_n_242,mem_intfc0_n_243,mem_intfc0_n_244,mem_intfc0_n_245,mem_intfc0_n_246,mem_intfc0_n_247,mem_intfc0_n_248,mem_intfc0_n_249,mem_intfc0_n_250,mem_intfc0_n_251,mem_intfc0_n_252,mem_intfc0_n_253,mem_intfc0_n_254,mem_intfc0_n_255,mem_intfc0_n_256,mem_intfc0_n_257,mem_intfc0_n_258,mem_intfc0_n_259,mem_intfc0_n_260,mem_intfc0_n_261,mem_intfc0_n_262,mem_intfc0_n_263,mem_intfc0_n_264,mem_intfc0_n_265,mem_intfc0_n_266,mem_intfc0_n_267,mem_intfc0_n_268,mem_intfc0_n_269,mem_intfc0_n_270,mem_intfc0_n_271,mem_intfc0_n_272,mem_intfc0_n_273,mem_intfc0_n_274,mem_intfc0_n_275,mem_intfc0_n_276,mem_intfc0_n_277,mem_intfc0_n_278,mem_intfc0_n_279,mem_intfc0_n_280,mem_intfc0_n_281,mem_intfc0_n_282,mem_intfc0_n_283,mem_intfc0_n_284,mem_intfc0_n_285,mem_intfc0_n_286,mem_intfc0_n_287,mem_intfc0_n_288,mem_intfc0_n_289,mem_intfc0_n_290,mem_intfc0_n_291}),
        .init_calib_complete_r(init_calib_complete_r),
        .mc_app_wdf_last_reg(\axi_mc_w_channel_0/mc_app_wdf_last_reg ),
        .next_mc_app_wdf_data(next_mc_app_wdf_data),
        .next_mc_app_wdf_mask(next_mc_app_wdf_mask),
        .rd_data_en(rd_data_en),
        .rnw(\axi_mc_cmd_arbiter_0/rnw ),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .valid_reg(app_wdf_end_r1_reg),
        .w_cmd_rdy(w_cmd_rdy),
        .wready_reg(wready_reg));
  design_1_mig_7series_0_0_mig_7series_v4_2_ui_top u_ui_top
       (.ADDRA({wr_data_addr,wr_data_offset}),
        .D(mc_app_addr),
        .E(\ui_wr_data0/new_rd_data ),
        .Q({wr_data_mask,wr_data}),
        .S(u_ui_top_n_7),
        .accept_ns(accept_ns),
        .accept_req(\mc0/bank_mach0/accept_req ),
        .\app_addr_r1_reg[25] (bank),
        .\app_addr_r1_reg[3] (\ui_cmd0/app_addr_r10 ),
        .\app_addr_r1_reg[9] (col),
        .\app_addr_r2_reg[22] (u_ui_top_n_8),
        .\app_addr_r2_reg[22]_0 (u_ui_top_n_9),
        .\app_addr_r2_reg[22]_1 (u_ui_top_n_10),
        .\app_addr_r2_reg[22]_2 (u_ui_top_n_11),
        .\app_addr_r2_reg[22]_3 (u_ui_top_n_12),
        .\app_addr_r2_reg[22]_4 (u_ui_top_n_13),
        .\app_addr_r2_reg[22]_5 (u_ui_top_n_14),
        .\app_addr_r2_reg[24] (u_ui_top_n_20),
        .\app_addr_r2_reg[24]_0 (u_ui_top_n_51),
        .\app_cmd_r2_reg[0] (u_ui_top_n_6),
        .app_en(app_en),
        .app_en_r2(\ui_cmd0/app_en_r2 ),
        .app_rdy(app_rdy),
        .app_wdf_end_r1_reg(app_wdf_end_r1_reg),
        .app_wdf_end_r1_reg_0(reset_reg_n_0),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_rdy_r_copy2(\ui_wr_data0/app_wdf_rdy_r_copy2 ),
        .app_wdf_wren_r1(\ui_wr_data0/app_wdf_wren_r1 ),
        .app_wdf_wren_r1_reg(u_axi_mc_n_8),
        .mc_app_wdf_last_reg(\axi_mc_w_channel_0/mc_app_wdf_last_reg ),
        .next_mc_app_wdf_data(next_mc_app_wdf_data),
        .next_mc_app_wdf_mask(next_mc_app_wdf_mask),
        .periodic_rd_ack_r(\mc0/periodic_rd_ack_r ),
        .periodic_rd_cntr_r(\mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ),
        .periodic_rd_r(\mc0/periodic_rd_r ),
        .\pointer_ram.rams[0].RAM32M0 (mem_intfc0_n_65),
        .\pointer_ram.rams[1].RAM32M0 (data_buf_addr),
        .\q_entry_r_reg[1] (mem_intfc0_n_60),
        .rb_hit_busy_r_reg(mem_intfc0_n_293),
        .rb_hit_busy_r_reg_0(mem_intfc0_n_63),
        .rb_hit_busy_r_reg_1(mem_intfc0_n_326),
        .rb_hit_busy_r_reg_2(mem_intfc0_n_64),
        .rb_hit_busy_r_reg_3(mem_intfc0_n_325),
        .rb_hit_busy_r_reg_4(mem_intfc0_n_322),
        .rb_hit_busy_r_reg_5(mem_intfc0_n_323),
        .rb_hit_busy_r_reg_6(mem_intfc0_n_324),
        .\rd_buf_indx.ram_init_done_r_lcl_reg_inv (ram_init_done_r),
        .req_bank_r(\mc0/bank_mach0/req_bank_r ),
        .\req_bank_r_lcl_reg[0] (u_ui_top_n_50),
        .\req_bank_r_lcl_reg[0]_0 (u_ui_top_n_55),
        .\req_bank_r_lcl_reg[0]_1 (u_ui_top_n_56),
        .\req_bank_r_lcl_reg[0]_2 (u_ui_top_n_59),
        .\req_bank_r_lcl_reg[1] (u_ui_top_n_16),
        .\req_bank_r_lcl_reg[1]_0 (u_ui_top_n_57),
        .\req_row_r_lcl_reg[10] (u_ui_top_n_58),
        .\req_row_r_lcl_reg[6] ({u_ui_top_n_21,u_ui_top_n_22,u_ui_top_n_23}),
        .\req_row_r_lcl_reg[6]_0 ({u_ui_top_n_52,u_ui_top_n_53,u_ui_top_n_54}),
        .req_wr_r_lcl0(\mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/req_wr_r_lcl0 ),
        .rnw(\axi_mc_cmd_arbiter_0/rnw ),
        .row(row),
        .row_hit_ns_carry(mem_intfc0_n_428),
        .row_hit_r_reg({\mc0/bank_mach0/row_addr [103],\mc0/bank_mach0/row_addr [99:90],\mc0/bank_mach0/row_addr [77:76],\mc0/bank_mach0/row_addr [74],\mc0/bank_mach0/row_addr [64],\mc0/bank_mach0/row_addr [51],\mc0/bank_mach0/row_addr [38],\mc0/bank_mach0/row_addr [34:25],\mc0/bank_mach0/row_addr [12]}),
        .w_cmd_rdy(w_cmd_rdy),
        .was_wr0(\mc0/bank_mach0/bank_common0/was_wr0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_rank_cntrl" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_rank_cntrl
   (\periodic_rd_generation.read_this_rank_r1 ,
    \periodic_rd_generation.periodic_rd_request_r ,
    inhbt_act_faw_r,
    \periodic_rd_generation.periodic_rd_cntr1_r ,
    \refresh_generation.refresh_bank_r ,
    \refresh_generation.refresh_bank_r_reg[0]_0 ,
    app_ref_ack_ns,
    Q,
    inhbt_wr,
    act_this_rank,
    \rtw_timer.rtw_cnt_r_reg[2]_0 ,
    \periodic_rd_generation.read_this_rank ,
    SR,
    \periodic_rd_generation.periodic_rd_cntr1_r_reg_0 ,
    \refresh_generation.refresh_bank_r_reg[0]_1 ,
    maint_ref_zq_wip_r_reg,
    insert_maint_r1,
    maint_wip_r,
    maint_ref_zq_wip,
    \rtw_timer.rtw_cnt_r_reg[1]_0 ,
    \rtw_timer.rtw_cnt_r_reg[1]_1 ,
    col_rd_wr,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ,
    maint_prescaler_tick_r,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ,
    \rtw_timer.rtw_cnt_r_reg[0]_0 ,
    \inhbt_act_faw.faw_cnt_r_reg[0]_0 ,
    app_ref_r,
    \wtr_timer.wtr_cnt_r_reg[0]_0 ,
    \periodic_read_request.periodic_rd_grant_r ,
    \periodic_rd_generation.periodic_rd_request_r_reg_0 ,
    in0);
  output \periodic_rd_generation.read_this_rank_r1 ;
  output \periodic_rd_generation.periodic_rd_request_r ;
  output inhbt_act_faw_r;
  output \periodic_rd_generation.periodic_rd_cntr1_r ;
  output \refresh_generation.refresh_bank_r ;
  output \refresh_generation.refresh_bank_r_reg[0]_0 ;
  output app_ref_ack_ns;
  output [0:0]Q;
  output inhbt_wr;
  input act_this_rank;
  input \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  input \periodic_rd_generation.read_this_rank ;
  input [0:0]SR;
  input \periodic_rd_generation.periodic_rd_cntr1_r_reg_0 ;
  input \refresh_generation.refresh_bank_r_reg[0]_1 ;
  input maint_ref_zq_wip_r_reg;
  input insert_maint_r1;
  input maint_wip_r;
  input maint_ref_zq_wip;
  input \rtw_timer.rtw_cnt_r_reg[1]_0 ;
  input \rtw_timer.rtw_cnt_r_reg[1]_1 ;
  input col_rd_wr;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ;
  input maint_prescaler_tick_r;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ;
  input \rtw_timer.rtw_cnt_r_reg[0]_0 ;
  input \inhbt_act_faw.faw_cnt_r_reg[0]_0 ;
  input app_ref_r;
  input \wtr_timer.wtr_cnt_r_reg[0]_0 ;
  input \periodic_read_request.periodic_rd_grant_r ;
  input \periodic_rd_generation.periodic_rd_request_r_reg_0 ;
  input in0;

  wire [0:0]Q;
  wire [0:0]SR;
  wire act_this_rank;
  wire app_ref_ack_ns;
  wire app_ref_r;
  wire col_rd_wr;
  wire in0;
  wire \inhbt_act_faw.act_delayed ;
  wire [2:0]\inhbt_act_faw.faw_cnt_ns ;
  wire [2:0]\inhbt_act_faw.faw_cnt_r ;
  wire \inhbt_act_faw.faw_cnt_r_reg[0]_0 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ;
  wire inhbt_act_faw_r;
  wire inhbt_wr;
  wire insert_maint_r1;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_ref_zq_wip_r_reg;
  wire maint_wip_r;
  wire \periodic_rd_generation.periodic_rd_cntr1_r ;
  wire \periodic_rd_generation.periodic_rd_cntr1_r_reg_0 ;
  wire \periodic_rd_generation.periodic_rd_request_ns ;
  wire \periodic_rd_generation.periodic_rd_request_r ;
  wire \periodic_rd_generation.periodic_rd_request_r_i_2_n_0 ;
  wire \periodic_rd_generation.periodic_rd_request_r_i_3_n_0 ;
  wire \periodic_rd_generation.periodic_rd_request_r_reg_0 ;
  wire [2:0]\periodic_rd_generation.periodic_rd_timer_r ;
  wire \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_read_request.periodic_rd_grant_r ;
  wire \refresh_generation.refresh_bank_r ;
  wire \refresh_generation.refresh_bank_r_reg[0]_0 ;
  wire \refresh_generation.refresh_bank_r_reg[0]_1 ;
  wire [1:0]\rtw_timer.rtw_cnt_ns ;
  wire [2:0]\rtw_timer.rtw_cnt_r ;
  wire \rtw_timer.rtw_cnt_r[2]_i_1_n_0 ;
  wire \rtw_timer.rtw_cnt_r_reg[0]_0 ;
  wire \rtw_timer.rtw_cnt_r_reg[1]_0 ;
  wire \rtw_timer.rtw_cnt_r_reg[1]_1 ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  wire [1:0]\wtr_timer.wtr_cnt_ns ;
  wire [0:0]\wtr_timer.wtr_cnt_r ;
  wire \wtr_timer.wtr_cnt_r_reg[0]_0 ;
  wire \NLW_inhbt_act_faw.SRLC32E0_Q31_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hD0)) 
    app_ref_ack_r_i_1
       (.I0(maint_ref_zq_wip_r_reg),
        .I1(\refresh_generation.refresh_bank_r ),
        .I2(app_ref_r),
        .O(app_ref_ack_ns));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_cntrl " *) 
  (* srl_name = "\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \inhbt_act_faw.SRLC32E0 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .D(act_this_rank),
        .Q(\inhbt_act_faw.act_delayed ),
        .Q31(\NLW_inhbt_act_faw.SRLC32E0_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'h0096)) 
    \inhbt_act_faw.faw_cnt_r[0]_i_1 
       (.I0(\inhbt_act_faw.act_delayed ),
        .I1(act_this_rank),
        .I2(\inhbt_act_faw.faw_cnt_r [0]),
        .I3(\inhbt_act_faw.faw_cnt_r_reg[0]_0 ),
        .O(\inhbt_act_faw.faw_cnt_ns [0]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT5 #(
    .INIT(32'h0000DB24)) 
    \inhbt_act_faw.faw_cnt_r[1]_i_1 
       (.I0(\inhbt_act_faw.faw_cnt_r [0]),
        .I1(\inhbt_act_faw.act_delayed ),
        .I2(act_this_rank),
        .I3(\inhbt_act_faw.faw_cnt_r [1]),
        .I4(\inhbt_act_faw.faw_cnt_r_reg[0]_0 ),
        .O(\inhbt_act_faw.faw_cnt_ns [1]));
  LUT6 #(
    .INIT(64'h00000000F7EF0810)) 
    \inhbt_act_faw.faw_cnt_r[2]_i_1 
       (.I0(\inhbt_act_faw.faw_cnt_r [1]),
        .I1(\inhbt_act_faw.faw_cnt_r [0]),
        .I2(\inhbt_act_faw.act_delayed ),
        .I3(act_this_rank),
        .I4(\inhbt_act_faw.faw_cnt_r [2]),
        .I5(\inhbt_act_faw.faw_cnt_r_reg[0]_0 ),
        .O(\inhbt_act_faw.faw_cnt_ns [2]));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[0] 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_ns [0]),
        .Q(\inhbt_act_faw.faw_cnt_r [0]),
        .R(1'b0));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[1] 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_ns [1]),
        .Q(\inhbt_act_faw.faw_cnt_r [1]),
        .R(1'b0));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[2] 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_ns [2]),
        .Q(\inhbt_act_faw.faw_cnt_r [2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010000004004004)) 
    \inhbt_act_faw.inhbt_act_faw_r_i_1 
       (.I0(\inhbt_act_faw.faw_cnt_r_reg[0]_0 ),
        .I1(\inhbt_act_faw.faw_cnt_r [2]),
        .I2(act_this_rank),
        .I3(\inhbt_act_faw.act_delayed ),
        .I4(\inhbt_act_faw.faw_cnt_r [0]),
        .I5(\inhbt_act_faw.faw_cnt_r [1]),
        .O(\inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ));
  FDRE \inhbt_act_faw.inhbt_act_faw_r_reg 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ),
        .Q(inhbt_act_faw_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF404040)) 
    maint_ref_zq_wip_r_i_1
       (.I0(\refresh_generation.refresh_bank_r ),
        .I1(maint_ref_zq_wip_r_reg),
        .I2(insert_maint_r1),
        .I3(maint_wip_r),
        .I4(maint_ref_zq_wip),
        .O(\refresh_generation.refresh_bank_r_reg[0]_0 ));
  FDRE \periodic_rd_generation.periodic_rd_cntr1_r_reg 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_cntr1_r_reg_0 ),
        .Q(\periodic_rd_generation.periodic_rd_cntr1_r ),
        .R(SR));
  LUT4 #(
    .INIT(16'h004F)) 
    \periodic_rd_generation.periodic_rd_request_r_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_request_r_i_2_n_0 ),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ),
        .I2(maint_ref_zq_wip_r_reg),
        .I3(\inhbt_act_faw.faw_cnt_r_reg[0]_0 ),
        .O(\periodic_rd_generation.periodic_rd_request_ns ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \periodic_rd_generation.periodic_rd_request_r_i_2 
       (.I0(\periodic_rd_generation.periodic_rd_cntr1_r ),
        .I1(\periodic_read_request.periodic_rd_grant_r ),
        .I2(\periodic_rd_generation.periodic_rd_request_r_reg_0 ),
        .I3(\periodic_rd_generation.periodic_rd_request_r ),
        .I4(\periodic_rd_generation.periodic_rd_request_r_i_3_n_0 ),
        .O(\periodic_rd_generation.periodic_rd_request_r_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \periodic_rd_generation.periodic_rd_request_r_i_3 
       (.I0(maint_prescaler_tick_r),
        .I1(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .I2(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .I3(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .O(\periodic_rd_generation.periodic_rd_request_r_i_3_n_0 ));
  FDRE \periodic_rd_generation.periodic_rd_request_r_reg 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_request_ns ),
        .Q(\periodic_rd_generation.periodic_rd_request_r ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h77DD7FD5FFFFFFFF)) 
    \periodic_rd_generation.periodic_rd_timer_r[0]_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .I1(maint_prescaler_tick_r),
        .I2(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .I3(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .I4(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .I5(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ),
        .O(\periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA22008000000000)) 
    \periodic_rd_generation.periodic_rd_timer_r[1]_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .I1(maint_prescaler_tick_r),
        .I2(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .I3(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .I4(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .I5(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ),
        .O(\periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5FD75FFFFFFFF)) 
    \periodic_rd_generation.periodic_rd_timer_r[2]_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .I1(maint_prescaler_tick_r),
        .I2(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .I3(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .I4(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .I5(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ),
        .O(\periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[0] 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ),
        .Q(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .R(1'b0));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[1] 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ),
        .Q(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .R(1'b0));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[2] 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ),
        .Q(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .R(1'b0));
  FDRE \periodic_rd_generation.read_this_rank_r1_reg 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\periodic_rd_generation.read_this_rank_r ),
        .Q(\periodic_rd_generation.read_this_rank_r1 ),
        .R(1'b0));
  FDRE \periodic_rd_generation.read_this_rank_r_reg 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\periodic_rd_generation.read_this_rank ),
        .Q(\periodic_rd_generation.read_this_rank_r ),
        .R(1'b0));
  FDRE \refresh_generation.refresh_bank_r_reg[0] 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\refresh_generation.refresh_bank_r_reg[0]_1 ),
        .Q(\refresh_generation.refresh_bank_r ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54555454)) 
    \rnk_config_strobe_r[0]_i_26 
       (.I0(\rtw_timer.rtw_cnt_r_reg[1]_0 ),
        .I1(\rtw_timer.rtw_cnt_r [2]),
        .I2(\rtw_timer.rtw_cnt_r [1]),
        .I3(\rtw_timer.rtw_cnt_r_reg[1]_1 ),
        .I4(col_rd_wr),
        .O(inhbt_wr));
  LUT6 #(
    .INIT(64'h000000000000DDD0)) 
    \rtw_timer.rtw_cnt_r[0]_i_1 
       (.I0(col_rd_wr),
        .I1(\rtw_timer.rtw_cnt_r_reg[1]_1 ),
        .I2(\rtw_timer.rtw_cnt_r [1]),
        .I3(\rtw_timer.rtw_cnt_r [2]),
        .I4(\rtw_timer.rtw_cnt_r_reg[0]_0 ),
        .I5(\rtw_timer.rtw_cnt_r [0]),
        .O(\rtw_timer.rtw_cnt_ns [0]));
  LUT6 #(
    .INIT(64'h5000505004000404)) 
    \rtw_timer.rtw_cnt_r[1]_i_1 
       (.I0(\rtw_timer.rtw_cnt_r_reg[1]_0 ),
        .I1(\rtw_timer.rtw_cnt_r [2]),
        .I2(\rtw_timer.rtw_cnt_r [1]),
        .I3(\rtw_timer.rtw_cnt_r_reg[1]_1 ),
        .I4(col_rd_wr),
        .I5(\rtw_timer.rtw_cnt_r [0]),
        .O(\rtw_timer.rtw_cnt_ns [1]));
  LUT5 #(
    .INIT(32'hA8FFA8A8)) 
    \rtw_timer.rtw_cnt_r[2]_i_1 
       (.I0(\rtw_timer.rtw_cnt_r [2]),
        .I1(\rtw_timer.rtw_cnt_r [1]),
        .I2(\rtw_timer.rtw_cnt_r [0]),
        .I3(\rtw_timer.rtw_cnt_r_reg[1]_1 ),
        .I4(col_rd_wr),
        .O(\rtw_timer.rtw_cnt_r[2]_i_1_n_0 ));
  FDRE \rtw_timer.rtw_cnt_r_reg[0] 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\rtw_timer.rtw_cnt_ns [0]),
        .Q(\rtw_timer.rtw_cnt_r [0]),
        .R(1'b0));
  FDRE \rtw_timer.rtw_cnt_r_reg[1] 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\rtw_timer.rtw_cnt_ns [1]),
        .Q(\rtw_timer.rtw_cnt_r [1]),
        .R(1'b0));
  FDRE \rtw_timer.rtw_cnt_r_reg[2] 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\rtw_timer.rtw_cnt_r[2]_i_1_n_0 ),
        .Q(\rtw_timer.rtw_cnt_r [2]),
        .R(in0));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \wtr_timer.wtr_cnt_r[0]_i_1 
       (.I0(\inhbt_act_faw.faw_cnt_r_reg[0]_0 ),
        .I1(Q),
        .I2(\wtr_timer.wtr_cnt_r ),
        .I3(\wtr_timer.wtr_cnt_r_reg[0]_0 ),
        .O(\wtr_timer.wtr_cnt_ns [0]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \wtr_timer.wtr_cnt_r[1]_i_1 
       (.I0(\inhbt_act_faw.faw_cnt_r_reg[0]_0 ),
        .I1(\wtr_timer.wtr_cnt_r ),
        .I2(Q),
        .I3(\wtr_timer.wtr_cnt_r_reg[0]_0 ),
        .O(\wtr_timer.wtr_cnt_ns [1]));
  FDRE \wtr_timer.wtr_cnt_r_reg[0] 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\wtr_timer.wtr_cnt_ns [0]),
        .Q(\wtr_timer.wtr_cnt_r ),
        .R(1'b0));
  FDRE \wtr_timer.wtr_cnt_r_reg[1] 
       (.C(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\wtr_timer.wtr_cnt_ns [1]),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_rank_common" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_rank_common
   (maint_prescaler_tick_r,
    \maintenance_request.maint_srx_r_lcl_reg_0 ,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    \maintenance_request.maint_zq_r_lcl_reg_0 ,
    maint_req_r,
    \periodic_read_request.periodic_rd_r_lcl_reg_0 ,
    app_ref_r,
    app_ref_ack,
    \maintenance_request.maint_rank_r_lcl_reg[0]_0 ,
    \periodic_read_request.periodic_rd_grant_r ,
    app_sr_active,
    maint_ref_zq_wip,
    \periodic_read_request.periodic_rd_grant_r_reg[0]_0 ,
    idle_r_lcl_reg,
    \maintenance_request.maint_rank_r_lcl_reg[0]_1 ,
    \maintenance_request.maint_srx_r_lcl_reg_1 ,
    \maintenance_request.maint_sre_r_lcl_reg_1 ,
    \generate_maint_cmds.insert_maint_r_lcl_reg ,
    \maintenance_request.maint_zq_r_lcl_reg_1 ,
    idle_r_lcl_reg_0,
    init_calib_complete_reg_rep__5,
    D,
    \last_master_r_reg[2] ,
    app_ref_ack_ns,
    SR,
    maint_ref_zq_wip_r_reg_0,
    \grant_r_reg[0] ,
    \periodic_rd_generation.periodic_rd_request_r ,
    insert_maint_r1,
    \periodic_read_request.periodic_rd_r_cnt_reg_0 ,
    \periodic_rd_generation.periodic_rd_cntr1_r ,
    q_has_rd_r_reg,
    \maint_controller.maint_hit_busies_r_reg[4] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ,
    insert_maint_r,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ,
    wait_for_maint_r,
    row_hit_r,
    \grant_r_reg[2] ,
    \refresh_generation.refresh_bank_r ,
    maint_wip_r,
    cke_r_reg);
  output maint_prescaler_tick_r;
  output \maintenance_request.maint_srx_r_lcl_reg_0 ;
  output \maintenance_request.maint_sre_r_lcl_reg_0 ;
  output \maintenance_request.maint_zq_r_lcl_reg_0 ;
  output maint_req_r;
  output \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  output app_ref_r;
  output app_ref_ack;
  output \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  output \periodic_read_request.periodic_rd_grant_r ;
  output app_sr_active;
  output maint_ref_zq_wip;
  output \periodic_read_request.periodic_rd_grant_r_reg[0]_0 ;
  output idle_r_lcl_reg;
  output \maintenance_request.maint_rank_r_lcl_reg[0]_1 ;
  output [0:0]\maintenance_request.maint_srx_r_lcl_reg_1 ;
  output \maintenance_request.maint_sre_r_lcl_reg_1 ;
  output \generate_maint_cmds.insert_maint_r_lcl_reg ;
  output \maintenance_request.maint_zq_r_lcl_reg_1 ;
  output idle_r_lcl_reg_0;
  output init_calib_complete_reg_rep__5;
  output [0:0]D;
  input \last_master_r_reg[2] ;
  input app_ref_ack_ns;
  input [0:0]SR;
  input maint_ref_zq_wip_r_reg_0;
  input \grant_r_reg[0] ;
  input \periodic_rd_generation.periodic_rd_request_r ;
  input insert_maint_r1;
  input \periodic_read_request.periodic_rd_r_cnt_reg_0 ;
  input \periodic_rd_generation.periodic_rd_cntr1_r ;
  input [1:0]q_has_rd_r_reg;
  input \maint_controller.maint_hit_busies_r_reg[4] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  input insert_maint_r;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  input wait_for_maint_r;
  input row_hit_r;
  input \grant_r_reg[2] ;
  input \refresh_generation.refresh_bank_r ;
  input maint_wip_r;
  input [0:0]cke_r_reg;

  wire [0:0]D;
  wire [0:0]SR;
  wire app_ref_ack;
  wire app_ref_ack_ns;
  wire app_ref_ns;
  wire app_ref_r;
  wire app_sr_active;
  wire app_sr_active_r_i_1_n_0;
  wire [0:0]cke_r_reg;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[2] ;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire inhbt_srx;
  wire init_calib_complete_reg_rep__5;
  wire insert_maint_r;
  wire insert_maint_r1;
  wire \last_master_r_reg[2] ;
  wire \maint_controller.maint_hit_busies_r_reg[4] ;
  wire [4:0]\maint_prescaler.maint_prescaler_r0 ;
  wire \maint_prescaler.maint_prescaler_r0_0 ;
  wire [4:0]\maint_prescaler.maint_prescaler_r_reg ;
  wire \maint_prescaler.maint_prescaler_tick_ns ;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_ref_zq_wip_r_reg_0;
  wire maint_req_r;
  wire maint_wip_r;
  wire \maintenance_request.maint_arb0_n_0 ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0]_1 ;
  wire \maintenance_request.maint_sre_ns ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_1 ;
  wire \maintenance_request.maint_srx_ns ;
  wire \maintenance_request.maint_srx_r_lcl_reg_0 ;
  wire [0:0]\maintenance_request.maint_srx_r_lcl_reg_1 ;
  wire \maintenance_request.maint_zq_ns ;
  wire \maintenance_request.maint_zq_r_lcl_reg_0 ;
  wire \maintenance_request.maint_zq_r_lcl_reg_1 ;
  wire \maintenance_request.new_maint_rank_r ;
  wire \maintenance_request.upd_last_master_ns ;
  wire \maintenance_request.upd_last_master_r ;
  wire \periodic_rd_generation.periodic_rd_cntr1_r ;
  wire \periodic_rd_generation.periodic_rd_request_r ;
  wire \periodic_read_request.periodic_rd_grant_r ;
  wire \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ;
  wire \periodic_read_request.periodic_rd_grant_r_reg[0]_0 ;
  wire \periodic_read_request.periodic_rd_ns ;
  wire \periodic_read_request.periodic_rd_r_cnt ;
  wire \periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ;
  wire \periodic_read_request.periodic_rd_r_cnt_reg_0 ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  wire \periodic_read_request.upd_last_master_ns ;
  wire \periodic_read_request.upd_last_master_r ;
  wire [1:0]q_has_rd_r_reg;
  wire \refresh_generation.refresh_bank_r ;
  wire \refresh_generation.refresh_bank_r[0]_i_2_n_0 ;
  wire [5:0]\refresh_timer.refresh_timer_r0 ;
  wire \refresh_timer.refresh_timer_r0_1 ;
  wire \refresh_timer.refresh_timer_r[5]_i_1_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_4_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_5_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_6_n_0 ;
  wire [5:0]\refresh_timer.refresh_timer_r_reg ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  wire row_hit_r;
  wire sel;
  wire [1:0]\sr_cntrl.ckesr_timer.ckesr_timer_r ;
  wire \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0 ;
  wire \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0 ;
  wire \sr_cntrl.sre_request_logic.sre_request_ns ;
  wire \sr_cntrl.sre_request_logic.sre_request_r ;
  wire wait_for_maint_r;

  FDRE #(
    .INIT(1'b0)) 
    app_ref_ack_r_reg
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(app_ref_ack_ns),
        .Q(app_ref_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'h08)) 
    app_ref_r_i_1
       (.I0(app_ref_r),
        .I1(\grant_r_reg[0] ),
        .I2(\refresh_generation.refresh_bank_r ),
        .O(app_ref_ns));
  FDRE #(
    .INIT(1'b0)) 
    app_ref_r_reg
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(app_ref_ns),
        .Q(app_ref_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    app_sr_active_r_i_1
       (.I0(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I2(insert_maint_r1),
        .I3(app_sr_active),
        .O(app_sr_active_r_i_1_n_0));
  FDRE app_sr_active_r_reg
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(app_sr_active_r_i_1_n_0),
        .Q(app_sr_active),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT4 #(
    .INIT(16'h5C4C)) 
    cke_r_i_1
       (.I0(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I1(cke_r_reg),
        .I2(insert_maint_r1),
        .I3(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .O(D));
  LUT5 #(
    .INIT(32'h03030301)) 
    \maint_controller.maint_hit_busies_r[7]_i_2 
       (.I0(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I1(\maint_controller.maint_hit_busies_r_reg[4] ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .O(\maintenance_request.maint_rank_r_lcl_reg[0]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \maint_prescaler.maint_prescaler_r[0]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [0]),
        .O(\maint_prescaler.maint_prescaler_r0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \maint_prescaler.maint_prescaler_r[1]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [1]),
        .O(\maint_prescaler.maint_prescaler_r0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \maint_prescaler.maint_prescaler_r[2]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [0]),
        .O(\maint_prescaler.maint_prescaler_r0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \maint_prescaler.maint_prescaler_r[3]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [2]),
        .O(\maint_prescaler.maint_prescaler_r0 [3]));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \maint_prescaler.maint_prescaler_r[4]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [4]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I4(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I5(\grant_r_reg[0] ),
        .O(\maint_prescaler.maint_prescaler_r0_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \maint_prescaler.maint_prescaler_r[4]_i_2 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I4(\maint_prescaler.maint_prescaler_r_reg [4]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \maint_prescaler.maint_prescaler_r[4]_i_3 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I4(\maint_prescaler.maint_prescaler_r_reg [4]),
        .O(\maint_prescaler.maint_prescaler_r0 [4]));
  FDRE \maint_prescaler.maint_prescaler_r_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [0]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [0]),
        .R(\maint_prescaler.maint_prescaler_r0_0 ));
  FDRE \maint_prescaler.maint_prescaler_r_reg[1] 
       (.C(\last_master_r_reg[2] ),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [1]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [1]),
        .R(\maint_prescaler.maint_prescaler_r0_0 ));
  FDSE \maint_prescaler.maint_prescaler_r_reg[2] 
       (.C(\last_master_r_reg[2] ),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [2]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [2]),
        .S(\maint_prescaler.maint_prescaler_r0_0 ));
  FDRE \maint_prescaler.maint_prescaler_r_reg[3] 
       (.C(\last_master_r_reg[2] ),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [3]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [3]),
        .R(\maint_prescaler.maint_prescaler_r0_0 ));
  FDSE \maint_prescaler.maint_prescaler_r_reg[4] 
       (.C(\last_master_r_reg[2] ),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [4]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [4]),
        .S(\maint_prescaler.maint_prescaler_r0_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \maint_prescaler.maint_prescaler_tick_r_lcl_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [4]),
        .I4(\maint_prescaler.maint_prescaler_r_reg [3]),
        .O(\maint_prescaler.maint_prescaler_tick_ns ));
  FDRE \maint_prescaler.maint_prescaler_tick_r_lcl_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\maint_prescaler.maint_prescaler_tick_ns ),
        .Q(maint_prescaler_tick_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    maint_ref_zq_wip_r_reg
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(maint_ref_zq_wip_r_reg_0),
        .Q(maint_ref_zq_wip),
        .R(SR));
  design_1_mig_7series_0_0_mig_7series_v4_2_round_robin_arb \maintenance_request.maint_arb0 
       (.\grant_r_reg[0]_0 (\grant_r_reg[0] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2] ),
        .inhbt_srx(inhbt_srx),
        .\last_master_r_reg[2]_0 (\last_master_r_reg[2] ),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (\maintenance_request.maint_arb0_n_0 ),
        .\maintenance_request.maint_rank_r_lcl_reg[0]_0 (\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .\maintenance_request.maint_rank_r_lcl_reg[0]_1 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .\maintenance_request.maint_rank_r_lcl_reg[0]_2 (\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .\maintenance_request.maint_sre_ns (\maintenance_request.maint_sre_ns ),
        .\maintenance_request.maint_srx_ns (\maintenance_request.maint_srx_ns ),
        .\maintenance_request.maint_srx_r_lcl_reg (\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .\maintenance_request.new_maint_rank_r (\maintenance_request.new_maint_rank_r ),
        .\maintenance_request.upd_last_master_r (\maintenance_request.upd_last_master_r ),
        .\refresh_generation.refresh_bank_r (\refresh_generation.refresh_bank_r ),
        .\sr_cntrl.ckesr_timer.ckesr_timer_r (\sr_cntrl.ckesr_timer.ckesr_timer_r ),
        .\sr_cntrl.sre_request_logic.sre_request_r (\sr_cntrl.sre_request_logic.sre_request_r ));
  FDRE \maintenance_request.maint_rank_r_lcl_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\maintenance_request.maint_arb0_n_0 ),
        .Q(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .R(1'b0));
  FDRE \maintenance_request.maint_req_r_lcl_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\maintenance_request.new_maint_rank_r ),
        .Q(maint_req_r),
        .R(1'b0));
  FDRE \maintenance_request.maint_sre_r_lcl_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\maintenance_request.maint_sre_ns ),
        .Q(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \maintenance_request.maint_srx_r_lcl_i_2 
       (.I0(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .I1(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .O(inhbt_srx));
  FDRE \maintenance_request.maint_srx_r_lcl_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\maintenance_request.maint_srx_ns ),
        .Q(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00A2)) 
    \maintenance_request.maint_zq_r_lcl_i_1 
       (.I0(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I1(\maintenance_request.upd_last_master_r ),
        .I2(\maintenance_request.new_maint_rank_r ),
        .I3(\grant_r_reg[2] ),
        .O(\maintenance_request.maint_zq_ns ));
  FDRE \maintenance_request.maint_zq_r_lcl_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\maintenance_request.maint_zq_ns ),
        .Q(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .R(1'b0));
  FDRE \maintenance_request.new_maint_rank_r_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\maintenance_request.upd_last_master_r ),
        .Q(\maintenance_request.new_maint_rank_r ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2300)) 
    \maintenance_request.upd_last_master_r_i_1 
       (.I0(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I1(maint_wip_r),
        .I2(\refresh_generation.refresh_bank_r ),
        .I3(\grant_r_reg[0] ),
        .O(\maintenance_request.upd_last_master_ns ));
  FDRE \maintenance_request.upd_last_master_r_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\maintenance_request.upd_last_master_ns ),
        .Q(\maintenance_request.upd_last_master_r ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF10FF00000000)) 
    pass_open_bank_r_lcl_i_2__0__0
       (.I0(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I2(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I3(\maint_controller.maint_hit_busies_r_reg[4] ),
        .I4(wait_for_maint_r),
        .I5(row_hit_r),
        .O(\maintenance_request.maint_zq_r_lcl_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \periodic_rd_generation.periodic_rd_cntr1_r_i_1 
       (.I0(\periodic_read_request.periodic_rd_grant_r ),
        .I1(\periodic_read_request.periodic_rd_r_cnt_reg_0 ),
        .I2(\periodic_rd_generation.periodic_rd_cntr1_r ),
        .O(\periodic_read_request.periodic_rd_grant_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \periodic_read_request.periodic_rd_grant_r[0]_i_1 
       (.I0(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I1(\periodic_read_request.upd_last_master_r ),
        .I2(\grant_r_reg[0] ),
        .I3(\periodic_rd_generation.periodic_rd_request_r ),
        .I4(\periodic_read_request.periodic_rd_grant_r ),
        .O(\periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ));
  FDRE \periodic_read_request.periodic_rd_grant_r_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ),
        .Q(\periodic_read_request.periodic_rd_grant_r ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \periodic_read_request.periodic_rd_r_cnt_i_1 
       (.I0(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I1(\periodic_read_request.periodic_rd_r_cnt_reg_0 ),
        .I2(\periodic_read_request.periodic_rd_r_cnt ),
        .O(\periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ));
  FDRE \periodic_read_request.periodic_rd_r_cnt_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ),
        .Q(\periodic_read_request.periodic_rd_r_cnt ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF007000)) 
    \periodic_read_request.periodic_rd_r_lcl_i_1 
       (.I0(\periodic_read_request.periodic_rd_r_cnt ),
        .I1(\periodic_read_request.periodic_rd_r_cnt_reg_0 ),
        .I2(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I3(\grant_r_reg[0] ),
        .I4(\periodic_read_request.upd_last_master_r ),
        .O(\periodic_read_request.periodic_rd_ns ));
  FDRE \periodic_read_request.periodic_rd_r_lcl_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_ns ),
        .Q(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \periodic_read_request.upd_last_master_r_i_1 
       (.I0(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I1(\periodic_read_request.upd_last_master_r ),
        .I2(\grant_r_reg[0] ),
        .I3(\periodic_rd_generation.periodic_rd_request_r ),
        .O(\periodic_read_request.upd_last_master_ns ));
  FDRE \periodic_read_request.upd_last_master_r_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\periodic_read_request.upd_last_master_ns ),
        .Q(\periodic_read_request.upd_last_master_r ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44404444)) 
    q_has_rd_r_i_2
       (.I0(q_has_rd_r_reg[0]),
        .I1(maint_req_r),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .O(idle_r_lcl_reg));
  LUT5 #(
    .INIT(32'h44404444)) 
    q_has_rd_r_i_2__4
       (.I0(q_has_rd_r_reg[1]),
        .I1(maint_req_r),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .O(idle_r_lcl_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'h0882)) 
    \refresh_generation.refresh_bank_r[0]_i_1 
       (.I0(\grant_r_reg[0] ),
        .I1(\refresh_generation.refresh_bank_r ),
        .I2(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ),
        .I3(\refresh_generation.refresh_bank_r[0]_i_2_n_0 ),
        .O(init_calib_complete_reg_rep__5));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \refresh_generation.refresh_bank_r[0]_i_2 
       (.I0(insert_maint_r1),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I4(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\refresh_generation.refresh_bank_r[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refresh_timer.refresh_timer_r[0]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [0]),
        .O(\refresh_timer.refresh_timer_r0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \refresh_timer.refresh_timer_r[1]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [1]),
        .I1(\refresh_timer.refresh_timer_r_reg [0]),
        .O(\refresh_timer.refresh_timer_r0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \refresh_timer.refresh_timer_r[2]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [1]),
        .I1(\refresh_timer.refresh_timer_r_reg [0]),
        .I2(\refresh_timer.refresh_timer_r_reg [2]),
        .O(\refresh_timer.refresh_timer_r0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \refresh_timer.refresh_timer_r[3]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [1]),
        .I1(\refresh_timer.refresh_timer_r_reg [0]),
        .I2(\refresh_timer.refresh_timer_r_reg [2]),
        .I3(\refresh_timer.refresh_timer_r_reg [3]),
        .O(\refresh_timer.refresh_timer_r0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \refresh_timer.refresh_timer_r[4]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [4]),
        .I1(\refresh_timer.refresh_timer_r_reg [3]),
        .I2(\refresh_timer.refresh_timer_r_reg [2]),
        .I3(\refresh_timer.refresh_timer_r_reg [0]),
        .I4(\refresh_timer.refresh_timer_r_reg [1]),
        .O(\refresh_timer.refresh_timer_r0 [4]));
  LUT2 #(
    .INIT(4'hB)) 
    \refresh_timer.refresh_timer_r[5]_i_1 
       (.I0(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ),
        .I1(\grant_r_reg[0] ),
        .O(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \refresh_timer.refresh_timer_r[5]_i_2 
       (.I0(\refresh_timer.refresh_timer_r_reg [5]),
        .I1(\refresh_timer.refresh_timer_r[5]_i_5_n_0 ),
        .I2(maint_prescaler_tick_r),
        .O(\refresh_timer.refresh_timer_r0_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \refresh_timer.refresh_timer_r[5]_i_3 
       (.I0(\refresh_timer.refresh_timer_r_reg [5]),
        .I1(\refresh_timer.refresh_timer_r_reg [1]),
        .I2(\refresh_timer.refresh_timer_r_reg [0]),
        .I3(\refresh_timer.refresh_timer_r_reg [2]),
        .I4(\refresh_timer.refresh_timer_r_reg [3]),
        .I5(\refresh_timer.refresh_timer_r_reg [4]),
        .O(\refresh_timer.refresh_timer_r0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \refresh_timer.refresh_timer_r[5]_i_4 
       (.I0(\refresh_timer.refresh_timer_r[5]_i_6_n_0 ),
        .I1(\refresh_timer.refresh_timer_r_reg [0]),
        .I2(\refresh_timer.refresh_timer_r_reg [1]),
        .I3(\refresh_timer.refresh_timer_r_reg [2]),
        .O(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \refresh_timer.refresh_timer_r[5]_i_5 
       (.I0(\refresh_timer.refresh_timer_r_reg [1]),
        .I1(\refresh_timer.refresh_timer_r_reg [0]),
        .I2(\refresh_timer.refresh_timer_r_reg [2]),
        .I3(\refresh_timer.refresh_timer_r_reg [3]),
        .I4(\refresh_timer.refresh_timer_r_reg [4]),
        .O(\refresh_timer.refresh_timer_r[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \refresh_timer.refresh_timer_r[5]_i_6 
       (.I0(\refresh_timer.refresh_timer_r_reg [5]),
        .I1(maint_prescaler_tick_r),
        .I2(\refresh_timer.refresh_timer_r_reg [4]),
        .I3(\refresh_timer.refresh_timer_r_reg [3]),
        .O(\refresh_timer.refresh_timer_r[5]_i_6_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(\refresh_timer.refresh_timer_r0_1 ),
        .D(\refresh_timer.refresh_timer_r0 [0]),
        .Q(\refresh_timer.refresh_timer_r_reg [0]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[1] 
       (.C(\last_master_r_reg[2] ),
        .CE(\refresh_timer.refresh_timer_r0_1 ),
        .D(\refresh_timer.refresh_timer_r0 [1]),
        .Q(\refresh_timer.refresh_timer_r_reg [1]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[2] 
       (.C(\last_master_r_reg[2] ),
        .CE(\refresh_timer.refresh_timer_r0_1 ),
        .D(\refresh_timer.refresh_timer_r0 [2]),
        .Q(\refresh_timer.refresh_timer_r_reg [2]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[3] 
       (.C(\last_master_r_reg[2] ),
        .CE(\refresh_timer.refresh_timer_r0_1 ),
        .D(\refresh_timer.refresh_timer_r0 [3]),
        .Q(\refresh_timer.refresh_timer_r_reg [3]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[4] 
       (.C(\last_master_r_reg[2] ),
        .CE(\refresh_timer.refresh_timer_r0_1 ),
        .D(\refresh_timer.refresh_timer_r0 [4]),
        .Q(\refresh_timer.refresh_timer_r_reg [4]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[5] 
       (.C(\last_master_r_reg[2] ),
        .CE(\refresh_timer.refresh_timer_r0_1 ),
        .D(\refresh_timer.refresh_timer_r0 [5]),
        .Q(\refresh_timer.refresh_timer_r_reg [5]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000010100FF)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1 
       (.I0(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I2(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I4(insert_maint_r),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .O(\maintenance_request.maint_srx_r_lcl_reg_1 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2 
       (.I0(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I2(insert_maint_r),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .I4(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .O(\maintenance_request.maint_sre_r_lcl_reg_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .I1(insert_maint_r),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\generate_maint_cmds.insert_maint_r_lcl_reg ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1 
       (.I0(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .I1(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .I2(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I3(insert_maint_r1),
        .O(\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1 
       (.I0(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .I1(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .I2(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I3(insert_maint_r1),
        .O(\sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0 ),
        .Q(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r_reg[1] 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0 ),
        .Q(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0444)) 
    \sr_cntrl.sre_request_logic.sre_request_r_i_1 
       (.I0(\grant_r_reg[2] ),
        .I1(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I2(insert_maint_r1),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\sr_cntrl.sre_request_logic.sre_request_ns ));
  FDRE \sr_cntrl.sre_request_logic.sre_request_r_reg 
       (.C(\last_master_r_reg[2] ),
        .CE(1'b1),
        .D(\sr_cntrl.sre_request_logic.sre_request_ns ),
        .Q(\sr_cntrl.sre_request_logic.sre_request_r ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_rank_mach" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_rank_mach
   (\periodic_rd_generation.read_this_rank_r1 ,
    inhbt_act_faw_r,
    maint_srx_r,
    maint_sre_r,
    maint_zq_r,
    maint_req_r,
    \periodic_read_request.periodic_rd_r_lcl_reg ,
    app_ref_ack,
    maint_rank_r,
    app_sr_active,
    maint_ref_zq_wip,
    idle_r_lcl_reg,
    \maintenance_request.maint_rank_r_lcl_reg[0] ,
    \maintenance_request.maint_srx_r_lcl_reg ,
    \maintenance_request.maint_sre_r_lcl_reg ,
    \generate_maint_cmds.insert_maint_r_lcl_reg ,
    \maintenance_request.maint_zq_r_lcl_reg ,
    idle_r_lcl_reg_0,
    Q,
    inhbt_wr,
    D,
    act_this_rank,
    \last_master_r_reg[2] ,
    \periodic_rd_generation.read_this_rank ,
    SR,
    \grant_r_reg[0] ,
    insert_maint_r1,
    maint_wip_r,
    \periodic_read_request.periodic_rd_r_cnt_reg ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    \rtw_timer.rtw_cnt_r_reg[1]_0 ,
    col_rd_wr,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2] ,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ,
    q_has_rd_r_reg,
    \maint_controller.maint_hit_busies_r_reg[4] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ,
    insert_maint_r,
    \rtw_timer.rtw_cnt_r_reg[0] ,
    wait_for_maint_r,
    row_hit_r,
    \grant_r_reg[2] ,
    \wtr_timer.wtr_cnt_r_reg[0] ,
    cke_r_reg,
    in0);
  output \periodic_rd_generation.read_this_rank_r1 ;
  output inhbt_act_faw_r;
  output maint_srx_r;
  output maint_sre_r;
  output maint_zq_r;
  output maint_req_r;
  output \periodic_read_request.periodic_rd_r_lcl_reg ;
  output app_ref_ack;
  output maint_rank_r;
  output app_sr_active;
  output maint_ref_zq_wip;
  output idle_r_lcl_reg;
  output \maintenance_request.maint_rank_r_lcl_reg[0] ;
  output [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  output \maintenance_request.maint_sre_r_lcl_reg ;
  output \generate_maint_cmds.insert_maint_r_lcl_reg ;
  output \maintenance_request.maint_zq_r_lcl_reg ;
  output idle_r_lcl_reg_0;
  output [0:0]Q;
  output inhbt_wr;
  output [0:0]D;
  input act_this_rank;
  input \last_master_r_reg[2] ;
  input \periodic_rd_generation.read_this_rank ;
  input [0:0]SR;
  input \grant_r_reg[0] ;
  input insert_maint_r1;
  input maint_wip_r;
  input \periodic_read_request.periodic_rd_r_cnt_reg ;
  input \rtw_timer.rtw_cnt_r_reg[1] ;
  input \rtw_timer.rtw_cnt_r_reg[1]_0 ;
  input col_rd_wr;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ;
  input [1:0]q_has_rd_r_reg;
  input \maint_controller.maint_hit_busies_r_reg[4] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  input insert_maint_r;
  input \rtw_timer.rtw_cnt_r_reg[0] ;
  input wait_for_maint_r;
  input row_hit_r;
  input \grant_r_reg[2] ;
  input \wtr_timer.wtr_cnt_r_reg[0] ;
  input [0:0]cke_r_reg;
  input in0;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire act_this_rank;
  wire app_ref_ack;
  wire app_ref_ack_ns;
  wire app_ref_r;
  wire app_sr_active;
  wire [0:0]cke_r_reg;
  wire col_rd_wr;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[2] ;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire in0;
  wire inhbt_act_faw_r;
  wire inhbt_wr;
  wire insert_maint_r;
  wire insert_maint_r1;
  wire \last_master_r_reg[2] ;
  wire \maint_controller.maint_hit_busies_r_reg[4] ;
  wire maint_prescaler_tick_r;
  wire maint_rank_r;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  wire \maintenance_request.maint_zq_r_lcl_reg ;
  wire \periodic_rd_generation.periodic_rd_cntr1_r ;
  wire \periodic_rd_generation.periodic_rd_request_r ;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_read_request.periodic_rd_grant_r ;
  wire \periodic_read_request.periodic_rd_r_cnt_reg ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg ;
  wire [1:0]q_has_rd_r_reg;
  wire \rank_cntrl[0].rank_cntrl0_n_5 ;
  wire rank_common0_n_12;
  wire rank_common0_n_20;
  wire \refresh_generation.refresh_bank_r ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  wire row_hit_r;
  wire \rtw_timer.rtw_cnt_r_reg[0] ;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire \rtw_timer.rtw_cnt_r_reg[1]_0 ;
  wire wait_for_maint_r;
  wire \wtr_timer.wtr_cnt_r_reg[0] ;

  design_1_mig_7series_0_0_mig_7series_v4_2_rank_cntrl \rank_cntrl[0].rank_cntrl0 
       (.Q(Q),
        .SR(SR),
        .act_this_rank(act_this_rank),
        .app_ref_ack_ns(app_ref_ack_ns),
        .app_ref_r(app_ref_r),
        .col_rd_wr(col_rd_wr),
        .in0(in0),
        .\inhbt_act_faw.faw_cnt_r_reg[0]_0 (\grant_r_reg[2] ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_wr(inhbt_wr),
        .insert_maint_r1(insert_maint_r1),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_ref_zq_wip_r_reg(\grant_r_reg[0] ),
        .maint_wip_r(maint_wip_r),
        .\periodic_rd_generation.periodic_rd_cntr1_r (\periodic_rd_generation.periodic_rd_cntr1_r ),
        .\periodic_rd_generation.periodic_rd_cntr1_r_reg_0 (rank_common0_n_12),
        .\periodic_rd_generation.periodic_rd_request_r (\periodic_rd_generation.periodic_rd_request_r ),
        .\periodic_rd_generation.periodic_rd_request_r_reg_0 (\periodic_read_request.periodic_rd_r_cnt_reg ),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 (\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 (\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .\periodic_rd_generation.read_this_rank (\periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_read_request.periodic_rd_grant_r (\periodic_read_request.periodic_rd_grant_r ),
        .\refresh_generation.refresh_bank_r (\refresh_generation.refresh_bank_r ),
        .\refresh_generation.refresh_bank_r_reg[0]_0 (\rank_cntrl[0].rank_cntrl0_n_5 ),
        .\refresh_generation.refresh_bank_r_reg[0]_1 (rank_common0_n_20),
        .\rtw_timer.rtw_cnt_r_reg[0]_0 (\rtw_timer.rtw_cnt_r_reg[0] ),
        .\rtw_timer.rtw_cnt_r_reg[1]_0 (\rtw_timer.rtw_cnt_r_reg[1] ),
        .\rtw_timer.rtw_cnt_r_reg[1]_1 (\rtw_timer.rtw_cnt_r_reg[1]_0 ),
        .\rtw_timer.rtw_cnt_r_reg[2]_0 (\last_master_r_reg[2] ),
        .\wtr_timer.wtr_cnt_r_reg[0]_0 (\wtr_timer.wtr_cnt_r_reg[0] ));
  design_1_mig_7series_0_0_mig_7series_v4_2_rank_common rank_common0
       (.D(D),
        .SR(SR),
        .app_ref_ack(app_ref_ack),
        .app_ref_ack_ns(app_ref_ack_ns),
        .app_ref_r(app_ref_r),
        .app_sr_active(app_sr_active),
        .cke_r_reg(cke_r_reg),
        .\generate_maint_cmds.insert_maint_r_lcl_reg (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .idle_r_lcl_reg(idle_r_lcl_reg),
        .idle_r_lcl_reg_0(idle_r_lcl_reg_0),
        .init_calib_complete_reg_rep__5(rank_common0_n_20),
        .insert_maint_r(insert_maint_r),
        .insert_maint_r1(insert_maint_r1),
        .\last_master_r_reg[2] (\last_master_r_reg[2] ),
        .\maint_controller.maint_hit_busies_r_reg[4] (\maint_controller.maint_hit_busies_r_reg[4] ),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_ref_zq_wip_r_reg_0(\rank_cntrl[0].rank_cntrl0_n_5 ),
        .maint_req_r(maint_req_r),
        .maint_wip_r(maint_wip_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0]_0 (maint_rank_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0]_1 (\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (maint_sre_r),
        .\maintenance_request.maint_sre_r_lcl_reg_1 (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_srx_r_lcl_reg_0 (maint_srx_r),
        .\maintenance_request.maint_srx_r_lcl_reg_1 (\maintenance_request.maint_srx_r_lcl_reg ),
        .\maintenance_request.maint_zq_r_lcl_reg_0 (maint_zq_r),
        .\maintenance_request.maint_zq_r_lcl_reg_1 (\maintenance_request.maint_zq_r_lcl_reg ),
        .\periodic_rd_generation.periodic_rd_cntr1_r (\periodic_rd_generation.periodic_rd_cntr1_r ),
        .\periodic_rd_generation.periodic_rd_request_r (\periodic_rd_generation.periodic_rd_request_r ),
        .\periodic_read_request.periodic_rd_grant_r (\periodic_read_request.periodic_rd_grant_r ),
        .\periodic_read_request.periodic_rd_grant_r_reg[0]_0 (rank_common0_n_12),
        .\periodic_read_request.periodic_rd_r_cnt_reg_0 (\periodic_read_request.periodic_rd_r_cnt_reg ),
        .\periodic_read_request.periodic_rd_r_lcl_reg_0 (\periodic_read_request.periodic_rd_r_lcl_reg ),
        .q_has_rd_r_reg(q_has_rd_r_reg),
        .\refresh_generation.refresh_bank_r (\refresh_generation.refresh_bank_r ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] (\rtw_timer.rtw_cnt_r_reg[0] ),
        .row_hit_r(row_hit_r),
        .wait_for_maint_r(wait_for_maint_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_round_robin_arb" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_round_robin_arb
   (\maintenance_request.maint_rank_r_lcl_reg[0] ,
    \maintenance_request.maint_sre_ns ,
    \maintenance_request.maint_srx_ns ,
    \maintenance_request.maint_rank_r_lcl_reg[0]_0 ,
    inhbt_srx,
    \maintenance_request.maint_rank_r_lcl_reg[0]_1 ,
    \maintenance_request.maint_srx_r_lcl_reg ,
    \maintenance_request.maint_rank_r_lcl_reg[0]_2 ,
    \grant_r_reg[2]_0 ,
    \refresh_generation.refresh_bank_r ,
    \sr_cntrl.ckesr_timer.ckesr_timer_r ,
    \sr_cntrl.sre_request_logic.sre_request_r ,
    \grant_r_reg[0]_0 ,
    \maintenance_request.new_maint_rank_r ,
    \maintenance_request.upd_last_master_r ,
    \last_master_r_reg[2]_0 );
  output \maintenance_request.maint_rank_r_lcl_reg[0] ;
  output \maintenance_request.maint_sre_ns ;
  output \maintenance_request.maint_srx_ns ;
  input \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  input inhbt_srx;
  input \maintenance_request.maint_rank_r_lcl_reg[0]_1 ;
  input \maintenance_request.maint_srx_r_lcl_reg ;
  input \maintenance_request.maint_rank_r_lcl_reg[0]_2 ;
  input \grant_r_reg[2]_0 ;
  input \refresh_generation.refresh_bank_r ;
  input [1:0]\sr_cntrl.ckesr_timer.ckesr_timer_r ;
  input \sr_cntrl.sre_request_logic.sre_request_r ;
  input \grant_r_reg[0]_0 ;
  input \maintenance_request.new_maint_rank_r ;
  input \maintenance_request.upd_last_master_r ;
  input \last_master_r_reg[2]_0 ;

  wire \grant_r[0]_i_1__2_n_0 ;
  wire \grant_r[0]_i_2__1_n_0 ;
  wire \grant_r[2]_i_1__2_n_0 ;
  wire \grant_r[2]_i_2__2_n_0 ;
  wire \grant_r[2]_i_3__2_n_0 ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[2]_0 ;
  wire inhbt_srx;
  wire [2:0]last_master_r;
  wire \last_master_r[0]_i_1__2_n_0 ;
  wire \last_master_r[1]_i_1__2_n_0 ;
  wire \last_master_r[2]_i_1__2_n_0 ;
  wire \last_master_r_reg[2]_0 ;
  wire [2:0]\maintenance_request.maint_grant_r ;
  wire \maintenance_request.maint_rank_r_lcl[0]_i_2_n_0 ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0]_1 ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0]_2 ;
  wire \maintenance_request.maint_sre_ns ;
  wire \maintenance_request.maint_srx_ns ;
  wire \maintenance_request.maint_srx_r_lcl_reg ;
  wire \maintenance_request.new_maint_rank_r ;
  wire \maintenance_request.upd_last_master_r ;
  wire \refresh_generation.refresh_bank_r ;
  wire [1:0]\sr_cntrl.ckesr_timer.ckesr_timer_r ;
  wire \sr_cntrl.sre_request_logic.sre_request_r ;

  LUT6 #(
    .INIT(64'h000051FF00000000)) 
    \grant_r[0]_i_1__2 
       (.I0(\last_master_r[0]_i_1__2_n_0 ),
        .I1(last_master_r[1]),
        .I2(\grant_r[0]_i_2__1_n_0 ),
        .I3(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I4(\refresh_generation.refresh_bank_r ),
        .I5(\grant_r_reg[0]_0 ),
        .O(\grant_r[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \grant_r[0]_i_2__1 
       (.I0(\grant_r_reg[2]_0 ),
        .I1(\maintenance_request.new_maint_rank_r ),
        .I2(\maintenance_request.upd_last_master_r ),
        .O(\grant_r[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0F0A0A0B0B0)) 
    \grant_r[2]_i_1__2 
       (.I0(\refresh_generation.refresh_bank_r ),
        .I1(last_master_r[2]),
        .I2(\grant_r[2]_i_2__2_n_0 ),
        .I3(\maintenance_request.maint_grant_r [2]),
        .I4(\grant_r_reg[2]_0 ),
        .I5(\grant_r[2]_i_3__2_n_0 ),
        .O(\grant_r[2]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \grant_r[2]_i_2__2 
       (.I0(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I1(\grant_r_reg[0]_0 ),
        .O(\grant_r[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[2]_i_3__2 
       (.I0(\maintenance_request.upd_last_master_r ),
        .I1(\maintenance_request.new_maint_rank_r ),
        .O(\grant_r[2]_i_3__2_n_0 ));
  FDRE \grant_r_reg[0] 
       (.C(\last_master_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__2_n_0 ),
        .Q(\maintenance_request.maint_grant_r [0]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(\last_master_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__2_n_0 ),
        .Q(\maintenance_request.maint_grant_r [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT5 #(
    .INIT(32'h32330200)) 
    \last_master_r[0]_i_1__2 
       (.I0(\maintenance_request.maint_grant_r [0]),
        .I1(\grant_r_reg[2]_0 ),
        .I2(\maintenance_request.new_maint_rank_r ),
        .I3(\maintenance_request.upd_last_master_r ),
        .I4(last_master_r[0]),
        .O(\last_master_r[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h2022)) 
    \last_master_r[1]_i_1__2 
       (.I0(last_master_r[1]),
        .I1(\grant_r_reg[2]_0 ),
        .I2(\maintenance_request.new_maint_rank_r ),
        .I3(\maintenance_request.upd_last_master_r ),
        .O(\last_master_r[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT5 #(
    .INIT(32'hEEFCEEEE)) 
    \last_master_r[2]_i_1__2 
       (.I0(last_master_r[2]),
        .I1(\grant_r_reg[2]_0 ),
        .I2(\maintenance_request.maint_grant_r [2]),
        .I3(\maintenance_request.new_maint_rank_r ),
        .I4(\maintenance_request.upd_last_master_r ),
        .O(\last_master_r[2]_i_1__2_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(\last_master_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\last_master_r[0]_i_1__2_n_0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(\last_master_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1__2_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(\last_master_r_reg[2]_0 ),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1__2_n_0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000202220222022)) 
    \maintenance_request.maint_rank_r_lcl[0]_i_1 
       (.I0(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I1(\maintenance_request.maint_rank_r_lcl[0]_i_2_n_0 ),
        .I2(inhbt_srx),
        .I3(\maintenance_request.maint_rank_r_lcl_reg[0]_1 ),
        .I4(\grant_r[2]_i_3__2_n_0 ),
        .I5(\maintenance_request.maint_grant_r [0]),
        .O(\maintenance_request.maint_rank_r_lcl_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFEFFFE)) 
    \maintenance_request.maint_rank_r_lcl[0]_i_2 
       (.I0(\maintenance_request.maint_rank_r_lcl_reg[0]_1 ),
        .I1(\maintenance_request.maint_srx_r_lcl_reg ),
        .I2(\maintenance_request.maint_rank_r_lcl_reg[0]_2 ),
        .I3(\grant_r_reg[2]_0 ),
        .I4(\maintenance_request.maint_grant_r [2]),
        .I5(\grant_r[2]_i_3__2_n_0 ),
        .O(\maintenance_request.maint_rank_r_lcl[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2323232020202020)) 
    \maintenance_request.maint_sre_r_lcl_i_1 
       (.I0(\maintenance_request.maint_grant_r [2]),
        .I1(\grant_r_reg[2]_0 ),
        .I2(\grant_r[2]_i_3__2_n_0 ),
        .I3(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .I4(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .I5(\maintenance_request.maint_rank_r_lcl_reg[0]_1 ),
        .O(\maintenance_request.maint_sre_ns ));
  LUT6 #(
    .INIT(64'h0055005500CF0000)) 
    \maintenance_request.maint_srx_r_lcl_i_1 
       (.I0(inhbt_srx),
        .I1(\maintenance_request.maint_grant_r [2]),
        .I2(\grant_r[2]_i_3__2_n_0 ),
        .I3(\grant_r_reg[2]_0 ),
        .I4(\maintenance_request.maint_srx_r_lcl_reg ),
        .I5(\maintenance_request.maint_rank_r_lcl_reg[0]_1 ),
        .O(\maintenance_request.maint_srx_ns ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_round_robin_arb" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_round_robin_arb__parameterized1
   (Q,
    \genblk3[3].rnk_config_strobe_r_reg[3] ,
    col_wait_r_reg,
    col_wait_r_reg_0,
    override_demand_r_reg,
    granted_col_r_reg,
    demand_priority_r_reg,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[6]_0 ,
    granted_col_r_reg_0,
    \grant_r_reg[5]_0 ,
    \grant_r_reg[1]_0 ,
    granted_col_r_reg_1,
    granted_col_r_reg_2,
    mc_cmd_ns,
    \order_q_r_reg[0] ,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[0]_1 ,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    \grant_r_reg[0]_2 ,
    rd_wr_r_lcl_reg,
    \grant_r_reg[0]_3 ,
    \grant_r_reg[0]_4 ,
    \grant_r_reg[2]_2 ,
    demand_priority_r_reg_0,
    \grant_r_reg[7]_0 ,
    \read_fifo.head_r_reg_1_sp_1 ,
    offset_ns0,
    \periodic_rd_generation.read_this_rank_r1_reg ,
    \periodic_rd_generation.read_this_rank ,
    \grant_r_reg[5]_1 ,
    \grant_r_reg[4]_0 ,
    rnk_config_valid_r_lcl_reg,
    rnk_config_strobe_ns,
    granted_col_ns,
    granted_col_r_reg_3,
    auto_pre_r_lcl_reg,
    \req_bank_r_lcl_reg[2] ,
    DIA,
    \grant_r_reg[2]_3 ,
    col_data_buf_addr,
    col_size,
    \grant_r_reg[3]_0 ,
    demand_priority_r,
    \grant_r_reg[7]_1 ,
    override_demand_r,
    \grant_r_reg[6]_1 ,
    rnk_config_valid_r_lcl_reg_0,
    rnk_config_valid_r_lcl_reg_1,
    granted_col_r_reg_4,
    \grant_r_reg[7]_2 ,
    \grant_r_reg[7]_3 ,
    rd_wr_r,
    \grant_r[6]_i_14__0 ,
    \grant_r[6]_i_14__0_0 ,
    \grant_r[6]_i_14__0_1 ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \grant_r[6]_i_14__0_2 ,
    \col_mux.col_rd_wr_r_reg ,
    \grant_r[6]_i_14__0_3 ,
    \grant_r[6]_i_14__0_4 ,
    \cmd_pipe_plus.mc_cmd_reg[1] ,
    \last_master_r_reg[7]_0 ,
    DIC,
    \read_fifo.head_r_reg ,
    \read_fifo.head_r_reg_0_sp_1 ,
    \grant_r[5]_i_5 ,
    order_q_r,
    \grant_r[5]_i_5_0 ,
    demand_priority_r_4,
    demanded_prior_r,
    demanded_prior_r_5,
    demand_priority_r_6,
    ofs_rdy_r,
    \grant_r_reg[5]_2 ,
    inhbt_wr,
    p_14_in,
    \grant_r[5]_i_2_0 ,
    demanded_prior_r_8,
    demand_priority_r_0,
    demanded_prior_r_9,
    demand_priority_r_10,
    ofs_rdy_r_11,
    \grant_r[3]_i_3_0 ,
    \rnk_config_strobe_r[0]_i_6 ,
    demanded_prior_r_12,
    ofs_rdy_r_13,
    \grant_r_reg[5]_3 ,
    p_14_in_14,
    demanded_prior_r_16,
    demand_priority_r_17,
    ofs_rdy_r_18,
    \grant_r_reg[5]_4 ,
    \grant_r[5]_i_3__0_0 ,
    \grant_r[6]_i_8_0 ,
    \grant_r[4]_i_5 ,
    \grant_r[6]_i_8_1 ,
    demand_priority_r_20,
    demanded_prior_r_21,
    ofs_rdy_r_22,
    \grant_r[0]_i_2_0 ,
    rnk_config_valid_r_lcl_i_2_0,
    \grant_r[6]_i_8_2 ,
    \grant_r[4]_i_5_0 ,
    ofs_rdy_r_24,
    col_wait_r_25,
    \rnk_config_strobe_r[0]_i_9 ,
    \rnk_config_strobe_r[0]_i_9_0 ,
    \grant_r_reg[4]_1 ,
    \grant_r[6]_i_8_3 ,
    ofs_rdy_r_26,
    \grant_r_reg[5]_5 ,
    \grant_r[5]_i_2_1 ,
    ofs_rdy_r_27,
    \col_mux.col_size_r_reg ,
    \col_mux.col_size_r ,
    \periodic_rd_generation.read_this_rank_r1 ,
    rd_this_rank_r,
    \grant_r[6]_i_9 ,
    wr_this_rank_r,
    rnk_config_valid_r,
    rnk_config_valid_r_lcl_reg_2,
    rnk_config_valid_r_lcl_reg_3,
    \rnk_config_strobe_r_reg[0] ,
    granted_col_r_reg_5,
    granted_col_r_reg_6,
    \grant_r_reg[7]_4 ,
    granted_col_r_reg_7,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[2]_4 ,
    demand_priority_r_28,
    \grant_r_reg[6]_2 ,
    p_14_in_29,
    \genblk3[3].rnk_config_strobe_r_reg ,
    override_demand_r_reg_0,
    \genblk3[5].rnk_config_strobe_r_reg ,
    \genblk3[2].rnk_config_strobe_r_reg ,
    \genblk3[4].rnk_config_strobe_r_reg ,
    \genblk3[1].rnk_config_strobe_r_reg ,
    col_addr,
    req_bank_r,
    req_periodic_rd_r,
    req_data_buf_addr_r,
    \col_mux.col_data_buf_addr_r_reg[3] ,
    \col_mux.col_periodic_rd_r ,
    col_rd_wr_r,
    \last_master_r_reg[7]_1 );
  output [7:0]Q;
  output \genblk3[3].rnk_config_strobe_r_reg[3] ;
  output col_wait_r_reg;
  output col_wait_r_reg_0;
  output override_demand_r_reg;
  output granted_col_r_reg;
  output demand_priority_r_reg;
  output \grant_r_reg[0]_0 ;
  output \grant_r_reg[2]_0 ;
  output \grant_r_reg[6]_0 ;
  output granted_col_r_reg_0;
  output \grant_r_reg[5]_0 ;
  output \grant_r_reg[1]_0 ;
  output granted_col_r_reg_1;
  output granted_col_r_reg_2;
  output [0:0]mc_cmd_ns;
  output \order_q_r_reg[0] ;
  output \grant_r_reg[2]_1 ;
  output \grant_r_reg[0]_1 ;
  output \wtr_timer.wtr_cnt_r_reg[1] ;
  output \grant_r_reg[0]_2 ;
  output rd_wr_r_lcl_reg;
  output \grant_r_reg[0]_3 ;
  output \grant_r_reg[0]_4 ;
  output \grant_r_reg[2]_2 ;
  output demand_priority_r_reg_0;
  output \grant_r_reg[7]_0 ;
  output \read_fifo.head_r_reg_1_sp_1 ;
  output offset_ns0;
  output \periodic_rd_generation.read_this_rank_r1_reg ;
  output \periodic_rd_generation.read_this_rank ;
  output \grant_r_reg[5]_1 ;
  output \grant_r_reg[4]_0 ;
  output rnk_config_valid_r_lcl_reg;
  output rnk_config_strobe_ns;
  output granted_col_ns;
  output granted_col_r_reg_3;
  output [7:0]auto_pre_r_lcl_reg;
  output [2:0]\req_bank_r_lcl_reg[2] ;
  output [0:0]DIA;
  output [0:0]\grant_r_reg[2]_3 ;
  output [3:0]col_data_buf_addr;
  output col_size;
  input [0:0]\grant_r_reg[3]_0 ;
  input demand_priority_r;
  input \grant_r_reg[7]_1 ;
  input override_demand_r;
  input \grant_r_reg[6]_1 ;
  input rnk_config_valid_r_lcl_reg_0;
  input rnk_config_valid_r_lcl_reg_1;
  input granted_col_r_reg_4;
  input \grant_r_reg[7]_2 ;
  input \grant_r_reg[7]_3 ;
  input [5:0]rd_wr_r;
  input \grant_r[6]_i_14__0 ;
  input \grant_r[6]_i_14__0_0 ;
  input \grant_r[6]_i_14__0_1 ;
  input \cmd_pipe_plus.mc_we_n_reg[0] ;
  input \grant_r[6]_i_14__0_2 ;
  input \col_mux.col_rd_wr_r_reg ;
  input \grant_r[6]_i_14__0_3 ;
  input \grant_r[6]_i_14__0_4 ;
  input \cmd_pipe_plus.mc_cmd_reg[1] ;
  input \last_master_r_reg[7]_0 ;
  input [0:0]DIC;
  input [1:0]\read_fifo.head_r_reg ;
  input \read_fifo.head_r_reg_0_sp_1 ;
  input \grant_r[5]_i_5 ;
  input [0:0]order_q_r;
  input \grant_r[5]_i_5_0 ;
  input demand_priority_r_4;
  input demanded_prior_r;
  input demanded_prior_r_5;
  input demand_priority_r_6;
  input ofs_rdy_r;
  input \grant_r_reg[5]_2 ;
  input inhbt_wr;
  input p_14_in;
  input \grant_r[5]_i_2_0 ;
  input demanded_prior_r_8;
  input demand_priority_r_0;
  input demanded_prior_r_9;
  input demand_priority_r_10;
  input ofs_rdy_r_11;
  input \grant_r[3]_i_3_0 ;
  input \rnk_config_strobe_r[0]_i_6 ;
  input demanded_prior_r_12;
  input ofs_rdy_r_13;
  input \grant_r_reg[5]_3 ;
  input p_14_in_14;
  input demanded_prior_r_16;
  input demand_priority_r_17;
  input ofs_rdy_r_18;
  input \grant_r_reg[5]_4 ;
  input \grant_r[5]_i_3__0_0 ;
  input \grant_r[6]_i_8_0 ;
  input \grant_r[4]_i_5 ;
  input \grant_r[6]_i_8_1 ;
  input demand_priority_r_20;
  input demanded_prior_r_21;
  input ofs_rdy_r_22;
  input \grant_r[0]_i_2_0 ;
  input rnk_config_valid_r_lcl_i_2_0;
  input \grant_r[6]_i_8_2 ;
  input \grant_r[4]_i_5_0 ;
  input ofs_rdy_r_24;
  input col_wait_r_25;
  input \rnk_config_strobe_r[0]_i_9 ;
  input \rnk_config_strobe_r[0]_i_9_0 ;
  input \grant_r_reg[4]_1 ;
  input \grant_r[6]_i_8_3 ;
  input ofs_rdy_r_26;
  input \grant_r_reg[5]_5 ;
  input \grant_r[5]_i_2_1 ;
  input ofs_rdy_r_27;
  input \col_mux.col_size_r_reg ;
  input \col_mux.col_size_r ;
  input \periodic_rd_generation.read_this_rank_r1 ;
  input [7:0]rd_this_rank_r;
  input [0:0]\grant_r[6]_i_9 ;
  input [7:0]wr_this_rank_r;
  input rnk_config_valid_r;
  input rnk_config_valid_r_lcl_reg_2;
  input rnk_config_valid_r_lcl_reg_3;
  input \rnk_config_strobe_r_reg[0] ;
  input granted_col_r_reg_5;
  input granted_col_r_reg_6;
  input \grant_r_reg[7]_4 ;
  input granted_col_r_reg_7;
  input \grant_r_reg[3]_1 ;
  input \grant_r_reg[2]_4 ;
  input demand_priority_r_28;
  input \grant_r_reg[6]_2 ;
  input p_14_in_29;
  input \genblk3[3].rnk_config_strobe_r_reg ;
  input override_demand_r_reg_0;
  input \genblk3[5].rnk_config_strobe_r_reg ;
  input \genblk3[2].rnk_config_strobe_r_reg ;
  input \genblk3[4].rnk_config_strobe_r_reg ;
  input \genblk3[1].rnk_config_strobe_r_reg ;
  input [63:0]col_addr;
  input [23:0]req_bank_r;
  input [7:0]req_periodic_rd_r;
  input [31:0]req_data_buf_addr_r;
  input [3:0]\col_mux.col_data_buf_addr_r_reg[3] ;
  input \col_mux.col_periodic_rd_r ;
  input col_rd_wr_r;
  input \last_master_r_reg[7]_1 ;

  wire [0:0]DIA;
  wire [0:0]DIC;
  wire [7:0]Q;
  wire [7:0]auto_pre_r_lcl_reg;
  wire \cmd_pipe_plus.mc_address[10]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[10]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[10]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[10]_i_5_n_0 ;
  wire \cmd_pipe_plus.mc_address[3]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[3]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[3]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[4]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[4]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[4]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[5]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[5]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[5]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[6]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[6]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[6]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[7]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[7]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[7]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[8]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[8]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[8]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[9]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[9]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[9]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_bank[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[0]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_bank[0]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_bank[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[1]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_bank[1]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_bank[2]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[2]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_bank[2]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_cmd_reg[1] ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_5_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_7_n_0 ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire [63:0]col_addr;
  wire [3:0]col_data_buf_addr;
  wire [3:0]\col_mux.col_data_buf_addr_r_reg[3] ;
  wire \col_mux.col_periodic_rd_r ;
  wire \col_mux.col_periodic_rd_r_i_2_n_0 ;
  wire \col_mux.col_periodic_rd_r_i_3_n_0 ;
  wire \col_mux.col_periodic_rd_r_i_4_n_0 ;
  wire \col_mux.col_periodic_rd_r_i_5_n_0 ;
  wire \col_mux.col_periodic_rd_r_i_6_n_0 ;
  wire \col_mux.col_rd_wr_r_i_2_n_0 ;
  wire \col_mux.col_rd_wr_r_i_3_n_0 ;
  wire \col_mux.col_rd_wr_r_i_4_n_0 ;
  wire \col_mux.col_rd_wr_r_reg ;
  wire \col_mux.col_size_r ;
  wire \col_mux.col_size_r_i_2_n_0 ;
  wire \col_mux.col_size_r_reg ;
  wire col_rd_wr_r;
  wire col_size;
  wire col_wait_r_25;
  wire col_wait_r_reg;
  wire col_wait_r_reg_0;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_10;
  wire demand_priority_r_17;
  wire demand_priority_r_20;
  wire demand_priority_r_28;
  wire demand_priority_r_4;
  wire demand_priority_r_6;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demanded_prior_r;
  wire demanded_prior_r_12;
  wire demanded_prior_r_16;
  wire demanded_prior_r_21;
  wire demanded_prior_r_5;
  wire demanded_prior_r_8;
  wire demanded_prior_r_9;
  wire \genblk3[1].rnk_config_strobe_r_reg ;
  wire \genblk3[2].rnk_config_strobe_r_reg ;
  wire \genblk3[3].rnk_config_strobe_r_reg ;
  wire \genblk3[3].rnk_config_strobe_r_reg[3] ;
  wire \genblk3[4].rnk_config_strobe_r_reg ;
  wire \genblk3[5].rnk_config_strobe_r_reg ;
  wire \grant_r[0]_i_1_n_0 ;
  wire \grant_r[0]_i_2_0 ;
  wire \grant_r[0]_i_2_n_0 ;
  wire \grant_r[0]_i_3__1_n_0 ;
  wire \grant_r[1]_i_1_n_0 ;
  wire \grant_r[1]_i_2_n_0 ;
  wire \grant_r[1]_i_3_n_0 ;
  wire \grant_r[1]_i_4__0_n_0 ;
  wire \grant_r[1]_i_5__0_n_0 ;
  wire \grant_r[2]_i_1_n_0 ;
  wire \grant_r[2]_i_2__0_n_0 ;
  wire \grant_r[2]_i_3_n_0 ;
  wire \grant_r[2]_i_4__1_n_0 ;
  wire \grant_r[3]_i_1_n_0 ;
  wire \grant_r[3]_i_2__0_n_0 ;
  wire \grant_r[3]_i_3_0 ;
  wire \grant_r[3]_i_3_n_0 ;
  wire \grant_r[3]_i_4__1_n_0 ;
  wire \grant_r[4]_i_10_n_0 ;
  wire \grant_r[4]_i_1_n_0 ;
  wire \grant_r[4]_i_2_n_0 ;
  wire \grant_r[4]_i_3_n_0 ;
  wire \grant_r[4]_i_4_n_0 ;
  wire \grant_r[4]_i_5 ;
  wire \grant_r[4]_i_5_0 ;
  wire \grant_r[4]_i_5__0_n_0 ;
  wire \grant_r[4]_i_6__1_n_0 ;
  wire \grant_r[5]_i_12_n_0 ;
  wire \grant_r[5]_i_1_n_0 ;
  wire \grant_r[5]_i_2_0 ;
  wire \grant_r[5]_i_2_1 ;
  wire \grant_r[5]_i_2_n_0 ;
  wire \grant_r[5]_i_3__0_0 ;
  wire \grant_r[5]_i_3__0_n_0 ;
  wire \grant_r[5]_i_4__0_n_0 ;
  wire \grant_r[5]_i_5 ;
  wire \grant_r[5]_i_5_0 ;
  wire \grant_r[5]_i_5__0_n_0 ;
  wire \grant_r[5]_i_6__1_n_0 ;
  wire \grant_r[5]_i_7_n_0 ;
  wire \grant_r[6]_i_10__1_n_0 ;
  wire \grant_r[6]_i_12__1_n_0 ;
  wire \grant_r[6]_i_13__1_n_0 ;
  wire \grant_r[6]_i_14__0 ;
  wire \grant_r[6]_i_14__0_0 ;
  wire \grant_r[6]_i_14__0_1 ;
  wire \grant_r[6]_i_14__0_2 ;
  wire \grant_r[6]_i_14__0_3 ;
  wire \grant_r[6]_i_14__0_4 ;
  wire \grant_r[6]_i_1_n_0 ;
  wire \grant_r[6]_i_2_n_0 ;
  wire \grant_r[6]_i_3__0_n_0 ;
  wire \grant_r[6]_i_4__0_n_0 ;
  wire \grant_r[6]_i_5_n_0 ;
  wire \grant_r[6]_i_6__0_n_0 ;
  wire \grant_r[6]_i_7__0_n_0 ;
  wire \grant_r[6]_i_8_0 ;
  wire \grant_r[6]_i_8_1 ;
  wire \grant_r[6]_i_8_2 ;
  wire \grant_r[6]_i_8_3 ;
  wire [0:0]\grant_r[6]_i_9 ;
  wire \grant_r[7]_i_10__1_n_0 ;
  wire \grant_r[7]_i_13__1_n_0 ;
  wire \grant_r[7]_i_18__0_n_0 ;
  wire \grant_r[7]_i_19_n_0 ;
  wire \grant_r[7]_i_1_n_0 ;
  wire \grant_r[7]_i_21_n_0 ;
  wire \grant_r[7]_i_22_n_0 ;
  wire \grant_r[7]_i_24_n_0 ;
  wire \grant_r[7]_i_25_n_0 ;
  wire \grant_r[7]_i_2__0_n_0 ;
  wire \grant_r[7]_i_3__1_n_0 ;
  wire \grant_r[7]_i_4__1_n_0 ;
  wire \grant_r[7]_i_5__0_n_0 ;
  wire \grant_r[7]_i_6_n_0 ;
  wire \grant_r[7]_i_7__0_n_0 ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[0]_2 ;
  wire \grant_r_reg[0]_3 ;
  wire \grant_r_reg[0]_4 ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire [0:0]\grant_r_reg[2]_3 ;
  wire \grant_r_reg[2]_4 ;
  wire [0:0]\grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[5]_0 ;
  wire \grant_r_reg[5]_1 ;
  wire \grant_r_reg[5]_2 ;
  wire \grant_r_reg[5]_3 ;
  wire \grant_r_reg[5]_4 ;
  wire \grant_r_reg[5]_5 ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[6]_2 ;
  wire \grant_r_reg[7]_0 ;
  wire \grant_r_reg[7]_1 ;
  wire \grant_r_reg[7]_2 ;
  wire \grant_r_reg[7]_3 ;
  wire \grant_r_reg[7]_4 ;
  wire granted_col_ns;
  wire granted_col_r_i_2_n_0;
  wire granted_col_r_i_3_n_0;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_col_r_reg_2;
  wire granted_col_r_reg_3;
  wire granted_col_r_reg_4;
  wire granted_col_r_reg_5;
  wire granted_col_r_reg_6;
  wire granted_col_r_reg_7;
  wire inhbt_wr;
  wire \last_master_r_reg[7]_0 ;
  wire \last_master_r_reg[7]_1 ;
  wire \last_master_r_reg_n_0_[0] ;
  wire \last_master_r_reg_n_0_[1] ;
  wire \last_master_r_reg_n_0_[2] ;
  wire \last_master_r_reg_n_0_[3] ;
  wire \last_master_r_reg_n_0_[4] ;
  wire \last_master_r_reg_n_0_[5] ;
  wire \last_master_r_reg_n_0_[6] ;
  wire \last_master_r_reg_n_0_[7] ;
  wire [0:0]mc_cmd_ns;
  wire offset_ns0;
  wire ofs_rdy_r;
  wire ofs_rdy_r_11;
  wire ofs_rdy_r_13;
  wire ofs_rdy_r_18;
  wire ofs_rdy_r_22;
  wire ofs_rdy_r_24;
  wire ofs_rdy_r_26;
  wire ofs_rdy_r_27;
  wire [0:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire override_demand_r_reg_0;
  wire p_12_in;
  wire p_12_in101_in;
  wire p_12_in23_in;
  wire p_12_in36_in;
  wire p_12_in49_in;
  wire p_12_in62_in;
  wire p_12_in75_in;
  wire p_12_in88_in;
  wire p_14_in;
  wire p_14_in_14;
  wire p_14_in_29;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_rd_generation.read_this_rank_r1_reg ;
  wire \periodic_rd_generation.read_this_rank_r_i_2_n_0 ;
  wire \periodic_rd_generation.read_this_rank_r_i_3_n_0 ;
  wire \periodic_rd_generation.read_this_rank_r_i_4_n_0 ;
  wire \periodic_rd_generation.read_this_rank_r_i_5_n_0 ;
  wire [7:0]rd_this_rank_r;
  wire [5:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_14_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_15_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_16_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_17_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_18_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_21_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_22_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_23_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_24_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_25_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_26_n_0 ;
  wire [1:0]\read_fifo.head_r_reg ;
  wire \read_fifo.head_r_reg_0_sn_1 ;
  wire \read_fifo.head_r_reg_1_sn_1 ;
  wire [23:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [31:0]req_data_buf_addr_r;
  wire [7:0]req_periodic_rd_r;
  wire rnk_config_strobe_ns;
  wire \rnk_config_strobe_r[0]_i_10_n_0 ;
  wire \rnk_config_strobe_r[0]_i_14_n_0 ;
  wire \rnk_config_strobe_r[0]_i_16_n_0 ;
  wire \rnk_config_strobe_r[0]_i_22_n_0 ;
  wire \rnk_config_strobe_r[0]_i_24_n_0 ;
  wire \rnk_config_strobe_r[0]_i_28_n_0 ;
  wire \rnk_config_strobe_r[0]_i_29_n_0 ;
  wire \rnk_config_strobe_r[0]_i_31_n_0 ;
  wire \rnk_config_strobe_r[0]_i_32_n_0 ;
  wire \rnk_config_strobe_r[0]_i_33_n_0 ;
  wire \rnk_config_strobe_r[0]_i_36_n_0 ;
  wire \rnk_config_strobe_r[0]_i_37_n_0 ;
  wire \rnk_config_strobe_r[0]_i_39_n_0 ;
  wire \rnk_config_strobe_r[0]_i_3_n_0 ;
  wire \rnk_config_strobe_r[0]_i_5_n_0 ;
  wire \rnk_config_strobe_r[0]_i_6 ;
  wire \rnk_config_strobe_r[0]_i_7_n_0 ;
  wire \rnk_config_strobe_r[0]_i_9 ;
  wire \rnk_config_strobe_r[0]_i_9_0 ;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r;
  wire rnk_config_valid_r_lcl_i_2_0;
  wire rnk_config_valid_r_lcl_i_2_n_0;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rnk_config_valid_r_lcl_reg_1;
  wire rnk_config_valid_r_lcl_reg_2;
  wire rnk_config_valid_r_lcl_reg_3;
  wire [7:1]rts_col;
  wire \rtw_timer.rtw_cnt_r[1]_i_3_n_0 ;
  wire [7:0]wr_this_rank_r;
  wire \wtr_timer.wtr_cnt_r[1]_i_3_n_0 ;
  wire \wtr_timer.wtr_cnt_r[1]_i_4_n_0 ;
  wire \wtr_timer.wtr_cnt_r[1]_i_5_n_0 ;
  wire \wtr_timer.wtr_cnt_r[1]_i_6_n_0 ;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;

  assign \read_fifo.head_r_reg_0_sn_1  = \read_fifo.head_r_reg_0_sp_1 ;
  assign \read_fifo.head_r_reg_1_sp_1  = \read_fifo.head_r_reg_1_sn_1 ;
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[10]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[10]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_5_n_0 ),
        .O(auto_pre_r_lcl_reg[7]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[10]_i_2 
       (.I0(col_addr[31]),
        .I1(Q[3]),
        .I2(col_addr[39]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(col_addr[47]),
        .O(\cmd_pipe_plus.mc_address[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h11111110)) 
    \cmd_pipe_plus.mc_address[10]_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[10]_i_4 
       (.I0(col_addr[7]),
        .I1(Q[0]),
        .I2(col_addr[15]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(col_addr[23]),
        .O(\cmd_pipe_plus.mc_address[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[10]_i_5 
       (.I0(Q[6]),
        .I1(col_addr[55]),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[7]),
        .I4(col_addr[63]),
        .O(\cmd_pipe_plus.mc_address[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[3]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[3]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[3]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[3]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[0]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[3]_i_2 
       (.I0(col_addr[24]),
        .I1(Q[3]),
        .I2(col_addr[32]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(col_addr[40]),
        .O(\cmd_pipe_plus.mc_address[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[3]_i_3 
       (.I0(col_addr[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(col_addr[16]),
        .I4(col_addr[8]),
        .I5(Q[1]),
        .O(\cmd_pipe_plus.mc_address[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[3]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[48]),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[7]),
        .I4(col_addr[56]),
        .O(\cmd_pipe_plus.mc_address[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[4]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[4]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[4]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[4]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[1]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[4]_i_2 
       (.I0(col_addr[25]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(col_addr[41]),
        .I4(col_addr[33]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_address[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[4]_i_3 
       (.I0(col_addr[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(col_addr[17]),
        .I4(col_addr[9]),
        .I5(Q[1]),
        .O(\cmd_pipe_plus.mc_address[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[4]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[49]),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[7]),
        .I4(col_addr[57]),
        .O(\cmd_pipe_plus.mc_address[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[5]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[5]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[5]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[5]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[2]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[5]_i_2 
       (.I0(col_addr[26]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(col_addr[42]),
        .I4(col_addr[34]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_address[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[5]_i_3 
       (.I0(col_addr[2]),
        .I1(Q[0]),
        .I2(col_addr[10]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(col_addr[18]),
        .O(\cmd_pipe_plus.mc_address[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[5]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[50]),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[7]),
        .I4(col_addr[58]),
        .O(\cmd_pipe_plus.mc_address[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[6]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[6]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[6]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[6]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[3]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[6]_i_2 
       (.I0(col_addr[27]),
        .I1(Q[3]),
        .I2(col_addr[35]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(col_addr[43]),
        .O(\cmd_pipe_plus.mc_address[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[6]_i_3 
       (.I0(col_addr[3]),
        .I1(Q[0]),
        .I2(col_addr[11]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(col_addr[19]),
        .O(\cmd_pipe_plus.mc_address[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[6]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[51]),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[7]),
        .I4(col_addr[59]),
        .O(\cmd_pipe_plus.mc_address[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[7]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[7]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[7]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[7]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[4]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[7]_i_2 
       (.I0(col_addr[28]),
        .I1(Q[3]),
        .I2(col_addr[36]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(col_addr[44]),
        .O(\cmd_pipe_plus.mc_address[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[7]_i_3 
       (.I0(col_addr[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(col_addr[20]),
        .I4(col_addr[12]),
        .I5(Q[1]),
        .O(\cmd_pipe_plus.mc_address[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[7]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[52]),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[7]),
        .I4(col_addr[60]),
        .O(\cmd_pipe_plus.mc_address[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[8]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[8]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[8]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[8]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[5]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[8]_i_2 
       (.I0(col_addr[29]),
        .I1(Q[3]),
        .I2(col_addr[37]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(col_addr[45]),
        .O(\cmd_pipe_plus.mc_address[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[8]_i_3 
       (.I0(col_addr[5]),
        .I1(Q[0]),
        .I2(col_addr[13]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(col_addr[21]),
        .O(\cmd_pipe_plus.mc_address[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[8]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[53]),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[7]),
        .I4(col_addr[61]),
        .O(\cmd_pipe_plus.mc_address[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[9]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[9]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[9]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[9]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[6]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[9]_i_2 
       (.I0(col_addr[30]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(col_addr[46]),
        .I4(col_addr[38]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_address[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[9]_i_3 
       (.I0(col_addr[6]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(col_addr[22]),
        .I4(col_addr[14]),
        .I5(Q[1]),
        .O(\cmd_pipe_plus.mc_address[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[9]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[54]),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[7]),
        .I4(col_addr[62]),
        .O(\cmd_pipe_plus.mc_address[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_bank[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[0]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_bank[0]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_bank[0]_i_4_n_0 ),
        .O(\req_bank_r_lcl_reg[2] [0]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[0]_i_2 
       (.I0(req_bank_r[9]),
        .I1(Q[3]),
        .I2(req_bank_r[12]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(req_bank_r[15]),
        .O(\cmd_pipe_plus.mc_bank[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[0]_i_3 
       (.I0(req_bank_r[0]),
        .I1(Q[0]),
        .I2(req_bank_r[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(req_bank_r[6]),
        .O(\cmd_pipe_plus.mc_bank[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_bank[0]_i_4 
       (.I0(Q[6]),
        .I1(req_bank_r[18]),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[7]),
        .I4(req_bank_r[21]),
        .O(\cmd_pipe_plus.mc_bank[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_bank[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[1]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_bank[1]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_bank[1]_i_4_n_0 ),
        .O(\req_bank_r_lcl_reg[2] [1]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_bank[1]_i_2 
       (.I0(req_bank_r[10]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(req_bank_r[16]),
        .I4(req_bank_r[13]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_bank[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_bank[1]_i_3 
       (.I0(req_bank_r[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(req_bank_r[7]),
        .I4(req_bank_r[4]),
        .I5(Q[1]),
        .O(\cmd_pipe_plus.mc_bank[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_bank[1]_i_4 
       (.I0(Q[6]),
        .I1(req_bank_r[19]),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[7]),
        .I4(req_bank_r[22]),
        .O(\cmd_pipe_plus.mc_bank[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_bank[2]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[2]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_bank[2]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_bank[2]_i_4_n_0 ),
        .O(\req_bank_r_lcl_reg[2] [2]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_bank[2]_i_2 
       (.I0(req_bank_r[11]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(req_bank_r[17]),
        .I4(req_bank_r[14]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_bank[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[2]_i_3 
       (.I0(req_bank_r[2]),
        .I1(Q[0]),
        .I2(req_bank_r[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(req_bank_r[8]),
        .O(\cmd_pipe_plus.mc_bank[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_bank[2]_i_4 
       (.I0(Q[6]),
        .I1(req_bank_r[20]),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[7]),
        .I4(req_bank_r[23]),
        .O(\cmd_pipe_plus.mc_bank[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cmd_pipe_plus.mc_cmd[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(\grant_r_reg[5]_0 ),
        .O(mc_cmd_ns));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cmd_pipe_plus.mc_data_offset[5]_i_1 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(\grant_r_reg[5]_0 ),
        .O(granted_col_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmd_pipe_plus.mc_ras_n[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\col_mux.col_size_r_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .O(\grant_r_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFA280)) 
    \cmd_pipe_plus.mc_we_n[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I3(\cmd_pipe_plus.mc_we_n[0]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\grant_r_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    \cmd_pipe_plus.mc_we_n[0]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[0]_i_5_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \cmd_pipe_plus.mc_we_n[0]_i_3 
       (.I0(rd_wr_r[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rd_wr_r[0]),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFDDDDDDDDDDD)) 
    \cmd_pipe_plus.mc_we_n[0]_i_4 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(rd_wr_r[4]),
        .I3(Q[5]),
        .I4(\cmd_pipe_plus.mc_we_n[0]_i_7_n_0 ),
        .I5(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cmd_pipe_plus.mc_we_n[0]_i_5 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \cmd_pipe_plus.mc_we_n[0]_i_6 
       (.I0(rd_wr_r[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\col_mux.col_rd_wr_r_reg ),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \cmd_pipe_plus.mc_we_n[0]_i_7 
       (.I0(rd_wr_r[3]),
        .I1(rd_wr_r[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCECCCCCCCECCCFCC)) 
    \col_mux.col_periodic_rd_r_i_1 
       (.I0(\col_mux.col_periodic_rd_r_i_2_n_0 ),
        .I1(\col_mux.col_periodic_rd_r_i_3_n_0 ),
        .I2(Q[5]),
        .I3(\col_mux.col_periodic_rd_r_i_4_n_0 ),
        .I4(\col_mux.col_periodic_rd_r_i_5_n_0 ),
        .I5(\col_mux.col_periodic_rd_r_i_6_n_0 ),
        .O(DIA));
  LUT6 #(
    .INIT(64'hF0F0FF00F0F02222)) 
    \col_mux.col_periodic_rd_r_i_2 
       (.I0(\col_mux.col_periodic_rd_r ),
        .I1(\col_mux.col_size_r_reg ),
        .I2(req_periodic_rd_r[1]),
        .I3(req_periodic_rd_r[0]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\col_mux.col_periodic_rd_r_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    \col_mux.col_periodic_rd_r_i_3 
       (.I0(Q[5]),
        .I1(req_periodic_rd_r[5]),
        .I2(Q[7]),
        .I3(req_periodic_rd_r[7]),
        .I4(req_periodic_rd_r[6]),
        .I5(Q[6]),
        .O(\col_mux.col_periodic_rd_r_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \col_mux.col_periodic_rd_r_i_4 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\col_mux.col_periodic_rd_r_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \col_mux.col_periodic_rd_r_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\col_mux.col_periodic_rd_r_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \col_mux.col_periodic_rd_r_i_6 
       (.I0(req_periodic_rd_r[2]),
        .I1(Q[2]),
        .I2(req_periodic_rd_r[3]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(req_periodic_rd_r[4]),
        .O(\col_mux.col_periodic_rd_r_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAEFAA)) 
    \col_mux.col_rd_wr_r_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .I1(\col_mux.col_rd_wr_r_i_3_n_0 ),
        .I2(\col_mux.col_periodic_rd_r_i_5_n_0 ),
        .I3(\col_mux.col_periodic_rd_r_i_4_n_0 ),
        .I4(Q[5]),
        .I5(\col_mux.col_rd_wr_r_i_4_n_0 ),
        .O(\grant_r_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    \col_mux.col_rd_wr_r_i_2 
       (.I0(\col_mux.col_rd_wr_r_reg ),
        .I1(rd_wr_r[5]),
        .I2(Q[5]),
        .I3(rd_wr_r[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\col_mux.col_rd_wr_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \col_mux.col_rd_wr_r_i_3 
       (.I0(col_rd_wr_r),
        .I1(rd_wr_r[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rd_wr_r[1]),
        .O(\col_mux.col_rd_wr_r_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3530353F353F353F)) 
    \col_mux.col_rd_wr_r_i_4 
       (.I0(rd_wr_r[2]),
        .I1(rd_wr_r[3]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\col_mux.col_rd_wr_r_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \col_mux.col_size_r_i_1 
       (.I0(\col_mux.col_size_r_reg ),
        .I1(\col_mux.col_size_r ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\col_mux.col_size_r_i_2_n_0 ),
        .O(col_size));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \col_mux.col_size_r_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\col_mux.col_size_r_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \data_valid_2_1.offset_r[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(\col_mux.col_size_r_i_2_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\col_mux.col_size_r ),
        .I5(\col_mux.col_size_r_reg ),
        .O(offset_ns0));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    demanded_prior_r_i_3
       (.I0(Q[0]),
        .I1(demanded_prior_r_8),
        .I2(demand_priority_r_0),
        .I3(demanded_prior_r_16),
        .I4(demand_priority_r_17),
        .I5(Q[5]),
        .O(\grant_r_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFBFBFB00FBFBFBFB)) 
    demanded_prior_r_i_3__0
       (.I0(Q[7]),
        .I1(demand_priority_r_20),
        .I2(demanded_prior_r_21),
        .I3(Q[0]),
        .I4(demanded_prior_r_8),
        .I5(demand_priority_r_0),
        .O(\grant_r_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFBFBFB00FBFBFBFB)) 
    demanded_prior_r_i_3__1
       (.I0(Q[2]),
        .I1(demand_priority_r_4),
        .I2(demanded_prior_r),
        .I3(Q[0]),
        .I4(demanded_prior_r_8),
        .I5(demand_priority_r_0),
        .O(\grant_r_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    demanded_prior_r_i_3__2
       (.I0(Q[0]),
        .I1(demanded_prior_r_8),
        .I2(demand_priority_r_0),
        .I3(demanded_prior_r_9),
        .I4(demand_priority_r_10),
        .I5(Q[4]),
        .O(\grant_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    demanded_prior_r_i_5
       (.I0(Q[0]),
        .I1(demanded_prior_r_8),
        .I2(demand_priority_r_0),
        .I3(demanded_prior_r_12),
        .I4(demand_priority_r),
        .I5(Q[6]),
        .O(\grant_r_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    demanded_prior_r_i_8
       (.I0(Q[2]),
        .I1(demand_priority_r_4),
        .I2(demanded_prior_r),
        .I3(demanded_prior_r_5),
        .I4(demand_priority_r_6),
        .I5(Q[3]),
        .O(\grant_r_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \grant_r[0]_i_1 
       (.I0(\grant_r[5]_i_2_n_0 ),
        .I1(\grant_r[4]_i_2_n_0 ),
        .I2(\grant_r[4]_i_3_n_0 ),
        .I3(\grant_r[0]_i_2_n_0 ),
        .I4(granted_col_r_i_2_n_0),
        .I5(\grant_r[4]_i_5__0_n_0 ),
        .O(\grant_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \grant_r[0]_i_2 
       (.I0(rts_col[6]),
        .I1(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I2(rts_col[7]),
        .I3(rts_col[5]),
        .I4(rts_col[4]),
        .I5(\grant_r[0]_i_3__1_n_0 ),
        .O(\grant_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F5F30000)) 
    \grant_r[0]_i_3__1 
       (.I0(Q[3]),
        .I1(\last_master_r_reg_n_0_[3] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I4(\grant_r[6]_i_10__1_n_0 ),
        .I5(\grant_r[7]_i_13__1_n_0 ),
        .O(\grant_r[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \grant_r[1]_i_1 
       (.I0(\grant_r[5]_i_2_n_0 ),
        .I1(\grant_r[5]_i_3__0_n_0 ),
        .I2(\grant_r[5]_i_4__0_n_0 ),
        .I3(\grant_r[5]_i_5__0_n_0 ),
        .I4(\grant_r[1]_i_2_n_0 ),
        .I5(\grant_r[1]_i_3_n_0 ),
        .O(\grant_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD5FFD5FFD5)) 
    \grant_r[1]_i_2 
       (.I0(rts_col[1]),
        .I1(\grant_r[6]_i_7__0_n_0 ),
        .I2(\grant_r_reg[3]_0 ),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(p_12_in),
        .I5(rts_col[7]),
        .O(\grant_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F0F0F0E)) 
    \grant_r[1]_i_3 
       (.I0(rts_col[7]),
        .I1(\grant_r_reg[3]_0 ),
        .I2(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I3(rts_col[5]),
        .I4(rts_col[6]),
        .I5(\grant_r[1]_i_4__0_n_0 ),
        .O(\grant_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA22AA0A)) 
    \grant_r[1]_i_4__0 
       (.I0(\grant_r[1]_i_5__0_n_0 ),
        .I1(Q[1]),
        .I2(\last_master_r_reg_n_0_[1] ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I5(p_12_in88_in),
        .O(\grant_r[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF03FF50FF53)) 
    \grant_r[1]_i_5__0 
       (.I0(Q[2]),
        .I1(\last_master_r_reg_n_0_[2] ),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg_n_0_[3] ),
        .I5(Q[3]),
        .O(\grant_r[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \grant_r[2]_i_1 
       (.I0(\grant_r[6]_i_2_n_0 ),
        .I1(\grant_r[6]_i_3__0_n_0 ),
        .I2(\grant_r[6]_i_4__0_n_0 ),
        .I3(\grant_r[7]_i_2__0_n_0 ),
        .I4(\grant_r[2]_i_2__0_n_0 ),
        .I5(\grant_r[2]_i_3_n_0 ),
        .O(\grant_r[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00005554)) 
    \grant_r[2]_i_2__0 
       (.I0(\rnk_config_strobe_r[0]_i_14_n_0 ),
        .I1(override_demand_r),
        .I2(\grant_r_reg[2]_4 ),
        .I3(demand_priority_r_4),
        .I4(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .O(\grant_r[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \grant_r[2]_i_3 
       (.I0(rts_col[6]),
        .I1(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I2(rts_col[7]),
        .I3(\grant_r_reg[3]_0 ),
        .I4(rts_col[1]),
        .I5(\grant_r[2]_i_4__1_n_0 ),
        .O(\grant_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h0000F4F7)) 
    \grant_r[2]_i_4__1 
       (.I0(Q[2]),
        .I1(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg_n_0_[2] ),
        .I4(\grant_r[7]_i_10__1_n_0 ),
        .O(\grant_r[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \grant_r[3]_i_1 
       (.I0(\grant_r[7]_i_2__0_n_0 ),
        .I1(\grant_r[7]_i_3__1_n_0 ),
        .I2(\grant_r[7]_i_4__1_n_0 ),
        .I3(\grant_r[3]_i_2__0_n_0 ),
        .I4(\grant_r[7]_i_5__0_n_0 ),
        .I5(\grant_r[3]_i_3_n_0 ),
        .O(\grant_r[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEEF)) 
    \grant_r[3]_i_2__0 
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I1(\rnk_config_strobe_r[0]_i_16_n_0 ),
        .I2(override_demand_r),
        .I3(\grant_r_reg[3]_1 ),
        .I4(demand_priority_r_6),
        .O(\grant_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F0F0F0E)) 
    \grant_r[3]_i_3 
       (.I0(rts_col[7]),
        .I1(\grant_r_reg[3]_0 ),
        .I2(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I3(rts_col[2]),
        .I4(rts_col[1]),
        .I5(\grant_r[3]_i_4__1_n_0 ),
        .O(\grant_r[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h0000CDEF)) 
    \grant_r[3]_i_4__1 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\last_master_r_reg_n_0_[6] ),
        .I3(Q[6]),
        .I4(\grant_r[7]_i_10__1_n_0 ),
        .O(\grant_r[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \grant_r[4]_i_1 
       (.I0(\grant_r[5]_i_2_n_0 ),
        .I1(\grant_r[4]_i_2_n_0 ),
        .I2(\grant_r[4]_i_3_n_0 ),
        .I3(\rnk_config_strobe_r[0]_i_3_n_0 ),
        .I4(\grant_r[4]_i_4_n_0 ),
        .I5(\grant_r[4]_i_5__0_n_0 ),
        .O(\grant_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \grant_r[4]_i_10 
       (.I0(Q[2]),
        .I1(demand_priority_r_4),
        .I2(demanded_prior_r),
        .I3(demanded_prior_r_16),
        .I4(demand_priority_r_17),
        .I5(Q[5]),
        .O(\grant_r[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0040004000FF0040)) 
    \grant_r[4]_i_2 
       (.I0(\rnk_config_strobe_r[0]_i_24_n_0 ),
        .I1(\grant_r_reg[5]_2 ),
        .I2(p_12_in),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(rts_col[3]),
        .I5(\grant_r[6]_i_10__1_n_0 ),
        .O(\grant_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCDCDCDFFFFFFFF)) 
    \grant_r[4]_i_3 
       (.I0(rts_col[6]),
        .I1(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I2(rts_col[7]),
        .I3(\grant_r_reg[4]_1 ),
        .I4(override_demand_r_reg),
        .I5(p_12_in88_in),
        .O(\grant_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F0F0F0E)) 
    \grant_r[4]_i_4 
       (.I0(rts_col[2]),
        .I1(rts_col[3]),
        .I2(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I3(\grant_r_reg[3]_0 ),
        .I4(rts_col[1]),
        .I5(\grant_r[4]_i_6__1_n_0 ),
        .O(\grant_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00A800A800A8)) 
    \grant_r[4]_i_5__0 
       (.I0(\grant_r[7]_i_13__1_n_0 ),
        .I1(rts_col[2]),
        .I2(rts_col[3]),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(p_12_in36_in),
        .I5(rts_col[1]),
        .O(\grant_r[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F4F7)) 
    \grant_r[4]_i_6__1 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg_n_0_[4] ),
        .I4(\grant_r[6]_i_7__0_n_0 ),
        .I5(p_12_in101_in),
        .O(\grant_r[4]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \grant_r[4]_i_8 
       (.I0(demand_priority_r_10),
        .I1(\grant_r[4]_i_5 ),
        .I2(\grant_r[6]_i_8_2 ),
        .I3(\grant_r[4]_i_10_n_0 ),
        .I4(\grant_r_reg[0]_3 ),
        .I5(\grant_r[4]_i_5_0 ),
        .O(demand_priority_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \grant_r[5]_i_1 
       (.I0(\grant_r[5]_i_2_n_0 ),
        .I1(\grant_r[5]_i_3__0_n_0 ),
        .I2(\grant_r[5]_i_4__0_n_0 ),
        .I3(\grant_r[5]_i_5__0_n_0 ),
        .I4(\grant_r[5]_i_6__1_n_0 ),
        .I5(\grant_r[5]_i_7_n_0 ),
        .O(\grant_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \grant_r[5]_i_11__0 
       (.I0(Q[0]),
        .I1(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I2(ofs_rdy_r),
        .O(\grant_r_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000000000CDEF)) 
    \grant_r[5]_i_12 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\last_master_r_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(\grant_r[6]_i_7__0_n_0 ),
        .I5(p_12_in101_in),
        .O(\grant_r[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h2A2AFF2AFF2AFF2A)) 
    \grant_r[5]_i_12__0 
       (.I0(Q[2]),
        .I1(\grant_r[6]_i_14__0_1 ),
        .I2(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I3(Q[3]),
        .I4(rd_wr_r[2]),
        .I5(\grant_r[6]_i_14__0_2 ),
        .O(\grant_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h2A2AFF2AFF2AFF2A)) 
    \grant_r[5]_i_13 
       (.I0(Q[0]),
        .I1(rd_wr_r[0]),
        .I2(\grant_r[6]_i_14__0 ),
        .I3(Q[1]),
        .I4(rd_wr_r[1]),
        .I5(\grant_r[6]_i_14__0_0 ),
        .O(\grant_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h002000AA00200020)) 
    \grant_r[5]_i_2 
       (.I0(p_12_in101_in),
        .I1(\rnk_config_strobe_r[0]_i_24_n_0 ),
        .I2(\grant_r_reg[5]_2 ),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(\rnk_config_strobe_r[0]_i_22_n_0 ),
        .I5(\grant_r_reg[5]_5 ),
        .O(\grant_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF0F00000404)) 
    \grant_r[5]_i_3__0 
       (.I0(\rnk_config_strobe_r[0]_i_16_n_0 ),
        .I1(\grant_r_reg[5]_4 ),
        .I2(\grant_r[6]_i_10__1_n_0 ),
        .I3(p_12_in75_in),
        .I4(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I5(rts_col[4]),
        .O(\grant_r[5]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \grant_r[5]_i_4__0 
       (.I0(p_12_in101_in),
        .I1(\grant_r_reg[7]_2 ),
        .I2(p_14_in_29),
        .I3(\grant_r_reg[0]_1 ),
        .I4(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .O(\grant_r[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDFDFDDDF)) 
    \grant_r[5]_i_5__0 
       (.I0(p_12_in49_in),
        .I1(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I2(rts_col[4]),
        .I3(\grant_r_reg[5]_3 ),
        .I4(\rnk_config_strobe_r[0]_i_14_n_0 ),
        .I5(rts_col[3]),
        .O(\grant_r[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888FFFFFFFF)) 
    \grant_r[5]_i_6__1 
       (.I0(\grant_r[6]_i_7__0_n_0 ),
        .I1(\grant_r_reg[3]_0 ),
        .I2(p_12_in),
        .I3(rts_col[7]),
        .I4(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I5(rts_col[5]),
        .O(\grant_r[5]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F0F0F0E)) 
    \grant_r[5]_i_7 
       (.I0(rts_col[4]),
        .I1(rts_col[3]),
        .I2(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I3(rts_col[2]),
        .I4(rts_col[1]),
        .I5(\grant_r[5]_i_12_n_0 ),
        .O(\grant_r[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \grant_r[5]_i_9 
       (.I0(\grant_r[5]_i_5 ),
        .I1(order_q_r),
        .I2(\grant_r_reg[2]_0 ),
        .I3(\grant_r_reg[0]_0 ),
        .I4(\grant_r_reg[6]_0 ),
        .I5(\grant_r[5]_i_5_0 ),
        .O(\order_q_r_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \grant_r[6]_i_1 
       (.I0(\grant_r[6]_i_2_n_0 ),
        .I1(\grant_r[6]_i_3__0_n_0 ),
        .I2(\grant_r[6]_i_4__0_n_0 ),
        .I3(\grant_r[7]_i_2__0_n_0 ),
        .I4(\grant_r[6]_i_5_n_0 ),
        .I5(\grant_r[6]_i_6__0_n_0 ),
        .O(\grant_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \grant_r[6]_i_10__1 
       (.I0(\last_master_r_reg_n_0_[2] ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[2]),
        .O(\grant_r[6]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[6]_i_12__1 
       (.I0(\grant_r[7]_i_13__1_n_0 ),
        .I1(\grant_r[6]_i_7__0_n_0 ),
        .O(\grant_r[6]_i_12__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \grant_r[6]_i_13__1 
       (.I0(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I1(rd_wr_r[5]),
        .I2(\grant_r[5]_i_2_0 ),
        .O(\grant_r[6]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0800)) 
    \grant_r[6]_i_2 
       (.I0(\grant_r[6]_i_7__0_n_0 ),
        .I1(p_12_in),
        .I2(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I3(rts_col[7]),
        .I4(\grant_r_reg[3]_0 ),
        .I5(rts_col[1]),
        .O(\grant_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFABFFABFFAB)) 
    \grant_r[6]_i_3__0 
       (.I0(\grant_r[6]_i_10__1_n_0 ),
        .I1(rts_col[4]),
        .I2(rts_col[3]),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(\grant_r_reg[4]_1 ),
        .I5(override_demand_r_reg),
        .O(\grant_r[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAA8)) 
    \grant_r[6]_i_4__0 
       (.I0(p_12_in36_in),
        .I1(demand_priority_r_28),
        .I2(\grant_r_reg[6]_2 ),
        .I3(override_demand_r),
        .I4(rd_wr_r_lcl_reg),
        .I5(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .O(\grant_r[6]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00005554)) 
    \grant_r[6]_i_5 
       (.I0(\rnk_config_strobe_r[0]_i_22_n_0 ),
        .I1(override_demand_r),
        .I2(\grant_r_reg[7]_1 ),
        .I3(demand_priority_r),
        .I4(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .O(\grant_r[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[6]_i_5__1 
       (.I0(col_wait_r_reg_0),
        .I1(\grant_r_reg[6]_1 ),
        .O(col_wait_r_reg));
  LUT6 #(
    .INIT(64'h00AA00AA00AA00A8)) 
    \grant_r[6]_i_6__0 
       (.I0(\grant_r[6]_i_12__1_n_0 ),
        .I1(rts_col[2]),
        .I2(rts_col[3]),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(rts_col[5]),
        .I5(rts_col[4]),
        .O(\grant_r[6]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFAFFFAC)) 
    \grant_r[6]_i_7__0 
       (.I0(Q[7]),
        .I1(\last_master_r_reg_n_0_[7] ),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg_n_0_[6] ),
        .I5(Q[6]),
        .O(\grant_r[6]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0020002000000020)) 
    \grant_r[6]_i_8 
       (.I0(\rnk_config_strobe_r[0]_i_29_n_0 ),
        .I1(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I2(col_wait_r_25),
        .I3(\grant_r[5]_i_2_0 ),
        .I4(\rnk_config_strobe_r[0]_i_9 ),
        .I5(\rnk_config_strobe_r[0]_i_9_0 ),
        .O(col_wait_r_reg_0));
  LUT6 #(
    .INIT(64'h0000220200000000)) 
    \grant_r[6]_i_8__0 
       (.I0(\grant_r_reg[5]_2 ),
        .I1(\rnk_config_strobe_r[0]_i_39_n_0 ),
        .I2(inhbt_wr),
        .I3(rd_wr_r[5]),
        .I4(\grant_r[6]_i_13__1_n_0 ),
        .I5(p_14_in),
        .O(rts_col[7]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \grant_r[7]_i_1 
       (.I0(\grant_r[7]_i_2__0_n_0 ),
        .I1(\grant_r[7]_i_3__1_n_0 ),
        .I2(\grant_r[7]_i_4__1_n_0 ),
        .I3(\grant_r[7]_i_5__0_n_0 ),
        .I4(\grant_r[7]_i_6_n_0 ),
        .I5(\grant_r[7]_i_7__0_n_0 ),
        .O(\grant_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEEAAFA)) 
    \grant_r[7]_i_10__1 
       (.I0(p_12_in101_in),
        .I1(Q[3]),
        .I2(\last_master_r_reg_n_0_[3] ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I5(p_12_in88_in),
        .O(\grant_r[7]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h0202000200000000)) 
    \grant_r[7]_i_11 
       (.I0(\grant_r[3]_i_3_0 ),
        .I1(\rnk_config_strobe_r[0]_i_36_n_0 ),
        .I2(\grant_r[7]_i_21_n_0 ),
        .I3(inhbt_wr),
        .I4(rd_wr_r[1]),
        .I5(\rnk_config_strobe_r[0]_i_6 ),
        .O(rts_col[1]));
  LUT6 #(
    .INIT(64'h0000220200000000)) 
    \grant_r[7]_i_12 
       (.I0(\grant_r_reg[5]_3 ),
        .I1(\rnk_config_strobe_r[0]_i_31_n_0 ),
        .I2(inhbt_wr),
        .I3(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I4(\grant_r[7]_i_22_n_0 ),
        .I5(p_14_in_14),
        .O(rts_col[2]));
  LUT6 #(
    .INIT(64'h00FF00FA00CF00CA)) 
    \grant_r[7]_i_13__1 
       (.I0(\last_master_r_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg_n_0_[0] ),
        .I5(Q[0]),
        .O(\grant_r[7]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h0202000200000000)) 
    \grant_r[7]_i_15 
       (.I0(rnk_config_valid_r_lcl_reg_1),
        .I1(\rnk_config_strobe_r[0]_i_28_n_0 ),
        .I2(\grant_r[0]_i_2_0 ),
        .I3(inhbt_wr),
        .I4(rd_wr_r[3]),
        .I5(rnk_config_valid_r_lcl_i_2_0),
        .O(rts_col[4]));
  LUT6 #(
    .INIT(64'h0202000200000000)) 
    \grant_r[7]_i_16__0 
       (.I0(\grant_r_reg[5]_4 ),
        .I1(\rnk_config_strobe_r[0]_i_33_n_0 ),
        .I2(\grant_r[7]_i_24_n_0 ),
        .I3(inhbt_wr),
        .I4(rd_wr_r[2]),
        .I5(\grant_r[5]_i_3__0_0 ),
        .O(rts_col[3]));
  LUT6 #(
    .INIT(64'h0202000200000000)) 
    \grant_r[7]_i_17__0 
       (.I0(\grant_r_reg[5]_5 ),
        .I1(\rnk_config_strobe_r[0]_i_37_n_0 ),
        .I2(\grant_r[7]_i_25_n_0 ),
        .I3(inhbt_wr),
        .I4(\col_mux.col_rd_wr_r_reg ),
        .I5(\grant_r[5]_i_2_1 ),
        .O(rts_col[6]));
  LUT6 #(
    .INIT(64'h0000000004070000)) 
    \grant_r[7]_i_18__0 
       (.I0(Q[7]),
        .I1(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg_n_0_[7] ),
        .I4(\grant_r[6]_i_10__1_n_0 ),
        .I5(\grant_r[7]_i_13__1_n_0 ),
        .O(\grant_r[7]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[7]_i_19 
       (.I0(\rnk_config_strobe_r[0]_i_29_n_0 ),
        .I1(override_demand_r),
        .O(\grant_r[7]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \grant_r[7]_i_21 
       (.I0(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I1(rd_wr_r[1]),
        .I2(\grant_r[5]_i_2_0 ),
        .O(\grant_r[7]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \grant_r[7]_i_22 
       (.I0(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I1(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I2(\grant_r[5]_i_2_0 ),
        .O(\grant_r[7]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \grant_r[7]_i_24 
       (.I0(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I1(rd_wr_r[2]),
        .I2(\grant_r[5]_i_2_0 ),
        .O(\grant_r[7]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \grant_r[7]_i_25 
       (.I0(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I1(\col_mux.col_rd_wr_r_reg ),
        .I2(\grant_r[5]_i_2_0 ),
        .O(\grant_r[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00F400F400F00000)) 
    \grant_r[7]_i_2__0 
       (.I0(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I1(rnk_config_valid_r_lcl_reg_1),
        .I2(rts_col[5]),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(p_12_in88_in),
        .I5(p_12_in75_in),
        .O(\grant_r[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022222220)) 
    \grant_r[7]_i_3__1 
       (.I0(\grant_r[7]_i_10__1_n_0 ),
        .I1(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I2(demand_priority_r),
        .I3(\grant_r_reg[7]_1 ),
        .I4(override_demand_r),
        .I5(\rnk_config_strobe_r[0]_i_22_n_0 ),
        .O(\grant_r[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF07FFFFFFFF)) 
    \grant_r[7]_i_4__1 
       (.I0(\grant_r_reg[7]_2 ),
        .I1(\grant_r_reg[7]_3 ),
        .I2(rts_col[1]),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(rts_col[2]),
        .I5(p_12_in23_in),
        .O(\grant_r[7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h008000AA00800080)) 
    \grant_r[7]_i_5__0 
       (.I0(\grant_r[7]_i_13__1_n_0 ),
        .I1(p_12_in36_in),
        .I2(rts_col[1]),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(\rnk_config_strobe_r[0]_i_14_n_0 ),
        .I5(\grant_r_reg[5]_3 ),
        .O(\grant_r[7]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00005554)) 
    \grant_r[7]_i_6 
       (.I0(\rnk_config_strobe_r[0]_i_24_n_0 ),
        .I1(override_demand_r),
        .I2(\grant_r_reg[7]_4 ),
        .I3(demand_priority_r_20),
        .I4(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .O(\grant_r[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F0F0F0E)) 
    \grant_r[7]_i_7__0 
       (.I0(rts_col[4]),
        .I1(rts_col[3]),
        .I2(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I3(rts_col[5]),
        .I4(rts_col[6]),
        .I5(\grant_r[7]_i_18__0_n_0 ),
        .O(\grant_r[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h02A2000000000000)) 
    \grant_r[7]_i_9 
       (.I0(\grant_r[5]_i_2_0 ),
        .I1(inhbt_wr),
        .I2(rd_wr_r[4]),
        .I3(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I4(\grant_r[7]_i_19_n_0 ),
        .I5(\grant_r_reg[4]_1 ),
        .O(rts_col[5]));
  FDRE \grant_r_reg[0] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \grant_r_reg[4] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \grant_r_reg[5] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \grant_r_reg[6] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \grant_r_reg[7] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    granted_col_r_i_1
       (.I0(\rnk_config_strobe_r[0]_i_7_n_0 ),
        .I1(granted_col_r_i_2_n_0),
        .I2(granted_col_r_i_3_n_0),
        .I3(\rnk_config_strobe_r[0]_i_5_n_0 ),
        .I4(\rnk_config_strobe_r_reg[0] ),
        .I5(\rnk_config_strobe_r[0]_i_3_n_0 ),
        .O(granted_col_ns));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    granted_col_r_i_2
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I1(ofs_rdy_r),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[0]),
        .I4(p_14_in_29),
        .I5(\grant_r_reg[7]_2 ),
        .O(granted_col_r_i_2_n_0));
  LUT5 #(
    .INIT(32'hEEEEEEEF)) 
    granted_col_r_i_3
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I1(rd_wr_r_lcl_reg),
        .I2(override_demand_r),
        .I3(\grant_r_reg[6]_2 ),
        .I4(demand_priority_r_28),
        .O(granted_col_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h2A2AFF2AFF2AFF2A)) 
    i__i_5
       (.I0(Q[6]),
        .I1(\col_mux.col_rd_wr_r_reg ),
        .I2(\grant_r[6]_i_14__0_3 ),
        .I3(Q[7]),
        .I4(\grant_r[6]_i_14__0_4 ),
        .I5(rd_wr_r[5]),
        .O(\grant_r_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \last_master_r[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\last_master_r_reg_n_0_[0] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .O(p_12_in36_in));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \last_master_r[1]_i_1__1 
       (.I0(Q[1]),
        .I1(\last_master_r_reg_n_0_[1] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .O(p_12_in49_in));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \last_master_r[2]_i_1__1 
       (.I0(Q[2]),
        .I1(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg_n_0_[2] ),
        .O(p_12_in62_in));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \last_master_r[3]_i_1__1 
       (.I0(Q[3]),
        .I1(\last_master_r_reg_n_0_[3] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .O(p_12_in75_in));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[4]_i_1__1 
       (.I0(\last_master_r_reg_n_0_[4] ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[4]),
        .O(p_12_in88_in));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[5]_i_1__1 
       (.I0(\last_master_r_reg_n_0_[5] ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[5]),
        .O(p_12_in101_in));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \last_master_r[6]_i_1__1 
       (.I0(Q[6]),
        .I1(\last_master_r_reg_n_0_[6] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hFECE)) 
    \last_master_r[7]_i_1__1 
       (.I0(\last_master_r_reg_n_0_[7] ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I3(Q[7]),
        .O(p_12_in23_in));
  FDRE \last_master_r_reg[0] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in36_in),
        .Q(\last_master_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in49_in),
        .Q(\last_master_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in62_in),
        .Q(\last_master_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in75_in),
        .Q(\last_master_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \last_master_r_reg[4] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in88_in),
        .Q(\last_master_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \last_master_r_reg[5] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in101_in),
        .Q(\last_master_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \last_master_r_reg[6] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in),
        .Q(\last_master_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \last_master_r_reg[7] 
       (.C(\last_master_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in23_in),
        .Q(\last_master_r_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mc_aux_out_r[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(\grant_r_reg[5]_0 ),
        .O(granted_col_r_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    override_demand_r_i_1
       (.I0(\genblk3[3].rnk_config_strobe_r_reg ),
        .I1(override_demand_r_reg_0),
        .I2(\genblk3[5].rnk_config_strobe_r_reg ),
        .I3(\genblk3[2].rnk_config_strobe_r_reg ),
        .I4(\genblk3[4].rnk_config_strobe_r_reg ),
        .I5(\genblk3[1].rnk_config_strobe_r_reg ),
        .O(\genblk3[3].rnk_config_strobe_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \periodic_rd_generation.periodic_rd_timer_r[2]_i_2 
       (.I0(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ),
        .I1(\periodic_rd_generation.read_this_rank_r1 ),
        .O(\periodic_rd_generation.read_this_rank_r1_reg ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \periodic_rd_generation.read_this_rank_r_i_1 
       (.I0(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ),
        .O(\periodic_rd_generation.read_this_rank ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \periodic_rd_generation.read_this_rank_r_i_2 
       (.I0(\periodic_rd_generation.read_this_rank_r_i_3_n_0 ),
        .I1(Q[5]),
        .I2(rd_this_rank_r[5]),
        .I3(Q[6]),
        .I4(rd_this_rank_r[6]),
        .I5(\periodic_rd_generation.read_this_rank_r_i_4_n_0 ),
        .O(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \periodic_rd_generation.read_this_rank_r_i_3 
       (.I0(Q[0]),
        .I1(rd_this_rank_r[0]),
        .I2(Q[7]),
        .I3(rd_this_rank_r[7]),
        .O(\periodic_rd_generation.read_this_rank_r_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \periodic_rd_generation.read_this_rank_r_i_4 
       (.I0(rd_this_rank_r[1]),
        .I1(Q[1]),
        .I2(rd_this_rank_r[2]),
        .I3(Q[2]),
        .I4(\periodic_rd_generation.read_this_rank_r_i_5_n_0 ),
        .O(\periodic_rd_generation.read_this_rank_r_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \periodic_rd_generation.read_this_rank_r_i_5 
       (.I0(Q[4]),
        .I1(rd_this_rank_r[4]),
        .I2(Q[3]),
        .I3(rd_this_rank_r[3]),
        .O(\periodic_rd_generation.read_this_rank_r_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8BBB8B)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_1 
       (.I0(req_data_buf_addr_r[31]),
        .I1(Q[7]),
        .I2(\read_fifo.fifo_ram[0].RAM32M0_i_10_n_0 ),
        .I3(req_data_buf_addr_r[23]),
        .I4(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ),
        .I5(\read_fifo.fifo_ram[0].RAM32M0_i_12_n_0 ),
        .O(col_data_buf_addr[3]));
  LUT6 #(
    .INIT(64'hBABABFBABABFBFBF)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_10 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_21_n_0 ),
        .I1(req_data_buf_addr_r[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(req_data_buf_addr_r[3]),
        .I5(\col_mux.col_data_buf_addr_r_reg[3] [3]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_11 
       (.I0(Q[6]),
        .I1(Q[5]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_12 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_22_n_0 ),
        .I1(\read_fifo.fifo_ram[0].RAM32M0_i_23_n_0 ),
        .I2(req_data_buf_addr_r[27]),
        .I3(Q[6]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBABABFBABABFBFBF)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_13 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_21_n_0 ),
        .I1(req_data_buf_addr_r[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(req_data_buf_addr_r[2]),
        .I5(\col_mux.col_data_buf_addr_r_reg[3] [2]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h888F)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_14 
       (.I0(req_data_buf_addr_r[26]),
        .I1(Q[6]),
        .I2(\read_fifo.fifo_ram[0].RAM32M0_i_24_n_0 ),
        .I3(\read_fifo.fifo_ram[0].RAM32M0_i_22_n_0 ),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBABABFBABABFBFBF)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_15 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_21_n_0 ),
        .I1(req_data_buf_addr_r[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(req_data_buf_addr_r[1]),
        .I5(\col_mux.col_data_buf_addr_r_reg[3] [1]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h888F)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_16 
       (.I0(req_data_buf_addr_r[25]),
        .I1(Q[6]),
        .I2(\read_fifo.fifo_ram[0].RAM32M0_i_25_n_0 ),
        .I3(\read_fifo.fifo_ram[0].RAM32M0_i_22_n_0 ),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB8BB888)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_17 
       (.I0(req_data_buf_addr_r[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(req_data_buf_addr_r[0]),
        .I4(\col_mux.col_data_buf_addr_r_reg[3] [0]),
        .I5(\read_fifo.fifo_ram[0].RAM32M0_i_21_n_0 ),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h888F)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_18 
       (.I0(req_data_buf_addr_r[24]),
        .I1(Q[6]),
        .I2(\read_fifo.fifo_ram[0].RAM32M0_i_26_n_0 ),
        .I3(\read_fifo.fifo_ram[0].RAM32M0_i_22_n_0 ),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8BBB8B)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_2 
       (.I0(req_data_buf_addr_r[30]),
        .I1(Q[7]),
        .I2(\read_fifo.fifo_ram[0].RAM32M0_i_13_n_0 ),
        .I3(req_data_buf_addr_r[22]),
        .I4(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ),
        .I5(\read_fifo.fifo_ram[0].RAM32M0_i_14_n_0 ),
        .O(col_data_buf_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_21 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEF)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_22 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hCCAACCF0CCAACC00)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_23 
       (.I0(req_data_buf_addr_r[15]),
        .I1(req_data_buf_addr_r[19]),
        .I2(req_data_buf_addr_r[11]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_24 
       (.I0(req_data_buf_addr_r[10]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(req_data_buf_addr_r[18]),
        .I4(req_data_buf_addr_r[14]),
        .I5(Q[3]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_25 
       (.I0(req_data_buf_addr_r[9]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(req_data_buf_addr_r[17]),
        .I4(req_data_buf_addr_r[13]),
        .I5(Q[3]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_26 
       (.I0(req_data_buf_addr_r[8]),
        .I1(Q[2]),
        .I2(req_data_buf_addr_r[12]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(req_data_buf_addr_r[16]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8BBB8B)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_3 
       (.I0(req_data_buf_addr_r[29]),
        .I1(Q[7]),
        .I2(\read_fifo.fifo_ram[0].RAM32M0_i_15_n_0 ),
        .I3(req_data_buf_addr_r[21]),
        .I4(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ),
        .I5(\read_fifo.fifo_ram[0].RAM32M0_i_16_n_0 ),
        .O(col_data_buf_addr[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB88B8)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_4 
       (.I0(req_data_buf_addr_r[28]),
        .I1(Q[7]),
        .I2(req_data_buf_addr_r[20]),
        .I3(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ),
        .I4(\read_fifo.fifo_ram[0].RAM32M0_i_17_n_0 ),
        .I5(\read_fifo.fifo_ram[0].RAM32M0_i_18_n_0 ),
        .O(col_data_buf_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h00001FE0)) 
    \read_fifo.head_r[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(DIC),
        .I2(\grant_r_reg[5]_0 ),
        .I3(\read_fifo.head_r_reg [0]),
        .I4(\read_fifo.head_r_reg_0_sn_1 ),
        .O(granted_col_r_reg_2));
  LUT3 #(
    .INIT(8'h09)) 
    \read_fifo.head_r[1]_i_1 
       (.I0(granted_col_r_reg_1),
        .I1(\read_fifo.head_r_reg [1]),
        .I2(\col_mux.col_size_r_reg ),
        .O(\read_fifo.head_r_reg_1_sn_1 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \read_fifo.head_r[4]_i_2 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(DIC),
        .I2(\grant_r_reg[5]_0 ),
        .I3(\read_fifo.head_r_reg [0]),
        .O(granted_col_r_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rnk_config_strobe_r[0]_i_1 
       (.I0(rnk_config_valid_r_lcl_reg_3),
        .I1(\rnk_config_strobe_r[0]_i_3_n_0 ),
        .I2(\rnk_config_strobe_r_reg[0] ),
        .I3(\rnk_config_strobe_r[0]_i_5_n_0 ),
        .I4(rnk_config_valid_r_lcl_reg_2),
        .I5(\rnk_config_strobe_r[0]_i_7_n_0 ),
        .O(rnk_config_strobe_ns));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5DFFFF)) 
    \rnk_config_strobe_r[0]_i_10 
       (.I0(rnk_config_valid_r_lcl_i_2_0),
        .I1(inhbt_wr),
        .I2(rd_wr_r[3]),
        .I3(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I4(\grant_r[5]_i_2_0 ),
        .I5(\rnk_config_strobe_r[0]_i_28_n_0 ),
        .O(\rnk_config_strobe_r[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0E000EEE00000000)) 
    \rnk_config_strobe_r[0]_i_12 
       (.I0(override_demand_r),
        .I1(\rnk_config_strobe_r[0]_i_29_n_0 ),
        .I2(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I3(rd_wr_r[4]),
        .I4(inhbt_wr),
        .I5(\grant_r[5]_i_2_0 ),
        .O(override_demand_r_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFF777)) 
    \rnk_config_strobe_r[0]_i_14 
       (.I0(p_14_in_14),
        .I1(\grant_r[5]_i_2_0 ),
        .I2(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I3(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I4(inhbt_wr),
        .I5(\rnk_config_strobe_r[0]_i_31_n_0 ),
        .O(\rnk_config_strobe_r[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \rnk_config_strobe_r[0]_i_15 
       (.I0(demand_priority_r_6),
        .I1(\grant_r_reg[2]_2 ),
        .I2(\grant_r[6]_i_8_0 ),
        .I3(\grant_r[4]_i_5 ),
        .I4(\rnk_config_strobe_r[0]_i_32_n_0 ),
        .I5(\grant_r[6]_i_8_1 ),
        .O(demand_priority_r_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDF5FDF)) 
    \rnk_config_strobe_r[0]_i_16 
       (.I0(\grant_r[5]_i_3__0_0 ),
        .I1(inhbt_wr),
        .I2(\grant_r[5]_i_2_0 ),
        .I3(rd_wr_r[2]),
        .I4(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I5(\rnk_config_strobe_r[0]_i_33_n_0 ),
        .O(\rnk_config_strobe_r[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDF5FDF)) 
    \rnk_config_strobe_r[0]_i_20 
       (.I0(\rnk_config_strobe_r[0]_i_6 ),
        .I1(inhbt_wr),
        .I2(\grant_r[5]_i_2_0 ),
        .I3(rd_wr_r[1]),
        .I4(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I5(\rnk_config_strobe_r[0]_i_36_n_0 ),
        .O(rd_wr_r_lcl_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDF5FDF)) 
    \rnk_config_strobe_r[0]_i_22 
       (.I0(\grant_r[5]_i_2_1 ),
        .I1(inhbt_wr),
        .I2(\grant_r[5]_i_2_0 ),
        .I3(\col_mux.col_rd_wr_r_reg ),
        .I4(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I5(\rnk_config_strobe_r[0]_i_37_n_0 ),
        .O(\rnk_config_strobe_r[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFF777)) 
    \rnk_config_strobe_r[0]_i_24 
       (.I0(p_14_in),
        .I1(\grant_r[5]_i_2_0 ),
        .I2(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I3(rd_wr_r[5]),
        .I4(inhbt_wr),
        .I5(\rnk_config_strobe_r[0]_i_39_n_0 ),
        .O(\rnk_config_strobe_r[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \rnk_config_strobe_r[0]_i_27 
       (.I0(\wtr_timer.wtr_cnt_r[1]_i_6_n_0 ),
        .I1(\wtr_timer.wtr_cnt_r[1]_i_5_n_0 ),
        .I2(\wtr_timer.wtr_cnt_r[1]_i_4_n_0 ),
        .I3(\wtr_timer.wtr_cnt_r[1]_i_3_n_0 ),
        .I4(\last_master_r_reg[7]_0 ),
        .I5(\grant_r[6]_i_9 ),
        .O(\wtr_timer.wtr_cnt_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \rnk_config_strobe_r[0]_i_28 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(ofs_rdy_r_24),
        .I2(Q[4]),
        .O(\rnk_config_strobe_r[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \rnk_config_strobe_r[0]_i_29 
       (.I0(\grant_r_reg[7]_0 ),
        .I1(\grant_r[6]_i_8_1 ),
        .I2(\grant_r[6]_i_8_0 ),
        .I3(\grant_r[6]_i_8_2 ),
        .I4(\grant_r[6]_i_8_3 ),
        .I5(demand_priority_r_17),
        .O(\rnk_config_strobe_r[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEEF)) 
    \rnk_config_strobe_r[0]_i_3 
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I1(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I2(override_demand_r),
        .I3(granted_col_r_reg_7),
        .I4(demand_priority_r_10),
        .O(\rnk_config_strobe_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \rnk_config_strobe_r[0]_i_31 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(ofs_rdy_r_18),
        .I2(Q[2]),
        .O(\rnk_config_strobe_r[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    \rnk_config_strobe_r[0]_i_32 
       (.I0(Q[7]),
        .I1(demand_priority_r_20),
        .I2(demanded_prior_r_21),
        .I3(demanded_prior_r_16),
        .I4(demand_priority_r_17),
        .I5(Q[5]),
        .O(\rnk_config_strobe_r[0]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \rnk_config_strobe_r[0]_i_33 
       (.I0(ofs_rdy_r_22),
        .I1(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I2(Q[3]),
        .O(\rnk_config_strobe_r[0]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \rnk_config_strobe_r[0]_i_36 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(ofs_rdy_r_13),
        .I2(Q[1]),
        .O(\rnk_config_strobe_r[0]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \rnk_config_strobe_r[0]_i_37 
       (.I0(ofs_rdy_r_27),
        .I1(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I2(Q[6]),
        .O(\rnk_config_strobe_r[0]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \rnk_config_strobe_r[0]_i_39 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(ofs_rdy_r_11),
        .I2(Q[7]),
        .O(\rnk_config_strobe_r[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h000000003322FFF2)) 
    \rnk_config_strobe_r[0]_i_5 
       (.I0(granted_col_r_reg_4),
        .I1(\rnk_config_strobe_r[0]_i_14_n_0 ),
        .I2(demand_priority_r_reg),
        .I3(override_demand_r),
        .I4(\rnk_config_strobe_r[0]_i_16_n_0 ),
        .I5(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .O(\rnk_config_strobe_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h030302020F0F0F02)) 
    \rnk_config_strobe_r[0]_i_7 
       (.I0(granted_col_r_reg_5),
        .I1(\rnk_config_strobe_r[0]_i_22_n_0 ),
        .I2(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I3(granted_col_r_reg_6),
        .I4(override_demand_r),
        .I5(\rnk_config_strobe_r[0]_i_24_n_0 ),
        .O(\rnk_config_strobe_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    rnk_config_valid_r_lcl_i_1
       (.I0(rnk_config_valid_r),
        .I1(\rnk_config_strobe_r[0]_i_7_n_0 ),
        .I2(rnk_config_valid_r_lcl_reg_2),
        .I3(\rnk_config_strobe_r[0]_i_5_n_0 ),
        .I4(rnk_config_valid_r_lcl_i_2_n_0),
        .I5(rnk_config_valid_r_lcl_reg_3),
        .O(rnk_config_valid_r_lcl_reg));
  LUT6 #(
    .INIT(64'h000000008080FF80)) 
    rnk_config_valid_r_lcl_i_2
       (.I0(override_demand_r_reg),
        .I1(rnk_config_valid_r_lcl_reg_0),
        .I2(granted_col_r_reg),
        .I3(rnk_config_valid_r_lcl_reg_1),
        .I4(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I5(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .O(rnk_config_valid_r_lcl_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    rnk_config_valid_r_lcl_i_3
       (.I0(\cmd_pipe_plus.mc_cmd_reg[1] ),
        .I1(ofs_rdy_r_26),
        .I2(Q[5]),
        .I3(col_wait_r_25),
        .O(granted_col_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rtw_timer.rtw_cnt_r[1]_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\rtw_timer.rtw_cnt_r[1]_i_3_n_0 ),
        .O(\grant_r_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rtw_timer.rtw_cnt_r[1]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\rtw_timer.rtw_cnt_r[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \wtr_timer.wtr_cnt_r[1]_i_2 
       (.I0(\wtr_timer.wtr_cnt_r[1]_i_3_n_0 ),
        .I1(\wtr_timer.wtr_cnt_r[1]_i_4_n_0 ),
        .I2(\wtr_timer.wtr_cnt_r[1]_i_5_n_0 ),
        .I3(\wtr_timer.wtr_cnt_r[1]_i_6_n_0 ),
        .I4(\last_master_r_reg[7]_0 ),
        .O(\grant_r_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wtr_timer.wtr_cnt_r[1]_i_3 
       (.I0(Q[5]),
        .I1(wr_this_rank_r[5]),
        .I2(Q[2]),
        .I3(wr_this_rank_r[2]),
        .O(\wtr_timer.wtr_cnt_r[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wtr_timer.wtr_cnt_r[1]_i_4 
       (.I0(Q[3]),
        .I1(wr_this_rank_r[3]),
        .I2(Q[0]),
        .I3(wr_this_rank_r[0]),
        .O(\wtr_timer.wtr_cnt_r[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wtr_timer.wtr_cnt_r[1]_i_5 
       (.I0(wr_this_rank_r[1]),
        .I1(Q[1]),
        .I2(wr_this_rank_r[6]),
        .I3(Q[6]),
        .O(\wtr_timer.wtr_cnt_r[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wtr_timer.wtr_cnt_r[1]_i_6 
       (.I0(wr_this_rank_r[7]),
        .I1(Q[7]),
        .I2(wr_this_rank_r[4]),
        .I3(Q[4]),
        .O(\wtr_timer.wtr_cnt_r[1]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_round_robin_arb" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_round_robin_arb__parameterized1_7
   (\last_master_r_reg[2]_0 ,
    demand_priority_r_reg,
    rd_wr_r_lcl_reg,
    D,
    rnk_config_0,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[2]_0 ,
    \rnk_config_strobe_r_reg[0] ,
    \last_master_r_reg[7]_0 ,
    \grant_r_reg[3]_0 ,
    rtc,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[7]_0 ,
    \grant_r_reg[6]_0 ,
    demand_priority_r_0,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[1]_1 ,
    \grant_r_reg[1]_2 ,
    col_wait_r,
    \grant_r_reg[1]_3 ,
    \grant_r[7]_i_15 ,
    rd_wr_r,
    \grant_r_reg[1]_4 ,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[2]_2 ,
    \grant_r_reg[6]_1 ,
    \grant_r_reg[4]_0 ,
    \grant_r_reg[0]_1 ,
    \grant_r_reg[3]_2 ,
    rnk_config_r,
    \last_master_r_reg[7]_1 ,
    \grant_r_reg[7]_1 );
  output \last_master_r_reg[2]_0 ;
  output demand_priority_r_reg;
  output rd_wr_r_lcl_reg;
  output [0:0]D;
  output rnk_config_0;
  output \grant_r_reg[0]_0 ;
  output \grant_r_reg[2]_0 ;
  output \rnk_config_strobe_r_reg[0] ;
  input \last_master_r_reg[7]_0 ;
  input \grant_r_reg[3]_0 ;
  input [5:0]rtc;
  input \grant_r_reg[3]_1 ;
  input \grant_r_reg[7]_0 ;
  input \grant_r_reg[6]_0 ;
  input demand_priority_r_0;
  input \grant_r_reg[1]_0 ;
  input \grant_r_reg[1]_1 ;
  input \grant_r_reg[1]_2 ;
  input col_wait_r;
  input \grant_r_reg[1]_3 ;
  input \grant_r[7]_i_15 ;
  input [0:0]rd_wr_r;
  input \grant_r_reg[1]_4 ;
  input \grant_r_reg[2]_1 ;
  input \grant_r_reg[2]_2 ;
  input \grant_r_reg[6]_1 ;
  input \grant_r_reg[4]_0 ;
  input \grant_r_reg[0]_1 ;
  input \grant_r_reg[3]_2 ;
  input rnk_config_r;
  input \last_master_r_reg[7]_1 ;
  input \grant_r_reg[7]_1 ;

  wire [0:0]D;
  wire col_wait_r;
  wire demand_priority_r_0;
  wire demand_priority_r_reg;
  wire [7:0]grant_config_r;
  wire \grant_r[0]_i_1__0_n_0 ;
  wire \grant_r[0]_i_2__2_n_0 ;
  wire \grant_r[0]_i_3_n_0 ;
  wire \grant_r[0]_i_4_n_0 ;
  wire \grant_r[1]_i_1__0_n_0 ;
  wire \grant_r[1]_i_2__0_n_0 ;
  wire \grant_r[2]_i_1__0_n_0 ;
  wire \grant_r[2]_i_4_n_0 ;
  wire \grant_r[2]_i_6__0_n_0 ;
  wire \grant_r[3]_i_1__0_n_0 ;
  wire \grant_r[3]_i_2_n_0 ;
  wire \grant_r[3]_i_4_n_0 ;
  wire \grant_r[3]_i_5__0_n_0 ;
  wire \grant_r[4]_i_1__0_n_0 ;
  wire \grant_r[4]_i_2__1_n_0 ;
  wire \grant_r[4]_i_3__0_n_0 ;
  wire \grant_r[4]_i_4__1_n_0 ;
  wire \grant_r[4]_i_6__0_n_0 ;
  wire \grant_r[5]_i_1__0_n_0 ;
  wire \grant_r[5]_i_3_n_0 ;
  wire \grant_r[5]_i_4_n_0 ;
  wire \grant_r[5]_i_6__0_n_0 ;
  wire \grant_r[5]_i_7__1_n_0 ;
  wire \grant_r[6]_i_1__0_n_0 ;
  wire \grant_r[6]_i_2__0_n_0 ;
  wire \grant_r[6]_i_3_n_0 ;
  wire \grant_r[6]_i_7_n_0 ;
  wire \grant_r[6]_i_9__0_n_0 ;
  wire \grant_r[7]_i_11__0_n_0 ;
  wire \grant_r[7]_i_12__1_n_0 ;
  wire \grant_r[7]_i_15 ;
  wire \grant_r[7]_i_1__0_n_0 ;
  wire \grant_r[7]_i_2_n_0 ;
  wire \grant_r[7]_i_3__0_n_0 ;
  wire \grant_r[7]_i_4_n_0 ;
  wire \grant_r[7]_i_5_n_0 ;
  wire \grant_r[7]_i_6__1_n_0 ;
  wire \grant_r[7]_i_8__0_n_0 ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[1]_4 ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[7]_0 ;
  wire \grant_r_reg[7]_1 ;
  wire \last_master_r_reg[2]_0 ;
  wire \last_master_r_reg[7]_0 ;
  wire \last_master_r_reg[7]_1 ;
  wire \last_master_r_reg_n_0_[0] ;
  wire \last_master_r_reg_n_0_[1] ;
  wire \last_master_r_reg_n_0_[2] ;
  wire \last_master_r_reg_n_0_[3] ;
  wire \last_master_r_reg_n_0_[4] ;
  wire \last_master_r_reg_n_0_[5] ;
  wire \last_master_r_reg_n_0_[6] ;
  wire \last_master_r_reg_n_0_[7] ;
  wire p_12_in;
  wire p_12_in101_in;
  wire p_12_in23_in;
  wire p_12_in36_in;
  wire p_12_in62_in;
  wire p_12_in75_in;
  wire p_12_in88_in;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rnk_config_0;
  wire rnk_config_r;
  wire \rnk_config_strobe_r_reg[0] ;
  wire [5:0]rtc;

  LUT5 #(
    .INIT(32'h00000100)) 
    \grant_r[0]_i_1__0 
       (.I0(\grant_r[4]_i_2__1_n_0 ),
        .I1(\grant_r[5]_i_3_n_0 ),
        .I2(\grant_r[0]_i_2__2_n_0 ),
        .I3(\grant_r[4]_i_4__1_n_0 ),
        .I4(\grant_r[0]_i_3_n_0 ),
        .O(\grant_r[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0B080000)) 
    \grant_r[0]_i_2__2 
       (.I0(grant_config_r[6]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\grant_r_reg[3]_0 ),
        .I3(\last_master_r_reg_n_0_[6] ),
        .I4(rtc[5]),
        .O(\grant_r[0]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h5DDDDDDD)) 
    \grant_r[0]_i_3 
       (.I0(demand_priority_r_reg),
        .I1(\grant_r_reg[0]_1 ),
        .I2(\grant_r[7]_i_11__0_n_0 ),
        .I3(\last_master_r_reg[2]_0 ),
        .I4(\grant_r[0]_i_4_n_0 ),
        .O(\grant_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \grant_r[0]_i_4 
       (.I0(\last_master_r_reg_n_0_[3] ),
        .I1(\last_master_r_reg[7]_1 ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(grant_config_r[3]),
        .O(\grant_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    \grant_r[1]_i_1__0 
       (.I0(\grant_r_reg[1]_4 ),
        .I1(\grant_r[5]_i_3_n_0 ),
        .I2(\grant_r[5]_i_4_n_0 ),
        .I3(demand_priority_r_reg),
        .I4(\grant_r[5]_i_6__0_n_0 ),
        .I5(\grant_r[1]_i_2__0_n_0 ),
        .O(\grant_r[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFDF55DFDFDF)) 
    \grant_r[1]_i_2__0 
       (.I0(rtc[0]),
        .I1(\grant_r[3]_i_5__0_n_0 ),
        .I2(\grant_r_reg[3]_2 ),
        .I3(\grant_r[7]_i_3__0_n_0 ),
        .I4(\last_master_r_reg[2]_0 ),
        .I5(D),
        .O(\grant_r[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2020202000000020)) 
    \grant_r[2]_i_1__0 
       (.I0(\grant_r[6]_i_2__0_n_0 ),
        .I1(\grant_r[6]_i_3_n_0 ),
        .I2(rtc[1]),
        .I3(\grant_r_reg[2]_1 ),
        .I4(\grant_r_reg[2]_2 ),
        .I5(\grant_r[2]_i_4_n_0 ),
        .O(\grant_r[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8800880888888808)) 
    \grant_r[2]_i_4 
       (.I0(\grant_r[2]_i_6__0_n_0 ),
        .I1(\last_master_r_reg[2]_0 ),
        .I2(\last_master_r_reg_n_0_[3] ),
        .I3(\last_master_r_reg[7]_1 ),
        .I4(\last_master_r_reg[7]_0 ),
        .I5(grant_config_r[3]),
        .O(\grant_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F5F3F0F3F5)) 
    \grant_r[2]_i_6__0 
       (.I0(\last_master_r_reg_n_0_[5] ),
        .I1(grant_config_r[5]),
        .I2(\last_master_r_reg[7]_1 ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg_n_0_[4] ),
        .I5(grant_config_r[4]),
        .O(\grant_r[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004544)) 
    \grant_r[3]_i_1__0 
       (.I0(\grant_r[7]_i_2_n_0 ),
        .I1(\grant_r[7]_i_3__0_n_0 ),
        .I2(\grant_r[3]_i_2_n_0 ),
        .I3(\grant_r_reg[3]_2 ),
        .I4(\grant_r[3]_i_4_n_0 ),
        .I5(\grant_r[7]_i_6__1_n_0 ),
        .O(\grant_r[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \grant_r[3]_i_2 
       (.I0(rtc[3]),
        .I1(grant_config_r[3]),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\grant_r_reg[3]_0 ),
        .I4(\last_master_r_reg_n_0_[3] ),
        .O(\grant_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFDFF5555FDFF)) 
    \grant_r[3]_i_4 
       (.I0(rtc[2]),
        .I1(p_12_in101_in),
        .I2(p_12_in),
        .I3(\grant_r[7]_i_3__0_n_0 ),
        .I4(\grant_r_reg[3]_1 ),
        .I5(\grant_r[3]_i_5__0_n_0 ),
        .O(\grant_r[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[3]_i_5__0 
       (.I0(demand_priority_r_reg),
        .I1(rtc[5]),
        .O(\grant_r[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \grant_r[4]_i_1__0 
       (.I0(\grant_r[4]_i_2__1_n_0 ),
        .I1(\grant_r[4]_i_3__0_n_0 ),
        .I2(\grant_r[4]_i_4__1_n_0 ),
        .I3(rtc[3]),
        .I4(\grant_r[4]_i_6__0_n_0 ),
        .I5(\grant_r_reg[4]_0 ),
        .O(\grant_r[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \grant_r[4]_i_2__1 
       (.I0(\grant_r_reg[6]_0 ),
        .I1(rtc[5]),
        .I2(rtc[4]),
        .I3(p_12_in88_in),
        .I4(\last_master_r_reg[2]_0 ),
        .I5(rtc[2]),
        .O(\grant_r[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAEAEEAA)) 
    \grant_r[4]_i_3__0 
       (.I0(\grant_r[0]_i_2__2_n_0 ),
        .I1(\grant_r_reg[2]_1 ),
        .I2(grant_config_r[5]),
        .I3(\last_master_r_reg_n_0_[5] ),
        .I4(\last_master_r_reg[7]_0 ),
        .I5(\grant_r_reg[3]_0 ),
        .O(\grant_r[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'hF0F1)) 
    \grant_r[4]_i_4__1 
       (.I0(rtc[2]),
        .I1(rtc[1]),
        .I2(\grant_r[7]_i_11__0_n_0 ),
        .I3(\grant_r[7]_i_12__1_n_0 ),
        .O(\grant_r[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555DDF5)) 
    \grant_r[4]_i_6__0 
       (.I0(\grant_r[6]_i_9__0_n_0 ),
        .I1(grant_config_r[4]),
        .I2(\last_master_r_reg_n_0_[4] ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg[7]_1 ),
        .I5(p_12_in101_in),
        .O(\grant_r[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    \grant_r[5]_i_1__0 
       (.I0(\grant_r_reg[1]_4 ),
        .I1(\grant_r[5]_i_3_n_0 ),
        .I2(\grant_r[5]_i_4_n_0 ),
        .I3(demand_priority_r_reg),
        .I4(\grant_r[5]_i_6__0_n_0 ),
        .I5(\grant_r[5]_i_7__1_n_0 ),
        .O(\grant_r[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h54100000)) 
    \grant_r[5]_i_3 
       (.I0(\grant_r_reg[3]_0 ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\last_master_r_reg_n_0_[5] ),
        .I3(grant_config_r[5]),
        .I4(\grant_r_reg[2]_1 ),
        .O(\grant_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF32020000)) 
    \grant_r[5]_i_4 
       (.I0(\last_master_r_reg_n_0_[3] ),
        .I1(\grant_r_reg[3]_0 ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(grant_config_r[3]),
        .I4(rtc[3]),
        .I5(\grant_r[0]_i_2__2_n_0 ),
        .O(\grant_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000E000000000000)) 
    \grant_r[5]_i_5 
       (.I0(demand_priority_r_0),
        .I1(\grant_r_reg[1]_0 ),
        .I2(\grant_r_reg[1]_1 ),
        .I3(\grant_r_reg[1]_2 ),
        .I4(col_wait_r),
        .I5(\grant_r_reg[1]_3 ),
        .O(demand_priority_r_reg));
  LUT6 #(
    .INIT(64'hEEFFEEFEEEEEEEFE)) 
    \grant_r[5]_i_6__0 
       (.I0(p_12_in23_in),
        .I1(p_12_in101_in),
        .I2(\last_master_r_reg_n_0_[6] ),
        .I3(\last_master_r_reg[7]_1 ),
        .I4(\last_master_r_reg[7]_0 ),
        .I5(grant_config_r[6]),
        .O(\grant_r[5]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hD0DDFFFF)) 
    \grant_r[5]_i_7__1 
       (.I0(\grant_r_reg[3]_1 ),
        .I1(\grant_r_reg[7]_0 ),
        .I2(\grant_r[5]_i_6__0_n_0 ),
        .I3(\grant_r[7]_i_8__0_n_0 ),
        .I4(\grant_r_reg[6]_0 ),
        .O(\grant_r[5]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h2020202000002000)) 
    \grant_r[6]_i_1__0 
       (.I0(\grant_r[6]_i_2__0_n_0 ),
        .I1(\grant_r[6]_i_3_n_0 ),
        .I2(rtc[4]),
        .I3(\grant_r_reg[6]_1 ),
        .I4(rtc[1]),
        .I5(\grant_r[6]_i_7_n_0 ),
        .O(\grant_r[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000D000D0000000D)) 
    \grant_r[6]_i_2__0 
       (.I0(\grant_r_reg[6]_0 ),
        .I1(\grant_r[7]_i_3__0_n_0 ),
        .I2(\grant_r[3]_i_2_n_0 ),
        .I3(\grant_r[0]_i_2__2_n_0 ),
        .I4(\grant_r_reg[2]_2 ),
        .I5(\grant_r[6]_i_9__0_n_0 ),
        .O(\grant_r[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAFE)) 
    \grant_r[6]_i_3 
       (.I0(\grant_r[7]_i_12__1_n_0 ),
        .I1(\grant_r_reg[6]_0 ),
        .I2(\grant_r_reg[7]_0 ),
        .I3(\last_master_r_reg[2]_0 ),
        .O(\grant_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A0A2AAA2)) 
    \grant_r[6]_i_7 
       (.I0(\grant_r[7]_i_11__0_n_0 ),
        .I1(\last_master_r_reg_n_0_[6] ),
        .I2(\last_master_r_reg[7]_1 ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(grant_config_r[6]),
        .I5(p_12_in23_in),
        .O(\grant_r[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000050000000533)) 
    \grant_r[6]_i_9__0 
       (.I0(grant_config_r[7]),
        .I1(\last_master_r_reg_n_0_[7] ),
        .I2(grant_config_r[6]),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg[7]_1 ),
        .I5(\last_master_r_reg_n_0_[6] ),
        .O(\grant_r[6]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F3F5F0F5F3)) 
    \grant_r[7]_i_11__0 
       (.I0(grant_config_r[0]),
        .I1(\last_master_r_reg_n_0_[0] ),
        .I2(\last_master_r_reg[7]_1 ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg_n_0_[1] ),
        .I5(grant_config_r[1]),
        .O(\grant_r[7]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \grant_r[7]_i_12__1 
       (.I0(rtc[0]),
        .I1(grant_config_r[0]),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\grant_r_reg[3]_0 ),
        .I4(\last_master_r_reg_n_0_[0] ),
        .O(\grant_r[7]_i_12__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[7]_i_15__1 
       (.I0(\last_master_r_reg[7]_0 ),
        .I1(\last_master_r_reg[7]_1 ),
        .O(\rnk_config_strobe_r_reg[0] ));
  LUT6 #(
    .INIT(64'h0000005400000000)) 
    \grant_r[7]_i_1__0 
       (.I0(\grant_r[7]_i_2_n_0 ),
        .I1(\grant_r[7]_i_3__0_n_0 ),
        .I2(\grant_r[7]_i_4_n_0 ),
        .I3(\grant_r[7]_i_5_n_0 ),
        .I4(\grant_r[7]_i_6__1_n_0 ),
        .I5(rtc[5]),
        .O(\grant_r[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \grant_r[7]_i_2 
       (.I0(p_12_in101_in),
        .I1(rtc[4]),
        .I2(rtc[1]),
        .I3(\grant_r_reg[2]_2 ),
        .I4(p_12_in23_in),
        .O(\grant_r[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD5)) 
    \grant_r[7]_i_23 
       (.I0(\grant_r_reg[1]_1 ),
        .I1(\grant_r[7]_i_15 ),
        .I2(rd_wr_r),
        .O(rd_wr_r_lcl_reg));
  LUT6 #(
    .INIT(64'hF0F0F0F3F5F0F5F3)) 
    \grant_r[7]_i_3__0 
       (.I0(grant_config_r[3]),
        .I1(\last_master_r_reg_n_0_[3] ),
        .I2(\last_master_r_reg[7]_1 ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg_n_0_[4] ),
        .I5(grant_config_r[4]),
        .O(\grant_r[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0A2AAA2AAAAAAAA)) 
    \grant_r[7]_i_4 
       (.I0(\grant_r_reg[3]_2 ),
        .I1(\last_master_r_reg_n_0_[3] ),
        .I2(\grant_r_reg[3]_0 ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(grant_config_r[3]),
        .I5(rtc[3]),
        .O(\grant_r[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFF0000FBFFFBFF)) 
    \grant_r[7]_i_5 
       (.I0(p_12_in23_in),
        .I1(\grant_r[7]_i_8__0_n_0 ),
        .I2(D),
        .I3(\last_master_r_reg[2]_0 ),
        .I4(\grant_r_reg[7]_0 ),
        .I5(\grant_r_reg[3]_2 ),
        .O(\grant_r[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \grant_r[7]_i_6__1 
       (.I0(\grant_r[7]_i_11__0_n_0 ),
        .I1(\grant_r[7]_i_12__1_n_0 ),
        .I2(rtc[1]),
        .O(\grant_r[7]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \grant_r[7]_i_8__0 
       (.I0(\last_master_r_reg_n_0_[0] ),
        .I1(\last_master_r_reg[7]_1 ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(grant_config_r[0]),
        .O(\grant_r[7]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \grant_r[7]_i_9__1 
       (.I0(\last_master_r_reg_n_0_[2] ),
        .I1(\last_master_r_reg[7]_1 ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(grant_config_r[2]),
        .O(\last_master_r_reg[2]_0 ));
  FDRE \grant_r_reg[0] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__0_n_0 ),
        .Q(grant_config_r[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[1]_i_1__0_n_0 ),
        .Q(grant_config_r[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__0_n_0 ),
        .Q(grant_config_r[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[3]_i_1__0_n_0 ),
        .Q(grant_config_r[3]),
        .R(1'b0));
  FDRE \grant_r_reg[4] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[4]_i_1__0_n_0 ),
        .Q(grant_config_r[4]),
        .R(1'b0));
  FDRE \grant_r_reg[5] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[5]_i_1__0_n_0 ),
        .Q(grant_config_r[5]),
        .R(1'b0));
  FDRE \grant_r_reg[6] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[6]_i_1__0_n_0 ),
        .Q(grant_config_r[6]),
        .R(1'b0));
  FDRE \grant_r_reg[7] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(\grant_r[7]_i_1__0_n_0 ),
        .Q(grant_config_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \last_master_r[0]_i_1 
       (.I0(grant_config_r[0]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\last_master_r_reg[7]_1 ),
        .I3(\last_master_r_reg_n_0_[0] ),
        .O(p_12_in36_in));
  LUT4 #(
    .INIT(16'h00AC)) 
    \last_master_r[1]_i_1 
       (.I0(grant_config_r[1]),
        .I1(\last_master_r_reg_n_0_[1] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg[7]_1 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \last_master_r[2]_i_1 
       (.I0(grant_config_r[2]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\last_master_r_reg[7]_1 ),
        .I3(\last_master_r_reg_n_0_[2] ),
        .O(p_12_in62_in));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \last_master_r[3]_i_1 
       (.I0(grant_config_r[3]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\last_master_r_reg[7]_1 ),
        .I3(\last_master_r_reg_n_0_[3] ),
        .O(p_12_in75_in));
  LUT4 #(
    .INIT(16'h00AC)) 
    \last_master_r[4]_i_1 
       (.I0(grant_config_r[4]),
        .I1(\last_master_r_reg_n_0_[4] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg[7]_1 ),
        .O(p_12_in88_in));
  LUT4 #(
    .INIT(16'h00AC)) 
    \last_master_r[5]_i_1 
       (.I0(grant_config_r[5]),
        .I1(\last_master_r_reg_n_0_[5] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg[7]_1 ),
        .O(p_12_in101_in));
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[6]_i_1 
       (.I0(\last_master_r_reg_n_0_[6] ),
        .I1(\last_master_r_reg[7]_1 ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(grant_config_r[6]),
        .O(p_12_in));
  LUT4 #(
    .INIT(16'hFECE)) 
    \last_master_r[7]_i_1 
       (.I0(\last_master_r_reg_n_0_[7] ),
        .I1(\last_master_r_reg[7]_1 ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(grant_config_r[7]),
        .O(p_12_in23_in));
  FDRE \last_master_r_reg[0] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in36_in),
        .Q(\last_master_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(D),
        .Q(\last_master_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in62_in),
        .Q(\last_master_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in75_in),
        .Q(\last_master_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \last_master_r_reg[4] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in88_in),
        .Q(\last_master_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \last_master_r_reg[5] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in101_in),
        .Q(\last_master_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \last_master_r_reg[6] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in),
        .Q(\last_master_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \last_master_r_reg[7] 
       (.C(\grant_r_reg[7]_1 ),
        .CE(1'b1),
        .D(p_12_in23_in),
        .Q(\last_master_r_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'h080808AA)) 
    \rnk_config_r[0]_i_1 
       (.I0(rnk_config_r),
        .I1(\grant_r_reg[0]_0 ),
        .I2(\grant_r_reg[2]_0 ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg[7]_1 ),
        .O(rnk_config_0));
  LUT4 #(
    .INIT(16'h0001)) 
    \rnk_config_r[0]_i_2 
       (.I0(grant_config_r[0]),
        .I1(grant_config_r[1]),
        .I2(grant_config_r[7]),
        .I3(\last_master_r_reg[7]_1 ),
        .O(\grant_r_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rnk_config_r[0]_i_3 
       (.I0(grant_config_r[2]),
        .I1(grant_config_r[3]),
        .I2(grant_config_r[6]),
        .I3(grant_config_r[5]),
        .I4(grant_config_r[4]),
        .O(\grant_r_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_round_robin_arb" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_round_robin_arb__parameterized1_8
   (act_wait_r_lcl_reg,
    \grant_r_reg[4]_0 ,
    Q,
    \inhbt_act_faw.inhbt_act_faw_r_reg ,
    \inhbt_act_faw.inhbt_act_faw_r_reg_0 ,
    demand_act_priority_r_reg,
    demand_act_priority_r_reg_0,
    act_wait_r_lcl_reg_0,
    \grant_r_reg[1]_0 ,
    act_wait_r_lcl_reg_1,
    \inhbt_act_faw.inhbt_act_faw_r_reg_1 ,
    demand_act_priority_r_reg_1,
    act_wait_r_lcl_reg_2,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[7]_0 ,
    demand_act_priority_r_reg_2,
    \inhbt_act_faw.inhbt_act_faw_r_reg_2 ,
    \grant_r_reg[6]_0 ,
    \grant_r_reg[1]_1 ,
    act_this_rank,
    \grant_r_reg[7]_1 ,
    \grant_r_reg[1]_2 ,
    mc_cs_n_ns,
    mc_ras_n_ns,
    mc_cas_n_ns,
    act_wait_r_lcl_reg_3,
    \grant_r_reg[7]_2 ,
    \grant_r_reg[2]_0 ,
    col_addr,
    \grant_r[6]_i_2__1_0 ,
    row_cmd_wr,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    \grant_r[5]_i_8__0_0 ,
    \last_master_r_reg[1]_0 ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    inhbt_act_faw_r,
    \grant_r[2]_i_8 ,
    \grant_r[5]_i_4__1 ,
    \grant_r[5]_i_4__1_0 ,
    \grant_r[2]_i_8_0 ,
    \grant_r[1]_i_2__1 ,
    demand_act_priority_r,
    \grant_r[5]_i_4__1_1 ,
    \grant_r[7]_i_10_0 ,
    \grant_r[4]_i_6_0 ,
    demand_act_priority_r_1,
    \grant_r[4]_i_6_1 ,
    demand_act_priority_r_2,
    demand_act_priority_r_3,
    \grant_r[7]_i_10_1 ,
    demand_act_priority_r_7,
    \grant_r[7]_i_6__0 ,
    \grant_r[7]_i_6__0_0 ,
    \grant_r[7]_i_6__0_1 ,
    \grant_r[3]_i_3__1 ,
    \grant_r[5]_i_6 ,
    \grant_r[1]_i_2__1_0 ,
    \grant_r[2]_i_9 ,
    \grant_r[2]_i_9_0 ,
    demand_act_priority_r_15,
    \grant_r[2]_i_2__1 ,
    \grant_r[2]_i_2__1_0 ,
    \grant_r[4]_i_4__0 ,
    demand_act_priority_r_19,
    \grant_r[3]_i_3__1_0 ,
    demand_act_priority_r_23,
    \grant_r[4]_i_4__0_0 ,
    ras_timer_zero_r,
    \grant_r[5]_i_6_0 ,
    \grant_r[6]_i_4__1 ,
    act_this_rank_r,
    \cmd_pipe_plus.mc_address_reg[25]_0 ,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[0]_1 ,
    \grant_r_reg[0]_2 ,
    \grant_r_reg[1]_3 ,
    \grant_r_reg[7]_3 ,
    \grant_r_reg[6]_1 ,
    \grant_r_reg[5]_0 ,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[2]_2 ,
    \grant_r_reg[4]_1 ,
    \grant_r_reg[4]_2 ,
    \grant_r_reg[6]_2 ,
    \grant_r_reg[6]_3 ,
    \cmd_pipe_plus.mc_cs_n_reg[1] ,
    \grant_r_reg[7]_4 ,
    \grant_r_reg[2]_3 ,
    \grant_r_reg[2]_4 ,
    \grant_r[6]_i_2__1_1 ,
    \cmd_pipe_plus.mc_address[25]_i_2_0 ,
    \cmd_pipe_plus.mc_address[25]_i_2_1 ,
    \cmd_pipe_plus.mc_address[23]_i_2_0 ,
    \cmd_pipe_plus.mc_address[25]_i_2_2 ,
    \cmd_pipe_plus.mc_address[25]_i_2_3 ,
    \cmd_pipe_plus.mc_address_reg[25]_1 ,
    maint_rank_r,
    \cmd_pipe_plus.mc_ras_n_reg[1] ,
    maint_srx_r,
    maint_zq_r,
    req_bank_r,
    \cmd_pipe_plus.mc_address[25]_i_2_4 ,
    \cmd_pipe_plus.mc_address[25]_i_2_5 ,
    \last_master_r_reg[6]_0 ,
    \last_master_r_reg[7]_0 );
  output act_wait_r_lcl_reg;
  output \grant_r_reg[4]_0 ;
  output [7:0]Q;
  output \inhbt_act_faw.inhbt_act_faw_r_reg ;
  output \inhbt_act_faw.inhbt_act_faw_r_reg_0 ;
  output demand_act_priority_r_reg;
  output demand_act_priority_r_reg_0;
  output act_wait_r_lcl_reg_0;
  output \grant_r_reg[1]_0 ;
  output act_wait_r_lcl_reg_1;
  output \inhbt_act_faw.inhbt_act_faw_r_reg_1 ;
  output demand_act_priority_r_reg_1;
  output act_wait_r_lcl_reg_2;
  output \grant_r_reg[3]_0 ;
  output \grant_r_reg[7]_0 ;
  output demand_act_priority_r_reg_2;
  output \inhbt_act_faw.inhbt_act_faw_r_reg_2 ;
  output \grant_r_reg[6]_0 ;
  output \grant_r_reg[1]_1 ;
  output act_this_rank;
  output [12:0]\grant_r_reg[7]_1 ;
  output \grant_r_reg[1]_2 ;
  output [0:0]mc_cs_n_ns;
  output [0:0]mc_ras_n_ns;
  output [0:0]mc_cas_n_ns;
  output [0:0]act_wait_r_lcl_reg_3;
  output [2:0]\grant_r_reg[7]_2 ;
  input \grant_r_reg[2]_0 ;
  input [1:0]col_addr;
  input \grant_r[6]_i_2__1_0 ;
  input [3:0]row_cmd_wr;
  input \cmd_pipe_plus.mc_we_n_reg[1] ;
  input \grant_r[5]_i_8__0_0 ;
  input \last_master_r_reg[1]_0 ;
  input \cmd_pipe_plus.mc_address_reg[25] ;
  input inhbt_act_faw_r;
  input \grant_r[2]_i_8 ;
  input \grant_r[5]_i_4__1 ;
  input \grant_r[5]_i_4__1_0 ;
  input \grant_r[2]_i_8_0 ;
  input \grant_r[1]_i_2__1 ;
  input demand_act_priority_r;
  input \grant_r[5]_i_4__1_1 ;
  input \grant_r[7]_i_10_0 ;
  input \grant_r[4]_i_6_0 ;
  input demand_act_priority_r_1;
  input \grant_r[4]_i_6_1 ;
  input demand_act_priority_r_2;
  input demand_act_priority_r_3;
  input \grant_r[7]_i_10_1 ;
  input demand_act_priority_r_7;
  input \grant_r[7]_i_6__0 ;
  input \grant_r[7]_i_6__0_0 ;
  input \grant_r[7]_i_6__0_1 ;
  input \grant_r[3]_i_3__1 ;
  input \grant_r[5]_i_6 ;
  input \grant_r[1]_i_2__1_0 ;
  input \grant_r[2]_i_9 ;
  input \grant_r[2]_i_9_0 ;
  input demand_act_priority_r_15;
  input \grant_r[2]_i_2__1 ;
  input \grant_r[2]_i_2__1_0 ;
  input \grant_r[4]_i_4__0 ;
  input demand_act_priority_r_19;
  input \grant_r[3]_i_3__1_0 ;
  input demand_act_priority_r_23;
  input \grant_r[4]_i_4__0_0 ;
  input ras_timer_zero_r;
  input \grant_r[5]_i_6_0 ;
  input \grant_r[6]_i_4__1 ;
  input [7:0]act_this_rank_r;
  input [12:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  input \grant_r_reg[0]_0 ;
  input \grant_r_reg[0]_1 ;
  input \grant_r_reg[0]_2 ;
  input \grant_r_reg[1]_3 ;
  input \grant_r_reg[7]_3 ;
  input \grant_r_reg[6]_1 ;
  input \grant_r_reg[5]_0 ;
  input \grant_r_reg[3]_1 ;
  input \grant_r_reg[2]_1 ;
  input \grant_r_reg[2]_2 ;
  input \grant_r_reg[4]_1 ;
  input \grant_r_reg[4]_2 ;
  input \grant_r_reg[6]_2 ;
  input \grant_r_reg[6]_3 ;
  input \cmd_pipe_plus.mc_cs_n_reg[1] ;
  input \grant_r_reg[7]_4 ;
  input \grant_r_reg[2]_3 ;
  input \grant_r_reg[2]_4 ;
  input \grant_r[6]_i_2__1_1 ;
  input [12:0]\cmd_pipe_plus.mc_address[25]_i_2_0 ;
  input [12:0]\cmd_pipe_plus.mc_address[25]_i_2_1 ;
  input \cmd_pipe_plus.mc_address[23]_i_2_0 ;
  input [12:0]\cmd_pipe_plus.mc_address[25]_i_2_2 ;
  input [12:0]\cmd_pipe_plus.mc_address[25]_i_2_3 ;
  input [12:0]\cmd_pipe_plus.mc_address_reg[25]_1 ;
  input maint_rank_r;
  input \cmd_pipe_plus.mc_ras_n_reg[1] ;
  input maint_srx_r;
  input maint_zq_r;
  input [23:0]req_bank_r;
  input [11:0]\cmd_pipe_plus.mc_address[25]_i_2_4 ;
  input [11:0]\cmd_pipe_plus.mc_address[25]_i_2_5 ;
  input \last_master_r_reg[6]_0 ;
  input \last_master_r_reg[7]_0 ;

  wire [7:0]Q;
  wire act_this_rank;
  wire [7:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire [0:0]act_wait_r_lcl_reg_3;
  wire \cmd_pipe_plus.mc_address[13]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[13]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[13]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[14]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[14]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[14]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[15]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[15]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[15]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[16]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[16]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[16]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[17]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[17]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[17]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[18]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[18]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[18]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[19]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[19]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[19]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[20]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[20]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[20]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[21]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[21]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[21]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[22]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[22]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[22]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_2_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_5_n_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_7_n_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_8_n_0 ;
  wire \cmd_pipe_plus.mc_address[24]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[24]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[24]_i_4_n_0 ;
  wire [12:0]\cmd_pipe_plus.mc_address[25]_i_2_0 ;
  wire [12:0]\cmd_pipe_plus.mc_address[25]_i_2_1 ;
  wire [12:0]\cmd_pipe_plus.mc_address[25]_i_2_2 ;
  wire [12:0]\cmd_pipe_plus.mc_address[25]_i_2_3 ;
  wire [11:0]\cmd_pipe_plus.mc_address[25]_i_2_4 ;
  wire [11:0]\cmd_pipe_plus.mc_address[25]_i_2_5 ;
  wire \cmd_pipe_plus.mc_address[25]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[25]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[25]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address_reg[25] ;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25]_1 ;
  wire \cmd_pipe_plus.mc_bank[3]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[3]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_bank[3]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_bank[4]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[4]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_bank[4]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_bank[5]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[5]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_bank[5]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_cas_n[1]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_cs_n_reg[1] ;
  wire \cmd_pipe_plus.mc_ras_n[1]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_ras_n[1]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_ras_n_reg[1] ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_5_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_6_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_8_n_0 ;
  wire \cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [1:0]col_addr;
  wire demand_act_priority_r;
  wire demand_act_priority_r_1;
  wire demand_act_priority_r_15;
  wire demand_act_priority_r_19;
  wire demand_act_priority_r_2;
  wire demand_act_priority_r_23;
  wire demand_act_priority_r_3;
  wire demand_act_priority_r_7;
  wire demand_act_priority_r_reg;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_act_priority_r_reg_2;
  wire \grant_r[0]_i_1__1_n_0 ;
  wire \grant_r[0]_i_2__0_n_0 ;
  wire \grant_r[1]_i_1__1_n_0 ;
  wire \grant_r[1]_i_2__1 ;
  wire \grant_r[1]_i_2__1_0 ;
  wire \grant_r[1]_i_3__0_n_0 ;
  wire \grant_r[1]_i_5_n_0 ;
  wire \grant_r[1]_i_6_n_0 ;
  wire \grant_r[2]_i_12_n_0 ;
  wire \grant_r[2]_i_13_n_0 ;
  wire \grant_r[2]_i_17_n_0 ;
  wire \grant_r[2]_i_1__1_n_0 ;
  wire \grant_r[2]_i_2__1 ;
  wire \grant_r[2]_i_2__1_0 ;
  wire \grant_r[2]_i_3__1_n_0 ;
  wire \grant_r[2]_i_4__0_n_0 ;
  wire \grant_r[2]_i_7_n_0 ;
  wire \grant_r[2]_i_8 ;
  wire \grant_r[2]_i_8_0 ;
  wire \grant_r[2]_i_9 ;
  wire \grant_r[2]_i_9_0 ;
  wire \grant_r[3]_i_10_n_0 ;
  wire \grant_r[3]_i_1__1_n_0 ;
  wire \grant_r[3]_i_2__1_n_0 ;
  wire \grant_r[3]_i_3__1 ;
  wire \grant_r[3]_i_3__1_0 ;
  wire \grant_r[3]_i_4__0_n_0 ;
  wire \grant_r[3]_i_7_n_0 ;
  wire \grant_r[4]_i_11_n_0 ;
  wire \grant_r[4]_i_1__1_n_0 ;
  wire \grant_r[4]_i_3__1_n_0 ;
  wire \grant_r[4]_i_4__0 ;
  wire \grant_r[4]_i_4__0_0 ;
  wire \grant_r[4]_i_5__1_n_0 ;
  wire \grant_r[4]_i_6_0 ;
  wire \grant_r[4]_i_6_1 ;
  wire \grant_r[4]_i_8__0_n_0 ;
  wire \grant_r[5]_i_12__1_n_0 ;
  wire \grant_r[5]_i_13__0_n_0 ;
  wire \grant_r[5]_i_15_n_0 ;
  wire \grant_r[5]_i_16_n_0 ;
  wire \grant_r[5]_i_17_n_0 ;
  wire \grant_r[5]_i_19_n_0 ;
  wire \grant_r[5]_i_1__1_n_0 ;
  wire \grant_r[5]_i_2__0_n_0 ;
  wire \grant_r[5]_i_3__1_n_0 ;
  wire \grant_r[5]_i_4__1 ;
  wire \grant_r[5]_i_4__1_0 ;
  wire \grant_r[5]_i_4__1_1 ;
  wire \grant_r[5]_i_5__1_n_0 ;
  wire \grant_r[5]_i_6 ;
  wire \grant_r[5]_i_6_0 ;
  wire \grant_r[5]_i_7__0_n_0 ;
  wire \grant_r[5]_i_8__0_0 ;
  wire \grant_r[6]_i_14__1_n_0 ;
  wire \grant_r[6]_i_18_n_0 ;
  wire \grant_r[6]_i_19_n_0 ;
  wire \grant_r[6]_i_1__1_n_0 ;
  wire \grant_r[6]_i_2__1_0 ;
  wire \grant_r[6]_i_2__1_1 ;
  wire \grant_r[6]_i_2__1_n_0 ;
  wire \grant_r[6]_i_3__1_n_0 ;
  wire \grant_r[6]_i_4__1 ;
  wire \grant_r[6]_i_6__1_n_0 ;
  wire \grant_r[6]_i_7__1_n_0 ;
  wire \grant_r[6]_i_8__1_n_0 ;
  wire \grant_r[6]_i_9__1_n_0 ;
  wire \grant_r[7]_i_10_0 ;
  wire \grant_r[7]_i_10_1 ;
  wire \grant_r[7]_i_14__0_n_0 ;
  wire \grant_r[7]_i_15__0_n_0 ;
  wire \grant_r[7]_i_1__1_n_0 ;
  wire \grant_r[7]_i_2__1_n_0 ;
  wire \grant_r[7]_i_3_n_0 ;
  wire \grant_r[7]_i_4__0_n_0 ;
  wire \grant_r[7]_i_5__1_n_0 ;
  wire \grant_r[7]_i_6__0 ;
  wire \grant_r[7]_i_6__0_0 ;
  wire \grant_r[7]_i_6__0_1 ;
  wire \grant_r[7]_i_7__1_n_0 ;
  wire \grant_r[7]_i_8__1_n_0 ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[0]_2 ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[2]_4 ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[4]_2 ;
  wire \grant_r_reg[5]_0 ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[6]_2 ;
  wire \grant_r_reg[6]_3 ;
  wire \grant_r_reg[7]_0 ;
  wire [12:0]\grant_r_reg[7]_1 ;
  wire [2:0]\grant_r_reg[7]_2 ;
  wire \grant_r_reg[7]_3 ;
  wire \grant_r_reg[7]_4 ;
  wire \inhbt_act_faw.SRLC32E0_i_2_n_0 ;
  wire \inhbt_act_faw.SRLC32E0_i_3_n_0 ;
  wire \inhbt_act_faw.SRLC32E0_i_4_n_0 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg_0 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg_1 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg_2 ;
  wire inhbt_act_faw_r;
  wire [7:0]last_master_r;
  wire \last_master_r_reg[1]_0 ;
  wire \last_master_r_reg[6]_0 ;
  wire \last_master_r_reg[7]_0 ;
  wire maint_rank_r;
  wire maint_srx_r;
  wire maint_zq_r;
  wire [0:0]mc_cas_n_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_ras_n_ns;
  wire p_12_in;
  wire p_12_in101_in;
  wire p_12_in23_in;
  wire p_12_in36_in;
  wire p_12_in49_in;
  wire p_12_in62_in;
  wire p_12_in75_in;
  wire p_12_in88_in;
  wire ras_timer_zero_r;
  wire [23:0]req_bank_r;
  wire [3:0]row_cmd_wr;

  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[13]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[13]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [0]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[13]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[13]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[13]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [0]),
        .O(\cmd_pipe_plus.mc_address[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[13]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [0]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[25]_i_2_4 [0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_5 [0]),
        .O(\cmd_pipe_plus.mc_address[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_address[13]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_0 [0]),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_3 [0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_2 [0]),
        .O(\cmd_pipe_plus.mc_address[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[14]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [1]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \cmd_pipe_plus.mc_address[14]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[14]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_address[14]_i_4_n_0 ),
        .I3(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [1]),
        .O(\cmd_pipe_plus.mc_address[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_address[14]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_0 [1]),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_3 [1]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_2 [1]),
        .O(\cmd_pipe_plus.mc_address[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[14]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [1]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[25]_i_2_4 [1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_5 [1]),
        .O(\cmd_pipe_plus.mc_address[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[15]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[15]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [2]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \cmd_pipe_plus.mc_address[15]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[15]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_address[15]_i_4_n_0 ),
        .I3(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [2]),
        .O(\cmd_pipe_plus.mc_address[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_address[15]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_0 [2]),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_3 [2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_2 [2]),
        .O(\cmd_pipe_plus.mc_address[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[15]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [2]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[25]_i_2_4 [2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_5 [2]),
        .O(\cmd_pipe_plus.mc_address[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[16]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[16]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [3]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \cmd_pipe_plus.mc_address[16]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[16]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_address[16]_i_4_n_0 ),
        .I3(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [3]),
        .O(\cmd_pipe_plus.mc_address[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_address[16]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_0 [3]),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_3 [3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_2 [3]),
        .O(\cmd_pipe_plus.mc_address[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[16]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [3]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[25]_i_2_5 [3]),
        .I4(\cmd_pipe_plus.mc_address[25]_i_2_4 [3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[17]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[17]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [4]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[17]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[17]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[17]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [4]),
        .O(\cmd_pipe_plus.mc_address[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[17]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [4]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[25]_i_2_5 [4]),
        .I4(\cmd_pipe_plus.mc_address[25]_i_2_4 [4]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_address[17]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_0 [4]),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_3 [4]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_2 [4]),
        .O(\cmd_pipe_plus.mc_address[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[18]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[18]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [5]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[18]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[18]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[18]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [5]),
        .O(\cmd_pipe_plus.mc_address[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[18]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [5]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[25]_i_2_4 [5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_5 [5]),
        .O(\cmd_pipe_plus.mc_address[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_address[18]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_0 [5]),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_3 [5]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_2 [5]),
        .O(\cmd_pipe_plus.mc_address[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[19]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[19]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [6]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[19]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[19]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[19]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [6]),
        .O(\cmd_pipe_plus.mc_address[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[19]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [6]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[25]_i_2_4 [6]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_5 [6]),
        .O(\cmd_pipe_plus.mc_address[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[19]_i_4 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_3 [6]),
        .I2(\cmd_pipe_plus.mc_address[25]_i_2_2 [6]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_0 [6]),
        .O(\cmd_pipe_plus.mc_address[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[20]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[20]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [7]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_1 [7]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[20]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[20]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[20]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [7]),
        .O(\cmd_pipe_plus.mc_address[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[20]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [7]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[25]_i_2_4 [7]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_5 [7]),
        .O(\cmd_pipe_plus.mc_address[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[20]_i_4 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_3 [7]),
        .I2(\cmd_pipe_plus.mc_address[25]_i_2_2 [7]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_0 [7]),
        .O(\cmd_pipe_plus.mc_address[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[21]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[21]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [8]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_1 [8]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[21]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[21]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[21]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [8]),
        .O(\cmd_pipe_plus.mc_address[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[21]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [8]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[25]_i_2_4 [8]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_5 [8]),
        .O(\cmd_pipe_plus.mc_address[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_address[21]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_0 [8]),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_3 [8]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_2 [8]),
        .O(\cmd_pipe_plus.mc_address[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[22]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[22]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [9]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_1 [9]));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \cmd_pipe_plus.mc_address[22]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[22]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_address[22]_i_4_n_0 ),
        .I3(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [9]),
        .O(\cmd_pipe_plus.mc_address[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_address[22]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_0 [9]),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_3 [9]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_2 [9]),
        .O(\cmd_pipe_plus.mc_address[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[22]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [9]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[25]_i_2_4 [9]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_5 [9]),
        .O(\cmd_pipe_plus.mc_address[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF080000)) 
    \cmd_pipe_plus.mc_address[23]_i_1 
       (.I0(\cmd_pipe_plus.mc_address_reg[25]_0 [10]),
        .I1(row_cmd_wr[0]),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[23]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_address[23]_i_3_n_0 ),
        .O(\grant_r_reg[7]_1 [10]));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \cmd_pipe_plus.mc_address[23]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[23]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I2(\cmd_pipe_plus.mc_address[23]_i_5_n_0 ),
        .I3(Q[6]),
        .I4(row_cmd_wr[3]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_0 [10]),
        .O(\cmd_pipe_plus.mc_address[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'hF1111111)) 
    \cmd_pipe_plus.mc_address[23]_i_3 
       (.I0(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I1(\cmd_pipe_plus.mc_address_reg[25] ),
        .I2(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .I3(\cmd_pipe_plus.mc_address_reg[25]_1 [10]),
        .I4(Q[7]),
        .O(\cmd_pipe_plus.mc_address[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF7FFFF)) 
    \cmd_pipe_plus.mc_address[23]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [10]),
        .I1(row_cmd_wr[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\cmd_pipe_plus.mc_address[23]_i_2_0 ),
        .O(\cmd_pipe_plus.mc_address[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \cmd_pipe_plus.mc_address[23]_i_5 
       (.I0(\cmd_pipe_plus.mc_address[23]_i_7_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_2 [10]),
        .I2(\grant_r[4]_i_4__0 ),
        .I3(\cmd_pipe_plus.mc_address[23]_i_8_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[25]_i_2_3 [10]),
        .I5(\grant_r[2]_i_2__1_0 ),
        .O(\cmd_pipe_plus.mc_address[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cmd_pipe_plus.mc_address[23]_i_7 
       (.I0(Q[6]),
        .I1(Q[5]),
        .O(\cmd_pipe_plus.mc_address[23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cmd_pipe_plus.mc_address[23]_i_8 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\cmd_pipe_plus.mc_address[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[24]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[24]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [11]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_1 [11]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[24]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[24]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[24]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [11]),
        .O(\cmd_pipe_plus.mc_address[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[24]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [11]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[25]_i_2_5 [10]),
        .I4(\cmd_pipe_plus.mc_address[25]_i_2_4 [10]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_address[24]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_0 [11]),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_3 [11]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_2 [11]),
        .O(\cmd_pipe_plus.mc_address[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[25]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [12]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_1 [12]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[25]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[25]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [12]),
        .O(\cmd_pipe_plus.mc_address[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[25]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_1 [12]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[25]_i_2_5 [11]),
        .I4(\cmd_pipe_plus.mc_address[25]_i_2_4 [11]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_address[25]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_0 [12]),
        .I1(\cmd_pipe_plus.mc_address[25]_i_2_3 [12]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\cmd_pipe_plus.mc_address[25]_i_2_2 [12]),
        .O(\cmd_pipe_plus.mc_address[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_bank[3]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[3]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(req_bank_r[21]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_bank[3]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_bank[3]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I3(\cmd_pipe_plus.mc_bank[3]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(req_bank_r[0]),
        .O(\cmd_pipe_plus.mc_bank[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[3]_i_3 
       (.I0(req_bank_r[3]),
        .I1(Q[1]),
        .I2(req_bank_r[6]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_bank_r[9]),
        .O(\cmd_pipe_plus.mc_bank[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_bank[3]_i_4 
       (.I0(req_bank_r[18]),
        .I1(req_bank_r[12]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(req_bank_r[15]),
        .O(\cmd_pipe_plus.mc_bank[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_bank[4]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[4]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(req_bank_r[22]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_bank[4]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_bank[4]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I3(\cmd_pipe_plus.mc_bank[4]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(req_bank_r[1]),
        .O(\cmd_pipe_plus.mc_bank[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[4]_i_3 
       (.I0(req_bank_r[4]),
        .I1(Q[1]),
        .I2(req_bank_r[7]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_bank_r[10]),
        .O(\cmd_pipe_plus.mc_bank[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_bank[4]_i_4 
       (.I0(req_bank_r[19]),
        .I1(req_bank_r[13]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(req_bank_r[16]),
        .O(\cmd_pipe_plus.mc_bank[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_bank[5]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[5]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(req_bank_r[23]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .O(\grant_r_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_bank[5]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_bank[5]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I3(\cmd_pipe_plus.mc_bank[5]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(req_bank_r[2]),
        .O(\cmd_pipe_plus.mc_bank[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[5]_i_3 
       (.I0(req_bank_r[5]),
        .I1(Q[1]),
        .I2(req_bank_r[8]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_bank_r[11]),
        .O(\cmd_pipe_plus.mc_bank[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_bank[5]_i_4 
       (.I0(req_bank_r[20]),
        .I1(req_bank_r[14]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(req_bank_r[17]),
        .O(\cmd_pipe_plus.mc_bank[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEFF)) 
    \cmd_pipe_plus.mc_cas_n[1]_i_1 
       (.I0(Q[0]),
        .I1(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_3_n_0 ),
        .I3(\cmd_pipe_plus.mc_address_reg[25] ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I5(Q[7]),
        .O(mc_cas_n_ns));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'h02020200)) 
    \cmd_pipe_plus.mc_cas_n[1]_i_2 
       (.I0(\cmd_pipe_plus.mc_address_reg[25] ),
        .I1(\last_master_r_reg[1]_0 ),
        .I2(Q[0]),
        .I3(maint_zq_r),
        .I4(maint_srx_r),
        .O(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmd_pipe_plus.mc_cas_n[1]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_cas_n[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h11111F1111111111)) 
    \cmd_pipe_plus.mc_cs_n[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I1(\cmd_pipe_plus.mc_address_reg[25] ),
        .I2(\cmd_pipe_plus.mc_ras_n[1]_i_3_n_0 ),
        .I3(maint_rank_r),
        .I4(Q[7]),
        .I5(\cmd_pipe_plus.mc_ras_n[1]_i_4_n_0 ),
        .O(mc_cs_n_ns));
  LUT6 #(
    .INIT(64'hAAAABBBAAAAAAAAA)) 
    \cmd_pipe_plus.mc_ras_n[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_ras_n_reg[1] ),
        .I1(Q[7]),
        .I2(maint_srx_r),
        .I3(maint_zq_r),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_3_n_0 ),
        .I5(\cmd_pipe_plus.mc_ras_n[1]_i_4_n_0 ),
        .O(mc_ras_n_ns));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \cmd_pipe_plus.mc_ras_n[1]_i_3 
       (.I0(Q[0]),
        .I1(\last_master_r_reg[1]_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[25] ),
        .O(\cmd_pipe_plus.mc_ras_n[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \cmd_pipe_plus.mc_ras_n[1]_i_4 
       (.I0(\last_master_r_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_address_reg[25] ),
        .I3(\cmd_pipe_plus.mc_cas_n[1]_i_3_n_0 ),
        .O(\cmd_pipe_plus.mc_ras_n[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \cmd_pipe_plus.mc_we_n[1]_i_1 
       (.I0(row_cmd_wr[0]),
        .I1(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_3_n_0 ),
        .I3(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_5_n_0 ),
        .I5(\cmd_pipe_plus.mc_ras_n_reg[1] ),
        .O(act_wait_r_lcl_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cmd_pipe_plus.mc_we_n[1]_i_2 
       (.I0(\cmd_pipe_plus.mc_cas_n[1]_i_3_n_0 ),
        .I1(Q[0]),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAABFFFFAAAB)) 
    \cmd_pipe_plus.mc_we_n[1]_i_3 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_6_n_0 ),
        .I1(\cmd_pipe_plus.mc_cas_n[1]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_ras_n[1]_i_3_n_0 ),
        .I3(maint_zq_r),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[1]_i_8_n_0 ),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \cmd_pipe_plus.mc_we_n[1]_i_4 
       (.I0(Q[7]),
        .I1(\cmd_pipe_plus.mc_cas_n[1]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[25] ),
        .I3(Q[0]),
        .I4(\last_master_r_reg[1]_0 ),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cmd_pipe_plus.mc_we_n[1]_i_5 
       (.I0(Q[7]),
        .I1(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    \cmd_pipe_plus.mc_we_n[1]_i_6 
       (.I0(row_cmd_wr[3]),
        .I1(\grant_r[2]_i_2__1_0 ),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\grant_r[4]_i_4__0 ),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \cmd_pipe_plus.mc_we_n[1]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_we_n[1]_i_8 
       (.I0(row_cmd_wr[1]),
        .I1(Q[1]),
        .I2(row_cmd_wr[2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\grant_r[5]_i_8__0_0 ),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0100010100000000)) 
    \grant_r[0]_i_1__1 
       (.I0(\grant_r[7]_i_5__1_n_0 ),
        .I1(\grant_r_reg[0]_0 ),
        .I2(\grant_r[4]_i_3__1_n_0 ),
        .I3(\grant_r[0]_i_2__0_n_0 ),
        .I4(\grant_r_reg[0]_1 ),
        .I5(\grant_r_reg[0]_2 ),
        .O(\grant_r[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000ABEF)) 
    \grant_r[0]_i_2__0 
       (.I0(\last_master_r_reg[1]_0 ),
        .I1(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I2(last_master_r[3]),
        .I3(Q[3]),
        .I4(\grant_r_reg[1]_2 ),
        .O(\grant_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001110000)) 
    \grant_r[1]_i_1__1 
       (.I0(\grant_r[5]_i_2__0_n_0 ),
        .I1(\grant_r[5]_i_3__1_n_0 ),
        .I2(\grant_r_reg[0]_2 ),
        .I3(\grant_r[5]_i_5__1_n_0 ),
        .I4(\grant_r_reg[1]_3 ),
        .I5(\grant_r[1]_i_3__0_n_0 ),
        .O(\grant_r[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFE0000)) 
    \grant_r[1]_i_3__0 
       (.I0(\grant_r_reg[0]_2 ),
        .I1(\grant_r_reg[7]_3 ),
        .I2(\grant_r_reg[6]_1 ),
        .I3(\grant_r_reg[5]_0 ),
        .I4(\grant_r[1]_i_5_n_0 ),
        .I5(\grant_r[7]_i_8__1_n_0 ),
        .O(\grant_r[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002A00)) 
    \grant_r[1]_i_4 
       (.I0(\grant_r[1]_i_2__1_0 ),
        .I1(row_cmd_wr[2]),
        .I2(Q[2]),
        .I3(\grant_r[1]_i_2__1 ),
        .I4(\grant_r[5]_i_4__1 ),
        .I5(\grant_r[1]_i_6_n_0 ),
        .O(act_wait_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h0F0F0F0A0C0F0C0A)) 
    \grant_r[1]_i_5 
       (.I0(last_master_r[2]),
        .I1(Q[2]),
        .I2(\last_master_r_reg[1]_0 ),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I4(last_master_r[1]),
        .I5(Q[1]),
        .O(\grant_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \grant_r[1]_i_6 
       (.I0(\grant_r[7]_i_6__0_1 ),
        .I1(row_cmd_wr[0]),
        .I2(Q[0]),
        .I3(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .I4(Q[7]),
        .I5(inhbt_act_faw_r),
        .O(\grant_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFFD)) 
    \grant_r[2]_i_10 
       (.I0(\grant_r[2]_i_17_n_0 ),
        .I1(\grant_r[7]_i_10_0 ),
        .I2(\grant_r[3]_i_3__1 ),
        .I3(\grant_r[4]_i_6_0 ),
        .I4(Q[1]),
        .I5(demand_act_priority_r_1),
        .O(\grant_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF888FFFF)) 
    \grant_r[2]_i_12 
       (.I0(row_cmd_wr[3]),
        .I1(Q[6]),
        .I2(\grant_r[4]_i_4__0 ),
        .I3(Q[5]),
        .I4(\grant_r[1]_i_2__1 ),
        .I5(inhbt_act_faw_r),
        .O(\grant_r[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \grant_r[2]_i_13 
       (.I0(Q[1]),
        .I1(demand_act_priority_r_1),
        .I2(Q[0]),
        .I3(demand_act_priority_r),
        .I4(\grant_r[4]_i_6_1 ),
        .I5(\grant_r[3]_i_3__1 ),
        .O(\grant_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \grant_r[2]_i_14 
       (.I0(\grant_r[5]_i_4__1 ),
        .I1(\grant_r[5]_i_13__0_n_0 ),
        .I2(\grant_r[2]_i_8_0 ),
        .I3(\grant_r[1]_i_2__1 ),
        .I4(\grant_r[2]_i_8 ),
        .I5(inhbt_act_faw_r),
        .O(\inhbt_act_faw.inhbt_act_faw_r_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \grant_r[2]_i_15 
       (.I0(inhbt_act_faw_r),
        .I1(\grant_r[2]_i_9 ),
        .I2(\grant_r[2]_i_9_0 ),
        .I3(\grant_r[7]_i_6__0_1 ),
        .I4(\grant_r[5]_i_4__1 ),
        .I5(\grant_r[5]_i_12__1_n_0 ),
        .O(\inhbt_act_faw.inhbt_act_faw_r_reg_1 ));
  LUT6 #(
    .INIT(64'h0051005100000051)) 
    \grant_r[2]_i_17 
       (.I0(\grant_r[5]_i_6 ),
        .I1(demand_act_priority_r_7),
        .I2(Q[7]),
        .I3(\grant_r[7]_i_10_1 ),
        .I4(demand_act_priority_r),
        .I5(Q[0]),
        .O(\grant_r[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h2020202000000020)) 
    \grant_r[2]_i_1__1 
       (.I0(\grant_r[6]_i_2__1_n_0 ),
        .I1(\grant_r[6]_i_3__1_n_0 ),
        .I2(\grant_r_reg[2]_1 ),
        .I3(\grant_r_reg[2]_2 ),
        .I4(\grant_r[2]_i_3__1_n_0 ),
        .I5(\grant_r[2]_i_4__0_n_0 ),
        .O(\grant_r[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0040004000FF0040)) 
    \grant_r[2]_i_3__1 
       (.I0(Q[0]),
        .I1(\grant_r[2]_i_7_n_0 ),
        .I2(\grant_r_reg[2]_3 ),
        .I3(\grant_r_reg[2]_0 ),
        .I4(\grant_r_reg[2]_4 ),
        .I5(\grant_r_reg[1]_0 ),
        .O(\grant_r[2]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h0000ABEF)) 
    \grant_r[2]_i_4__0 
       (.I0(\last_master_r_reg[6]_0 ),
        .I1(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I2(last_master_r[2]),
        .I3(Q[2]),
        .I4(\grant_r[3]_i_4__0_n_0 ),
        .O(\grant_r[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000202020)) 
    \grant_r[2]_i_5__0 
       (.I0(\grant_r[2]_i_2__1 ),
        .I1(\grant_r[6]_i_18_n_0 ),
        .I2(\grant_r[2]_i_8 ),
        .I3(\grant_r[2]_i_2__1_0 ),
        .I4(Q[4]),
        .I5(\grant_r[2]_i_12_n_0 ),
        .O(act_wait_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'h00AA00AA00AA00AB)) 
    \grant_r[2]_i_6 
       (.I0(demand_act_priority_r_15),
        .I1(\grant_r[2]_i_13_n_0 ),
        .I2(\grant_r[7]_i_10_1 ),
        .I3(Q[2]),
        .I4(\grant_r[5]_i_6 ),
        .I5(\grant_r[4]_i_6_0 ),
        .O(demand_act_priority_r_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF10110000)) 
    \grant_r[2]_i_7 
       (.I0(\grant_r[4]_i_6_0 ),
        .I1(\grant_r[7]_i_10_0 ),
        .I2(Q[1]),
        .I3(demand_act_priority_r_1),
        .I4(\grant_r[5]_i_15_n_0 ),
        .I5(demand_act_priority_r),
        .O(\grant_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF888FFFF)) 
    \grant_r[3]_i_10 
       (.I0(row_cmd_wr[2]),
        .I1(Q[2]),
        .I2(row_cmd_wr[0]),
        .I3(Q[0]),
        .I4(\grant_r[2]_i_8 ),
        .I5(inhbt_act_faw_r),
        .O(\grant_r[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \grant_r[3]_i_1__1 
       (.I0(\grant_r[7]_i_2__1_n_0 ),
        .I1(\grant_r[7]_i_3_n_0 ),
        .I2(\grant_r[7]_i_4__0_n_0 ),
        .I3(\grant_r[3]_i_2__1_n_0 ),
        .I4(\grant_r[7]_i_5__1_n_0 ),
        .I5(\grant_r_reg[3]_1 ),
        .O(\grant_r[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFE0000)) 
    \grant_r[3]_i_2__1 
       (.I0(\grant_r_reg[0]_2 ),
        .I1(\grant_r_reg[7]_3 ),
        .I2(\grant_r_reg[2]_1 ),
        .I3(\grant_r_reg[1]_3 ),
        .I4(\grant_r[3]_i_4__0_n_0 ),
        .I5(p_12_in),
        .O(\grant_r[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hFFFF0B08)) 
    \grant_r[3]_i_4__0 
       (.I0(Q[5]),
        .I1(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I2(\last_master_r_reg[6]_0 ),
        .I3(last_master_r[5]),
        .I4(\grant_r[7]_i_8__1_n_0 ),
        .O(\grant_r[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFFD)) 
    \grant_r[3]_i_5 
       (.I0(\grant_r[3]_i_7_n_0 ),
        .I1(\grant_r[7]_i_10_1 ),
        .I2(\grant_r[4]_i_6_1 ),
        .I3(\grant_r[3]_i_3__1 ),
        .I4(Q[3]),
        .I5(demand_act_priority_r_19),
        .O(\grant_r_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000222)) 
    \grant_r[3]_i_6 
       (.I0(\grant_r[3]_i_3__1_0 ),
        .I1(\grant_r[5]_i_4__1 ),
        .I2(Q[7]),
        .I3(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .I4(\grant_r[7]_i_6__0_1 ),
        .I5(\grant_r[3]_i_10_n_0 ),
        .O(\grant_r_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h000000000000DD0D)) 
    \grant_r[3]_i_7 
       (.I0(demand_act_priority_r),
        .I1(Q[0]),
        .I2(demand_act_priority_r_1),
        .I3(Q[1]),
        .I4(\grant_r[5]_i_6 ),
        .I5(\grant_r[7]_i_10_0 ),
        .O(\grant_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F8F8F)) 
    \grant_r[4]_i_11 
       (.I0(row_cmd_wr[1]),
        .I1(Q[1]),
        .I2(\grant_r[1]_i_2__1 ),
        .I3(row_cmd_wr[2]),
        .I4(Q[2]),
        .I5(inhbt_act_faw_r),
        .O(\grant_r[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \grant_r[4]_i_1__1 
       (.I0(\grant_r[7]_i_5__1_n_0 ),
        .I1(\grant_r_reg[0]_0 ),
        .I2(\grant_r[4]_i_3__1_n_0 ),
        .I3(\grant_r_reg[4]_1 ),
        .I4(\grant_r_reg[4]_2 ),
        .I5(\grant_r[4]_i_5__1_n_0 ),
        .O(\grant_r[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFF88FCFCFC88)) 
    \grant_r[4]_i_3__1 
       (.I0(\grant_r_reg[5]_0 ),
        .I1(p_12_in88_in),
        .I2(p_12_in101_in),
        .I3(\grant_r_reg[7]_3 ),
        .I4(\grant_r_reg[6]_1 ),
        .I5(p_12_in),
        .O(\grant_r[4]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F4F7)) 
    \grant_r[4]_i_5__1 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I2(\last_master_r_reg[1]_0 ),
        .I3(last_master_r[4]),
        .I4(\grant_r[5]_i_5__1_n_0 ),
        .O(\grant_r[4]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFFD)) 
    \grant_r[4]_i_6 
       (.I0(\grant_r[4]_i_8__0_n_0 ),
        .I1(\grant_r[3]_i_3__1 ),
        .I2(\grant_r[7]_i_6__0 ),
        .I3(\grant_r[5]_i_6 ),
        .I4(Q[4]),
        .I5(demand_act_priority_r_23),
        .O(\grant_r_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    \grant_r[4]_i_7 
       (.I0(\grant_r[4]_i_4__0_0 ),
        .I1(\grant_r[4]_i_4__0 ),
        .I2(Q[5]),
        .I3(\grant_r[7]_i_6__0_1 ),
        .I4(\grant_r[6]_i_18_n_0 ),
        .I5(\grant_r[4]_i_11_n_0 ),
        .O(act_wait_r_lcl_reg));
  LUT6 #(
    .INIT(64'h000000000000DD0D)) 
    \grant_r[4]_i_8__0 
       (.I0(demand_act_priority_r_1),
        .I1(Q[1]),
        .I2(demand_act_priority_r_15),
        .I3(Q[2]),
        .I4(\grant_r[4]_i_6_1 ),
        .I5(\grant_r[4]_i_6_0 ),
        .O(\grant_r[4]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \grant_r[5]_i_10__0 
       (.I0(\grant_r[5]_i_16_n_0 ),
        .I1(\grant_r[5]_i_17_n_0 ),
        .I2(\grant_r[7]_i_6__0_1 ),
        .I3(inhbt_act_faw_r),
        .I4(ras_timer_zero_r),
        .I5(\grant_r[5]_i_6_0 ),
        .O(\inhbt_act_faw.inhbt_act_faw_r_reg_2 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    \grant_r[5]_i_11__1 
       (.I0(demand_act_priority_r_3),
        .I1(\grant_r[5]_i_19_n_0 ),
        .I2(\grant_r[5]_i_6 ),
        .I3(\grant_r[4]_i_6_1 ),
        .I4(\grant_r[7]_i_6__0 ),
        .I5(Q[5]),
        .O(demand_act_priority_r_reg_2));
  LUT4 #(
    .INIT(16'hF888)) 
    \grant_r[5]_i_12__1 
       (.I0(Q[3]),
        .I1(\grant_r[5]_i_8__0_0 ),
        .I2(Q[2]),
        .I3(row_cmd_wr[2]),
        .O(\grant_r[5]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \grant_r[5]_i_13__0 
       (.I0(Q[7]),
        .I1(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .I2(Q[6]),
        .I3(row_cmd_wr[3]),
        .O(\grant_r[5]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051510051)) 
    \grant_r[5]_i_15 
       (.I0(\grant_r[4]_i_6_1 ),
        .I1(demand_act_priority_r_2),
        .I2(Q[6]),
        .I3(demand_act_priority_r_3),
        .I4(Q[5]),
        .I5(\grant_r[7]_i_10_1 ),
        .O(\grant_r[5]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \grant_r[5]_i_16 
       (.I0(Q[1]),
        .I1(row_cmd_wr[1]),
        .I2(Q[2]),
        .I3(row_cmd_wr[2]),
        .O(\grant_r[5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \grant_r[5]_i_17 
       (.I0(Q[7]),
        .I1(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .I2(Q[0]),
        .I3(row_cmd_wr[0]),
        .O(\grant_r[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0051005100000051)) 
    \grant_r[5]_i_19 
       (.I0(\grant_r[7]_i_10_1 ),
        .I1(demand_act_priority_r_19),
        .I2(Q[3]),
        .I3(\grant_r[7]_i_10_0 ),
        .I4(demand_act_priority_r_1),
        .I5(Q[1]),
        .O(\grant_r[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001110000)) 
    \grant_r[5]_i_1__1 
       (.I0(\grant_r[5]_i_2__0_n_0 ),
        .I1(\grant_r[5]_i_3__1_n_0 ),
        .I2(\grant_r_reg[0]_2 ),
        .I3(\grant_r[5]_i_5__1_n_0 ),
        .I4(\grant_r_reg[5]_0 ),
        .I5(\grant_r[5]_i_7__0_n_0 ),
        .O(\grant_r[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFCA8A8)) 
    \grant_r[5]_i_2__0 
       (.I0(p_12_in62_in),
        .I1(\grant_r_reg[4]_1 ),
        .I2(\grant_r_reg[3]_1 ),
        .I3(\grant_r_reg[2]_1 ),
        .I4(p_12_in49_in),
        .O(\grant_r[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFC88FC88FC88)) 
    \grant_r[5]_i_3__1 
       (.I0(\grant_r_reg[6]_1 ),
        .I1(p_12_in101_in),
        .I2(p_12_in),
        .I3(\grant_r_reg[7]_3 ),
        .I4(p_12_in75_in),
        .I5(\grant_r_reg[4]_1 ),
        .O(\grant_r[5]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0B08)) 
    \grant_r[5]_i_5__1 
       (.I0(Q[5]),
        .I1(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I2(\last_master_r_reg[1]_0 ),
        .I3(last_master_r[5]),
        .I4(\grant_r[6]_i_9__1_n_0 ),
        .O(\grant_r[5]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFE0000)) 
    \grant_r[5]_i_7__0 
       (.I0(\grant_r_reg[4]_1 ),
        .I1(\grant_r_reg[3]_1 ),
        .I2(\grant_r_reg[2]_1 ),
        .I3(\grant_r_reg[1]_3 ),
        .I4(\grant_r[5]_i_5__1_n_0 ),
        .I5(p_12_in36_in),
        .O(\grant_r[5]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \grant_r[5]_i_8__0 
       (.I0(inhbt_act_faw_r),
        .I1(\grant_r[2]_i_8 ),
        .I2(\grant_r[5]_i_12__1_n_0 ),
        .I3(\grant_r[5]_i_13__0_n_0 ),
        .I4(\grant_r[5]_i_4__1 ),
        .I5(\grant_r[5]_i_4__1_0 ),
        .O(\inhbt_act_faw.inhbt_act_faw_r_reg ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    \grant_r[5]_i_9__0 
       (.I0(demand_act_priority_r),
        .I1(\grant_r[5]_i_15_n_0 ),
        .I2(\grant_r[5]_i_4__1_1 ),
        .I3(\grant_r[7]_i_10_0 ),
        .I4(\grant_r[4]_i_6_0 ),
        .I5(Q[0]),
        .O(demand_act_priority_r_reg));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFFD)) 
    \grant_r[6]_i_10 
       (.I0(\grant_r[6]_i_14__1_n_0 ),
        .I1(\grant_r[4]_i_6_1 ),
        .I2(\grant_r[7]_i_10_0 ),
        .I3(\grant_r[7]_i_6__0 ),
        .I4(Q[6]),
        .I5(demand_act_priority_r_2),
        .O(\grant_r_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000002220000)) 
    \grant_r[6]_i_11__0__0 
       (.I0(\grant_r[6]_i_4__1 ),
        .I1(\grant_r[6]_i_18_n_0 ),
        .I2(Q[1]),
        .I3(row_cmd_wr[1]),
        .I4(\grant_r[2]_i_8_0 ),
        .I5(\grant_r[6]_i_19_n_0 ),
        .O(\grant_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h1101110100001101)) 
    \grant_r[6]_i_14__1 
       (.I0(\grant_r[4]_i_6_0 ),
        .I1(\grant_r[7]_i_10_1 ),
        .I2(demand_act_priority_r_1),
        .I3(Q[1]),
        .I4(demand_act_priority_r_3),
        .I5(Q[5]),
        .O(\grant_r[6]_i_14__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \grant_r[6]_i_18 
       (.I0(row_cmd_wr[0]),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .I3(Q[7]),
        .O(\grant_r[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD5FFD5FFD5)) 
    \grant_r[6]_i_19 
       (.I0(\grant_r[1]_i_2__1 ),
        .I1(\grant_r[4]_i_4__0 ),
        .I2(Q[5]),
        .I3(inhbt_act_faw_r),
        .I4(\grant_r[2]_i_2__1_0 ),
        .I5(Q[4]),
        .O(\grant_r[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h2020202000000020)) 
    \grant_r[6]_i_1__1 
       (.I0(\grant_r[6]_i_2__1_n_0 ),
        .I1(\grant_r[6]_i_3__1_n_0 ),
        .I2(\grant_r_reg[6]_1 ),
        .I3(\grant_r_reg[6]_2 ),
        .I4(\grant_r_reg[6]_3 ),
        .I5(\grant_r[6]_i_6__1_n_0 ),
        .O(\grant_r[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000707070707)) 
    \grant_r[6]_i_2__1 
       (.I0(\grant_r[7]_i_8__1_n_0 ),
        .I1(\grant_r_reg[5]_0 ),
        .I2(\grant_r[6]_i_7__1_n_0 ),
        .I3(\grant_r[2]_i_3__1_n_0 ),
        .I4(\grant_r[6]_i_8__1_n_0 ),
        .I5(\grant_r[6]_i_9__1_n_0 ),
        .O(\grant_r[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \grant_r[6]_i_3__1 
       (.I0(\grant_r_reg[1]_3 ),
        .I1(p_12_in36_in),
        .I2(\grant_r_reg[5]_0 ),
        .I3(\grant_r_reg[3]_1 ),
        .I4(\grant_r_reg[4]_1 ),
        .I5(p_12_in62_in),
        .O(\grant_r[6]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055551105)) 
    \grant_r[6]_i_6__1 
       (.I0(p_12_in36_in),
        .I1(Q[1]),
        .I2(last_master_r[1]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I4(\last_master_r_reg[1]_0 ),
        .I5(\grant_r[6]_i_9__1_n_0 ),
        .O(\grant_r[6]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020202022)) 
    \grant_r[6]_i_7__1 
       (.I0(p_12_in75_in),
        .I1(\grant_r_reg[2]_0 ),
        .I2(act_wait_r_lcl_reg),
        .I3(col_addr[0]),
        .I4(\grant_r[6]_i_2__1_0 ),
        .I5(\grant_r_reg[4]_0 ),
        .O(\grant_r[6]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h2000200020002020)) 
    \grant_r[6]_i_8__1 
       (.I0(p_12_in),
        .I1(\grant_r_reg[2]_0 ),
        .I2(demand_act_priority_r_reg_0),
        .I3(act_wait_r_lcl_reg_0),
        .I4(col_addr[1]),
        .I5(\grant_r[6]_i_2__1_1 ),
        .O(\grant_r[6]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    \grant_r[6]_i_9__1 
       (.I0(Q[7]),
        .I1(last_master_r[7]),
        .I2(\last_master_r_reg[1]_0 ),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I4(last_master_r[6]),
        .I5(Q[6]),
        .O(\grant_r[6]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00AA00AB)) 
    \grant_r[7]_i_10 
       (.I0(demand_act_priority_r_7),
        .I1(\grant_r[7]_i_15__0_n_0 ),
        .I2(\grant_r[5]_i_4__1_1 ),
        .I3(Q[7]),
        .I4(\grant_r[4]_i_6_0 ),
        .I5(\grant_r[7]_i_6__0 ),
        .O(demand_act_priority_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEEFA)) 
    \grant_r[7]_i_11__1 
       (.I0(p_12_in36_in),
        .I1(Q[1]),
        .I2(last_master_r[1]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I4(\last_master_r_reg[1]_0 ),
        .I5(p_12_in62_in),
        .O(\grant_r_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFD5FFD5FFD5)) 
    \grant_r[7]_i_14__0 
       (.I0(\grant_r[1]_i_2__1 ),
        .I1(row_cmd_wr[2]),
        .I2(Q[2]),
        .I3(inhbt_act_faw_r),
        .I4(row_cmd_wr[0]),
        .I5(Q[0]),
        .O(\grant_r[7]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \grant_r[7]_i_15__0 
       (.I0(demand_act_priority_r_3),
        .I1(Q[5]),
        .I2(demand_act_priority_r_2),
        .I3(Q[6]),
        .I4(\grant_r[7]_i_10_1 ),
        .I5(\grant_r[7]_i_10_0 ),
        .O(\grant_r[7]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \grant_r[7]_i_1__1 
       (.I0(\grant_r[7]_i_2__1_n_0 ),
        .I1(\grant_r[7]_i_3_n_0 ),
        .I2(\grant_r[7]_i_4__0_n_0 ),
        .I3(\grant_r[7]_i_5__1_n_0 ),
        .I4(\grant_r_reg[7]_3 ),
        .I5(\grant_r[7]_i_7__1_n_0 ),
        .O(\grant_r[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h040704070407FFFF)) 
    \grant_r[7]_i_2__1 
       (.I0(Q[7]),
        .I1(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I2(\grant_r_reg[7]_4 ),
        .I3(last_master_r[7]),
        .I4(\grant_r[2]_i_3__1_n_0 ),
        .I5(\grant_r_reg[2]_1 ),
        .O(\grant_r[7]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h113F)) 
    \grant_r[7]_i_3 
       (.I0(\grant_r_reg[4]_1 ),
        .I1(\grant_r_reg[5]_0 ),
        .I2(p_12_in88_in),
        .I3(p_12_in75_in),
        .O(\grant_r[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7755775777777757)) 
    \grant_r[7]_i_4__0 
       (.I0(\grant_r_reg[6]_1 ),
        .I1(\grant_r[7]_i_8__1_n_0 ),
        .I2(last_master_r[5]),
        .I3(\grant_r_reg[7]_4 ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I5(Q[5]),
        .O(\grant_r[7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hEEC0)) 
    \grant_r[7]_i_5__1 
       (.I0(p_12_in49_in),
        .I1(p_12_in36_in),
        .I2(\grant_r_reg[1]_3 ),
        .I3(\grant_r_reg[2]_1 ),
        .O(\grant_r[7]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFE0000)) 
    \grant_r[7]_i_7__1 
       (.I0(\grant_r_reg[4]_1 ),
        .I1(\grant_r_reg[3]_1 ),
        .I2(\grant_r_reg[6]_1 ),
        .I3(\grant_r_reg[5]_0 ),
        .I4(\grant_r_reg[1]_2 ),
        .I5(p_12_in23_in),
        .O(\grant_r[7]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0C0A0F0A0C)) 
    \grant_r[7]_i_8__1 
       (.I0(Q[4]),
        .I1(last_master_r[4]),
        .I2(\last_master_r_reg[6]_0 ),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I4(last_master_r[3]),
        .I5(Q[3]),
        .O(\grant_r[7]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000222)) 
    \grant_r[7]_i_9__0 
       (.I0(\grant_r[7]_i_6__0_0 ),
        .I1(\grant_r[5]_i_4__1 ),
        .I2(row_cmd_wr[1]),
        .I3(Q[1]),
        .I4(\grant_r[7]_i_6__0_1 ),
        .I5(\grant_r[7]_i_14__0_n_0 ),
        .O(act_wait_r_lcl_reg_0));
  FDRE \grant_r_reg[0] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(\grant_r[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(\grant_r[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \grant_r_reg[4] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(\grant_r[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \grant_r_reg[5] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(\grant_r[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \grant_r_reg[6] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(\grant_r[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \grant_r_reg[7] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(\grant_r[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \inhbt_act_faw.SRLC32E0_i_1 
       (.I0(\inhbt_act_faw.SRLC32E0_i_2_n_0 ),
        .I1(Q[2]),
        .I2(act_this_rank_r[2]),
        .I3(Q[6]),
        .I4(act_this_rank_r[6]),
        .I5(\inhbt_act_faw.SRLC32E0_i_3_n_0 ),
        .O(act_this_rank));
  LUT4 #(
    .INIT(16'hF888)) 
    \inhbt_act_faw.SRLC32E0_i_2 
       (.I0(Q[5]),
        .I1(act_this_rank_r[5]),
        .I2(Q[1]),
        .I3(act_this_rank_r[1]),
        .O(\inhbt_act_faw.SRLC32E0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \inhbt_act_faw.SRLC32E0_i_3 
       (.I0(act_this_rank_r[4]),
        .I1(Q[4]),
        .I2(act_this_rank_r[0]),
        .I3(Q[0]),
        .I4(\inhbt_act_faw.SRLC32E0_i_4_n_0 ),
        .O(\inhbt_act_faw.SRLC32E0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \inhbt_act_faw.SRLC32E0_i_4 
       (.I0(Q[3]),
        .I1(act_this_rank_r[3]),
        .I2(Q[7]),
        .I3(act_this_rank_r[7]),
        .O(\inhbt_act_faw.SRLC32E0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[0]_i_1__0 
       (.I0(last_master_r[0]),
        .I1(\last_master_r_reg[1]_0 ),
        .I2(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I3(Q[0]),
        .O(p_12_in36_in));
  LUT4 #(
    .INIT(16'h00AC)) 
    \last_master_r[1]_i_1__0 
       (.I0(Q[1]),
        .I1(last_master_r[1]),
        .I2(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I3(\last_master_r_reg[1]_0 ),
        .O(p_12_in49_in));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \last_master_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(last_master_r[2]),
        .I2(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I3(\last_master_r_reg[6]_0 ),
        .O(p_12_in62_in));
  LUT4 #(
    .INIT(16'h00AC)) 
    \last_master_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(last_master_r[3]),
        .I2(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I3(\last_master_r_reg[6]_0 ),
        .O(p_12_in75_in));
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[4]_i_1__0 
       (.I0(last_master_r[4]),
        .I1(\last_master_r_reg[6]_0 ),
        .I2(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I3(Q[4]),
        .O(p_12_in88_in));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[5]_i_1__0 
       (.I0(last_master_r[5]),
        .I1(\last_master_r_reg[6]_0 ),
        .I2(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I3(Q[5]),
        .O(p_12_in101_in));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \last_master_r[6]_i_1__0 
       (.I0(Q[6]),
        .I1(last_master_r[6]),
        .I2(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I3(\last_master_r_reg[6]_0 ),
        .O(p_12_in));
  LUT4 #(
    .INIT(16'hFECE)) 
    \last_master_r[7]_i_1__0 
       (.I0(last_master_r[7]),
        .I1(\last_master_r_reg[1]_0 ),
        .I2(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I3(Q[7]),
        .O(p_12_in23_in));
  FDRE \last_master_r_reg[0] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(p_12_in36_in),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(p_12_in49_in),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(p_12_in62_in),
        .Q(last_master_r[2]),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(p_12_in75_in),
        .Q(last_master_r[3]),
        .R(1'b0));
  FDRE \last_master_r_reg[4] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(p_12_in88_in),
        .Q(last_master_r[4]),
        .R(1'b0));
  FDRE \last_master_r_reg[5] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(p_12_in101_in),
        .Q(last_master_r[5]),
        .R(1'b0));
  FDRE \last_master_r_reg[6] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(p_12_in),
        .Q(last_master_r[6]),
        .R(1'b0));
  FDRE \last_master_r_reg[7] 
       (.C(\last_master_r_reg[7]_0 ),
        .CE(1'b1),
        .D(p_12_in23_in),
        .Q(last_master_r[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_tempmon" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_tempmon
   (D,
    clk_ref_i,
    in0,
    \device_temp_sync_r5_reg[11]_0 );
  output [11:0]D;
  input clk_ref_i;
  input in0;
  input \device_temp_sync_r5_reg[11]_0 ;

  wire [11:0]D;
  wire \FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ;
  wire \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ;
  wire \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ;
  wire clk_ref_i;
  wire \device_temp_101[11]_i_2_n_0 ;
  wire \device_temp_101[11]_i_4_n_0 ;
  wire \device_temp_101[11]_i_5_n_0 ;
  wire [11:0]device_temp_lcl;
  (* async_reg = "true" *) wire [11:0]device_temp_r;
  wire \device_temp_r[11]_i_1_n_0 ;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r1;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r2;
  (* async_reg = "true" *) (* syn_srlstyle = "registers" *) wire [11:0]device_temp_sync_r3;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r4;
  wire device_temp_sync_r4_neq_r3;
  wire device_temp_sync_r4_neq_r3_i_2_n_0;
  wire device_temp_sync_r4_neq_r3_i_3_n_0;
  wire device_temp_sync_r4_neq_r3_i_4_n_0;
  wire device_temp_sync_r4_neq_r3_i_5_n_0;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_0;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_1;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_2;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_3;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r5;
  wire \device_temp_sync_r5_reg[11]_0 ;
  wire in0;
  wire [11:0]p_0_in;
  wire [10:0]p_0_in__0;
  wire [3:0]p_0_in__1;
  wire sync_cntr0__4;
  wire \sync_cntr[2]_i_1_n_0 ;
  wire \sync_cntr[3]_i_2_n_0 ;
  wire [3:0]sync_cntr_reg;
  wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ;
  (* async_reg = "true" *) wire \xadc_supplied_temperature.rst_r1 ;
  (* async_reg = "true" *) wire \xadc_supplied_temperature.rst_r2 ;
  wire \xadc_supplied_temperature.sample_en ;
  wire \xadc_supplied_temperature.sample_en_i_1_n_0 ;
  wire \xadc_supplied_temperature.sample_en_i_2_n_0 ;
  wire \xadc_supplied_temperature.sample_timer0__20 ;
  wire \xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ;
  wire \xadc_supplied_temperature.sample_timer_clr ;
  wire \xadc_supplied_temperature.sample_timer_clr_i_1_n_0 ;
  wire \xadc_supplied_temperature.sample_timer_en ;
  wire \xadc_supplied_temperature.sample_timer_en_i_1_n_0 ;
  wire [10:0]\xadc_supplied_temperature.sample_timer_reg ;
  wire \xadc_supplied_temperature.temperature ;
  wire \xadc_supplied_temperature.xadc_den ;
  wire [15:0]\xadc_supplied_temperature.xadc_do ;
  wire \xadc_supplied_temperature.xadc_drdy ;
  wire \xadc_supplied_temperature.xadc_drdy_r ;
  wire [3:0]NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED;
  wire \NLW_xadc_supplied_temperature.XADC_inst_BUSY_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_EOC_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_EOS_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_JTAGBUSY_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_JTAGLOCKED_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_JTAGMODIFIED_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_OT_UNCONNECTED ;
  wire [7:0]\NLW_xadc_supplied_temperature.XADC_inst_ALM_UNCONNECTED ;
  wire [4:0]\NLW_xadc_supplied_temperature.XADC_inst_CHANNEL_UNCONNECTED ;
  wire [4:0]\NLW_xadc_supplied_temperature.XADC_inst_MUXADDR_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1 
       (.I0(\xadc_supplied_temperature.temperature ),
        .I1(\xadc_supplied_temperature.sample_timer_clr ),
        .I2(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ),
        .I3(\xadc_supplied_temperature.sample_en ),
        .I4(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ),
        .I5(\xadc_supplied_temperature.xadc_drdy_r ),
        .O(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "INIT_IDLE:0001,REQUEST_READ_TEMP:1000,WAIT_FOR_READ:0100,READ:0010," *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0] 
       (.C(clk_ref_i),
        .CE(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ),
        .D(\xadc_supplied_temperature.temperature ),
        .Q(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ),
        .S(\xadc_supplied_temperature.rst_r2 ));
  (* FSM_ENCODED_STATES = "INIT_IDLE:0001,REQUEST_READ_TEMP:1000,WAIT_FOR_READ:0100,READ:0010," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1] 
       (.C(clk_ref_i),
        .CE(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ),
        .D(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ),
        .Q(\xadc_supplied_temperature.temperature ),
        .R(\xadc_supplied_temperature.rst_r2 ));
  (* FSM_ENCODED_STATES = "INIT_IDLE:0001,REQUEST_READ_TEMP:1000,WAIT_FOR_READ:0100,READ:0010," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2] 
       (.C(clk_ref_i),
        .CE(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ),
        .D(\xadc_supplied_temperature.sample_timer_clr ),
        .Q(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ),
        .R(\xadc_supplied_temperature.rst_r2 ));
  (* FSM_ENCODED_STATES = "INIT_IDLE:0001,REQUEST_READ_TEMP:1000,WAIT_FOR_READ:0100,READ:0010," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3] 
       (.C(clk_ref_i),
        .CE(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ),
        .D(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ),
        .Q(\xadc_supplied_temperature.sample_timer_clr ),
        .R(\xadc_supplied_temperature.rst_r2 ));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[0]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h8A)) 
    \device_temp_101[10]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \device_temp_101[11]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA88888)) 
    \device_temp_101[11]_i_2 
       (.I0(device_temp_r[11]),
        .I1(device_temp_r[9]),
        .I2(device_temp_r[6]),
        .I3(\device_temp_101[11]_i_4_n_0 ),
        .I4(device_temp_r[7]),
        .I5(device_temp_r[8]),
        .O(\device_temp_101[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \device_temp_101[11]_i_3 
       (.I0(device_temp_r[8]),
        .I1(device_temp_r[10]),
        .I2(device_temp_r[9]),
        .I3(\device_temp_101[11]_i_5_n_0 ),
        .I4(device_temp_r[11]),
        .O(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA88888)) 
    \device_temp_101[11]_i_4 
       (.I0(device_temp_r[5]),
        .I1(device_temp_r[4]),
        .I2(device_temp_r[1]),
        .I3(device_temp_r[0]),
        .I4(device_temp_r[2]),
        .I5(device_temp_r[3]),
        .O(\device_temp_101[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00155555FFFFFFFF)) 
    \device_temp_101[11]_i_5 
       (.I0(device_temp_r[6]),
        .I1(device_temp_r[2]),
        .I2(device_temp_r[3]),
        .I3(device_temp_r[4]),
        .I4(device_temp_r[5]),
        .I5(device_temp_r[7]),
        .O(\device_temp_101[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[1]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \device_temp_101[2]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \device_temp_101[3]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[4]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \device_temp_101[5]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[6]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \device_temp_101[7]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[8]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[9]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h8000)) 
    \device_temp_r[11]_i_1 
       (.I0(sync_cntr_reg[1]),
        .I1(sync_cntr_reg[0]),
        .I2(sync_cntr_reg[3]),
        .I3(sync_cntr_reg[2]),
        .O(\device_temp_r[11]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[0]),
        .Q(device_temp_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[10] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[10]),
        .Q(device_temp_r[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[11] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[11]),
        .Q(device_temp_r[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[1]),
        .Q(device_temp_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[2]),
        .Q(device_temp_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[3]),
        .Q(device_temp_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[4] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[4]),
        .Q(device_temp_r[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[5] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[5]),
        .Q(device_temp_r[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[6] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[6]),
        .Q(device_temp_r[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[7] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[7]),
        .Q(device_temp_r[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[8] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[8]),
        .Q(device_temp_r[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[9] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[9]),
        .Q(device_temp_r[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[0]),
        .Q(device_temp_sync_r1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[10] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[10]),
        .Q(device_temp_sync_r1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[11] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[11]),
        .Q(device_temp_sync_r1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[1]),
        .Q(device_temp_sync_r1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[2]),
        .Q(device_temp_sync_r1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[3]),
        .Q(device_temp_sync_r1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[4] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[4]),
        .Q(device_temp_sync_r1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[5] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[5]),
        .Q(device_temp_sync_r1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[6] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[6]),
        .Q(device_temp_sync_r1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[7] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[7]),
        .Q(device_temp_sync_r1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[8] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[8]),
        .Q(device_temp_sync_r1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[9] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[9]),
        .Q(device_temp_sync_r1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[0]),
        .Q(device_temp_sync_r2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[10] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[10]),
        .Q(device_temp_sync_r2[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[11] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[11]),
        .Q(device_temp_sync_r2[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[1]),
        .Q(device_temp_sync_r2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[2]),
        .Q(device_temp_sync_r2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[3]),
        .Q(device_temp_sync_r2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[4] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[4]),
        .Q(device_temp_sync_r2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[5] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[5]),
        .Q(device_temp_sync_r2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[6] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[6]),
        .Q(device_temp_sync_r2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[7] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[7]),
        .Q(device_temp_sync_r2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[8] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[8]),
        .Q(device_temp_sync_r2[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[9] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[9]),
        .Q(device_temp_sync_r2[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[0]),
        .Q(device_temp_sync_r3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[10] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[10]),
        .Q(device_temp_sync_r3[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[11] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[11]),
        .Q(device_temp_sync_r3[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[1]),
        .Q(device_temp_sync_r3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[2]),
        .Q(device_temp_sync_r3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[3]),
        .Q(device_temp_sync_r3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[4] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[4]),
        .Q(device_temp_sync_r3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[5] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[5]),
        .Q(device_temp_sync_r3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[6] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[6]),
        .Q(device_temp_sync_r3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[7] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[7]),
        .Q(device_temp_sync_r3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[8] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[8]),
        .Q(device_temp_sync_r3[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[9] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[9]),
        .Q(device_temp_sync_r3[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_2
       (.I0(device_temp_sync_r4[9]),
        .I1(device_temp_sync_r3[9]),
        .I2(device_temp_sync_r3[11]),
        .I3(device_temp_sync_r4[11]),
        .I4(device_temp_sync_r3[10]),
        .I5(device_temp_sync_r4[10]),
        .O(device_temp_sync_r4_neq_r3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_3
       (.I0(device_temp_sync_r4[6]),
        .I1(device_temp_sync_r3[6]),
        .I2(device_temp_sync_r3[8]),
        .I3(device_temp_sync_r4[8]),
        .I4(device_temp_sync_r3[7]),
        .I5(device_temp_sync_r4[7]),
        .O(device_temp_sync_r4_neq_r3_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_4
       (.I0(device_temp_sync_r4[3]),
        .I1(device_temp_sync_r3[3]),
        .I2(device_temp_sync_r3[5]),
        .I3(device_temp_sync_r4[5]),
        .I4(device_temp_sync_r3[4]),
        .I5(device_temp_sync_r4[4]),
        .O(device_temp_sync_r4_neq_r3_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_5
       (.I0(device_temp_sync_r4[0]),
        .I1(device_temp_sync_r3[0]),
        .I2(device_temp_sync_r3[2]),
        .I3(device_temp_sync_r4[2]),
        .I4(device_temp_sync_r3[1]),
        .I5(device_temp_sync_r4[1]),
        .O(device_temp_sync_r4_neq_r3_i_5_n_0));
  FDRE device_temp_sync_r4_neq_r3_reg
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4_neq_r3_reg_i_1_n_0),
        .Q(device_temp_sync_r4_neq_r3),
        .R(1'b0));
  CARRY4 device_temp_sync_r4_neq_r3_reg_i_1
       (.CI(1'b0),
        .CO({device_temp_sync_r4_neq_r3_reg_i_1_n_0,device_temp_sync_r4_neq_r3_reg_i_1_n_1,device_temp_sync_r4_neq_r3_reg_i_1_n_2,device_temp_sync_r4_neq_r3_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED[3:0]),
        .S({device_temp_sync_r4_neq_r3_i_2_n_0,device_temp_sync_r4_neq_r3_i_3_n_0,device_temp_sync_r4_neq_r3_i_4_n_0,device_temp_sync_r4_neq_r3_i_5_n_0}));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[0]),
        .Q(device_temp_sync_r4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[10] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[10]),
        .Q(device_temp_sync_r4[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[11] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[11]),
        .Q(device_temp_sync_r4[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[1]),
        .Q(device_temp_sync_r4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[2]),
        .Q(device_temp_sync_r4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[3]),
        .Q(device_temp_sync_r4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[4] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[4]),
        .Q(device_temp_sync_r4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[5] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[5]),
        .Q(device_temp_sync_r4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[6] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[6]),
        .Q(device_temp_sync_r4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[7] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[7]),
        .Q(device_temp_sync_r4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[8] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[8]),
        .Q(device_temp_sync_r4[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[9] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[9]),
        .Q(device_temp_sync_r4[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[0]),
        .Q(device_temp_sync_r5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[10] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[10]),
        .Q(device_temp_sync_r5[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[11] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[11]),
        .Q(device_temp_sync_r5[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[1]),
        .Q(device_temp_sync_r5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[2]),
        .Q(device_temp_sync_r5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[3]),
        .Q(device_temp_sync_r5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[4] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[4]),
        .Q(device_temp_sync_r5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[5] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[5]),
        .Q(device_temp_sync_r5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[6] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[6]),
        .Q(device_temp_sync_r5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[7] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[7]),
        .Q(device_temp_sync_r5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[8] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[8]),
        .Q(device_temp_sync_r5[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[9] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[9]),
        .Q(device_temp_sync_r5[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_cntr[0]_i_1 
       (.I0(sync_cntr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_cntr[1]_i_1 
       (.I0(sync_cntr_reg[0]),
        .I1(sync_cntr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sync_cntr[2]_i_1 
       (.I0(sync_cntr_reg[1]),
        .I1(sync_cntr_reg[0]),
        .I2(sync_cntr_reg[2]),
        .O(\sync_cntr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_cntr[3]_i_1 
       (.I0(in0),
        .I1(device_temp_sync_r4_neq_r3),
        .O(sync_cntr0__4));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sync_cntr[3]_i_2 
       (.I0(sync_cntr_reg[2]),
        .I1(sync_cntr_reg[3]),
        .I2(sync_cntr_reg[0]),
        .I3(sync_cntr_reg[1]),
        .O(\sync_cntr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sync_cntr[3]_i_3 
       (.I0(sync_cntr_reg[0]),
        .I1(sync_cntr_reg[1]),
        .I2(sync_cntr_reg[2]),
        .I3(sync_cntr_reg[3]),
        .O(p_0_in__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sync_cntr_reg[0]),
        .R(sync_cntr0__4));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sync_cntr_reg[1]),
        .R(sync_cntr0__4));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(\sync_cntr[2]_i_1_n_0 ),
        .Q(sync_cntr_reg[2]),
        .R(sync_cntr0__4));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sync_cntr_reg[3]),
        .R(sync_cntr0__4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  XADC #(
    .INIT_40(16'h1000),
    .INIT_41(16'h2FFF),
    .INIT_42(16'h0800),
    .INIT_43(16'h0000),
    .INIT_44(16'h0000),
    .INIT_45(16'h0000),
    .INIT_46(16'h0000),
    .INIT_47(16'h0000),
    .INIT_48(16'h0101),
    .INIT_49(16'h0000),
    .INIT_4A(16'h0100),
    .INIT_4B(16'h0000),
    .INIT_4C(16'h0000),
    .INIT_4D(16'h0000),
    .INIT_4E(16'h0000),
    .INIT_4F(16'h0000),
    .INIT_50(16'hB5ED),
    .INIT_51(16'h57E4),
    .INIT_52(16'hA147),
    .INIT_53(16'hCA33),
    .INIT_54(16'hA93A),
    .INIT_55(16'h52C6),
    .INIT_56(16'h9555),
    .INIT_57(16'hAE4E),
    .INIT_58(16'h5999),
    .INIT_59(16'h0000),
    .INIT_5A(16'h0000),
    .INIT_5B(16'h0000),
    .INIT_5C(16'h5111),
    .INIT_5D(16'h0000),
    .INIT_5E(16'h0000),
    .INIT_5F(16'h0000),
    .IS_CONVSTCLK_INVERTED(1'b0),
    .IS_DCLK_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SIM_MONITOR_FILE("design.txt")) 
    \xadc_supplied_temperature.XADC_inst 
       (.ALM(\NLW_xadc_supplied_temperature.XADC_inst_ALM_UNCONNECTED [7:0]),
        .BUSY(\NLW_xadc_supplied_temperature.XADC_inst_BUSY_UNCONNECTED ),
        .CHANNEL(\NLW_xadc_supplied_temperature.XADC_inst_CHANNEL_UNCONNECTED [4:0]),
        .CONVST(1'b0),
        .CONVSTCLK(1'b0),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(clk_ref_i),
        .DEN(\xadc_supplied_temperature.xadc_den ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\xadc_supplied_temperature.xadc_do ),
        .DRDY(\xadc_supplied_temperature.xadc_drdy ),
        .DWE(1'b0),
        .EOC(\NLW_xadc_supplied_temperature.XADC_inst_EOC_UNCONNECTED ),
        .EOS(\NLW_xadc_supplied_temperature.XADC_inst_EOS_UNCONNECTED ),
        .JTAGBUSY(\NLW_xadc_supplied_temperature.XADC_inst_JTAGBUSY_UNCONNECTED ),
        .JTAGLOCKED(\NLW_xadc_supplied_temperature.XADC_inst_JTAGLOCKED_UNCONNECTED ),
        .JTAGMODIFIED(\NLW_xadc_supplied_temperature.XADC_inst_JTAGMODIFIED_UNCONNECTED ),
        .MUXADDR(\NLW_xadc_supplied_temperature.XADC_inst_MUXADDR_UNCONNECTED [4:0]),
        .OT(\NLW_xadc_supplied_temperature.XADC_inst_OT_UNCONNECTED ),
        .RESET(1'b0),
        .VAUXN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .VAUXP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .VN(1'b0),
        .VP(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \xadc_supplied_temperature.rst_r1_reg 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(in0),
        .Q(\xadc_supplied_temperature.rst_r1 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \xadc_supplied_temperature.rst_r2_reg 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.rst_r1 ),
        .Q(\xadc_supplied_temperature.rst_r2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xadc_supplied_temperature.sample_en_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [10]),
        .I1(\xadc_supplied_temperature.sample_en_i_2_n_0 ),
        .I2(\xadc_supplied_temperature.sample_timer_reg [6]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [8]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [7]),
        .I5(\xadc_supplied_temperature.sample_timer_reg [9]),
        .O(\xadc_supplied_temperature.sample_en_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \xadc_supplied_temperature.sample_en_i_2 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [1]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [2]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [3]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [5]),
        .I5(\xadc_supplied_temperature.sample_timer_reg [4]),
        .O(\xadc_supplied_temperature.sample_en_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_en_reg 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.sample_en_i_1_n_0 ),
        .Q(\xadc_supplied_temperature.sample_en ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xadc_supplied_temperature.sample_timer[0]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [0]),
        .O(p_0_in__0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \xadc_supplied_temperature.sample_timer[10]_i_1 
       (.I0(\xadc_supplied_temperature.rst_r2 ),
        .I1(\xadc_supplied_temperature.xadc_den ),
        .O(\xadc_supplied_temperature.sample_timer0__20 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \xadc_supplied_temperature.sample_timer[10]_i_2 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [8]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [6]),
        .I2(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I3(\xadc_supplied_temperature.sample_timer_reg [7]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [9]),
        .I5(\xadc_supplied_temperature.sample_timer_reg [10]),
        .O(p_0_in__0[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xadc_supplied_temperature.sample_timer[10]_i_3 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [5]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [3]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [1]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [2]),
        .I5(\xadc_supplied_temperature.sample_timer_reg [4]),
        .O(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xadc_supplied_temperature.sample_timer[1]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \xadc_supplied_temperature.sample_timer[2]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [1]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \xadc_supplied_temperature.sample_timer[3]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [1]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [2]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \xadc_supplied_temperature.sample_timer[4]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [2]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [1]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [3]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \xadc_supplied_temperature.sample_timer[5]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [3]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [1]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [2]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [4]),
        .I5(\xadc_supplied_temperature.sample_timer_reg [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xadc_supplied_temperature.sample_timer[6]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I1(\xadc_supplied_temperature.sample_timer_reg [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \xadc_supplied_temperature.sample_timer[7]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I1(\xadc_supplied_temperature.sample_timer_reg [6]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \xadc_supplied_temperature.sample_timer[8]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [6]),
        .I1(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I2(\xadc_supplied_temperature.sample_timer_reg [7]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [8]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \xadc_supplied_temperature.sample_timer[9]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [7]),
        .I1(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I2(\xadc_supplied_temperature.sample_timer_reg [6]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [8]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [9]),
        .O(p_0_in__0[9]));
  LUT4 #(
    .INIT(16'h000E)) 
    \xadc_supplied_temperature.sample_timer_clr_i_1 
       (.I0(\xadc_supplied_temperature.xadc_den ),
        .I1(\xadc_supplied_temperature.sample_timer_clr ),
        .I2(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ),
        .I3(\xadc_supplied_temperature.rst_r2 ),
        .O(\xadc_supplied_temperature.sample_timer_clr_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_clr_reg 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.sample_timer_clr_i_1_n_0 ),
        .Q(\xadc_supplied_temperature.xadc_den ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000FE)) 
    \xadc_supplied_temperature.sample_timer_en_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_en ),
        .I1(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ),
        .I2(\xadc_supplied_temperature.temperature ),
        .I3(\xadc_supplied_temperature.sample_timer_clr ),
        .I4(\xadc_supplied_temperature.rst_r2 ),
        .O(\xadc_supplied_temperature.sample_timer_en_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_en_reg 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.sample_timer_en_i_1_n_0 ),
        .Q(\xadc_supplied_temperature.sample_timer_en ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[0] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[0]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [0]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[10] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[10]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [10]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[1] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[1]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [1]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[2] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[2]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [2]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[3] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[3]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [3]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[4] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[4]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [4]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[5] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[5]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [5]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[6] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[6]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [6]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[7] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[7]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [7]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[8] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[8]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [8]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[9] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[9]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [9]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[0] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[0]),
        .Q(device_temp_lcl[0]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[10] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[10]),
        .Q(device_temp_lcl[10]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[11] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[11]),
        .Q(device_temp_lcl[11]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[1] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[1]),
        .Q(device_temp_lcl[1]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[2] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[2]),
        .Q(device_temp_lcl[2]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[3] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[3]),
        .Q(device_temp_lcl[3]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[4] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[4]),
        .Q(device_temp_lcl[4]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[5] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[5]),
        .Q(device_temp_lcl[5]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[6] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[6]),
        .Q(device_temp_lcl[6]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[7] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[7]),
        .Q(device_temp_lcl[7]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[8] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[8]),
        .Q(device_temp_lcl[8]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[9] 
       (.C(clk_ref_i),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[9]),
        .Q(device_temp_lcl[9]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[10] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [10]),
        .Q(p_0_in[6]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[11] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [11]),
        .Q(p_0_in[7]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[12] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [12]),
        .Q(p_0_in[8]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[13] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [13]),
        .Q(p_0_in[9]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[14] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [14]),
        .Q(p_0_in[10]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[15] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [15]),
        .Q(p_0_in[11]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[4] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [4]),
        .Q(p_0_in[0]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[5] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [5]),
        .Q(p_0_in[1]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[6] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [6]),
        .Q(p_0_in[2]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[7] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [7]),
        .Q(p_0_in[3]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[8] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [8]),
        .Q(p_0_in[4]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[9] 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [9]),
        .Q(p_0_in[5]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_drdy_r_reg 
       (.C(clk_ref_i),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_drdy ),
        .Q(\xadc_supplied_temperature.xadc_drdy_r ),
        .R(\xadc_supplied_temperature.rst_r2 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ui_cmd" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ui_cmd
   (E,
    app_en_r2_reg_0,
    \app_cmd_r2_reg[0]_0 ,
    S,
    \app_addr_r2_reg[22]_0 ,
    \app_addr_r2_reg[22]_1 ,
    \app_addr_r2_reg[22]_2 ,
    \app_addr_r2_reg[22]_3 ,
    \app_addr_r2_reg[22]_4 ,
    \app_addr_r2_reg[22]_5 ,
    \app_addr_r2_reg[22]_6 ,
    req_wr_r_lcl0,
    \req_bank_r_lcl_reg[1] ,
    \app_addr_r1_reg[25]_0 ,
    \app_addr_r2_reg[24]_0 ,
    \req_row_r_lcl_reg[6] ,
    row,
    accept_req,
    was_wr0,
    \wr_req_counter.wr_req_cnt_r_reg[0] ,
    wr_accepted,
    \pointer_ram.rams[1].RAM32M0 ,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[0] ,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[1] ,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ,
    \app_addr_r1_reg[9]_0 ,
    \req_bank_r_lcl_reg[0] ,
    \app_addr_r2_reg[24]_1 ,
    \req_row_r_lcl_reg[6]_0 ,
    \req_bank_r_lcl_reg[0]_0 ,
    \req_bank_r_lcl_reg[0]_1 ,
    \req_bank_r_lcl_reg[1]_0 ,
    \req_row_r_lcl_reg[10] ,
    \req_bank_r_lcl_reg[0]_2 ,
    app_rdy_r_reg_0,
    app_en_r2_reg_1,
    app_en_r2_reg_2,
    app_en,
    rnw,
    periodic_rd_r,
    periodic_rd_cntr_r,
    periodic_rd_ack_r,
    row_hit_r_reg,
    rb_hit_busy_r_reg,
    req_bank_r,
    rb_hit_busy_r_reg_0,
    \q_entry_r_reg[1] ,
    \wr_req_counter.wr_req_cnt_r ,
    p_0_in,
    wr_data_buf_addr,
    \strict_mode.rd_data_buf_addr_r_lcl ,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    rb_hit_busy_r_reg_4,
    rb_hit_busy_r_reg_5,
    row_hit_ns_carry,
    rb_hit_busy_r_reg_6,
    \app_addr_r1_reg[3]_0 ,
    D);
  output [0:0]E;
  output app_en_r2_reg_0;
  output \app_cmd_r2_reg[0]_0 ;
  output [0:0]S;
  output [0:0]\app_addr_r2_reg[22]_0 ;
  output [0:0]\app_addr_r2_reg[22]_1 ;
  output [0:0]\app_addr_r2_reg[22]_2 ;
  output [0:0]\app_addr_r2_reg[22]_3 ;
  output [0:0]\app_addr_r2_reg[22]_4 ;
  output [0:0]\app_addr_r2_reg[22]_5 ;
  output [0:0]\app_addr_r2_reg[22]_6 ;
  output req_wr_r_lcl0;
  output \req_bank_r_lcl_reg[1] ;
  output [2:0]\app_addr_r1_reg[25]_0 ;
  output \app_addr_r2_reg[24]_0 ;
  output [2:0]\req_row_r_lcl_reg[6] ;
  output [12:0]row;
  output accept_req;
  output was_wr0;
  output \wr_req_counter.wr_req_cnt_r_reg[0] ;
  output wr_accepted;
  output [3:0]\pointer_ram.rams[1].RAM32M0 ;
  output \strict_mode.rd_data_buf_addr_r_lcl_reg[0] ;
  output \strict_mode.rd_data_buf_addr_r_lcl_reg[1] ;
  output \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  output \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ;
  output [6:0]\app_addr_r1_reg[9]_0 ;
  output \req_bank_r_lcl_reg[0] ;
  output \app_addr_r2_reg[24]_1 ;
  output [2:0]\req_row_r_lcl_reg[6]_0 ;
  output \req_bank_r_lcl_reg[0]_0 ;
  output \req_bank_r_lcl_reg[0]_1 ;
  output \req_bank_r_lcl_reg[1]_0 ;
  output [0:0]\req_row_r_lcl_reg[10] ;
  output \req_bank_r_lcl_reg[0]_2 ;
  input app_rdy_r_reg_0;
  input app_en_r2_reg_1;
  input app_en_r2_reg_2;
  input app_en;
  input rnw;
  input periodic_rd_r;
  input periodic_rd_cntr_r;
  input periodic_rd_ack_r;
  input [27:0]row_hit_r_reg;
  input rb_hit_busy_r_reg;
  input [23:0]req_bank_r;
  input rb_hit_busy_r_reg_0;
  input \q_entry_r_reg[1] ;
  input [0:0]\wr_req_counter.wr_req_cnt_r ;
  input [0:0]p_0_in;
  input [3:0]wr_data_buf_addr;
  input [3:0]\strict_mode.rd_data_buf_addr_r_lcl ;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input rb_hit_busy_r_reg_3;
  input rb_hit_busy_r_reg_4;
  input rb_hit_busy_r_reg_5;
  input [0:0]row_hit_ns_carry;
  input rb_hit_busy_r_reg_6;
  input [0:0]\app_addr_r1_reg[3]_0 ;
  input [22:0]D;

  wire [22:0]D;
  wire [0:0]E;
  wire [0:0]S;
  wire accept_req;
  wire [2:0]\app_addr_r1_reg[25]_0 ;
  wire [0:0]\app_addr_r1_reg[3]_0 ;
  wire [6:0]\app_addr_r1_reg[9]_0 ;
  wire \app_addr_r1_reg_n_0_[10] ;
  wire \app_addr_r1_reg_n_0_[11] ;
  wire \app_addr_r1_reg_n_0_[12] ;
  wire \app_addr_r1_reg_n_0_[13] ;
  wire \app_addr_r1_reg_n_0_[14] ;
  wire \app_addr_r1_reg_n_0_[15] ;
  wire \app_addr_r1_reg_n_0_[16] ;
  wire \app_addr_r1_reg_n_0_[17] ;
  wire \app_addr_r1_reg_n_0_[18] ;
  wire \app_addr_r1_reg_n_0_[19] ;
  wire \app_addr_r1_reg_n_0_[20] ;
  wire \app_addr_r1_reg_n_0_[21] ;
  wire \app_addr_r1_reg_n_0_[22] ;
  wire \app_addr_r1_reg_n_0_[3] ;
  wire \app_addr_r1_reg_n_0_[4] ;
  wire \app_addr_r1_reg_n_0_[5] ;
  wire \app_addr_r1_reg_n_0_[6] ;
  wire \app_addr_r1_reg_n_0_[7] ;
  wire \app_addr_r1_reg_n_0_[8] ;
  wire \app_addr_r1_reg_n_0_[9] ;
  wire [0:0]\app_addr_r2_reg[22]_0 ;
  wire [0:0]\app_addr_r2_reg[22]_1 ;
  wire [0:0]\app_addr_r2_reg[22]_2 ;
  wire [0:0]\app_addr_r2_reg[22]_3 ;
  wire [0:0]\app_addr_r2_reg[22]_4 ;
  wire [0:0]\app_addr_r2_reg[22]_5 ;
  wire [0:0]\app_addr_r2_reg[22]_6 ;
  wire \app_addr_r2_reg[24]_0 ;
  wire \app_addr_r2_reg[24]_1 ;
  wire \app_addr_r2_reg_n_0_[10] ;
  wire \app_addr_r2_reg_n_0_[11] ;
  wire \app_addr_r2_reg_n_0_[12] ;
  wire \app_addr_r2_reg_n_0_[13] ;
  wire \app_addr_r2_reg_n_0_[14] ;
  wire \app_addr_r2_reg_n_0_[15] ;
  wire \app_addr_r2_reg_n_0_[16] ;
  wire \app_addr_r2_reg_n_0_[17] ;
  wire \app_addr_r2_reg_n_0_[18] ;
  wire \app_addr_r2_reg_n_0_[19] ;
  wire \app_addr_r2_reg_n_0_[20] ;
  wire \app_addr_r2_reg_n_0_[21] ;
  wire \app_addr_r2_reg_n_0_[22] ;
  wire \app_addr_r2_reg_n_0_[3] ;
  wire \app_addr_r2_reg_n_0_[4] ;
  wire \app_addr_r2_reg_n_0_[5] ;
  wire \app_addr_r2_reg_n_0_[6] ;
  wire \app_addr_r2_reg_n_0_[7] ;
  wire \app_addr_r2_reg_n_0_[8] ;
  wire \app_addr_r2_reg_n_0_[9] ;
  wire [0:0]app_cmd_r1;
  wire \app_cmd_r1[0]_i_1_n_0 ;
  wire [1:0]app_cmd_r2;
  wire \app_cmd_r2[0]_i_1_n_0 ;
  wire \app_cmd_r2[1]_i_1_n_0 ;
  wire \app_cmd_r2_reg[0]_0 ;
  wire app_en;
  wire app_en_r1;
  wire app_en_r2_reg_0;
  wire app_en_r2_reg_1;
  wire app_en_r2_reg_2;
  wire app_rdy_r_reg_0;
  wire [0:0]p_0_in;
  wire [2:0]p_0_in_0;
  wire [2:0]p_1_in;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire [3:0]\pointer_ram.rams[1].RAM32M0 ;
  wire \q_entry_r_reg[1] ;
  wire rb_hit_busy_r_i_2__0_n_0;
  wire rb_hit_busy_r_i_2__1_n_0;
  wire rb_hit_busy_r_i_2__2_n_0;
  wire rb_hit_busy_r_i_2__3_n_0;
  wire rb_hit_busy_r_i_2__4_n_0;
  wire rb_hit_busy_r_i_2__5_n_0;
  wire rb_hit_busy_r_i_2__6_n_0;
  wire rb_hit_busy_r_i_2_n_0;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire [23:0]req_bank_r;
  wire \req_bank_r_lcl_reg[0] ;
  wire \req_bank_r_lcl_reg[0]_0 ;
  wire \req_bank_r_lcl_reg[0]_1 ;
  wire \req_bank_r_lcl_reg[0]_2 ;
  wire \req_bank_r_lcl_reg[1] ;
  wire \req_bank_r_lcl_reg[1]_0 ;
  wire [0:0]\req_row_r_lcl_reg[10] ;
  wire [2:0]\req_row_r_lcl_reg[6] ;
  wire [2:0]\req_row_r_lcl_reg[6]_0 ;
  wire req_wr_r_lcl0;
  wire rnw;
  wire [12:0]row;
  wire [0:0]row_hit_ns_carry;
  wire [27:0]row_hit_r_reg;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[0] ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[1] ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  wire was_wr0;
  wire wr_accepted;
  wire [3:0]wr_data_buf_addr;
  wire [0:0]\wr_req_counter.wr_req_cnt_r ;
  wire \wr_req_counter.wr_req_cnt_r_reg[0] ;
  wire write__0;

  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[10] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[7]),
        .Q(\app_addr_r1_reg_n_0_[10] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[11] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[8]),
        .Q(\app_addr_r1_reg_n_0_[11] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[12] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[9]),
        .Q(\app_addr_r1_reg_n_0_[12] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[13] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[10]),
        .Q(\app_addr_r1_reg_n_0_[13] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[14] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[11]),
        .Q(\app_addr_r1_reg_n_0_[14] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[15] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[12]),
        .Q(\app_addr_r1_reg_n_0_[15] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[16] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[13]),
        .Q(\app_addr_r1_reg_n_0_[16] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[17] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[14]),
        .Q(\app_addr_r1_reg_n_0_[17] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[18] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[15]),
        .Q(\app_addr_r1_reg_n_0_[18] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[19] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[16]),
        .Q(\app_addr_r1_reg_n_0_[19] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[20] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[17]),
        .Q(\app_addr_r1_reg_n_0_[20] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[21] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[18]),
        .Q(\app_addr_r1_reg_n_0_[21] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[22] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[19]),
        .Q(\app_addr_r1_reg_n_0_[22] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[23] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[20]),
        .Q(p_1_in[0]),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[24] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[21]),
        .Q(p_1_in[1]),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[25] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[22]),
        .Q(p_1_in[2]),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[3] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[0]),
        .Q(\app_addr_r1_reg_n_0_[3] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[4] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[1]),
        .Q(\app_addr_r1_reg_n_0_[4] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[5] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[2]),
        .Q(\app_addr_r1_reg_n_0_[5] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[6] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[3]),
        .Q(\app_addr_r1_reg_n_0_[6] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[7] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[4]),
        .Q(\app_addr_r1_reg_n_0_[7] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[8] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[5]),
        .Q(\app_addr_r1_reg_n_0_[8] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[9] 
       (.C(app_en_r2_reg_1),
        .CE(\app_addr_r1_reg[3]_0 ),
        .D(D[6]),
        .Q(\app_addr_r1_reg_n_0_[9] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[10] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[10] ),
        .Q(\app_addr_r2_reg_n_0_[10] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[11] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[11] ),
        .Q(\app_addr_r2_reg_n_0_[11] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[12] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[12] ),
        .Q(\app_addr_r2_reg_n_0_[12] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[13] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[13] ),
        .Q(\app_addr_r2_reg_n_0_[13] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[14] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[14] ),
        .Q(\app_addr_r2_reg_n_0_[14] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[15] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[15] ),
        .Q(\app_addr_r2_reg_n_0_[15] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[16] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[16] ),
        .Q(\app_addr_r2_reg_n_0_[16] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[17] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[17] ),
        .Q(\app_addr_r2_reg_n_0_[17] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[18] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[18] ),
        .Q(\app_addr_r2_reg_n_0_[18] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[19] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[19] ),
        .Q(\app_addr_r2_reg_n_0_[19] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[20] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[20] ),
        .Q(\app_addr_r2_reg_n_0_[20] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[21] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[21] ),
        .Q(\app_addr_r2_reg_n_0_[21] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[22] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[22] ),
        .Q(\app_addr_r2_reg_n_0_[22] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[23] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(p_1_in[0]),
        .Q(p_0_in_0[0]),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[24] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(p_1_in[1]),
        .Q(p_0_in_0[1]),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[25] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(p_1_in[2]),
        .Q(p_0_in_0[2]),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[3] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[3] ),
        .Q(\app_addr_r2_reg_n_0_[3] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[4] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[4] ),
        .Q(\app_addr_r2_reg_n_0_[4] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[5] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[5] ),
        .Q(\app_addr_r2_reg_n_0_[5] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[6] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[6] ),
        .Q(\app_addr_r2_reg_n_0_[6] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[7] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[7] ),
        .Q(\app_addr_r2_reg_n_0_[7] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[8] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[8] ),
        .Q(\app_addr_r2_reg_n_0_[8] ),
        .R(app_en_r2_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[9] 
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[9] ),
        .Q(\app_addr_r2_reg_n_0_[9] ),
        .R(app_en_r2_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_cmd_r1[0]_i_1 
       (.I0(rnw),
        .I1(E),
        .I2(app_cmd_r1),
        .O(\app_cmd_r1[0]_i_1_n_0 ));
  FDRE \app_cmd_r1_reg[0] 
       (.C(app_en_r2_reg_1),
        .CE(1'b1),
        .D(\app_cmd_r1[0]_i_1_n_0 ),
        .Q(app_cmd_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_cmd_r2[0]_i_1 
       (.I0(app_cmd_r1),
        .I1(E),
        .I2(app_cmd_r2[0]),
        .O(\app_cmd_r2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \app_cmd_r2[1]_i_1 
       (.I0(app_cmd_r2[1]),
        .I1(E),
        .O(\app_cmd_r2[1]_i_1_n_0 ));
  FDRE \app_cmd_r2_reg[0] 
       (.C(app_en_r2_reg_1),
        .CE(1'b1),
        .D(\app_cmd_r2[0]_i_1_n_0 ),
        .Q(app_cmd_r2[0]),
        .R(1'b0));
  FDRE \app_cmd_r2_reg[1] 
       (.C(app_en_r2_reg_1),
        .CE(1'b1),
        .D(\app_cmd_r2[1]_i_1_n_0 ),
        .Q(app_cmd_r2[1]),
        .R(1'b0));
  FDRE app_en_r1_reg
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(app_en),
        .Q(app_en_r1),
        .R(app_en_r2_reg_2));
  FDRE app_en_r2_reg
       (.C(app_en_r2_reg_1),
        .CE(E),
        .D(app_en_r1),
        .Q(app_en_r2_reg_0),
        .R(app_en_r2_reg_2));
  (* syn_maxfan = "10" *) 
  FDRE #(
    .INIT(1'b0)) 
    app_rdy_r_reg
       (.C(app_en_r2_reg_1),
        .CE(1'b1),
        .D(app_rdy_r_reg_0),
        .Q(E),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1 
       (.I0(E),
        .I1(app_en_r2_reg_0),
        .I2(app_cmd_r2[0]),
        .I3(app_cmd_r2[1]),
        .O(wr_accepted));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \q_entry_r[1]_i_4__2 
       (.I0(app_en_r2_reg_0),
        .I1(E),
        .I2(\q_entry_r_reg[1] ),
        .I3(periodic_rd_ack_r),
        .O(accept_req));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    rb_hit_busy_r_i_1
       (.I0(rb_hit_busy_r_reg),
        .I1(req_bank_r[1]),
        .I2(p_0_in_0[1]),
        .I3(E),
        .I4(p_1_in[1]),
        .I5(rb_hit_busy_r_i_2_n_0),
        .O(\req_bank_r_lcl_reg[1] ));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    rb_hit_busy_r_i_1__0
       (.I0(rb_hit_busy_r_reg_1),
        .I1(rb_hit_busy_r_i_2__0_n_0),
        .I2(req_bank_r[3]),
        .I3(p_0_in_0[0]),
        .I4(E),
        .I5(p_1_in[0]),
        .O(\req_bank_r_lcl_reg[0] ));
  LUT6 #(
    .INIT(64'h2220002000022202)) 
    rb_hit_busy_r_i_1__1
       (.I0(rb_hit_busy_r_reg_2),
        .I1(rb_hit_busy_r_i_2__1_n_0),
        .I2(p_0_in_0[1]),
        .I3(E),
        .I4(p_1_in[1]),
        .I5(req_bank_r[7]),
        .O(\app_addr_r2_reg[24]_1 ));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    rb_hit_busy_r_i_1__2
       (.I0(rb_hit_busy_r_reg_3),
        .I1(rb_hit_busy_r_i_2__2_n_0),
        .I2(req_bank_r[9]),
        .I3(p_0_in_0[0]),
        .I4(E),
        .I5(p_1_in[0]),
        .O(\req_bank_r_lcl_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    rb_hit_busy_r_i_1__3
       (.I0(rb_hit_busy_r_reg_4),
        .I1(rb_hit_busy_r_i_2__3_n_0),
        .I2(req_bank_r[12]),
        .I3(p_0_in_0[0]),
        .I4(E),
        .I5(p_1_in[0]),
        .O(\req_bank_r_lcl_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    rb_hit_busy_r_i_1__4
       (.I0(rb_hit_busy_r_reg_5),
        .I1(req_bank_r[16]),
        .I2(p_0_in_0[1]),
        .I3(E),
        .I4(p_1_in[1]),
        .I5(rb_hit_busy_r_i_2__4_n_0),
        .O(\req_bank_r_lcl_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    rb_hit_busy_r_i_1__5
       (.I0(rb_hit_busy_r_reg_6),
        .I1(rb_hit_busy_r_i_2__5_n_0),
        .I2(req_bank_r[18]),
        .I3(p_0_in_0[0]),
        .I4(E),
        .I5(p_1_in[0]),
        .O(\req_bank_r_lcl_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h2220002000022202)) 
    rb_hit_busy_r_i_1__6
       (.I0(rb_hit_busy_r_reg_0),
        .I1(rb_hit_busy_r_i_2__6_n_0),
        .I2(p_0_in_0[1]),
        .I3(E),
        .I4(p_1_in[1]),
        .I5(req_bank_r[22]),
        .O(\app_addr_r2_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(req_bank_r[2]),
        .I4(\app_addr_r1_reg[25]_0 [0]),
        .I5(req_bank_r[0]),
        .O(rb_hit_busy_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__0
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(req_bank_r[5]),
        .I4(\app_addr_r1_reg[25]_0 [1]),
        .I5(req_bank_r[4]),
        .O(rb_hit_busy_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h656AFFFFFFFF656A)) 
    rb_hit_busy_r_i_2__1
       (.I0(req_bank_r[6]),
        .I1(p_1_in[0]),
        .I2(E),
        .I3(p_0_in_0[0]),
        .I4(req_bank_r[8]),
        .I5(\app_addr_r1_reg[25]_0 [2]),
        .O(rb_hit_busy_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__2
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(req_bank_r[11]),
        .I4(\app_addr_r1_reg[25]_0 [1]),
        .I5(req_bank_r[10]),
        .O(rb_hit_busy_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__3
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(req_bank_r[14]),
        .I4(\app_addr_r1_reg[25]_0 [1]),
        .I5(req_bank_r[13]),
        .O(rb_hit_busy_r_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__4
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(req_bank_r[17]),
        .I4(\app_addr_r1_reg[25]_0 [0]),
        .I5(req_bank_r[15]),
        .O(rb_hit_busy_r_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__5
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(req_bank_r[20]),
        .I4(\app_addr_r1_reg[25]_0 [1]),
        .I5(req_bank_r[19]),
        .O(rb_hit_busy_r_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h656AFFFFFFFF656A)) 
    rb_hit_busy_r_i_2__6
       (.I0(req_bank_r[21]),
        .I1(p_1_in[0]),
        .I2(E),
        .I3(p_0_in_0[0]),
        .I4(req_bank_r[23]),
        .I5(\app_addr_r1_reg[25]_0 [2]),
        .O(rb_hit_busy_r_i_2__6_n_0));
  LUT6 #(
    .INIT(64'hE2E2FFE2FFE2FFE2)) 
    rd_wr_r_lcl_i_2
       (.I0(app_cmd_r2[0]),
        .I1(E),
        .I2(app_cmd_r1),
        .I3(periodic_rd_r),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_ack_r),
        .O(\app_cmd_r2_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .O(\app_addr_r1_reg[25]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[1]_i_1 
       (.I0(p_1_in[1]),
        .I1(E),
        .I2(p_0_in_0[1]),
        .O(\app_addr_r1_reg[25]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .O(\app_addr_r1_reg[25]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \req_col_r[3]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[3] ),
        .I1(\app_addr_r2_reg_n_0_[3] ),
        .I2(E),
        .O(\app_addr_r1_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \req_col_r[4]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[4] ),
        .I1(\app_addr_r2_reg_n_0_[4] ),
        .I2(E),
        .O(\app_addr_r1_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \req_col_r[5]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[5] ),
        .I1(\app_addr_r2_reg_n_0_[5] ),
        .I2(E),
        .O(\app_addr_r1_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \req_col_r[6]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[6] ),
        .I1(\app_addr_r2_reg_n_0_[6] ),
        .I2(E),
        .O(\app_addr_r1_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \req_col_r[7]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[7] ),
        .I1(\app_addr_r2_reg_n_0_[7] ),
        .I2(E),
        .O(\app_addr_r1_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \req_col_r[8]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[8] ),
        .I1(\app_addr_r2_reg_n_0_[8] ),
        .I2(E),
        .O(\app_addr_r1_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \req_col_r[9]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[9] ),
        .I1(\app_addr_r2_reg_n_0_[9] ),
        .I2(E),
        .O(\app_addr_r1_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT5 #(
    .INIT(32'h8282BE82)) 
    \req_data_buf_addr_r[0]_i_1 
       (.I0(wr_data_buf_addr[0]),
        .I1(app_cmd_r2[1]),
        .I2(app_cmd_r2[0]),
        .I3(\strict_mode.rd_data_buf_addr_r_lcl_reg[0] ),
        .I4(app_en_r2_reg_2),
        .O(\pointer_ram.rams[1].RAM32M0 [0]));
  LUT5 #(
    .INIT(32'h8282BE82)) 
    \req_data_buf_addr_r[1]_i_1 
       (.I0(wr_data_buf_addr[1]),
        .I1(app_cmd_r2[1]),
        .I2(app_cmd_r2[0]),
        .I3(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ),
        .I4(app_en_r2_reg_2),
        .O(\pointer_ram.rams[1].RAM32M0 [1]));
  LUT6 #(
    .INIT(64'h8282828282BEBE82)) 
    \req_data_buf_addr_r[2]_i_1 
       (.I0(wr_data_buf_addr[2]),
        .I1(app_cmd_r2[1]),
        .I2(app_cmd_r2[0]),
        .I3(\strict_mode.rd_data_buf_addr_r_lcl [2]),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl_reg[1] ),
        .I5(app_en_r2_reg_2),
        .O(\pointer_ram.rams[1].RAM32M0 [2]));
  LUT6 #(
    .INIT(64'h888888888BB8B8B8)) 
    \req_data_buf_addr_r[3]_i_1 
       (.I0(wr_data_buf_addr[3]),
        .I1(write__0),
        .I2(\strict_mode.rd_data_buf_addr_r_lcl [3]),
        .I3(\strict_mode.rd_data_buf_addr_r_lcl [2]),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl_reg[1] ),
        .I5(app_en_r2_reg_2),
        .O(\pointer_ram.rams[1].RAM32M0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \req_data_buf_addr_r[3]_i_2 
       (.I0(app_cmd_r2[1]),
        .I1(app_cmd_r2[0]),
        .O(write__0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \req_data_buf_addr_r[3]_i_3 
       (.I0(\strict_mode.rd_data_buf_addr_r_lcl [1]),
        .I1(\strict_mode.rd_data_buf_addr_r_lcl [0]),
        .I2(E),
        .I3(app_en_r2_reg_0),
        .I4(app_cmd_r2[1]),
        .I5(app_cmd_r2[0]),
        .O(\strict_mode.rd_data_buf_addr_r_lcl_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[0]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[10] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[10] ),
        .O(row[0]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[10]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[20] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[20] ),
        .O(row[10]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[11]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[21] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[21] ),
        .O(row[11]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[12]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[22] ),
        .O(row[12]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[1]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[11] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[11] ),
        .O(row[1]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[2]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[12] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[12] ),
        .O(row[2]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[3]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[13] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[13] ),
        .O(row[3]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[4]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[14] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[14] ),
        .O(row[4]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[5]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[15] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[15] ),
        .O(row[5]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[6]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[16] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[16] ),
        .O(row[6]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[7]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[17] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[17] ),
        .O(row[7]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[8]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[18] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[18] ),
        .O(row[8]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[9]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[19] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[19] ),
        .O(row[9]));
  LUT6 #(
    .INIT(64'h44040404FFFFFFFF)) 
    req_wr_r_lcl_i_1
       (.I0(E),
        .I1(app_cmd_r2[1]),
        .I2(periodic_rd_r),
        .I3(periodic_rd_cntr_r),
        .I4(periodic_rd_ack_r),
        .I5(\app_cmd_r2_reg[0]_0 ),
        .O(req_wr_r_lcl0));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1
       (.I0(\app_addr_r2_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[22] ),
        .I3(row_hit_r_reg[0]),
        .O(S));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__0
       (.I0(\app_addr_r2_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[22] ),
        .I3(row_hit_r_reg[27]),
        .O(\app_addr_r2_reg[22]_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__1
       (.I0(\app_addr_r2_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[22] ),
        .I3(row_hit_r_reg[17]),
        .O(\app_addr_r2_reg[22]_1 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__2
       (.I0(\app_addr_r2_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[22] ),
        .I3(row_hit_r_reg[16]),
        .O(\app_addr_r2_reg[22]_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__3
       (.I0(\app_addr_r2_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[22] ),
        .I3(row_hit_r_reg[13]),
        .O(\app_addr_r2_reg[22]_3 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__4
       (.I0(\app_addr_r2_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[22] ),
        .I3(row_hit_r_reg[12]),
        .O(\app_addr_r2_reg[22]_4 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__5
       (.I0(\app_addr_r2_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[22] ),
        .I3(row_hit_r_reg[11]),
        .O(\app_addr_r2_reg[22]_5 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__6
       (.I0(\app_addr_r2_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[22] ),
        .I3(row_hit_r_reg[1]),
        .O(\app_addr_r2_reg[22]_6 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__4
       (.I0(row[10]),
        .I1(row_hit_ns_carry),
        .I2(row[9]),
        .I3(row_hit_r_reg[14]),
        .I4(row[11]),
        .I5(row_hit_r_reg[15]),
        .O(\req_row_r_lcl_reg[10] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__1
       (.I0(row[6]),
        .I1(row_hit_r_reg[8]),
        .I2(row[7]),
        .I3(row_hit_r_reg[9]),
        .I4(row_hit_r_reg[10]),
        .I5(row[8]),
        .O(\req_row_r_lcl_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__6
       (.I0(row[6]),
        .I1(row_hit_r_reg[24]),
        .I2(row[7]),
        .I3(row_hit_r_reg[25]),
        .I4(row_hit_r_reg[26]),
        .I5(row[8]),
        .O(\req_row_r_lcl_reg[6] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__1
       (.I0(row[4]),
        .I1(row_hit_r_reg[6]),
        .I2(row[5]),
        .I3(row_hit_r_reg[7]),
        .I4(row_hit_r_reg[5]),
        .I5(row[3]),
        .O(\req_row_r_lcl_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__6
       (.I0(row[4]),
        .I1(row_hit_r_reg[22]),
        .I2(row[5]),
        .I3(row_hit_r_reg[23]),
        .I4(row_hit_r_reg[21]),
        .I5(row[3]),
        .O(\req_row_r_lcl_reg[6] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__1
       (.I0(row[1]),
        .I1(row_hit_r_reg[3]),
        .I2(row[2]),
        .I3(row_hit_r_reg[4]),
        .I4(row_hit_r_reg[2]),
        .I5(row[0]),
        .O(\req_row_r_lcl_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__6
       (.I0(row[1]),
        .I1(row_hit_r_reg[19]),
        .I2(row[2]),
        .I3(row_hit_r_reg[20]),
        .I4(row_hit_r_reg[18]),
        .I5(row[0]),
        .O(\req_row_r_lcl_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \strict_mode.rd_data_buf_addr_r_lcl[0]_i_1 
       (.I0(\strict_mode.rd_data_buf_addr_r_lcl [0]),
        .I1(app_cmd_r2[0]),
        .I2(app_cmd_r2[1]),
        .I3(app_en_r2_reg_0),
        .I4(E),
        .O(\strict_mode.rd_data_buf_addr_r_lcl_reg[0] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \strict_mode.rd_data_buf_addr_r_lcl[1]_i_1 
       (.I0(\strict_mode.rd_data_buf_addr_r_lcl [0]),
        .I1(E),
        .I2(app_en_r2_reg_0),
        .I3(app_cmd_r2[1]),
        .I4(app_cmd_r2[0]),
        .I5(\strict_mode.rd_data_buf_addr_r_lcl [1]),
        .O(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \strict_mode.rd_data_buf_addr_r_lcl[2]_i_1 
       (.I0(\strict_mode.rd_data_buf_addr_r_lcl_reg[1] ),
        .I1(\strict_mode.rd_data_buf_addr_r_lcl [2]),
        .O(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT5 #(
    .INIT(32'hB0BBB000)) 
    was_wr_i_1
       (.I0(periodic_rd_ack_r),
        .I1(periodic_rd_r),
        .I2(app_cmd_r1),
        .I3(E),
        .I4(app_cmd_r2[0]),
        .O(was_wr0));
  LUT6 #(
    .INIT(64'h955555956AAAAA6A)) 
    \wr_req_counter.wr_req_cnt_r[0]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r ),
        .I1(E),
        .I2(app_en_r2_reg_0),
        .I3(app_cmd_r2[0]),
        .I4(app_cmd_r2[1]),
        .I5(p_0_in),
        .O(\wr_req_counter.wr_req_cnt_r_reg[0] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ui_rd_data" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ui_rd_data
   (\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ,
    \strict_mode.rd_data_buf_addr_r_lcl ,
    ADDRD,
    \pointer_ram.pointer_wr_data ,
    \rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ,
    \rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 ,
    Q,
    ADDRA,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2]_0 ,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 ,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 );
  output \rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ;
  output [3:0]\strict_mode.rd_data_buf_addr_r_lcl ;
  output [3:0]ADDRD;
  output [3:0]\pointer_ram.pointer_wr_data ;
  input \rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ;
  input \rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ;
  input \strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 ;
  input [3:0]Q;
  input [3:0]ADDRA;
  input \strict_mode.rd_data_buf_addr_r_lcl_reg[2]_0 ;
  input \strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 ;
  input \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ;

  wire [3:0]ADDRA;
  wire [3:0]ADDRD;
  wire [3:0]Q;
  wire [4:0]p_0_in__2;
  wire [3:0]\pointer_ram.pointer_wr_data ;
  wire [3:0]ram_init_addr;
  wire \rd_buf_indx.ram_init_done_r_lcl_inv_i_1_n_0 ;
  wire \rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ;
  wire \rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ;
  wire \rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ;
  wire \rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0 ;
  wire [4:4]\rd_buf_indx.rd_buf_indx_r_reg ;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl ;
  wire \strict_mode.rd_data_buf_addr_r_lcl[3]_i_1_n_0 ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[2]_0 ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 ;

  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[0].RAM32M0_i_2 
       (.I0(ADDRA[1]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[1]),
        .O(\pointer_ram.pointer_wr_data [1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[0].RAM32M0_i_3 
       (.I0(ADDRA[0]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[0]),
        .O(\pointer_ram.pointer_wr_data [0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[0].RAM32M0_i_4 
       (.I0(Q[3]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[3]),
        .O(ADDRD[3]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[0].RAM32M0_i_5 
       (.I0(Q[2]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[2]),
        .O(ADDRD[2]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[0].RAM32M0_i_6 
       (.I0(Q[1]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[1]),
        .O(ADDRD[1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[0].RAM32M0_i_7 
       (.I0(Q[0]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[0]),
        .O(ADDRD[0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[1].RAM32M0_i_1 
       (.I0(ADDRA[3]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[3]),
        .O(\pointer_ram.pointer_wr_data [3]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[1].RAM32M0_i_2 
       (.I0(ADDRA[2]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[2]),
        .O(\pointer_ram.pointer_wr_data [2]));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \rd_buf_indx.ram_init_done_r_lcl_inv_i_1 
       (.I0(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I1(ram_init_addr[2]),
        .I2(\rd_buf_indx.rd_buf_indx_r_reg ),
        .I3(ram_init_addr[0]),
        .I4(ram_init_addr[1]),
        .I5(ram_init_addr[3]),
        .O(\rd_buf_indx.ram_init_done_r_lcl_inv_i_1_n_0 ));
  (* inverted = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDSE \rd_buf_indx.ram_init_done_r_lcl_reg_inv 
       (.C(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ),
        .CE(1'b1),
        .D(\rd_buf_indx.ram_init_done_r_lcl_inv_i_1_n_0 ),
        .Q(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .S(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_buf_indx.rd_buf_indx_r[0]_i_1 
       (.I0(ram_init_addr[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_buf_indx.rd_buf_indx_r[1]_i_1 
       (.I0(ram_init_addr[0]),
        .I1(ram_init_addr[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_buf_indx.rd_buf_indx_r[2]_i_1 
       (.I0(ram_init_addr[0]),
        .I1(ram_init_addr[1]),
        .I2(ram_init_addr[2]),
        .O(\rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_buf_indx.rd_buf_indx_r[3]_i_1 
       (.I0(ram_init_addr[1]),
        .I1(ram_init_addr[0]),
        .I2(ram_init_addr[2]),
        .I3(ram_init_addr[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_buf_indx.rd_buf_indx_r[4]_i_1 
       (.I0(ram_init_addr[2]),
        .I1(ram_init_addr[0]),
        .I2(ram_init_addr[1]),
        .I3(ram_init_addr[3]),
        .I4(\rd_buf_indx.rd_buf_indx_r_reg ),
        .O(p_0_in__2[4]));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[0] 
       (.C(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ),
        .CE(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .D(p_0_in__2[0]),
        .Q(ram_init_addr[0]),
        .R(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[1] 
       (.C(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ),
        .CE(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .D(p_0_in__2[1]),
        .Q(ram_init_addr[1]),
        .R(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[2] 
       (.C(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ),
        .CE(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .D(\rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0 ),
        .Q(ram_init_addr[2]),
        .R(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[3] 
       (.C(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ),
        .CE(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .D(p_0_in__2[3]),
        .Q(ram_init_addr[3]),
        .R(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[4] 
       (.C(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ),
        .CE(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .D(p_0_in__2[4]),
        .Q(\rd_buf_indx.rd_buf_indx_r_reg ),
        .R(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \strict_mode.rd_data_buf_addr_r_lcl[3]_i_1 
       (.I0(\strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 ),
        .I1(\strict_mode.rd_data_buf_addr_r_lcl [2]),
        .I2(\strict_mode.rd_data_buf_addr_r_lcl [3]),
        .O(\strict_mode.rd_data_buf_addr_r_lcl[3]_i_1_n_0 ));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[0] 
       (.C(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ),
        .CE(1'b1),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ),
        .Q(\strict_mode.rd_data_buf_addr_r_lcl [0]),
        .R(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[1] 
       (.C(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ),
        .CE(1'b1),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 ),
        .Q(\strict_mode.rd_data_buf_addr_r_lcl [1]),
        .R(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[2] 
       (.C(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ),
        .CE(1'b1),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2]_0 ),
        .Q(\strict_mode.rd_data_buf_addr_r_lcl [2]),
        .R(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[3] 
       (.C(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 ),
        .CE(1'b1),
        .D(\strict_mode.rd_data_buf_addr_r_lcl[3]_i_1_n_0 ),
        .Q(\strict_mode.rd_data_buf_addr_r_lcl [3]),
        .R(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ui_top" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ui_top
   (app_rdy,
    app_wdf_rdy_r_copy2,
    app_wdf_rdy,
    app_en_r2,
    app_wdf_wren_r1,
    \rd_buf_indx.ram_init_done_r_lcl_reg_inv ,
    \app_cmd_r2_reg[0] ,
    S,
    \app_addr_r2_reg[22] ,
    \app_addr_r2_reg[22]_0 ,
    \app_addr_r2_reg[22]_1 ,
    \app_addr_r2_reg[22]_2 ,
    \app_addr_r2_reg[22]_3 ,
    \app_addr_r2_reg[22]_4 ,
    \app_addr_r2_reg[22]_5 ,
    req_wr_r_lcl0,
    \req_bank_r_lcl_reg[1] ,
    \app_addr_r1_reg[25] ,
    \app_addr_r2_reg[24] ,
    \req_row_r_lcl_reg[6] ,
    row,
    accept_req,
    was_wr0,
    \pointer_ram.rams[1].RAM32M0 ,
    \app_addr_r1_reg[9] ,
    \req_bank_r_lcl_reg[0] ,
    \app_addr_r2_reg[24]_0 ,
    \req_row_r_lcl_reg[6]_0 ,
    \req_bank_r_lcl_reg[0]_0 ,
    \req_bank_r_lcl_reg[0]_1 ,
    \req_bank_r_lcl_reg[1]_0 ,
    \req_row_r_lcl_reg[10] ,
    \req_bank_r_lcl_reg[0]_2 ,
    Q,
    app_wdf_end_r1_reg,
    \pointer_ram.rams[0].RAM32M0 ,
    ADDRA,
    E,
    app_wdf_end_r1_reg_0,
    app_en,
    app_wdf_wren_r1_reg,
    w_cmd_rdy,
    mc_app_wdf_last_reg,
    rnw,
    accept_ns,
    periodic_rd_r,
    periodic_rd_cntr_r,
    periodic_rd_ack_r,
    row_hit_r_reg,
    rb_hit_busy_r_reg,
    req_bank_r,
    rb_hit_busy_r_reg_0,
    \q_entry_r_reg[1] ,
    next_mc_app_wdf_mask,
    next_mc_app_wdf_data,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    rb_hit_busy_r_reg_4,
    rb_hit_busy_r_reg_5,
    row_hit_ns_carry,
    rb_hit_busy_r_reg_6,
    \app_addr_r1_reg[3] ,
    D);
  output app_rdy;
  output app_wdf_rdy_r_copy2;
  output app_wdf_rdy;
  output app_en_r2;
  output app_wdf_wren_r1;
  output [0:0]\rd_buf_indx.ram_init_done_r_lcl_reg_inv ;
  output \app_cmd_r2_reg[0] ;
  output [0:0]S;
  output [0:0]\app_addr_r2_reg[22] ;
  output [0:0]\app_addr_r2_reg[22]_0 ;
  output [0:0]\app_addr_r2_reg[22]_1 ;
  output [0:0]\app_addr_r2_reg[22]_2 ;
  output [0:0]\app_addr_r2_reg[22]_3 ;
  output [0:0]\app_addr_r2_reg[22]_4 ;
  output [0:0]\app_addr_r2_reg[22]_5 ;
  output req_wr_r_lcl0;
  output \req_bank_r_lcl_reg[1] ;
  output [2:0]\app_addr_r1_reg[25] ;
  output \app_addr_r2_reg[24] ;
  output [2:0]\req_row_r_lcl_reg[6] ;
  output [12:0]row;
  output accept_req;
  output was_wr0;
  output [3:0]\pointer_ram.rams[1].RAM32M0 ;
  output [6:0]\app_addr_r1_reg[9] ;
  output \req_bank_r_lcl_reg[0] ;
  output \app_addr_r2_reg[24]_0 ;
  output [2:0]\req_row_r_lcl_reg[6]_0 ;
  output \req_bank_r_lcl_reg[0]_0 ;
  output \req_bank_r_lcl_reg[0]_1 ;
  output \req_bank_r_lcl_reg[1]_0 ;
  output [0:0]\req_row_r_lcl_reg[10] ;
  output \req_bank_r_lcl_reg[0]_2 ;
  output [71:0]Q;
  input app_wdf_end_r1_reg;
  input \pointer_ram.rams[0].RAM32M0 ;
  input [4:0]ADDRA;
  input [0:0]E;
  input app_wdf_end_r1_reg_0;
  input app_en;
  input app_wdf_wren_r1_reg;
  input w_cmd_rdy;
  input mc_app_wdf_last_reg;
  input rnw;
  input accept_ns;
  input periodic_rd_r;
  input periodic_rd_cntr_r;
  input periodic_rd_ack_r;
  input [27:0]row_hit_r_reg;
  input rb_hit_busy_r_reg;
  input [23:0]req_bank_r;
  input rb_hit_busy_r_reg_0;
  input \q_entry_r_reg[1] ;
  input [7:0]next_mc_app_wdf_mask;
  input [63:0]next_mc_app_wdf_data;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input rb_hit_busy_r_reg_3;
  input rb_hit_busy_r_reg_4;
  input rb_hit_busy_r_reg_5;
  input [0:0]row_hit_ns_carry;
  input rb_hit_busy_r_reg_6;
  input [0:0]\app_addr_r1_reg[3] ;
  input [22:0]D;

  wire [4:0]ADDRA;
  wire [22:0]D;
  wire [0:0]E;
  wire [71:0]Q;
  wire [0:0]S;
  wire accept_ns;
  wire accept_req;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [0:0]\app_addr_r1_reg[3] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire [0:0]\app_addr_r2_reg[22] ;
  wire [0:0]\app_addr_r2_reg[22]_0 ;
  wire [0:0]\app_addr_r2_reg[22]_1 ;
  wire [0:0]\app_addr_r2_reg[22]_2 ;
  wire [0:0]\app_addr_r2_reg[22]_3 ;
  wire [0:0]\app_addr_r2_reg[22]_4 ;
  wire [0:0]\app_addr_r2_reg[22]_5 ;
  wire \app_addr_r2_reg[24] ;
  wire \app_addr_r2_reg[24]_0 ;
  wire \app_cmd_r2_reg[0] ;
  wire app_en;
  wire app_en_r2;
  wire app_rdy;
  wire app_wdf_end_r1_reg;
  wire app_wdf_end_r1_reg_0;
  wire app_wdf_rdy;
  wire app_wdf_rdy_r_copy2;
  wire app_wdf_wren_r1;
  wire app_wdf_wren_r1_reg;
  wire mc_app_wdf_last_reg;
  wire [63:0]next_mc_app_wdf_data;
  wire [7:0]next_mc_app_wdf_mask;
  wire [0:0]p_0_in;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire [3:0]\pointer_ram.pointer_wr_addr ;
  wire [3:0]\pointer_ram.pointer_wr_data ;
  wire \pointer_ram.rams[0].RAM32M0 ;
  wire [3:0]\pointer_ram.rams[1].RAM32M0 ;
  wire \q_entry_r_reg[1] ;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire [0:0]\rd_buf_indx.ram_init_done_r_lcl_reg_inv ;
  wire [3:0]\read_data_indx.rd_data_indx_r_reg ;
  wire [23:0]req_bank_r;
  wire \req_bank_r_lcl_reg[0] ;
  wire \req_bank_r_lcl_reg[0]_0 ;
  wire \req_bank_r_lcl_reg[0]_1 ;
  wire \req_bank_r_lcl_reg[0]_2 ;
  wire \req_bank_r_lcl_reg[1] ;
  wire \req_bank_r_lcl_reg[1]_0 ;
  wire [0:0]\req_row_r_lcl_reg[10] ;
  wire [2:0]\req_row_r_lcl_reg[6] ;
  wire [2:0]\req_row_r_lcl_reg[6]_0 ;
  wire req_wr_r_lcl0;
  wire rnw;
  wire [12:0]row;
  wire [0:0]row_hit_ns_carry;
  wire [27:0]row_hit_r_reg;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl ;
  wire ui_cmd0_n_35;
  wire ui_cmd0_n_41;
  wire ui_cmd0_n_42;
  wire ui_cmd0_n_43;
  wire ui_cmd0_n_44;
  wire ui_wr_data0_n_8;
  wire w_cmd_rdy;
  wire was_wr0;
  wire wr_accepted;
  wire [3:0]wr_data_buf_addr;
  wire [0:0]\wr_req_counter.wr_req_cnt_r ;

  design_1_mig_7series_0_0_mig_7series_v4_2_ui_cmd ui_cmd0
       (.D(D),
        .E(app_rdy),
        .S(S),
        .accept_req(accept_req),
        .\app_addr_r1_reg[25]_0 (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[3]_0 (\app_addr_r1_reg[3] ),
        .\app_addr_r1_reg[9]_0 (\app_addr_r1_reg[9] ),
        .\app_addr_r2_reg[22]_0 (\app_addr_r2_reg[22] ),
        .\app_addr_r2_reg[22]_1 (\app_addr_r2_reg[22]_0 ),
        .\app_addr_r2_reg[22]_2 (\app_addr_r2_reg[22]_1 ),
        .\app_addr_r2_reg[22]_3 (\app_addr_r2_reg[22]_2 ),
        .\app_addr_r2_reg[22]_4 (\app_addr_r2_reg[22]_3 ),
        .\app_addr_r2_reg[22]_5 (\app_addr_r2_reg[22]_4 ),
        .\app_addr_r2_reg[22]_6 (\app_addr_r2_reg[22]_5 ),
        .\app_addr_r2_reg[24]_0 (\app_addr_r2_reg[24] ),
        .\app_addr_r2_reg[24]_1 (\app_addr_r2_reg[24]_0 ),
        .\app_cmd_r2_reg[0]_0 (\app_cmd_r2_reg[0] ),
        .app_en(app_en),
        .app_en_r2_reg_0(app_en_r2),
        .app_en_r2_reg_1(app_wdf_end_r1_reg),
        .app_en_r2_reg_2(app_wdf_end_r1_reg_0),
        .app_rdy_r_reg_0(ui_wr_data0_n_8),
        .p_0_in(p_0_in),
        .periodic_rd_ack_r(periodic_rd_ack_r),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_r(periodic_rd_r),
        .\pointer_ram.rams[1].RAM32M0 (\pointer_ram.rams[1].RAM32M0 ),
        .\q_entry_r_reg[1] (\q_entry_r_reg[1] ),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_2),
        .rb_hit_busy_r_reg_3(rb_hit_busy_r_reg_3),
        .rb_hit_busy_r_reg_4(rb_hit_busy_r_reg_4),
        .rb_hit_busy_r_reg_5(rb_hit_busy_r_reg_5),
        .rb_hit_busy_r_reg_6(rb_hit_busy_r_reg_6),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[0] (\req_bank_r_lcl_reg[0] ),
        .\req_bank_r_lcl_reg[0]_0 (\req_bank_r_lcl_reg[0]_0 ),
        .\req_bank_r_lcl_reg[0]_1 (\req_bank_r_lcl_reg[0]_1 ),
        .\req_bank_r_lcl_reg[0]_2 (\req_bank_r_lcl_reg[0]_2 ),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[1] ),
        .\req_bank_r_lcl_reg[1]_0 (\req_bank_r_lcl_reg[1]_0 ),
        .\req_row_r_lcl_reg[10] (\req_row_r_lcl_reg[10] ),
        .\req_row_r_lcl_reg[6] (\req_row_r_lcl_reg[6] ),
        .\req_row_r_lcl_reg[6]_0 (\req_row_r_lcl_reg[6]_0 ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .rnw(rnw),
        .row(row),
        .row_hit_ns_carry(row_hit_ns_carry),
        .row_hit_r_reg(row_hit_r_reg),
        .\strict_mode.rd_data_buf_addr_r_lcl (\strict_mode.rd_data_buf_addr_r_lcl ),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[0] (ui_cmd0_n_41),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 (ui_cmd0_n_44),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[1] (ui_cmd0_n_42),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[2] (ui_cmd0_n_43),
        .was_wr0(was_wr0),
        .wr_accepted(wr_accepted),
        .wr_data_buf_addr(wr_data_buf_addr),
        .\wr_req_counter.wr_req_cnt_r (\wr_req_counter.wr_req_cnt_r ),
        .\wr_req_counter.wr_req_cnt_r_reg[0] (ui_cmd0_n_35));
  design_1_mig_7series_0_0_mig_7series_v4_2_ui_rd_data ui_rd_data0
       (.ADDRA(ADDRA[4:1]),
        .ADDRD(\pointer_ram.pointer_wr_addr ),
        .Q(\read_data_indx.rd_data_indx_r_reg ),
        .\pointer_ram.pointer_wr_data (\pointer_ram.pointer_wr_data ),
        .\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 (\rd_buf_indx.ram_init_done_r_lcl_reg_inv ),
        .\rd_buf_indx.ram_init_done_r_lcl_reg_inv_1 (app_wdf_end_r1_reg_0),
        .\rd_buf_indx.ram_init_done_r_lcl_reg_inv_2 (app_wdf_end_r1_reg),
        .\strict_mode.rd_data_buf_addr_r_lcl (\strict_mode.rd_data_buf_addr_r_lcl ),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 (ui_cmd0_n_41),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 (ui_cmd0_n_44),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[2]_0 (ui_cmd0_n_43),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 (ui_cmd0_n_42));
  design_1_mig_7series_0_0_mig_7series_v4_2_ui_wr_data ui_wr_data0
       (.ADDRA(ADDRA),
        .ADDRD(\pointer_ram.pointer_wr_addr ),
        .E(E),
        .Q(\read_data_indx.rd_data_indx_r_reg ),
        .accept_ns(accept_ns),
        .app_wdf_end_r1_reg_0(app_wdf_end_r1_reg),
        .app_wdf_end_r1_reg_1(app_wdf_end_r1_reg_0),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_rdy_r_copy2_reg_0(app_wdf_rdy_r_copy2),
        .app_wdf_rdy_r_copy3_reg_0(\rd_buf_indx.ram_init_done_r_lcl_reg_inv ),
        .app_wdf_wren_r1_reg_0(app_wdf_wren_r1),
        .app_wdf_wren_r1_reg_1(app_wdf_wren_r1_reg),
        .mc_app_wdf_last_reg(mc_app_wdf_last_reg),
        .next_mc_app_wdf_data(next_mc_app_wdf_data),
        .next_mc_app_wdf_mask(next_mc_app_wdf_mask),
        .p_0_in(p_0_in),
        .\pointer_ram.pointer_wr_data (\pointer_ram.pointer_wr_data ),
        .\pointer_ram.rams[0].RAM32M0_0 (\pointer_ram.rams[0].RAM32M0 ),
        .reset_reg(ui_wr_data0_n_8),
        .w_cmd_rdy(w_cmd_rdy),
        .wr_accepted(wr_accepted),
        .wr_data_buf_addr(wr_data_buf_addr),
        .\wr_req_counter.wr_req_cnt_r_reg[0]_0 (\wr_req_counter.wr_req_cnt_r ),
        .\wr_req_counter.wr_req_cnt_r_reg[0]_1 (ui_cmd0_n_35),
        .\write_buffer.wr_buf_out_data_reg[71]_0 (Q));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ui_wr_data" *) 
module design_1_mig_7series_0_0_mig_7series_v4_2_ui_wr_data
   (wr_data_buf_addr,
    app_wdf_rdy_r_copy2_reg_0,
    p_0_in,
    app_wdf_rdy,
    app_wdf_wren_r1_reg_0,
    reset_reg,
    \wr_req_counter.wr_req_cnt_r_reg[0]_0 ,
    Q,
    \write_buffer.wr_buf_out_data_reg[71]_0 ,
    app_wdf_end_r1_reg_0,
    \pointer_ram.rams[0].RAM32M0_0 ,
    \pointer_ram.pointer_wr_data ,
    ADDRD,
    ADDRA,
    E,
    app_wdf_end_r1_reg_1,
    app_wdf_wren_r1_reg_1,
    w_cmd_rdy,
    mc_app_wdf_last_reg,
    accept_ns,
    wr_accepted,
    next_mc_app_wdf_mask,
    app_wdf_rdy_r_copy3_reg_0,
    next_mc_app_wdf_data,
    \wr_req_counter.wr_req_cnt_r_reg[0]_1 );
  output [3:0]wr_data_buf_addr;
  output app_wdf_rdy_r_copy2_reg_0;
  output [0:0]p_0_in;
  output app_wdf_rdy;
  output app_wdf_wren_r1_reg_0;
  output reset_reg;
  output [0:0]\wr_req_counter.wr_req_cnt_r_reg[0]_0 ;
  output [3:0]Q;
  output [71:0]\write_buffer.wr_buf_out_data_reg[71]_0 ;
  input app_wdf_end_r1_reg_0;
  input \pointer_ram.rams[0].RAM32M0_0 ;
  input [3:0]\pointer_ram.pointer_wr_data ;
  input [3:0]ADDRD;
  input [4:0]ADDRA;
  input [0:0]E;
  input app_wdf_end_r1_reg_1;
  input app_wdf_wren_r1_reg_1;
  input w_cmd_rdy;
  input mc_app_wdf_last_reg;
  input accept_ns;
  input wr_accepted;
  input [7:0]next_mc_app_wdf_mask;
  input [0:0]app_wdf_rdy_r_copy3_reg_0;
  input [63:0]next_mc_app_wdf_data;
  input \wr_req_counter.wr_req_cnt_r_reg[0]_1 ;

  wire [4:0]ADDRA;
  wire [3:0]ADDRD;
  wire [0:0]E;
  wire [3:0]Q;
  wire accept_ns;
  wire app_rdy_r_i_2_n_0;
  wire [63:0]app_wdf_data_r1;
  wire app_wdf_end_r1;
  wire app_wdf_end_r1_i_1_n_0;
  wire app_wdf_end_r1_reg_0;
  wire app_wdf_end_r1_reg_1;
  wire [7:0]app_wdf_mask_r1;
  wire app_wdf_rdy;
  wire app_wdf_rdy_r_copy1;
  wire app_wdf_rdy_r_copy2_reg_0;
  wire app_wdf_rdy_r_copy3;
  wire [0:0]app_wdf_rdy_r_copy3_reg_0;
  wire app_wdf_wren_r1_reg_0;
  wire app_wdf_wren_r1_reg_1;
  wire [3:0]\data_buf_address_counter.data_buf_addr_cnt_r_reg ;
  wire mc_app_wdf_last_reg;
  wire [63:0]next_mc_app_wdf_data;
  wire [7:0]next_mc_app_wdf_mask;
  wire \occupied_counter.occ_cnt[15]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt_reg_n_0_[0] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[10] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[11] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[12] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[13] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[15] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[1] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[2] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[3] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[4] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[5] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[6] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[7] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[8] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[9] ;
  wire [0:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire [1:1]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire [3:0]p_0_in__1;
  wire [15:0]p_1_in;
  wire p_4_in;
  wire [3:0]\pointer_ram.pointer_wr_data ;
  wire \pointer_ram.rams[0].RAM32M0_0 ;
  wire reset_reg;
  wire w_cmd_rdy;
  wire wdf_rdy_ns;
  wire wr_accepted;
  wire [71:0]wr_buf_out_data_w;
  wire [3:0]wr_data_buf_addr;
  wire [3:0]wr_data_pntr;
  wire [4:1]\wr_req_counter.wr_req_cnt_r ;
  wire \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[4]_i_2_n_0 ;
  wire [0:0]\wr_req_counter.wr_req_cnt_r_reg[0]_0 ;
  wire \wr_req_counter.wr_req_cnt_r_reg[0]_1 ;
  wire [71:0]\write_buffer.wr_buf_in_data ;
  wire [71:0]\write_buffer.wr_buf_out_data_reg[71]_0 ;
  wire \write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ;
  wire \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ;
  wire \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 ;
  wire \write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ;
  wire \write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ;
  wire \write_data_control.wb_wr_data_addr0_ns02_in ;
  wire \write_data_control.wb_wr_data_addr0_r ;
  wire [4:1]\write_data_control.wb_wr_data_addr_r ;
  wire \write_data_control.wr_data_addr_le__2 ;
  wire [3:0]\write_data_control.wr_data_indx_r_reg ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h88AA88A8)) 
    app_rdy_r_i_1
       (.I0(accept_ns),
        .I1(app_rdy_r_i_2_n_0),
        .I2(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ),
        .I3(app_wdf_end_r1_reg_1),
        .I4(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ),
        .O(reset_reg));
  LUT6 #(
    .INIT(64'hFFFFDBBEFFFFFFFF)) 
    app_rdy_r_i_2
       (.I0(\wr_req_counter.wr_req_cnt_r [1]),
        .I1(p_0_in),
        .I2(wr_accepted),
        .I3(\wr_req_counter.wr_req_cnt_r_reg[0]_0 ),
        .I4(app_wdf_end_r1_reg_1),
        .I5(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ),
        .O(app_rdy_r_i_2_n_0));
  FDRE \app_wdf_data_r1_reg[0] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[0]),
        .Q(app_wdf_data_r1[0]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[10] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[10]),
        .Q(app_wdf_data_r1[10]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[11] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[11]),
        .Q(app_wdf_data_r1[11]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[12] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[12]),
        .Q(app_wdf_data_r1[12]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[13] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[13]),
        .Q(app_wdf_data_r1[13]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[14] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[14]),
        .Q(app_wdf_data_r1[14]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[15] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[15]),
        .Q(app_wdf_data_r1[15]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[16] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[16]),
        .Q(app_wdf_data_r1[16]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[17] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[17]),
        .Q(app_wdf_data_r1[17]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[18] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[18]),
        .Q(app_wdf_data_r1[18]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[19] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[19]),
        .Q(app_wdf_data_r1[19]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[1] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[1]),
        .Q(app_wdf_data_r1[1]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[20] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[20]),
        .Q(app_wdf_data_r1[20]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[21] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[21]),
        .Q(app_wdf_data_r1[21]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[22] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[22]),
        .Q(app_wdf_data_r1[22]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[23] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[23]),
        .Q(app_wdf_data_r1[23]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[24] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[24]),
        .Q(app_wdf_data_r1[24]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[25] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[25]),
        .Q(app_wdf_data_r1[25]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[26] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[26]),
        .Q(app_wdf_data_r1[26]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[27] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[27]),
        .Q(app_wdf_data_r1[27]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[28] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[28]),
        .Q(app_wdf_data_r1[28]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[29] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[29]),
        .Q(app_wdf_data_r1[29]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[2] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[2]),
        .Q(app_wdf_data_r1[2]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[30] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[30]),
        .Q(app_wdf_data_r1[30]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[31] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[31]),
        .Q(app_wdf_data_r1[31]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[32] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[32]),
        .Q(app_wdf_data_r1[32]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[33] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[33]),
        .Q(app_wdf_data_r1[33]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[34] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[34]),
        .Q(app_wdf_data_r1[34]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[35] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[35]),
        .Q(app_wdf_data_r1[35]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[36] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[36]),
        .Q(app_wdf_data_r1[36]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[37] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[37]),
        .Q(app_wdf_data_r1[37]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[38] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[38]),
        .Q(app_wdf_data_r1[38]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[39] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[39]),
        .Q(app_wdf_data_r1[39]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[3] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[3]),
        .Q(app_wdf_data_r1[3]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[40] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[40]),
        .Q(app_wdf_data_r1[40]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[41] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[41]),
        .Q(app_wdf_data_r1[41]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[42] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[42]),
        .Q(app_wdf_data_r1[42]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[43] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[43]),
        .Q(app_wdf_data_r1[43]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[44] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[44]),
        .Q(app_wdf_data_r1[44]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[45] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[45]),
        .Q(app_wdf_data_r1[45]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[46] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[46]),
        .Q(app_wdf_data_r1[46]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[47] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[47]),
        .Q(app_wdf_data_r1[47]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[48] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[48]),
        .Q(app_wdf_data_r1[48]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[49] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[49]),
        .Q(app_wdf_data_r1[49]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[4] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[4]),
        .Q(app_wdf_data_r1[4]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[50] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[50]),
        .Q(app_wdf_data_r1[50]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[51] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[51]),
        .Q(app_wdf_data_r1[51]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[52] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[52]),
        .Q(app_wdf_data_r1[52]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[53] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[53]),
        .Q(app_wdf_data_r1[53]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[54] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[54]),
        .Q(app_wdf_data_r1[54]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[55] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[55]),
        .Q(app_wdf_data_r1[55]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[56] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[56]),
        .Q(app_wdf_data_r1[56]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[57] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[57]),
        .Q(app_wdf_data_r1[57]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[58] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[58]),
        .Q(app_wdf_data_r1[58]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[59] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[59]),
        .Q(app_wdf_data_r1[59]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[5] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[5]),
        .Q(app_wdf_data_r1[5]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[60] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[60]),
        .Q(app_wdf_data_r1[60]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[61] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[61]),
        .Q(app_wdf_data_r1[61]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[62] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[62]),
        .Q(app_wdf_data_r1[62]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[63] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[63]),
        .Q(app_wdf_data_r1[63]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[6] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[6]),
        .Q(app_wdf_data_r1[6]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[7] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[7]),
        .Q(app_wdf_data_r1[7]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[8] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[8]),
        .Q(app_wdf_data_r1[8]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[9] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_data[9]),
        .Q(app_wdf_data_r1[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    app_wdf_end_r1_i_1
       (.I0(w_cmd_rdy),
        .I1(app_wdf_rdy),
        .I2(mc_app_wdf_last_reg),
        .I3(app_wdf_rdy_r_copy2_reg_0),
        .I4(app_wdf_end_r1),
        .O(app_wdf_end_r1_i_1_n_0));
  FDRE app_wdf_end_r1_reg
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(app_wdf_end_r1_i_1_n_0),
        .Q(app_wdf_end_r1),
        .R(app_wdf_end_r1_reg_1));
  FDRE \app_wdf_mask_r1_reg[0] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_mask[0]),
        .Q(app_wdf_mask_r1[0]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[1] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_mask[1]),
        .Q(app_wdf_mask_r1[1]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[2] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_mask[2]),
        .Q(app_wdf_mask_r1[2]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[3] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_mask[3]),
        .Q(app_wdf_mask_r1[3]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[4] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_mask[4]),
        .Q(app_wdf_mask_r1[4]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[5] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_mask[5]),
        .Q(app_wdf_mask_r1[5]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[6] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_mask[6]),
        .Q(app_wdf_mask_r1[6]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[7] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(app_wdf_rdy_r_copy2_reg_0),
        .D(next_mc_app_wdf_mask[7]),
        .Q(app_wdf_mask_r1[7]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE app_wdf_rdy_r_copy1_reg
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy_r_copy1),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE app_wdf_rdy_r_copy2_reg
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy_r_copy2_reg_0),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE app_wdf_rdy_r_copy3_reg
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy_r_copy3),
        .R(1'b0));
  FDRE app_wdf_wren_r1_reg
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(app_wdf_wren_r1_reg_1),
        .Q(app_wdf_wren_r1_reg_0),
        .R(app_wdf_end_r1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg [1]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg [1]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg [2]),
        .I3(\data_buf_address_counter.data_buf_addr_cnt_r_reg [3]),
        .O(p_0_in__0[3]));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[0] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(wr_accepted),
        .D(p_0_in__0[0]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[1] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(wr_accepted),
        .D(p_0_in__0[1]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg [1]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[2] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(wr_accepted),
        .D(p_0_in__0[2]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg [2]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[3] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(wr_accepted),
        .D(p_0_in__0[3]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg [3]),
        .R(app_wdf_end_r1_reg_1));
  (* equivalent_register_removal = "no" *) 
  FDRE \occupied_counter.app_wdf_rdy_r_reg 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \occupied_counter.occ_cnt[0]_i_1 
       (.I0(app_wdf_wren_r1_reg_0),
        .I1(app_wdf_rdy_r_copy1),
        .I2(app_wdf_end_r1),
        .I3(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[10]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[11]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[12]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[13]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(p_4_in),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[14]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \occupied_counter.occ_cnt[15]_i_1 
       (.I0(p_0_in),
        .I1(app_wdf_wren_r1_reg_0),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_end_r1),
        .O(\occupied_counter.occ_cnt[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \occupied_counter.occ_cnt[15]_i_2 
       (.I0(app_wdf_wren_r1_reg_0),
        .I1(app_wdf_rdy_r_copy1),
        .I2(app_wdf_end_r1),
        .I3(p_4_in),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[1]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[0] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[2]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[3]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[4]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[5]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[6]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[7]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[8]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[9]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1_reg_0),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .O(p_1_in[9]));
  FDRE \occupied_counter.occ_cnt_reg[0] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[0] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[10] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[11] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[12] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[13] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[14] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(p_4_in),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[15] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[1] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[2] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[3] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[4] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[5] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[6] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[7] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[8] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \occupied_counter.occ_cnt_reg[9] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .R(app_wdf_end_r1_reg_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \pointer_ram.rams[0].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(\pointer_ram.pointer_wr_data [1:0]),
        .DIC(\pointer_ram.pointer_wr_data [1:0]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(wr_data_buf_addr[1:0]),
        .DOC(wr_data_pntr[1:0]),
        .DOD(\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(\pointer_ram.rams[0].RAM32M0_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \pointer_ram.rams[1].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(\pointer_ram.pointer_wr_data [3:2]),
        .DIC(\pointer_ram.pointer_wr_data [3:2]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(wr_data_buf_addr[3:2]),
        .DOC(wr_data_pntr[3:2]),
        .DOD(\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(\pointer_ram.rams[0].RAM32M0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \read_data_indx.rd_data_indx_r[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_data_indx.rd_data_indx_r[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \read_data_indx.rd_data_indx_r[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \read_data_indx.rd_data_indx_r[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__1[3]));
  FDRE \read_data_indx.rd_data_indx_r_reg[0] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(E),
        .D(p_0_in__1[0]),
        .Q(Q[0]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \read_data_indx.rd_data_indx_r_reg[1] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(Q[1]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \read_data_indx.rd_data_indx_r_reg[2] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(Q[2]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \read_data_indx.rd_data_indx_r_reg[3] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(Q[3]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \read_data_indx.rd_data_upd_indx_r_reg 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(E),
        .Q(p_0_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA69A)) 
    \wr_req_counter.wr_req_cnt_r[1]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r [1]),
        .I1(wr_accepted),
        .I2(p_0_in),
        .I3(\wr_req_counter.wr_req_cnt_r_reg[0]_0 ),
        .O(\wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \wr_req_counter.wr_req_cnt_r[2]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r [2]),
        .I1(wr_accepted),
        .I2(p_0_in),
        .I3(\wr_req_counter.wr_req_cnt_r [1]),
        .I4(\wr_req_counter.wr_req_cnt_r_reg[0]_0 ),
        .O(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAA9A)) 
    \wr_req_counter.wr_req_cnt_r[3]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r [3]),
        .I1(wr_accepted),
        .I2(p_0_in),
        .I3(\wr_req_counter.wr_req_cnt_r [2]),
        .I4(\wr_req_counter.wr_req_cnt_r [1]),
        .I5(\wr_req_counter.wr_req_cnt_r_reg[0]_0 ),
        .O(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h96AAAAAAAAAAAA96)) 
    \wr_req_counter.wr_req_cnt_r[4]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r [4]),
        .I1(wr_accepted),
        .I2(p_0_in),
        .I3(\wr_req_counter.wr_req_cnt_r [3]),
        .I4(\wr_req_counter.wr_req_cnt_r [2]),
        .I5(\wr_req_counter.wr_req_cnt_r[4]_i_2_n_0 ),
        .O(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT4 #(
    .INIT(16'hD554)) 
    \wr_req_counter.wr_req_cnt_r[4]_i_2 
       (.I0(\wr_req_counter.wr_req_cnt_r [2]),
        .I1(\wr_req_counter.wr_req_cnt_r [1]),
        .I2(\wr_req_counter.wr_req_cnt_r_reg[0]_0 ),
        .I3(wr_accepted),
        .O(\wr_req_counter.wr_req_cnt_r[4]_i_2_n_0 ));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[0] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r_reg[0]_1 ),
        .Q(\wr_req_counter.wr_req_cnt_r_reg[0]_0 ),
        .R(app_wdf_end_r1_reg_1));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[1] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [1]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[2] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [2]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[3] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [3]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[4] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [4]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \write_buffer.wr_buf_out_data_reg[0] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[0]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [0]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[10] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[10]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [10]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[11] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[11]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [11]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[12] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[12]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [12]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[13] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[13]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [13]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[14] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[14]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [14]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[15] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[15]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [15]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[16] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[16]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [16]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[17] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[17]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [17]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[18] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[18]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [18]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[19] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[19]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [19]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[1] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[1]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [1]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[20] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[20]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [20]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[21] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[21]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [21]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[22] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[22]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [22]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[23] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[23]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [23]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[24] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[24]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [24]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[25] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[25]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [25]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[26] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[26]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [26]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[27] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[27]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [27]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[28] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[28]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [28]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[29] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[29]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [29]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[2] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[2]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [2]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[30] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[30]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [30]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[31] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[31]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [31]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[32] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[32]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [32]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[33] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[33]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [33]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[34] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[34]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [34]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[35] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[35]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [35]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[36] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[36]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [36]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[37] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[37]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [37]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[38] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[38]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [38]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[39] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[39]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [39]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[3] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[3]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [3]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[40] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[40]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [40]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[41] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[41]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [41]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[42] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[42]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [42]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[43] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[43]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [43]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[44] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[44]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [44]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[45] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[45]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [45]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[46] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[46]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [46]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[47] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[47]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [47]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[48] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[48]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [48]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[49] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[49]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [49]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[4] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[4]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [4]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[50] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[50]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [50]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[51] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[51]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [51]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[52] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[52]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [52]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[53] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[53]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [53]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[54] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[54]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [54]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[55] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[55]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [55]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[56] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[56]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [56]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[57] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[57]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [57]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[58] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[58]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [58]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[59] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[59]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [59]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[5] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[5]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [5]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[60] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[60]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [60]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[61] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[61]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [61]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[62] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[62]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [62]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[63] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[63]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [63]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[64] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[64]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [64]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[65] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[65]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [65]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[66] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[66]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [66]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[67] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[67]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [67]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[68] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[68]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [68]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[69] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[69]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [69]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[6] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[6]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [6]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[70] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[70]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [70]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[71] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[71]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [71]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[7] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[7]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [7]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[8] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[8]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [8]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[9] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(wr_buf_out_data_w[9]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(\write_buffer.wr_buf_in_data [5:4]),
        .DIB(\write_buffer.wr_buf_in_data [3:2]),
        .DIC(\write_buffer.wr_buf_in_data [1:0]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[5:4]),
        .DOB(wr_buf_out_data_w[3:2]),
        .DOC(wr_buf_out_data_w[1:0]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(wdf_rdy_ns));
  LUT6 #(
    .INIT(64'h0303000103030101)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .I1(app_wdf_end_r1_reg_1),
        .I2(app_wdf_rdy_r_copy3_reg_0),
        .I3(p_4_in),
        .I4(p_0_in),
        .I5(p_0_in__0_0),
        .O(wdf_rdy_ns));
  LUT4 #(
    .INIT(16'h00E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_10 
       (.I0(\write_data_control.wb_wr_data_addr_r [2]),
        .I1(\write_data_control.wr_data_addr_le__2 ),
        .I2(wr_data_pntr[1]),
        .I3(app_wdf_end_r1_reg_1),
        .O(\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_11 
       (.I0(\write_data_control.wb_wr_data_addr_r [1]),
        .I1(\write_data_control.wr_data_addr_le__2 ),
        .I2(wr_data_pntr[0]),
        .I3(app_wdf_end_r1_reg_1),
        .O(\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h000022E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_12 
       (.I0(\write_data_control.wb_wr_data_addr0_r ),
        .I1(app_wdf_wren_r1_reg_0),
        .I2(app_wdf_rdy_r_copy3),
        .I3(app_wdf_end_r1),
        .I4(app_wdf_end_r1_reg_1),
        .O(\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_13 
       (.I0(app_wdf_end_r1),
        .I1(app_wdf_rdy_r_copy1),
        .I2(app_wdf_wren_r1_reg_0),
        .O(p_0_in__0_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_2 
       (.I0(next_mc_app_wdf_data[5]),
        .I1(app_wdf_data_r1[5]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_3 
       (.I0(next_mc_app_wdf_data[4]),
        .I1(app_wdf_data_r1[4]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_4 
       (.I0(next_mc_app_wdf_data[3]),
        .I1(app_wdf_data_r1[3]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_5 
       (.I0(next_mc_app_wdf_data[2]),
        .I1(app_wdf_data_r1[2]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_6 
       (.I0(next_mc_app_wdf_data[1]),
        .I1(app_wdf_data_r1[1]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_7 
       (.I0(next_mc_app_wdf_data[0]),
        .I1(app_wdf_data_r1[0]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_8 
       (.I0(\write_data_control.wb_wr_data_addr_r [4]),
        .I1(\write_data_control.wr_data_addr_le__2 ),
        .I2(wr_data_pntr[3]),
        .I3(app_wdf_end_r1_reg_1),
        .O(\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_9 
       (.I0(\write_data_control.wb_wr_data_addr_r [3]),
        .I1(\write_data_control.wr_data_addr_le__2 ),
        .I2(wr_data_pntr[2]),
        .I3(app_wdf_end_r1_reg_1),
        .O(\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(\write_buffer.wr_buf_in_data [65:64]),
        .DIB(\write_buffer.wr_buf_in_data [63:62]),
        .DIC(\write_buffer.wr_buf_in_data [61:60]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[65:64]),
        .DOB(wr_buf_out_data_w[63:62]),
        .DOC(wr_buf_out_data_w[61:60]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_1 
       (.I0(next_mc_app_wdf_mask[1]),
        .I1(app_wdf_mask_r1[1]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [65]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_2 
       (.I0(next_mc_app_wdf_mask[0]),
        .I1(app_wdf_mask_r1[0]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [64]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_3 
       (.I0(next_mc_app_wdf_data[63]),
        .I1(app_wdf_data_r1[63]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [63]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_4 
       (.I0(next_mc_app_wdf_data[62]),
        .I1(app_wdf_data_r1[62]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [62]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_5 
       (.I0(next_mc_app_wdf_data[61]),
        .I1(app_wdf_data_r1[61]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [61]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_6 
       (.I0(next_mc_app_wdf_data[60]),
        .I1(app_wdf_data_r1[60]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [60]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(\write_buffer.wr_buf_in_data [71:70]),
        .DIB(\write_buffer.wr_buf_in_data [69:68]),
        .DIC(\write_buffer.wr_buf_in_data [67:66]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[71:70]),
        .DOB(wr_buf_out_data_w[69:68]),
        .DOC(wr_buf_out_data_w[67:66]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_1 
       (.I0(next_mc_app_wdf_mask[7]),
        .I1(app_wdf_mask_r1[7]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [71]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_2 
       (.I0(next_mc_app_wdf_mask[6]),
        .I1(app_wdf_mask_r1[6]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [70]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_3 
       (.I0(next_mc_app_wdf_mask[5]),
        .I1(app_wdf_mask_r1[5]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [69]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_4 
       (.I0(next_mc_app_wdf_mask[4]),
        .I1(app_wdf_mask_r1[4]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [68]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_5 
       (.I0(next_mc_app_wdf_mask[3]),
        .I1(app_wdf_mask_r1[3]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [67]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_6 
       (.I0(next_mc_app_wdf_mask[2]),
        .I1(app_wdf_mask_r1[2]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [66]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(\write_buffer.wr_buf_in_data [11:10]),
        .DIB(\write_buffer.wr_buf_in_data [9:8]),
        .DIC(\write_buffer.wr_buf_in_data [7:6]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[11:10]),
        .DOB(wr_buf_out_data_w[9:8]),
        .DOC(wr_buf_out_data_w[7:6]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_1 
       (.I0(next_mc_app_wdf_data[11]),
        .I1(app_wdf_data_r1[11]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_2 
       (.I0(next_mc_app_wdf_data[10]),
        .I1(app_wdf_data_r1[10]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_3 
       (.I0(next_mc_app_wdf_data[9]),
        .I1(app_wdf_data_r1[9]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_4 
       (.I0(next_mc_app_wdf_data[8]),
        .I1(app_wdf_data_r1[8]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_5 
       (.I0(next_mc_app_wdf_data[7]),
        .I1(app_wdf_data_r1[7]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_6 
       (.I0(next_mc_app_wdf_data[6]),
        .I1(app_wdf_data_r1[6]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(\write_buffer.wr_buf_in_data [17:16]),
        .DIB(\write_buffer.wr_buf_in_data [15:14]),
        .DIC(\write_buffer.wr_buf_in_data [13:12]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[17:16]),
        .DOB(wr_buf_out_data_w[15:14]),
        .DOC(wr_buf_out_data_w[13:12]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_1 
       (.I0(next_mc_app_wdf_data[17]),
        .I1(app_wdf_data_r1[17]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_2 
       (.I0(next_mc_app_wdf_data[16]),
        .I1(app_wdf_data_r1[16]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_3 
       (.I0(next_mc_app_wdf_data[15]),
        .I1(app_wdf_data_r1[15]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_4 
       (.I0(next_mc_app_wdf_data[14]),
        .I1(app_wdf_data_r1[14]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_5 
       (.I0(next_mc_app_wdf_data[13]),
        .I1(app_wdf_data_r1[13]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_6 
       (.I0(next_mc_app_wdf_data[12]),
        .I1(app_wdf_data_r1[12]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(\write_buffer.wr_buf_in_data [23:22]),
        .DIB(\write_buffer.wr_buf_in_data [21:20]),
        .DIC(\write_buffer.wr_buf_in_data [19:18]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[23:22]),
        .DOB(wr_buf_out_data_w[21:20]),
        .DOC(wr_buf_out_data_w[19:18]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_1 
       (.I0(next_mc_app_wdf_data[23]),
        .I1(app_wdf_data_r1[23]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_2 
       (.I0(next_mc_app_wdf_data[22]),
        .I1(app_wdf_data_r1[22]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_3 
       (.I0(next_mc_app_wdf_data[21]),
        .I1(app_wdf_data_r1[21]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_4 
       (.I0(next_mc_app_wdf_data[20]),
        .I1(app_wdf_data_r1[20]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_5 
       (.I0(next_mc_app_wdf_data[19]),
        .I1(app_wdf_data_r1[19]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_6 
       (.I0(next_mc_app_wdf_data[18]),
        .I1(app_wdf_data_r1[18]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(\write_buffer.wr_buf_in_data [29:28]),
        .DIB(\write_buffer.wr_buf_in_data [27:26]),
        .DIC(\write_buffer.wr_buf_in_data [25:24]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[29:28]),
        .DOB(wr_buf_out_data_w[27:26]),
        .DOC(wr_buf_out_data_w[25:24]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_1 
       (.I0(next_mc_app_wdf_data[29]),
        .I1(app_wdf_data_r1[29]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_2 
       (.I0(next_mc_app_wdf_data[28]),
        .I1(app_wdf_data_r1[28]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_3 
       (.I0(next_mc_app_wdf_data[27]),
        .I1(app_wdf_data_r1[27]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_4 
       (.I0(next_mc_app_wdf_data[26]),
        .I1(app_wdf_data_r1[26]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_5 
       (.I0(next_mc_app_wdf_data[25]),
        .I1(app_wdf_data_r1[25]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_6 
       (.I0(next_mc_app_wdf_data[24]),
        .I1(app_wdf_data_r1[24]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(\write_buffer.wr_buf_in_data [35:34]),
        .DIB(\write_buffer.wr_buf_in_data [33:32]),
        .DIC(\write_buffer.wr_buf_in_data [31:30]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[35:34]),
        .DOB(wr_buf_out_data_w[33:32]),
        .DOC(wr_buf_out_data_w[31:30]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_1 
       (.I0(next_mc_app_wdf_data[35]),
        .I1(app_wdf_data_r1[35]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [35]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_2 
       (.I0(next_mc_app_wdf_data[34]),
        .I1(app_wdf_data_r1[34]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [34]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_3 
       (.I0(next_mc_app_wdf_data[33]),
        .I1(app_wdf_data_r1[33]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [33]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_4 
       (.I0(next_mc_app_wdf_data[32]),
        .I1(app_wdf_data_r1[32]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_5 
       (.I0(next_mc_app_wdf_data[31]),
        .I1(app_wdf_data_r1[31]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_6 
       (.I0(next_mc_app_wdf_data[30]),
        .I1(app_wdf_data_r1[30]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(\write_buffer.wr_buf_in_data [41:40]),
        .DIB(\write_buffer.wr_buf_in_data [39:38]),
        .DIC(\write_buffer.wr_buf_in_data [37:36]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[41:40]),
        .DOB(wr_buf_out_data_w[39:38]),
        .DOC(wr_buf_out_data_w[37:36]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_1 
       (.I0(next_mc_app_wdf_data[41]),
        .I1(app_wdf_data_r1[41]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [41]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_2 
       (.I0(next_mc_app_wdf_data[40]),
        .I1(app_wdf_data_r1[40]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [40]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_3 
       (.I0(next_mc_app_wdf_data[39]),
        .I1(app_wdf_data_r1[39]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [39]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_4 
       (.I0(next_mc_app_wdf_data[38]),
        .I1(app_wdf_data_r1[38]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [38]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_5 
       (.I0(next_mc_app_wdf_data[37]),
        .I1(app_wdf_data_r1[37]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [37]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_6 
       (.I0(next_mc_app_wdf_data[36]),
        .I1(app_wdf_data_r1[36]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [36]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(\write_buffer.wr_buf_in_data [47:46]),
        .DIB(\write_buffer.wr_buf_in_data [45:44]),
        .DIC(\write_buffer.wr_buf_in_data [43:42]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[47:46]),
        .DOB(wr_buf_out_data_w[45:44]),
        .DOC(wr_buf_out_data_w[43:42]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_1 
       (.I0(next_mc_app_wdf_data[47]),
        .I1(app_wdf_data_r1[47]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [47]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_2 
       (.I0(next_mc_app_wdf_data[46]),
        .I1(app_wdf_data_r1[46]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [46]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_3 
       (.I0(next_mc_app_wdf_data[45]),
        .I1(app_wdf_data_r1[45]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [45]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_4 
       (.I0(next_mc_app_wdf_data[44]),
        .I1(app_wdf_data_r1[44]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [44]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_5 
       (.I0(next_mc_app_wdf_data[43]),
        .I1(app_wdf_data_r1[43]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [43]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_6 
       (.I0(next_mc_app_wdf_data[42]),
        .I1(app_wdf_data_r1[42]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [42]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(\write_buffer.wr_buf_in_data [53:52]),
        .DIB(\write_buffer.wr_buf_in_data [51:50]),
        .DIC(\write_buffer.wr_buf_in_data [49:48]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[53:52]),
        .DOB(wr_buf_out_data_w[51:50]),
        .DOC(wr_buf_out_data_w[49:48]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_1 
       (.I0(next_mc_app_wdf_data[53]),
        .I1(app_wdf_data_r1[53]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [53]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_2 
       (.I0(next_mc_app_wdf_data[52]),
        .I1(app_wdf_data_r1[52]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [52]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_3 
       (.I0(next_mc_app_wdf_data[51]),
        .I1(app_wdf_data_r1[51]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [51]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_4 
       (.I0(next_mc_app_wdf_data[50]),
        .I1(app_wdf_data_r1[50]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [50]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_5 
       (.I0(next_mc_app_wdf_data[49]),
        .I1(app_wdf_data_r1[49]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [49]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_6 
       (.I0(next_mc_app_wdf_data[48]),
        .I1(app_wdf_data_r1[48]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [48]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0 ,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(\write_buffer.wr_buf_in_data [59:58]),
        .DIB(\write_buffer.wr_buf_in_data [57:56]),
        .DIC(\write_buffer.wr_buf_in_data [55:54]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[59:58]),
        .DOB(wr_buf_out_data_w[57:56]),
        .DOC(wr_buf_out_data_w[55:54]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(app_wdf_end_r1_reg_0),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_1 
       (.I0(next_mc_app_wdf_data[59]),
        .I1(app_wdf_data_r1[59]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [59]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_2 
       (.I0(next_mc_app_wdf_data[58]),
        .I1(app_wdf_data_r1[58]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [58]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_3 
       (.I0(next_mc_app_wdf_data[57]),
        .I1(app_wdf_data_r1[57]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [57]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_4 
       (.I0(next_mc_app_wdf_data[56]),
        .I1(app_wdf_data_r1[56]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [56]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_5 
       (.I0(next_mc_app_wdf_data[55]),
        .I1(app_wdf_data_r1[55]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [55]));
  LUT3 #(
    .INIT(8'hAC)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_6 
       (.I0(next_mc_app_wdf_data[54]),
        .I1(app_wdf_data_r1[54]),
        .I2(app_wdf_rdy_r_copy2_reg_0),
        .O(\write_buffer.wr_buf_in_data [54]));
  LUT4 #(
    .INIT(16'h4F40)) 
    \write_data_control.wb_wr_data_addr0_r_i_1 
       (.I0(app_wdf_end_r1),
        .I1(app_wdf_rdy_r_copy3),
        .I2(app_wdf_wren_r1_reg_0),
        .I3(\write_data_control.wb_wr_data_addr0_r ),
        .O(\write_data_control.wb_wr_data_addr0_ns02_in ));
  FDRE \write_data_control.wb_wr_data_addr0_r_reg 
       (.C(app_wdf_end_r1_reg_0),
        .CE(1'b1),
        .D(\write_data_control.wb_wr_data_addr0_ns02_in ),
        .Q(\write_data_control.wb_wr_data_addr0_r ),
        .R(app_wdf_end_r1_reg_1));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \write_data_control.wb_wr_data_addr_r[4]_i_1 
       (.I0(wdf_rdy_ns),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_wren_r1_reg_0),
        .I3(app_wdf_rdy_r_copy1),
        .I4(p_0_in),
        .O(\write_data_control.wr_data_addr_le__2 ));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[1] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\write_data_control.wr_data_addr_le__2 ),
        .D(wr_data_pntr[0]),
        .Q(\write_data_control.wb_wr_data_addr_r [1]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[2] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\write_data_control.wr_data_addr_le__2 ),
        .D(wr_data_pntr[1]),
        .Q(\write_data_control.wb_wr_data_addr_r [2]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[3] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\write_data_control.wr_data_addr_le__2 ),
        .D(wr_data_pntr[2]),
        .Q(\write_data_control.wb_wr_data_addr_r [3]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[4] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\write_data_control.wr_data_addr_le__2 ),
        .D(wr_data_pntr[3]),
        .Q(\write_data_control.wb_wr_data_addr_r [4]),
        .R(app_wdf_end_r1_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \write_data_control.wr_data_indx_r[0]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg [0]),
        .O(p_0_in__0__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \write_data_control.wr_data_indx_r[1]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg [0]),
        .I1(\write_data_control.wr_data_indx_r_reg [1]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_data_control.wr_data_indx_r[2]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg [0]),
        .I1(\write_data_control.wr_data_indx_r_reg [1]),
        .I2(\write_data_control.wr_data_indx_r_reg [2]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_data_control.wr_data_indx_r[3]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg [1]),
        .I1(\write_data_control.wr_data_indx_r_reg [0]),
        .I2(\write_data_control.wr_data_indx_r_reg [2]),
        .I3(\write_data_control.wr_data_indx_r_reg [3]),
        .O(p_0_in__0__0[3]));
  FDSE \write_data_control.wr_data_indx_r_reg[0] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\write_data_control.wr_data_addr_le__2 ),
        .D(p_0_in__0__0[0]),
        .Q(\write_data_control.wr_data_indx_r_reg [0]),
        .S(app_wdf_end_r1_reg_1));
  FDRE \write_data_control.wr_data_indx_r_reg[1] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\write_data_control.wr_data_addr_le__2 ),
        .D(p_0_in__0__0[1]),
        .Q(\write_data_control.wr_data_indx_r_reg [1]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \write_data_control.wr_data_indx_r_reg[2] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\write_data_control.wr_data_addr_le__2 ),
        .D(p_0_in__0__0[2]),
        .Q(\write_data_control.wr_data_indx_r_reg [2]),
        .R(app_wdf_end_r1_reg_1));
  FDRE \write_data_control.wr_data_indx_r_reg[3] 
       (.C(app_wdf_end_r1_reg_0),
        .CE(\write_data_control.wr_data_addr_le__2 ),
        .D(p_0_in__0__0[3]),
        .Q(\write_data_control.wr_data_indx_r_reg [3]),
        .R(app_wdf_end_r1_reg_1));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
