{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599004821681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599004821681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 01 21:00:21 2020 " "Processing started: Tue Sep 01 21:00:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599004821681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599004821681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599004821682 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1599004822057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599004822535 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599004822535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599004822535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_alu-teste " "Found design unit 1: tb_alu-teste" {  } { { "tb_alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/tb_alu.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599004822538 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb_alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/tb_alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599004822538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599004822538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599004822571 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[0\] alu.vhd(53) " "Inferred latch for \"aux\[0\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822573 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[1\] alu.vhd(53) " "Inferred latch for \"aux\[1\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822573 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[2\] alu.vhd(53) " "Inferred latch for \"aux\[2\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822573 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[3\] alu.vhd(53) " "Inferred latch for \"aux\[3\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822573 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[4\] alu.vhd(53) " "Inferred latch for \"aux\[4\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[5\] alu.vhd(53) " "Inferred latch for \"aux\[5\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[6\] alu.vhd(53) " "Inferred latch for \"aux\[6\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[7\] alu.vhd(53) " "Inferred latch for \"aux\[7\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[8\] alu.vhd(53) " "Inferred latch for \"aux\[8\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[9\] alu.vhd(53) " "Inferred latch for \"aux\[9\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[10\] alu.vhd(53) " "Inferred latch for \"aux\[10\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[11\] alu.vhd(53) " "Inferred latch for \"aux\[11\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[12\] alu.vhd(53) " "Inferred latch for \"aux\[12\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[13\] alu.vhd(53) " "Inferred latch for \"aux\[13\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[14\] alu.vhd(53) " "Inferred latch for \"aux\[14\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[15\] alu.vhd(53) " "Inferred latch for \"aux\[15\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[16\] alu.vhd(53) " "Inferred latch for \"aux\[16\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[17\] alu.vhd(53) " "Inferred latch for \"aux\[17\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[18\] alu.vhd(53) " "Inferred latch for \"aux\[18\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[19\] alu.vhd(53) " "Inferred latch for \"aux\[19\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[20\] alu.vhd(53) " "Inferred latch for \"aux\[20\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[21\] alu.vhd(53) " "Inferred latch for \"aux\[21\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[22\] alu.vhd(53) " "Inferred latch for \"aux\[22\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[23\] alu.vhd(53) " "Inferred latch for \"aux\[23\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[24\] alu.vhd(53) " "Inferred latch for \"aux\[24\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[25\] alu.vhd(53) " "Inferred latch for \"aux\[25\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[26\] alu.vhd(53) " "Inferred latch for \"aux\[26\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822574 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[27\] alu.vhd(53) " "Inferred latch for \"aux\[27\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822575 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[28\] alu.vhd(53) " "Inferred latch for \"aux\[28\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822575 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[29\] alu.vhd(53) " "Inferred latch for \"aux\[29\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822575 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[30\] alu.vhd(53) " "Inferred latch for \"aux\[30\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822575 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[31\] alu.vhd(53) " "Inferred latch for \"aux\[31\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599004822575 "|alu"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[0\] " "Latch aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823164 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[1\] " "Latch aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823164 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[2\] " "Latch aux\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823164 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[3\] " "Latch aux\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823164 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[4\] " "Latch aux\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823164 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[5\] " "Latch aux\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823164 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[6\] " "Latch aux\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823164 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[7\] " "Latch aux\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823164 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[8\] " "Latch aux\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823164 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[9\] " "Latch aux\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823165 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[10\] " "Latch aux\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823165 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[11\] " "Latch aux\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823165 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[12\] " "Latch aux\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823165 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[13\] " "Latch aux\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823165 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[14\] " "Latch aux\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823165 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[15\] " "Latch aux\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823165 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[16\] " "Latch aux\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823165 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[17\] " "Latch aux\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823165 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[18\] " "Latch aux\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823165 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[19\] " "Latch aux\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823166 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[20\] " "Latch aux\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823166 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[21\] " "Latch aux\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823166 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[22\] " "Latch aux\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823166 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[23\] " "Latch aux\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823166 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[24\] " "Latch aux\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823166 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[25\] " "Latch aux\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823166 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[26\] " "Latch aux\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823166 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[27\] " "Latch aux\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823167 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[28\] " "Latch aux\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823167 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[29\] " "Latch aux\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823167 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[30\] " "Latch aux\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823167 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[31\] " "Latch aux\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL\[0\] " "Ports D and ENA on the latch are fed by the same signal CONTROL\[0\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599004823167 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/aula5/alu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599004823167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599004824389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599004824389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "379 " "Implemented 379 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599004824458 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599004824458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "278 " "Implemented 278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599004824458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599004824458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599004824498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 01 21:00:24 2020 " "Processing ended: Tue Sep 01 21:00:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599004824498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599004824498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599004824498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599004824498 ""}
