{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 16:45:51 2016 " "Info: Processing started: Sun Feb 21 16:45:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off peripheral -c peripheral " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off peripheral -c peripheral" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripheral.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file peripheral.v" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral " "Info (12023): Found entity 1: peripheral" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lda.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDA " "Info (12023): Found entity 1: LDA" {  } { { "LDA.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/LDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done FSM.v(11) " "Info (10281): Verilog HDL Declaration information at FSM.v(11): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "FSM.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/FSM.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info (12023): Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/FSM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawlines.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file drawlines.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawlines " "Info (12023): Found entity 1: drawlines" {  } { { "drawlines.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/drawlines.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var datapath.v(20) " "Warning (10463): Verilog HDL Declaration warning at datapath.v(20): \"var\" is SystemVerilog-2005 keyword" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/datapath.v" 20 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 5 5 " "Info (12021): Found 5 design units, including 5 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info (12023): Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Var " "Info (12023): Found entity 2: Var" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/datapath.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 register " "Info (12023): Found entity 3: register" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/datapath.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 counter " "Info (12023): Found entity 4: counter" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/datapath.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 lessEqual " "Info (12023): Found entity 5: lessEqual" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/datapath.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASC " "Info (12023): Found entity 1: ASC" {  } { { "ASC.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/ASC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "avs_si_chipselect peripheral.v(49) " "Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(49): created implicit net for \"avs_si_chipselect\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "avs_si_address peripheral.v(50) " "Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(50): created implicit net for \"avs_si_address\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "avs_si_read peripheral.v(51) " "Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(51): created implicit net for \"avs_si_read\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "avs_si_write peripheral.v(52) " "Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(52): created implicit net for \"avs_si_write\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "avs_si_writedata peripheral.v(53) " "Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(53): created implicit net for \"avs_si_writedata\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "avs_si_readdata peripheral.v(54) " "Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(54): created implicit net for \"avs_si_readdata\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "avs_si_waitrequest peripheral.v(55) " "Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(55): created implicit net for \"avs_si_waitrequest\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_out drawlines.v(102) " "Warning (10236): Verilog HDL Implicit Net warning at drawlines.v(102): created implicit net for \"colour_out\"" {  } { { "drawlines.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/drawlines.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "peripheral.v(70) " "Critical Warning (10846): Verilog HDL Instantiation warning at peripheral.v(70): instance has no name" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "peripheral " "Info (12127): Elaborating entity \"peripheral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata peripheral.v(29) " "Warning (10034): Output port \"avs_s1_readdata\" at peripheral.v(29) has no driver" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_waitrequest\[0\] peripheral.v(30) " "Warning (10034): Output port \"avs_s1_waitrequest\[0\]\" at peripheral.v(30) has no driver" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "coe_vga_LEDG peripheral.v(31) " "Warning (10034): Output port \"coe_vga_LEDG\" at peripheral.v(31) has no driver" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "coe_vga_LEDR peripheral.v(32) " "Warning (10034): Output port \"coe_vga_LEDR\" at peripheral.v(32) has no driver" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASC ASC:asc " "Info (12128): Elaborating entity \"ASC\" for hierarchy \"ASC:asc\"" {  } { { "peripheral.v" "asc" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_go ASC.v(42) " "Warning (10036): Verilog HDL or VHDL warning at ASC.v(42): object \"reg_go\" assigned a value but never read" {  } { { "ASC.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/ASC.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDA LDA:comb_5 " "Info (12128): Elaborating entity \"LDA\" for hierarchy \"LDA:comb_5\"" {  } { { "peripheral.v" "comb_5" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM LDA:comb_5\|FSM:fsm " "Info (12128): Elaborating entity \"FSM\" for hierarchy \"LDA:comb_5\|FSM:fsm\"" {  } { { "LDA.v" "fsm" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/LDA.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Var LDA:comb_5\|Var:v " "Info (12128): Elaborating entity \"Var\" for hierarchy \"LDA:comb_5\|Var:v\"" {  } { { "LDA.v" "v" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/LDA.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(97) " "Warning (10230): Verilog HDL assignment warning at datapath.v(97): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/datapath.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(111) " "Warning (10230): Verilog HDL assignment warning at datapath.v(111): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/datapath.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "peripheral.v" "VGA" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info (12134): Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info (12134): Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Info (12134): Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Info (12134): Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Info (12134): Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Info (12134): Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Info (12134): Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddg1 " "Info (12023): Found entity 1: altsyncram_ddg1" {  } { { "db/altsyncram_ddg1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/altsyncram_ddg1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddg1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_ddg1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7r1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7r1 " "Info (12023): Found entity 1: altsyncram_d7r1" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/altsyncram_d7r1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7r1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_d7r1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\"" {  } { { "db/altsyncram_ddg1.tdf" "altsyncram1" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/altsyncram_ddg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/altsyncram_d7r1.tdf" 37 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_adapter.v" 213 0 0 } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 92 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tpa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tpa " "Info (12023): Found entity 1: decode_tpa" {  } { { "db/decode_tpa.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/decode_tpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode3 " "Info (12128): Elaborating entity \"decode_tpa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode3\"" {  } { { "db/altsyncram_d7r1.tdf" "decode3" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/altsyncram_d7r1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode_a " "Info (12128): Elaborating entity \"decode_tpa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode_a\"" {  } { { "db/altsyncram_d7r1.tdf" "decode_a" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/altsyncram_d7r1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8kb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8kb " "Info (12023): Found entity 1: mux_8kb" {  } { { "db/mux_8kb.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/mux_8kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8kb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|mux_8kb:mux5 " "Info (12128): Elaborating entity \"mux_8kb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|mux_8kb:mux5\"" {  } { { "db/altsyncram_d7r1.tdf" "mux5" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/altsyncram_d7r1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[0\] GND " "Warning (13410): Pin \"avs_s1_readdata\[0\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[1\] GND " "Warning (13410): Pin \"avs_s1_readdata\[1\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[2\] GND " "Warning (13410): Pin \"avs_s1_readdata\[2\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[3\] GND " "Warning (13410): Pin \"avs_s1_readdata\[3\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[4\] GND " "Warning (13410): Pin \"avs_s1_readdata\[4\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[5\] GND " "Warning (13410): Pin \"avs_s1_readdata\[5\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[6\] GND " "Warning (13410): Pin \"avs_s1_readdata\[6\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[7\] GND " "Warning (13410): Pin \"avs_s1_readdata\[7\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[8\] GND " "Warning (13410): Pin \"avs_s1_readdata\[8\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[9\] GND " "Warning (13410): Pin \"avs_s1_readdata\[9\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[10\] GND " "Warning (13410): Pin \"avs_s1_readdata\[10\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[11\] GND " "Warning (13410): Pin \"avs_s1_readdata\[11\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[12\] GND " "Warning (13410): Pin \"avs_s1_readdata\[12\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[13\] GND " "Warning (13410): Pin \"avs_s1_readdata\[13\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[14\] GND " "Warning (13410): Pin \"avs_s1_readdata\[14\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[15\] GND " "Warning (13410): Pin \"avs_s1_readdata\[15\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[16\] GND " "Warning (13410): Pin \"avs_s1_readdata\[16\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[17\] GND " "Warning (13410): Pin \"avs_s1_readdata\[17\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[18\] GND " "Warning (13410): Pin \"avs_s1_readdata\[18\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[19\] GND " "Warning (13410): Pin \"avs_s1_readdata\[19\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[20\] GND " "Warning (13410): Pin \"avs_s1_readdata\[20\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[21\] GND " "Warning (13410): Pin \"avs_s1_readdata\[21\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[22\] GND " "Warning (13410): Pin \"avs_s1_readdata\[22\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[23\] GND " "Warning (13410): Pin \"avs_s1_readdata\[23\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[24\] GND " "Warning (13410): Pin \"avs_s1_readdata\[24\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[25\] GND " "Warning (13410): Pin \"avs_s1_readdata\[25\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[26\] GND " "Warning (13410): Pin \"avs_s1_readdata\[26\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[27\] GND " "Warning (13410): Pin \"avs_s1_readdata\[27\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[28\] GND " "Warning (13410): Pin \"avs_s1_readdata\[28\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[29\] GND " "Warning (13410): Pin \"avs_s1_readdata\[29\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[30\] GND " "Warning (13410): Pin \"avs_s1_readdata\[30\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[31\] GND " "Warning (13410): Pin \"avs_s1_readdata\[31\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_waitrequest\[0\] GND " "Warning (13410): Pin \"avs_s1_waitrequest\[0\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDG\[0\] GND " "Warning (13410): Pin \"coe_vga_LEDG\[0\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDG\[1\] GND " "Warning (13410): Pin \"coe_vga_LEDG\[1\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDG\[2\] GND " "Warning (13410): Pin \"coe_vga_LEDG\[2\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDG\[3\] GND " "Warning (13410): Pin \"coe_vga_LEDG\[3\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDG\[4\] GND " "Warning (13410): Pin \"coe_vga_LEDG\[4\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDG\[5\] GND " "Warning (13410): Pin \"coe_vga_LEDG\[5\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDG\[6\] GND " "Warning (13410): Pin \"coe_vga_LEDG\[6\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDG\[7\] GND " "Warning (13410): Pin \"coe_vga_LEDG\[7\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDG\[8\] GND " "Warning (13410): Pin \"coe_vga_LEDG\[8\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[0\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[0\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[1\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[1\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[2\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[2\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[3\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[3\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[4\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[4\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[5\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[5\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[6\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[6\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[7\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[7\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[8\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[8\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[9\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[9\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[10\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[10\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[11\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[11\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[12\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[12\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[13\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[13\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[14\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[14\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[15\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[15\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[16\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[16\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_LEDR\[17\] GND " "Warning (13410): Pin \"coe_vga_LEDR\[17\]\" is stuck at GND" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "coe_vga_VGA_SYNC VCC " "Warning (13410): Pin \"coe_vga_VGA_SYNC\" is stuck at VCC" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info (17049): 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LDA:comb_5\|FSM:fsm\|y_Q~2 " "Info (17050): Register \"LDA:comb_5\|FSM:fsm\|y_Q~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LDA:comb_5\|FSM:fsm\|y_Q~3 " "Info (17050): Register \"LDA:comb_5\|FSM:fsm\|y_Q~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LDA:comb_5\|FSM:fsm\|y_Q~4 " "Info (17050): Register \"LDA:comb_5\|FSM:fsm\|y_Q~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LDA:comb_5\|FSM:fsm\|y_Q~5 " "Info (17050): Register \"LDA:comb_5\|FSM:fsm\|y_Q~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LDA:comb_5\|FSM:fsm\|y_Q~6 " "Info (17050): Register \"LDA:comb_5\|FSM:fsm\|y_Q~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.map.smsg " "Info (144001): Generated suppressed messages file C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Warning (21074): Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_chipselect\[0\] " "Warning (15610): No output dependent on input pin \"avs_s1_chipselect\[0\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_chipselect\[1\] " "Warning (15610): No output dependent on input pin \"avs_s1_chipselect\[1\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_chipselect\[2\] " "Warning (15610): No output dependent on input pin \"avs_s1_chipselect\[2\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[0\] " "Warning (15610): No output dependent on input pin \"avs_s1_address\[0\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_read\[0\] " "Warning (15610): No output dependent on input pin \"avs_s1_read\[0\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_write\[0\] " "Warning (15610): No output dependent on input pin \"avs_s1_write\[0\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[0\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[0\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[1\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[1\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[2\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[2\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[3\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[3\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[4\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[4\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[5\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[5\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[6\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[6\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[7\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[7\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[8\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[8\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[9\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[9\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[10\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[10\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[11\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[11\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[12\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[12\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[13\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[13\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[14\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[14\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[15\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[15\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[16\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[16\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[17\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[17\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[18\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[18\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[19\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[19\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[20\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[20\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[21\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[21\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[22\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[22\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[23\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[23\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[24\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[24\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[25\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[25\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[26\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[26\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[27\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[27\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[28\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[28\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[29\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[29\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[30\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[30\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[31\] " "Warning (15610): No output dependent on input pin \"avs_s1_writedata\[31\]\"" {  } { { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Info (21057): Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Info (21058): Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Info (21059): Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Info (21061): Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "57 " "Info (21064): Implemented 57 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Info: Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 16:45:54 2016 " "Info: Processing ended: Sun Feb 21 16:45:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 16:45:54 2016 " "Info: Processing started: Sun Feb 21 16:45:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off peripheral -c peripheral " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off peripheral -c peripheral" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "peripheral EP2C35F672C6 " "Info (119006): Selected device EP2C35F672C6 for design \"peripheral\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll Cyclone II PLL " "Info (15535): Implemented PLL \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a47 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a41 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a44 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a38 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a35 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a29 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a32 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a26 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a17 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a20 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a14 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a23 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a56 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a50 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a53 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a5 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a8 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a2 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a11 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a46 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a43 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a40 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a37 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a34 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a31 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a28 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a25 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a55 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a49 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a52 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a16 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a19 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a13 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a22 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a4 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a7 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a1 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a10 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a45 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a42 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a39 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a36 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a33 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a30 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a27 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a24 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a54 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a48 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a51 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a18 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a15 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a12 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a21 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a3 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a6 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a0 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a9 " "Info (119043): Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info (176445): Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info (176445): Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info (169125): Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 2289 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info (169125): Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 2290 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 2291 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "135 135 " "Critical Warning (169085): No exact pin location assignment(s) for 135 pins of 135 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_chipselect\[0\] " "Info (169086): Pin avs_s1_chipselect\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_chipselect[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 24 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_chipselect[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 38 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_chipselect\[1\] " "Info (169086): Pin avs_s1_chipselect\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_chipselect[1] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 24 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_chipselect[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 39 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_chipselect\[2\] " "Info (169086): Pin avs_s1_chipselect\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_chipselect[2] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 24 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_chipselect[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 40 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[0\] " "Info (169086): Pin avs_s1_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_address[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 25 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 41 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_read\[0\] " "Info (169086): Pin avs_s1_read\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_read[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 26 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_read[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 42 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_write\[0\] " "Info (169086): Pin avs_s1_write\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_write[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 27 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_write[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 43 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[0\] " "Info (169086): Pin avs_s1_writedata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 44 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[1\] " "Info (169086): Pin avs_s1_writedata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[1] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 45 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[2\] " "Info (169086): Pin avs_s1_writedata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[2] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 46 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[3\] " "Info (169086): Pin avs_s1_writedata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[3] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 47 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[4\] " "Info (169086): Pin avs_s1_writedata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[4] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 48 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[5\] " "Info (169086): Pin avs_s1_writedata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[5] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 49 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[6\] " "Info (169086): Pin avs_s1_writedata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[6] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 50 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[7\] " "Info (169086): Pin avs_s1_writedata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[7] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 51 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[8\] " "Info (169086): Pin avs_s1_writedata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[8] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 52 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[9\] " "Info (169086): Pin avs_s1_writedata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[9] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 53 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[10\] " "Info (169086): Pin avs_s1_writedata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[10] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 54 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[11\] " "Info (169086): Pin avs_s1_writedata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[11] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 55 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[12\] " "Info (169086): Pin avs_s1_writedata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[12] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 56 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[13\] " "Info (169086): Pin avs_s1_writedata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[13] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 57 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[14\] " "Info (169086): Pin avs_s1_writedata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[14] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 58 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[15\] " "Info (169086): Pin avs_s1_writedata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[15] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 59 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[16\] " "Info (169086): Pin avs_s1_writedata\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[16] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 60 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[17\] " "Info (169086): Pin avs_s1_writedata\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[17] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 61 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[18\] " "Info (169086): Pin avs_s1_writedata\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[18] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 62 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[19\] " "Info (169086): Pin avs_s1_writedata\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[19] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 63 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[20\] " "Info (169086): Pin avs_s1_writedata\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[20] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 64 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[21\] " "Info (169086): Pin avs_s1_writedata\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[21] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 65 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[22\] " "Info (169086): Pin avs_s1_writedata\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[22] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 66 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[23\] " "Info (169086): Pin avs_s1_writedata\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[23] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 67 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[24\] " "Info (169086): Pin avs_s1_writedata\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[24] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 68 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[25\] " "Info (169086): Pin avs_s1_writedata\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[25] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 69 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[26\] " "Info (169086): Pin avs_s1_writedata\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[26] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 70 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[27\] " "Info (169086): Pin avs_s1_writedata\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[27] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 71 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[28\] " "Info (169086): Pin avs_s1_writedata\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[28] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 72 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[29\] " "Info (169086): Pin avs_s1_writedata\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[29] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 73 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[30\] " "Info (169086): Pin avs_s1_writedata\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[30] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 74 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[31\] " "Info (169086): Pin avs_s1_writedata\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_writedata[31] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 28 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 75 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[0\] " "Info (169086): Pin avs_s1_readdata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 76 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[1\] " "Info (169086): Pin avs_s1_readdata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[1] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 77 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[2\] " "Info (169086): Pin avs_s1_readdata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[2] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 78 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[3\] " "Info (169086): Pin avs_s1_readdata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[3] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 79 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[4\] " "Info (169086): Pin avs_s1_readdata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[4] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 80 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[5\] " "Info (169086): Pin avs_s1_readdata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[5] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 81 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[6\] " "Info (169086): Pin avs_s1_readdata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[6] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 82 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[7\] " "Info (169086): Pin avs_s1_readdata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[7] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 83 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[8\] " "Info (169086): Pin avs_s1_readdata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[8] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 84 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[9\] " "Info (169086): Pin avs_s1_readdata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[9] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 85 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[10\] " "Info (169086): Pin avs_s1_readdata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[10] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 86 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[11\] " "Info (169086): Pin avs_s1_readdata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[11] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 87 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[12\] " "Info (169086): Pin avs_s1_readdata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[12] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 88 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[13\] " "Info (169086): Pin avs_s1_readdata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[13] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 89 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[14\] " "Info (169086): Pin avs_s1_readdata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[14] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 90 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[15\] " "Info (169086): Pin avs_s1_readdata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[15] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 91 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[16\] " "Info (169086): Pin avs_s1_readdata\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[16] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 92 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[17\] " "Info (169086): Pin avs_s1_readdata\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[17] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 93 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[18\] " "Info (169086): Pin avs_s1_readdata\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[18] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 94 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[19\] " "Info (169086): Pin avs_s1_readdata\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[19] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 95 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[20\] " "Info (169086): Pin avs_s1_readdata\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[20] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 96 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[21\] " "Info (169086): Pin avs_s1_readdata\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[21] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 97 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[22\] " "Info (169086): Pin avs_s1_readdata\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[22] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 98 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[23\] " "Info (169086): Pin avs_s1_readdata\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[23] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 99 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[24\] " "Info (169086): Pin avs_s1_readdata\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[24] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 100 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[25\] " "Info (169086): Pin avs_s1_readdata\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[25] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 101 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[26\] " "Info (169086): Pin avs_s1_readdata\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[26] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 102 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[27\] " "Info (169086): Pin avs_s1_readdata\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[27] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 103 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[28\] " "Info (169086): Pin avs_s1_readdata\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[28] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 104 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[29\] " "Info (169086): Pin avs_s1_readdata\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[29] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 105 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[30\] " "Info (169086): Pin avs_s1_readdata\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[30] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 106 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[31\] " "Info (169086): Pin avs_s1_readdata\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_readdata[31] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 29 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 107 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_waitrequest\[0\] " "Info (169086): Pin avs_s1_waitrequest\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { avs_s1_waitrequest[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_waitrequest[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 108 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDG\[0\] " "Info (169086): Pin coe_vga_LEDG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDG[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 109 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDG\[1\] " "Info (169086): Pin coe_vga_LEDG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDG[1] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 110 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDG\[2\] " "Info (169086): Pin coe_vga_LEDG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDG[2] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 111 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDG\[3\] " "Info (169086): Pin coe_vga_LEDG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDG[3] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 112 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDG\[4\] " "Info (169086): Pin coe_vga_LEDG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDG[4] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 113 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDG\[5\] " "Info (169086): Pin coe_vga_LEDG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDG[5] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 114 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDG\[6\] " "Info (169086): Pin coe_vga_LEDG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDG[6] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 115 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDG\[7\] " "Info (169086): Pin coe_vga_LEDG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDG[7] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 116 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDG\[8\] " "Info (169086): Pin coe_vga_LEDG\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDG[8] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 31 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDG[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 117 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[0\] " "Info (169086): Pin coe_vga_LEDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 118 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[1\] " "Info (169086): Pin coe_vga_LEDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[1] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 119 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[2\] " "Info (169086): Pin coe_vga_LEDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[2] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 120 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[3\] " "Info (169086): Pin coe_vga_LEDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[3] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 121 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[4\] " "Info (169086): Pin coe_vga_LEDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[4] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 122 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[5\] " "Info (169086): Pin coe_vga_LEDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[5] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 123 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[6\] " "Info (169086): Pin coe_vga_LEDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[6] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 124 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[7\] " "Info (169086): Pin coe_vga_LEDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[7] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 125 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[8\] " "Info (169086): Pin coe_vga_LEDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[8] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 126 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[9\] " "Info (169086): Pin coe_vga_LEDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[9] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 127 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[10\] " "Info (169086): Pin coe_vga_LEDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[10] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 128 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[11\] " "Info (169086): Pin coe_vga_LEDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[11] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 129 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[12\] " "Info (169086): Pin coe_vga_LEDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[12] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 130 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[13\] " "Info (169086): Pin coe_vga_LEDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[13] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 131 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[14\] " "Info (169086): Pin coe_vga_LEDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[14] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 132 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[15\] " "Info (169086): Pin coe_vga_LEDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[15] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 133 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[16\] " "Info (169086): Pin coe_vga_LEDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[16] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 134 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_LEDR\[17\] " "Info (169086): Pin coe_vga_LEDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_LEDR[17] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 32 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_LEDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 135 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_R\[0\] " "Info (169086): Pin coe_vga_VGA_R\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_R[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 136 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_R\[1\] " "Info (169086): Pin coe_vga_VGA_R\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_R[1] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 137 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_R\[2\] " "Info (169086): Pin coe_vga_VGA_R\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_R[2] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 138 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_R\[3\] " "Info (169086): Pin coe_vga_VGA_R\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_R[3] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 139 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_R\[4\] " "Info (169086): Pin coe_vga_VGA_R\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_R[4] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 140 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_R\[5\] " "Info (169086): Pin coe_vga_VGA_R\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_R[5] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 141 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_R\[6\] " "Info (169086): Pin coe_vga_VGA_R\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_R[6] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 142 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_R\[7\] " "Info (169086): Pin coe_vga_VGA_R\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_R[7] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 143 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_R\[8\] " "Info (169086): Pin coe_vga_VGA_R\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_R[8] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_R[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 144 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_R\[9\] " "Info (169086): Pin coe_vga_VGA_R\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_R[9] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_R[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 145 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_G\[0\] " "Info (169086): Pin coe_vga_VGA_G\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_G[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 34 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 146 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_G\[1\] " "Info (169086): Pin coe_vga_VGA_G\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_G[1] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 34 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 147 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_G\[2\] " "Info (169086): Pin coe_vga_VGA_G\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_G[2] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 34 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 148 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_G\[3\] " "Info (169086): Pin coe_vga_VGA_G\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_G[3] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 34 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 149 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_G\[4\] " "Info (169086): Pin coe_vga_VGA_G\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_G[4] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 34 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 150 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_G\[5\] " "Info (169086): Pin coe_vga_VGA_G\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_G[5] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 34 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 151 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_G\[6\] " "Info (169086): Pin coe_vga_VGA_G\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_G[6] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 34 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 152 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_G\[7\] " "Info (169086): Pin coe_vga_VGA_G\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_G[7] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 34 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 153 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_G\[8\] " "Info (169086): Pin coe_vga_VGA_G\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_G[8] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 34 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_G[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 154 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_G\[9\] " "Info (169086): Pin coe_vga_VGA_G\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_G[9] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 34 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_G[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 155 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_B\[0\] " "Info (169086): Pin coe_vga_VGA_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_B[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 35 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 156 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_B\[1\] " "Info (169086): Pin coe_vga_VGA_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_B[1] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 35 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 157 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_B\[2\] " "Info (169086): Pin coe_vga_VGA_B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_B[2] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 35 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 158 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_B\[3\] " "Info (169086): Pin coe_vga_VGA_B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_B[3] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 35 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 159 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_B\[4\] " "Info (169086): Pin coe_vga_VGA_B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_B[4] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 35 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 160 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_B\[5\] " "Info (169086): Pin coe_vga_VGA_B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_B[5] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 35 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 161 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_B\[6\] " "Info (169086): Pin coe_vga_VGA_B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_B[6] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 35 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 162 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_B\[7\] " "Info (169086): Pin coe_vga_VGA_B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_B[7] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 35 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 163 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_B\[8\] " "Info (169086): Pin coe_vga_VGA_B\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_B[8] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 35 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 164 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_B\[9\] " "Info (169086): Pin coe_vga_VGA_B\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_B[9] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 35 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 165 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_HS " "Info (169086): Pin coe_vga_VGA_HS not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_HS } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 36 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 166 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_VS " "Info (169086): Pin coe_vga_VGA_VS not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_VS } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 37 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 167 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_BLANK " "Info (169086): Pin coe_vga_VGA_BLANK not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_BLANK } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 38 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_BLANK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 168 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_SYNC " "Info (169086): Pin coe_vga_VGA_SYNC not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_SYNC } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 39 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 169 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_vga_VGA_CLK " "Info (169086): Pin coe_vga_VGA_CLK not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { coe_vga_VGA_CLK } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 40 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_vga_VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 170 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "csi_clockreset_clk\[0\] " "Info (169086): Pin csi_clockreset_clk\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { csi_clockreset_clk[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 22 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { csi_clockreset_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 36 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "csi_clockreset_reset\[0\] " "Info (169086): Pin csi_clockreset_reset\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { csi_clockreset_reset[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 23 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { csi_clockreset_reset[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 37 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "peripheral.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'peripheral.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info (332144): No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "csi_clockreset_clk\[0\] (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info (176353): Automatically promoted node csi_clockreset_clk\[0\] (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { csi_clockreset_clk[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 22 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { csi_clockreset_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 36 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Info (176353): Automatically promoted node vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 204 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "csi_clockreset_reset\[0\] (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info (176353): Automatically promoted node csi_clockreset_reset\[0\] (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { csi_clockreset_reset[0] } } } { "peripheral.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v" 23 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { csi_clockreset_reset[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/" { { 0 { 0 ""} 0 37 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "132 unused 3.3V 38 94 0 " "Info (176211): Number of I/O pins in group: 132 (unused VREF, 3.3V VCCIO, 38 input, 94 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 2 62 " "Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y12 X32_Y23 " "Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "95 " "Warning (306006): Found 95 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[0\] 0 " "Info (306007): Pin \"avs_s1_readdata\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[1\] 0 " "Info (306007): Pin \"avs_s1_readdata\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[2\] 0 " "Info (306007): Pin \"avs_s1_readdata\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[3\] 0 " "Info (306007): Pin \"avs_s1_readdata\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[4\] 0 " "Info (306007): Pin \"avs_s1_readdata\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[5\] 0 " "Info (306007): Pin \"avs_s1_readdata\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[6\] 0 " "Info (306007): Pin \"avs_s1_readdata\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[7\] 0 " "Info (306007): Pin \"avs_s1_readdata\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[8\] 0 " "Info (306007): Pin \"avs_s1_readdata\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[9\] 0 " "Info (306007): Pin \"avs_s1_readdata\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[10\] 0 " "Info (306007): Pin \"avs_s1_readdata\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[11\] 0 " "Info (306007): Pin \"avs_s1_readdata\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[12\] 0 " "Info (306007): Pin \"avs_s1_readdata\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[13\] 0 " "Info (306007): Pin \"avs_s1_readdata\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[14\] 0 " "Info (306007): Pin \"avs_s1_readdata\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[15\] 0 " "Info (306007): Pin \"avs_s1_readdata\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[16\] 0 " "Info (306007): Pin \"avs_s1_readdata\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[17\] 0 " "Info (306007): Pin \"avs_s1_readdata\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[18\] 0 " "Info (306007): Pin \"avs_s1_readdata\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[19\] 0 " "Info (306007): Pin \"avs_s1_readdata\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[20\] 0 " "Info (306007): Pin \"avs_s1_readdata\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[21\] 0 " "Info (306007): Pin \"avs_s1_readdata\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[22\] 0 " "Info (306007): Pin \"avs_s1_readdata\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[23\] 0 " "Info (306007): Pin \"avs_s1_readdata\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[24\] 0 " "Info (306007): Pin \"avs_s1_readdata\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[25\] 0 " "Info (306007): Pin \"avs_s1_readdata\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[26\] 0 " "Info (306007): Pin \"avs_s1_readdata\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[27\] 0 " "Info (306007): Pin \"avs_s1_readdata\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[28\] 0 " "Info (306007): Pin \"avs_s1_readdata\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[29\] 0 " "Info (306007): Pin \"avs_s1_readdata\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[30\] 0 " "Info (306007): Pin \"avs_s1_readdata\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[31\] 0 " "Info (306007): Pin \"avs_s1_readdata\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_waitrequest\[0\] 0 " "Info (306007): Pin \"avs_s1_waitrequest\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[0\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[1\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[2\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[3\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[4\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[5\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[6\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[7\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[8\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[0\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[1\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[2\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[3\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[4\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[5\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[6\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[7\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[8\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[9\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[10\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[11\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[12\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[13\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[14\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[15\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[16\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[17\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[0\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[1\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[2\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[3\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[4\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[5\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[6\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[7\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[8\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[9\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[0\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[1\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[2\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[3\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[4\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[5\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[6\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[7\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[8\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[9\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[0\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[1\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[2\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[3\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[4\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[5\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[6\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[7\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[8\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[9\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_HS 0 " "Info (306007): Pin \"coe_vga_VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_VS 0 " "Info (306007): Pin \"coe_vga_VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_BLANK 0 " "Info (306007): Pin \"coe_vga_VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_SYNC 0 " "Info (306007): Pin \"coe_vga_VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_CLK 0 " "Info (306007): Pin \"coe_vga_VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Info: Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 16:46:01 2016 " "Info: Processing ended: Sun Feb 21 16:46:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 16:46:02 2016 " "Info: Processing started: Sun Feb 21 16:46:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off peripheral -c peripheral " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off peripheral -c peripheral" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 16:46:02 2016 " "Info: Processing started: Sun Feb 21 16:46:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta peripheral -c peripheral " "Info: Command: quartus_sta peripheral -c peripheral" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "peripheral.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'peripheral.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info (332142): No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name csi_clockreset_clk\[0\] csi_clockreset_clk\[0\] " "Info (332110): create_clock -period 20.000 -waveform \{0.000 10.000\} -name csi_clockreset_clk\[0\] csi_clockreset_clk\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|pll\|clk\[0\]\} \{VGA\|mypll\|altpll_component\|pll\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{VGA\|mypll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|pll\|clk\[0\]\} \{VGA\|mypll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.085 " "Info (332146): Worst-case setup slack is 17.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.085         0.000 csi_clockreset_clk\[0\]  " "Info (332119):    17.085         0.000 csi_clockreset_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.517         0.000 VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    30.517         0.000 VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.521 " "Info (332146): Worst-case hold slack is 0.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521         0.000 VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     0.521         0.000 VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.646         0.000 csi_clockreset_clk\[0\]  " "Info (332119):     2.646         0.000 csi_clockreset_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.620 " "Info (332146): Worst-case minimum pulse width slack is 7.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.620         0.000 csi_clockreset_clk\[0\]  " "Info (332119):     7.620         0.000 csi_clockreset_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.873         0.000 VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    17.873         0.000 VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "95 " "Warning (306006): Found 95 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[0\] 0 " "Info (306007): Pin \"avs_s1_readdata\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[1\] 0 " "Info (306007): Pin \"avs_s1_readdata\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[2\] 0 " "Info (306007): Pin \"avs_s1_readdata\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[3\] 0 " "Info (306007): Pin \"avs_s1_readdata\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[4\] 0 " "Info (306007): Pin \"avs_s1_readdata\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[5\] 0 " "Info (306007): Pin \"avs_s1_readdata\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[6\] 0 " "Info (306007): Pin \"avs_s1_readdata\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[7\] 0 " "Info (306007): Pin \"avs_s1_readdata\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[8\] 0 " "Info (306007): Pin \"avs_s1_readdata\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[9\] 0 " "Info (306007): Pin \"avs_s1_readdata\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[10\] 0 " "Info (306007): Pin \"avs_s1_readdata\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[11\] 0 " "Info (306007): Pin \"avs_s1_readdata\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[12\] 0 " "Info (306007): Pin \"avs_s1_readdata\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[13\] 0 " "Info (306007): Pin \"avs_s1_readdata\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[14\] 0 " "Info (306007): Pin \"avs_s1_readdata\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[15\] 0 " "Info (306007): Pin \"avs_s1_readdata\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[16\] 0 " "Info (306007): Pin \"avs_s1_readdata\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[17\] 0 " "Info (306007): Pin \"avs_s1_readdata\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[18\] 0 " "Info (306007): Pin \"avs_s1_readdata\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[19\] 0 " "Info (306007): Pin \"avs_s1_readdata\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[20\] 0 " "Info (306007): Pin \"avs_s1_readdata\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[21\] 0 " "Info (306007): Pin \"avs_s1_readdata\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[22\] 0 " "Info (306007): Pin \"avs_s1_readdata\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[23\] 0 " "Info (306007): Pin \"avs_s1_readdata\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[24\] 0 " "Info (306007): Pin \"avs_s1_readdata\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[25\] 0 " "Info (306007): Pin \"avs_s1_readdata\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[26\] 0 " "Info (306007): Pin \"avs_s1_readdata\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[27\] 0 " "Info (306007): Pin \"avs_s1_readdata\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[28\] 0 " "Info (306007): Pin \"avs_s1_readdata\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[29\] 0 " "Info (306007): Pin \"avs_s1_readdata\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[30\] 0 " "Info (306007): Pin \"avs_s1_readdata\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[31\] 0 " "Info (306007): Pin \"avs_s1_readdata\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_waitrequest\[0\] 0 " "Info (306007): Pin \"avs_s1_waitrequest\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[0\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[1\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[2\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[3\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[4\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[5\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[6\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[7\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDG\[8\] 0 " "Info (306007): Pin \"coe_vga_LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[0\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[1\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[2\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[3\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[4\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[5\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[6\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[7\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[8\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[9\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[10\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[11\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[12\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[13\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[14\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[15\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[16\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_LEDR\[17\] 0 " "Info (306007): Pin \"coe_vga_LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[0\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[1\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[2\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[3\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[4\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[5\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[6\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[7\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[8\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_R\[9\] 0 " "Info (306007): Pin \"coe_vga_VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[0\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[1\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[2\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[3\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[4\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[5\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[6\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[7\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[8\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_G\[9\] 0 " "Info (306007): Pin \"coe_vga_VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[0\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[1\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[2\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[3\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[4\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[5\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[6\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[7\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[8\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_B\[9\] 0 " "Info (306007): Pin \"coe_vga_VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_HS 0 " "Info (306007): Pin \"coe_vga_VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_VS 0 " "Info (306007): Pin \"coe_vga_VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_BLANK 0 " "Info (306007): Pin \"coe_vga_VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_SYNC 0 " "Info (306007): Pin \"coe_vga_VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_vga_VGA_CLK 0 " "Info (306007): Pin \"coe_vga_VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.543 " "Info (332146): Worst-case setup slack is 17.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.543         0.000 csi_clockreset_clk\[0\]  " "Info (332119):    17.543         0.000 csi_clockreset_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.548         0.000 VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    35.548         0.000 VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.239 " "Info (332146): Worst-case hold slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239         0.000 VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     0.239         0.000 VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.318         0.000 csi_clockreset_clk\[0\]  " "Info (332119):     2.318         0.000 csi_clockreset_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.620 " "Info (332146): Worst-case minimum pulse width slack is 7.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.620         0.000 csi_clockreset_clk\[0\]  " "Info (332119):     7.620         0.000 csi_clockreset_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.873         0.000 VGA\|mypll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    17.873         0.000 VGA\|mypll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Info: Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 16:46:04 2016 " "Info: Processing ended: Sun Feb 21 16:46:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Info: Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 16:46:04 2016 " "Info: Processing ended: Sun Feb 21 16:46:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 16:46:05 2016 " "Info: Processing started: Sun Feb 21 16:46:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off peripheral -c peripheral " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off peripheral -c peripheral" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "peripheral.vho\", \"peripheral_fast.vho peripheral_vhd.sdo peripheral_vhd_fast.sdo C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/simulation/modelsim/ simulation " "Info (204026): Generated files \"peripheral.vho\", \"peripheral_fast.vho\", \"peripheral_vhd.sdo\" and \"peripheral_vhd_fast.sdo\" in directory \"C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 16:46:05 2016 " "Info: Processing ended: Sun Feb 21 16:46:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 130 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 130 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
