{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701471555836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701471555836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 17:59:15 2023 " "Processing started: Fri Dec 01 17:59:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701471555836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701471555836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dinogame -c dinogame " "Command: quartus_sta dinogame -c dinogame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701471555836 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1701471555930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701471556664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701471556664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471556711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471556711 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701471557179 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dinogame.sdc " "Synopsys Design Constraints File file not found: 'dinogame.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701471557226 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471557226 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701471557226 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701471557226 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701471557226 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701471557226 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471557226 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:FSM\|control:control\|currentState\[0\] FSM:FSM\|control:control\|currentState\[0\] " "create_clock -period 1.000 -name FSM:FSM\|control:control\|currentState\[0\] FSM:FSM\|control:control\|currentState\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701471557226 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " "create_clock -period 1.000 -name FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701471557226 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " "create_clock -period 1.000 -name FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701471557226 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701471557226 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701471557226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701471557226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701471557226 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701471557226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701471557226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701471557242 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701471557242 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701471557242 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701471557289 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701471557289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.368 " "Worst-case setup slack is -5.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.368             -48.308 FSM:FSM\|control:control\|currentState\[0\]  " "   -5.368             -48.308 FSM:FSM\|control:control\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.684            -642.014 CLOCK_50  " "   -4.684            -642.014 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.208             -32.048 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK  " "   -4.208             -32.048 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.111             -12.853 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE  " "   -2.111             -12.853 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.495               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   31.495               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471557304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.927 " "Worst-case hold slack is -2.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.927             -10.619 CLOCK_50  " "   -2.927             -10.619 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.393               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE  " "    0.619               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 FSM:FSM\|control:control\|currentState\[0\]  " "    0.646               0.000 FSM:FSM\|control:control\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.895               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK  " "    2.895               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471557320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701471557320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701471557320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.631 FSM:FSM\|control:control\|currentState\[0\]  " "   -0.394              -4.631 FSM:FSM\|control:control\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE  " "    0.338               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK  " "    0.380               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.874               0.000 CLOCK_50  " "    8.874               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.780               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.780               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471557336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471557336 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701471557351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701471557382 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701471558788 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701471558882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701471558882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701471558882 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701471558882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701471558882 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701471558898 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701471558898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.387 " "Worst-case setup slack is -5.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.387             -48.479 FSM:FSM\|control:control\|currentState\[0\]  " "   -5.387             -48.479 FSM:FSM\|control:control\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.408            -563.107 CLOCK_50  " "   -4.408            -563.107 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.302             -32.861 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK  " "   -4.302             -32.861 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.134             -12.648 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE  " "   -2.134             -12.648 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.828               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   31.828               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471558898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.974 " "Worst-case hold slack is -2.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.974             -10.814 CLOCK_50  " "   -2.974             -10.814 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.372               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE  " "    0.536               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 FSM:FSM\|control:control\|currentState\[0\]  " "    0.637               0.000 FSM:FSM\|control:control\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.910               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK  " "    2.910               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471558913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701471558913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701471558929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.617 FSM:FSM\|control:control\|currentState\[0\]  " "   -0.394              -4.617 FSM:FSM\|control:control\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE  " "    0.349               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK  " "    0.384               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.823               0.000 CLOCK_50  " "    8.823               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.754               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.754               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471558929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471558929 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701471558945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701471559085 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701471560413 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701471560507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701471560507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701471560507 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701471560507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701471560507 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701471560522 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701471560522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.364 " "Worst-case setup slack is -3.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.364            -462.867 CLOCK_50  " "   -3.364            -462.867 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.936             -26.424 FSM:FSM\|control:control\|currentState\[0\]  " "   -2.936             -26.424 FSM:FSM\|control:control\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.086             -15.660 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK  " "   -2.086             -15.660 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -3.666 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE  " "   -0.724              -3.666 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.749               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.749               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471560522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.452 " "Worst-case hold slack is -1.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452              -5.126 CLOCK_50  " "   -1.452              -5.126 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.221               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 FSM:FSM\|control:control\|currentState\[0\]  " "    0.335               0.000 FSM:FSM\|control:control\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE  " "    0.367               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.829               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK  " "    1.829               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471560522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701471560538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701471560538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.160 " "Worst-case minimum pulse width slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 FSM:FSM\|control:control\|currentState\[0\]  " "    0.160               0.000 FSM:FSM\|control:control\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE  " "    0.363               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK  " "    0.400               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.790               0.000 CLOCK_50  " "    8.790               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.891               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471560538 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701471560554 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701471560741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701471560741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701471560741 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701471560741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701471560741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701471560741 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701471560741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.781 " "Worst-case setup slack is -2.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.781             -25.029 FSM:FSM\|control:control\|currentState\[0\]  " "   -2.781             -25.029 FSM:FSM\|control:control\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.665            -357.546 CLOCK_50  " "   -2.665            -357.546 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.021             -15.237 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK  " "   -2.021             -15.237 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583              -2.667 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE  " "   -0.583              -2.667 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.552               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.552               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471560741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.416 " "Worst-case hold slack is -1.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.416              -5.071 CLOCK_50  " "   -1.416              -5.071 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.198               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 FSM:FSM\|control:control\|currentState\[0\]  " "    0.303               0.000 FSM:FSM\|control:control\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE  " "    0.320               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.803               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK  " "    1.803               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471560757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701471560757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701471560757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.162 " "Worst-case minimum pulse width slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 FSM:FSM\|control:control\|currentState\[0\]  " "    0.162               0.000 FSM:FSM\|control:control\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE  " "    0.386               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currentState.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK  " "    0.413               0.000 FSM:FSM\|keyboard:keyboard\|PS2_Controller:PS2\|currPS2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.783               0.000 CLOCK_50  " "    8.783               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.889               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.889               0.000 part2\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701471560772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701471560772 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701471563021 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701471563025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5228 " "Peak virtual memory: 5228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701471563102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 17:59:23 2023 " "Processing ended: Fri Dec 01 17:59:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701471563102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701471563102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701471563102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701471563102 ""}
