;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL 100, 90
	SPL 100, 90
	DJN 127, 106
	SUB @121, 103
	DJN -7, @-3
	SLT 3, @22
	SPL 0, #2
	ADD @13, 0
	SUB 3, @22
	SUB #42, @200
	ADD 10, 9
	SUB <0, @2
	SLT 200, @12
	DJN -1, @-20
	SUB <-3, 0
	SUB <-3, 0
	ADD @13, 1
	SLT 20, @12
	SLT 20, @12
	SUB @-100, 0
	SPL 0, #2
	ADD #270, <1
	ADD #270, <1
	DAT #4, #9
	DAT #4, #9
	SUB @124, 106
	SPL 100, <90
	SUB -37, <930
	SPL 100, <90
	SUB 7, <-120
	SUB -37, <930
	SPL 0, #2
	SUB -37, <930
	SPL 0, #2
	ADD -440, -670
	SPL 8, #2
	DJN -1, @-20
	MOV -4, <-20
	SPL 0, #2
	SUB @-127, 800
	MOV -604, <-20
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
