Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TDE_testbench_behav xil_defaultlib.TDE_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/EE720a/cadvlsi_final/cadvlsi_final.srcs/sources_1/imports/Desktop/TDE_design.v" Line 3. Module TDE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/EE720a/cadvlsi_final/cadvlsi_final.srcs/sources_1/imports/Desktop/TDE_design.v" Line 985. Module seg7_display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/EE720a/cadvlsi_final/cadvlsi_final.srcs/sources_1/imports/Desktop/TDE_design.v" Line 3. Module TDE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/EE720a/cadvlsi_final/cadvlsi_final.srcs/sources_1/imports/Desktop/TDE_design.v" Line 985. Module seg7_display doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7_display
Compiling module xil_defaultlib.TDE
Compiling module xil_defaultlib.TDE_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TDE_testbench_behav
