#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Aug 27 14:45:53 2023
# Process ID: 148580
# Current directory: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707
# Command line: vivado
# Log file: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vivado.log
# Journal file: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vivado.jou
# Running On: binhkieudo-hotswap, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project vc707 /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707 -part xc7vx485tffg1761-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
set_property board_part xilinx.com:vc707:part0:1.4 [current_project]
add_files -norecurse {/home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/ip/clock_gen.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/system/servant.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_immdec.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/ip/tiny_spi.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/system/servant_mux.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/ip/gpio.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_bufreg.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_state.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/system/servant_ram.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_ctrl.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_top.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_csr.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/ip/flash_controller.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/ip/spi_master.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_bufreg2.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_rf_ram.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_mem_if.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_rf_ram_if.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/ip/rom.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_decode.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/system/top_artya7.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_rf_if.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/ip/setup_reg.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_alu.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/system/servant_arbiter.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/ip/debug_dm.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/core/serv_rf_top.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/ip/timer.v /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/ip/debug_dtm.v}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse /home/binhkieudo/Workspace/XRPIX/serial_riscv/rtl/xdc/VC707_gpio.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/imports/rtl/ip/clock_gen.v] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/imports/rtl/ip/clock_gen.v
file delete -force /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/imports/rtl/ip/clock_gen.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/imports/rtl/ip/flash_controller.v] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/imports/rtl/ip/flash_controller.v
file delete -force /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/imports/rtl/ip/flash_controller.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/imports/rtl/ip/spi_master.v] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/imports/rtl/ip/spi_master.v
file delete -force /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/imports/rtl/ip/spi_master.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/new
close [ open /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/new/top_vc707.v w ]
add_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/new/top_vc707.v
update_compile_order -fileset sources_1
set_property top top_vc707 [current_fileset]
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/new/test.v w ]
add_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/imports/rtl/system/top_artya7.v] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/imports/rtl/system/top_artya7.v
file delete -force /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/sources_1/imports/rtl/system/top_artya7.v
set_property top test [current_fileset]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Aug 27 15:34:55 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/synth_1/runme.log
[Sun Aug 27 15:34:55 2023] Launched impl_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:10:28
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299B9334F
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/impl_1/test.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/impl_1/test.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 9826.875 ; gain = 0.000 ; free physical = 7365 ; free virtual = 83956
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property top top_vc707 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/synth_1/test.dcp to /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Aug 27 15:41:22 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/synth_1/runme.log
[Sun Aug 27 15:41:22 2023] Launched impl_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.srcs/utils_1/imports/synth_1/test.dcp with file /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/synth_1/top_vc707.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Aug 27 15:44:58 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/synth_1/runme.log
[Sun Aug 27 15:44:58 2023] Launched impl_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:10:28
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299B9334F
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/impl_1/top_vc707.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server -url localhost:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210299B9334F]
set_property PARAM.FREQUENCY 30000000 [get_hw_targets */xilinx_tcf/Digilent/210299B9334F]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299B9334F
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/impl_1/top_vc707.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/vc707/vc707/vc707.runs/impl_1/top_vc707.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9991.906 ; gain = 0.000 ; free physical = 7242 ; free virtual = 83886
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
disconnect_hw_server localhost:3121
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 28 01:35:27 2023...
