==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'A_in': /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vivado2019.prj/kernel.h:22
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vivado2019.prj/kernel.h:26
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vivado2019.prj/kernel.h:28
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vivado2019.prj/kernel.h:30
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vivado2019.prj/kernel.h:32
ERROR: [HLS 214-124] use of undeclared identifier 'A_in': systolic_array.cpp:3
ERROR: [HLS 214-124] use of undeclared identifier 'k_size': systolic_array.cpp:8
ERROR: [HLS 214-124] use of undeclared identifier 'A_in': systolic_array.cpp:10
ERROR: [HLS 214-124] use of undeclared identifier 'B_in': systolic_array.cpp:11
ERROR: [HLS 214-124] use of undeclared identifier 'C_out': systolic_array.cpp:12
ERROR: [HLS 214-124] use of undeclared identifier 'A_out': systolic_array.cpp:13
ERROR: [HLS 214-124] use of undeclared identifier 'B_out': systolic_array.cpp:14
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': systolic_array.cpp:18
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:24
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:28
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:33
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:37
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:42
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:43
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:44
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:45
ERROR: [HLS 214-124] use of undeclared identifier 'A_fifo': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'A_fifo': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'B_fifo': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'B_fifo': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'C': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:46
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:50
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:51
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:52
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:55
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:60
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:61
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:62
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': systolic_array.cpp:69
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:75
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:76
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:79
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:80
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:82
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:83
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:84
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:85
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:88
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:93
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:94
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:95
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:96
ERROR: [HLS 214-124] use of undeclared identifier 'A_fifo': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'A_fifo': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'B_fifo': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'B_fifo': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:97
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:101
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:102
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:103
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:106
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:111
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:112
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:113
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': systolic_array.cpp:120
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:126
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:127
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:130
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:131
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:133
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:134
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:135
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:136
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:139
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:144
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:145
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:146
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:147
ERROR: [HLS 214-124] use of undeclared identifier 'A_fifo': systolic_array.cpp:148
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:148
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:148
ERROR: [HLS 214-124] use of undeclared identifier 'A_fifo': systolic_array.cpp:148
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'A_in': /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vivado2019.prj/kernel.h:22
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vivado2019.prj/kernel.h:26
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vivado2019.prj/kernel.h:28
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vivado2019.prj/kernel.h:30
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vivado2019.prj/kernel.h:32
ERROR: [HLS 214-124] use of undeclared identifier 'A_in': systolic_array.cpp:3
ERROR: [HLS 214-124] use of undeclared identifier 'k_size': systolic_array.cpp:8
ERROR: [HLS 214-124] use of undeclared identifier 'A_in': systolic_array.cpp:10
ERROR: [HLS 214-124] use of undeclared identifier 'B_in': systolic_array.cpp:11
ERROR: [HLS 214-124] use of undeclared identifier 'C_out': systolic_array.cpp:12
ERROR: [HLS 214-124] use of undeclared identifier 'A_out': systolic_array.cpp:13
ERROR: [HLS 214-124] use of undeclared identifier 'B_out': systolic_array.cpp:14
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': systolic_array.cpp:18
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:24
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:28
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:33
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:37
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:42
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:43
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:44
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:45
ERROR: [HLS 214-124] use of undeclared identifier 'A_fifo': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'A_fifo': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'B_fifo': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'B_fifo': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'C': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:46
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:46
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:50
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:51
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:52
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:55
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:60
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:61
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:62
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': systolic_array.cpp:69
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:75
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:76
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:79
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:80
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:82
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:83
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:84
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:85
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:88
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:93
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:94
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:95
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:96
ERROR: [HLS 214-124] use of undeclared identifier 'A_fifo': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'A_fifo': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'B_fifo': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'B_fifo': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:97
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:97
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:101
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:102
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:103
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:106
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:111
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:112
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:113
ERROR: [HLS 214-124] use of undeclared identifier 'A_loader': systolic_array.cpp:120
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:126
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:127
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:130
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:131
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:133
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:134
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:135
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:136
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:139
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:144
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:145
ERROR: [HLS 214-123] expected unqualified-id: systolic_array.cpp:146
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: systolic_array.cpp:147
ERROR: [HLS 214-124] use of undeclared identifier 'A_fifo': systolic_array.cpp:148
ERROR: [HLS 214-124] use of undeclared identifier 'm': systolic_array.cpp:148
ERROR: [HLS 214-124] use of undeclared identifier 'n': systolic_array.cpp:148
ERROR: [HLS 214-124] use of undeclared identifier 'A_fifo': systolic_array.cpp:148
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:32:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:42:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:50:2
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: systolic_array.cpp:20:61
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:83:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:93:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:101:2
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: systolic_array.cpp:71:61
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:134:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:144:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:152:2
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: systolic_array.cpp:122:61
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:185:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:195:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:203:2
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: systolic_array.cpp:173:61
WARNING: [HLS 200-471] Dataflow form checks found 16 issue(s) in file systolic_array.cpp
INFO: [HLS 200-10] Analyzing design file 'gemm_systolic_array.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:35:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:35:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:35:57
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:24:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:37:4
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:81:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:81:40
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:81:56
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:70:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:83:4
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:127:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:127:40
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:127:56
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:116:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:129:4
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:174:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:174:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:174:57
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:162:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:176:4
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:220:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:220:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:220:57
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:209:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:222:4
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:266:26
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:266:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:266:58
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:255:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:268:4
WARNING: [HLS 200-471] Dataflow form checks found 30 issue(s) in file gemm_systolic_array.cpp
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:97:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'PE' (systolic_array.cpp:10:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'PE' (systolic_array.cpp:14:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'PE' (systolic_array.cpp:13:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'PE' (systolic_array.cpp:11:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'systolic_array_k_768' (systolic_array.cpp:21:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'systolic_array_k_768' (systolic_array.cpp:63:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_768' (systolic_array.cpp:56:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_768' (systolic_array.cpp:53:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'systolic_array_k_768' (systolic_array.cpp:22:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'systolic_array_k_768' (systolic_array.cpp:38:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_768' (systolic_array.cpp:38:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'systolic_array_k_768' (systolic_array.cpp:35:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_768' (systolic_array.cpp:35:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:10:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:42:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:11:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:15:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'systolic_array_k_64' (systolic_array.cpp:123:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'systolic_array_k_64' (systolic_array.cpp:165:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_64' (systolic_array.cpp:158:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_64' (systolic_array.cpp:155:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'systolic_array_k_64' (systolic_array.cpp:124:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'systolic_array_k_64' (systolic_array.cpp:140:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_64' (systolic_array.cpp:140:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'systolic_array_k_64' (systolic_array.cpp:137:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_64' (systolic_array.cpp:137:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:56:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:88:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:57:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:77:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:74:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:61:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'systolic_array_k_12' (systolic_array.cpp:174:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'systolic_array_k_12' (systolic_array.cpp:216:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_12' (systolic_array.cpp:209:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_12' (systolic_array.cpp:206:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'systolic_array_k_12' (systolic_array.cpp:175:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'systolic_array_k_12' (systolic_array.cpp:191:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_12' (systolic_array.cpp:191:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'systolic_array_k_12' (systolic_array.cpp:188:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_12' (systolic_array.cpp:188:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:102:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:134:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:103:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:123:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:120:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:107:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:148:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:181:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:149:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:169:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:166:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:153:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:195:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:227:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:196:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:216:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:213:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:200:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'systolic_array_k_3072' (systolic_array.cpp:72:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'systolic_array_k_3072' (systolic_array.cpp:114:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_3072' (systolic_array.cpp:107:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_3072' (systolic_array.cpp:104:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'systolic_array_k_3072' (systolic_array.cpp:73:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'systolic_array_k_3072' (systolic_array.cpp:89:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_3072' (systolic_array.cpp:89:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'systolic_array_k_3072' (systolic_array.cpp:86:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'systolic_array_k_3072' (systolic_array.cpp:86:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:241:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:273:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:242:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:262:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:259:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:246:32)
INFO: [HLS 214-131] Inlining function 'gemm_systolic_array_qkv' into 'Linear_layer_qkv' (kernel.cpp:35:3)
INFO: [HLS 214-131] Inlining function 'gemm_systolic_array_attn' into 'Attention_layer' (kernel.cpp:58:3)
INFO: [HLS 214-131] Inlining function 'std::exp(float)' into 'Softmax_layer' (kernel.cpp:87:19)
INFO: [HLS 214-131] Inlining function 'gemm_systolic_array_cont' into 'Context_layer' (kernel.cpp:125:3)
INFO: [HLS 214-131] Inlining function 'Softmax_layer' into 'Self_attention' (kernel.cpp:161:5)
INFO: [HLS 214-131] Inlining function 'gemm_systolic_array_ds0' into 'Linear_layer_ds0' (kernel.cpp:194:3)
INFO: [HLS 214-131] Inlining function 'std::sqrt(float)' into 'Layer_norm' (kernel.cpp:273:20)
INFO: [HLS 214-131] Inlining function 'gemm_systolic_array_ds1' into 'Linear_layer_ds1' (kernel.cpp:306:3)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:17:21)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:17:21)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513:17)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:527:16)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:225:4)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:237:4)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:235:4)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:233:4)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:231:4)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:229:4)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:227:4)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:324:15)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:325:15)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:334:20)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:335:20)
INFO: [HLS 214-131] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373:10)
INFO: [HLS 214-131] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:375:10)
INFO: [HLS 214-131] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:376:10)
INFO: [HLS 214-131] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:384:10)
INFO: [HLS 214-131] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:441:14)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:349:17)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:370:16)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12:16)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14:13)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12:23)
INFO: [HLS 214-131] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13:10)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:15:14)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:189:15)
INFO: [HLS 214-131] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:209:10)
INFO: [HLS 214-131] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:210:10)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:237:20)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:8:22)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:61:18)
INFO: [HLS 214-131] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:90:16)
INFO: [HLS 214-131] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:62:17)
INFO: [HLS 214-131] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:68:13)
INFO: [HLS 214-131] Inlining function 'tanhf' into 'std::tanh(float)' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:525:12)
INFO: [HLS 214-131] Inlining function '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' into 'Gelu_layer' (kernel.cpp:331:20)
INFO: [HLS 214-131] Inlining function 'std::tanh(float)' into 'Gelu_layer' (kernel.cpp:335:20)
INFO: [HLS 214-131] Inlining function 'gemm_systolic_array_ds2' into 'Linear_layer_ds2' (kernel.cpp:364:3)
INFO: [HLS 214-131] Inlining function 'Res_layer0' into 'Bert_layer' (kernel.cpp:560:3)
INFO: [HLS 214-131] Inlining function 'Gelu_layer' into 'Bert_layer' (kernel.cpp:563:3)
INFO: [HLS 214-131] Inlining function 'Res_layer1' into 'Bert_layer' (kernel.cpp:565:3)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:30:23)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:66:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:86:14)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:88:19)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:98:14)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:189:25)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:251:18)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:254:18)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:241:15)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:253:14)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:256:15)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:261:13)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:266:15)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:267:20)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:301:25)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:313:21)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:359:25)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:538:22)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:543:22)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:548:22)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:553:22)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:216:20)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:329:15)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:386:22)
WARNING: [HLS 200-651] Found issues in source files:
warning: kernel.cpp:30:23: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: kernel.cpp:66:19: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: kernel.cpp:86:14: The program may have out of bound array access
warning: kernel.cpp:88:19: The program may have out of bound array access
warning: kernel.cpp:98:14: The program may have out of bound array access
warning: kernel.cpp:189:25: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: kernel.cpp:251:18: The program may have out of bound array access
warning: kernel.cpp:254:18: The program may have out of bound array access
warning: kernel.cpp:241:15: The program may have out of bound array access
warning: kernel.cpp:253:14: The program may have out of bound array access
warning: kernel.cpp:256:15: The program may have out of bound array access
warning: kernel.cpp:261:13: The program may have out of bound array access
warning: kernel.cpp:266:15: The program may have out of bound array access
warning: kernel.cpp:267:20: The program may have out of bound array access
warning: kernel.cpp:275:20: The program may have out of bound array access
warning: kernel.cpp:301:25: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: kernel.cpp:313:21: The program may have out of bound array access
warning: kernel.cpp:359:25: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: kernel.cpp:538:22: The program may have out of bound array access
warning: kernel.cpp:543:22: The program may have out of bound array access
warning: kernel.cpp:548:22: The program may have out of bound array access
warning: kernel.cpp:553:22: The program may have out of bound array access
warning: kernel.cpp:216:20: The program may have out of bound array access
warning: kernel.cpp:329:15: The program may have out of bound array access
warning: kernel.cpp:386:22: The program may have out of bound array access

INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:12 ; elapsed = 00:02:24 . Memory (MB): peak = 1084.738 ; gain = 527.090 ; free physical = 12092 ; free virtual = 184357
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:12 ; elapsed = 00:02:24 . Memory (MB): peak = 1084.738 ; gain = 527.090 ; free physical = 12092 ; free virtual = 184357
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:19) in function 'Linear_layer_qkv': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:19) in function 'Linear_layer_qkv' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:157) in function 'Linear_layer_ds0': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:157) in function 'Linear_layer_ds0' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:204) in function 'Linear_layer_ds1': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:204) in function 'Linear_layer_ds1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:250) in function 'Linear_layer_ds2': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:250) in function 'Linear_layer_ds2' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:15 ; elapsed = 00:03:27 . Memory (MB): peak = 1340.738 ; gain = 783.090 ; free physical = 11718 ; free virtual = 183998
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
WARNING: [SYNCHK 200-23] /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/ap_fixed_base.h:901: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:17 ; elapsed = 00:03:29 . Memory (MB): peak = 1468.738 ; gain = 911.090 ; free physical = 11686 ; free virtual = 183976
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (kernel.cpp:53) in function 'Attention_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (kernel.cpp:120) in function 'Context_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2' (kernel.cpp:80) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (kernel.cpp:230) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (kernel.cpp:234) in function 'Layer_norm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_AB' (gemm_systolic_array.cpp:256) in function 'Linear_layer_ds2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_load' (systolic_array.cpp:83) in function 'systolic_array_k_3072' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_AB' (systolic_array.cpp:101) in function 'systolic_array_k_3072' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_C' (systolic_array.cpp:111) in function 'systolic_array_k_3072' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_AB' (gemm_systolic_array.cpp:210) in function 'Linear_layer_ds1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_AB' (gemm_systolic_array.cpp:163) in function 'Linear_layer_ds0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_AB' (gemm_systolic_array.cpp:117) in function 'Context_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_load' (systolic_array.cpp:185) in function 'systolic_array_k_12' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_AB' (systolic_array.cpp:203) in function 'systolic_array_k_12' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_C' (systolic_array.cpp:213) in function 'systolic_array_k_12' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_AB' (gemm_systolic_array.cpp:71) in function 'Attention_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_load' (systolic_array.cpp:134) in function 'systolic_array_k_64' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_AB' (systolic_array.cpp:152) in function 'systolic_array_k_64' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_C' (systolic_array.cpp:162) in function 'systolic_array_k_64' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_AB' (gemm_systolic_array.cpp:25) in function 'Linear_layer_qkv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_load' (systolic_array.cpp:32) in function 'systolic_array_k_768' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_AB' (systolic_array.cpp:50) in function 'systolic_array_k_768' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_C' (systolic_array.cpp:60) in function 'systolic_array_k_768' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (gemm_systolic_array.cpp:258) in function 'Linear_layer_ds2' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (gemm_systolic_array.cpp:261) in function 'Linear_layer_ds2' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systolic_array.cpp:85) in function 'systolic_array_k_3072' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systolic_array.cpp:88) in function 'systolic_array_k_3072' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'systolic_array' (systolic_array.cpp:93) in function 'systolic_array_k_3072' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (systolic_array.cpp:95) in function 'systolic_array_k_3072' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (systolic_array.cpp:103) in function 'systolic_array_k_3072' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (systolic_array.cpp:106) in function 'systolic_array_k_3072' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (systolic_array.cpp:113) in function 'systolic_array_k_3072' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (gemm_systolic_array.cpp:212) in function 'Linear_layer_ds1' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (gemm_systolic_array.cpp:215) in function 'Linear_layer_ds1' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (gemm_systolic_array.cpp:165) in function 'Linear_layer_ds0' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (gemm_systolic_array.cpp:168) in function 'Linear_layer_ds0' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (gemm_systolic_array.cpp:119) in function 'Context_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (gemm_systolic_array.cpp:122) in function 'Context_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systolic_array.cpp:187) in function 'systolic_array_k_12' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systolic_array.cpp:190) in function 'systolic_array_k_12' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'systolic_array' (systolic_array.cpp:195) in function 'systolic_array_k_12' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (systolic_array.cpp:197) in function 'systolic_array_k_12' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (systolic_array.cpp:205) in function 'systolic_array_k_12' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (systolic_array.cpp:208) in function 'systolic_array_k_12' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (systolic_array.cpp:215) in function 'systolic_array_k_12' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (gemm_systolic_array.cpp:73) in function 'Attention_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (gemm_systolic_array.cpp:76) in function 'Attention_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systolic_array.cpp:136) in function 'systolic_array_k_64' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systolic_array.cpp:139) in function 'systolic_array_k_64' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'systolic_array' (systolic_array.cpp:144) in function 'systolic_array_k_64' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (systolic_array.cpp:146) in function 'systolic_array_k_64' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (systolic_array.cpp:154) in function 'systolic_array_k_64' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (systolic_array.cpp:157) in function 'systolic_array_k_64' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (systolic_array.cpp:164) in function 'systolic_array_k_64' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (gemm_systolic_array.cpp:27) in function 'Linear_layer_qkv' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (gemm_systolic_array.cpp:30) in function 'Linear_layer_qkv' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systolic_array.cpp:34) in function 'systolic_array_k_768' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systolic_array.cpp:37) in function 'systolic_array_k_768' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'systolic_array' (systolic_array.cpp:42) in function 'systolic_array_k_768' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (systolic_array.cpp:44) in function 'systolic_array_k_768' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (systolic_array.cpp:52) in function 'systolic_array_k_768' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (systolic_array.cpp:55) in function 'systolic_array_k_768' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (systolic_array.cpp:62) in function 'systolic_array_k_768' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader.V.V' (gemm_systolic_array.cpp:241) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader.V.V' (gemm_systolic_array.cpp:242) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_C_drainer.V.V' (gemm_systolic_array.cpp:246) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_fifo' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_fifo' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader.V.V' (gemm_systolic_array.cpp:195) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader.V.V' (gemm_systolic_array.cpp:196) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_C_drainer.V.V' (gemm_systolic_array.cpp:200) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader.V.V' (gemm_systolic_array.cpp:148) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader.V.V' (gemm_systolic_array.cpp:149) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_C_drainer.V.V' (gemm_systolic_array.cpp:153) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader.V.V' (gemm_systolic_array.cpp:102) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader.V.V' (gemm_systolic_array.cpp:103) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_C_drainer.V.V' (gemm_systolic_array.cpp:107) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_fifo' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_fifo' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader.V.V' (gemm_systolic_array.cpp:56) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader.V.V' (gemm_systolic_array.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_C_drainer.V.V' (gemm_systolic_array.cpp:61) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_fifo' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_fifo' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader.V.V' (gemm_systolic_array.cpp:10) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader.V.V' (gemm_systolic_array.cpp:11) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_C_drainer.V.V' (gemm_systolic_array.cpp:15) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_fifo' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_fifo' .
INFO: [XFORM 203-101] Partitioning array 'buf0.V' (kernel.cpp:411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf1.V' (kernel.cpp:412) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'buf3.V' (kernel.cpp:414) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'buf5.V' (kernel.cpp:416) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'buf7.V' (kernel.cpp:418) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'buf9.V' (kernel.cpp:420) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'buf11.V' (kernel.cpp:422) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v329'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outp1.V' (kernel.cpp:295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader.V.V' (gemm_systolic_array.cpp:241) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader.V.V' (gemm_systolic_array.cpp:242) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C_drainer.V.V' (gemm_systolic_array.cpp:246) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader.V.V' (gemm_systolic_array.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader.V.V' (gemm_systolic_array.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C_drainer.V.V' (gemm_systolic_array.cpp:200) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader.V.V' (gemm_systolic_array.cpp:148) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader.V.V' (gemm_systolic_array.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C_drainer.V.V' (gemm_systolic_array.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader.V.V' (gemm_systolic_array.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader.V.V' (gemm_systolic_array.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C_drainer.V.V' (gemm_systolic_array.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader.V.V' (gemm_systolic_array.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader.V.V' (gemm_systolic_array.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C_drainer.V.V' (gemm_systolic_array.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader.V.V' (gemm_systolic_array.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader.V.V' (gemm_systolic_array.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C_drainer.V.V' (gemm_systolic_array.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:78) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:180) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:129) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:27) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:32) to a process function for dataflow in function 'systolic_array_k_768'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:50) to a process function for dataflow in function 'systolic_array_k_768'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:60) to a process function for dataflow in function 'systolic_array_k_768'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:134) to a process function for dataflow in function 'systolic_array_k_64'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:152) to a process function for dataflow in function 'systolic_array_k_64'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:162) to a process function for dataflow in function 'systolic_array_k_64'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:185) to a process function for dataflow in function 'systolic_array_k_12'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:203) to a process function for dataflow in function 'systolic_array_k_12'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:213) to a process function for dataflow in function 'systolic_array_k_12'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:83) to a process function for dataflow in function 'systolic_array_k_3072'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:101) to a process function for dataflow in function 'systolic_array_k_3072'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:111) to a process function for dataflow in function 'systolic_array_k_3072'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:25)  to a process function for dataflow in function 'Linear_layer_qkv'.
INFO: [XFORM 203-721] Changing loop 'store_block_C' (gemm_systolic_array.cpp:38)  to a process function for dataflow in function 'Linear_layer_qkv'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:20)  of function 'Linear_layer_qkv'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:163)  to a process function for dataflow in function 'Linear_layer_ds0'.
INFO: [XFORM 203-721] Changing loop 'store_block_C' (gemm_systolic_array.cpp:177)  to a process function for dataflow in function 'Linear_layer_ds0'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:158)  of function 'Linear_layer_ds0'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:210)  to a process function for dataflow in function 'Linear_layer_ds1'.
INFO: [XFORM 203-721] Changing loop 'store_block_C' (gemm_systolic_array.cpp:223)  to a process function for dataflow in function 'Linear_layer_ds1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:205)  of function 'Linear_layer_ds1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:256)  to a process function for dataflow in function 'Linear_layer_ds2'.
INFO: [XFORM 203-721] Changing loop 'store_block_C' (gemm_systolic_array.cpp:269)  to a process function for dataflow in function 'Linear_layer_ds2'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:251)  of function 'Linear_layer_ds2'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:71)  to a process function for dataflow in function 'Attention_layer'.
INFO: [XFORM 203-721] Changing loop 'store_block_C' (gemm_systolic_array.cpp:84)  to a process function for dataflow in function 'Attention_layer'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:66)  of function 'Attention_layer'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:117)  to a process function for dataflow in function 'Context_layer'.
INFO: [XFORM 203-721] Changing loop 'store_block_C' (gemm_systolic_array.cpp:130)  to a process function for dataflow in function 'Context_layer'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:112)  of function 'Context_layer'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop block_gemm at gemm_systolic_array.cpp:111 in function 'Context_layer': unexpected instruction at   '' . The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop block_gemm at gemm_systolic_array.cpp:65 in function 'Attention_layer': unexpected instruction at   '' . The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
WARNING: [XFORM 203-713] Reading dataflow channel 'v3.V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'v3.V' has read and write operations in process function 'store_block_C_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp.V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp.V' has read and write operations in process function 'store_block_C_proc485'.
WARNING: [XFORM 203-713] Reading dataflow channel 'v68.V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'v68.V' has read and write operations in process function 'store_block_C_proc488'.
WARNING: [XFORM 203-713] Reading dataflow channel 'v109.V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'v109.V' has read and write operations in process function 'store_block_C_proc476'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp1[0].V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp1[0].V' has read and write operations in process function 'store_block_C_proc479'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp1[1].V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp1[1].V' has read and write operations in process function 'store_block_C_proc479'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp1[2].V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp1[2].V' has read and write operations in process function 'store_block_C_proc479'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp1[3].V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp1[3].V' has read and write operations in process function 'store_block_C_proc479'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp1[4].V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp1[4].V' has read and write operations in process function 'store_block_C_proc479'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp1[5].V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp1[5].V' has read and write operations in process function 'store_block_C_proc479'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp1[6].V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp1[6].V' has read and write operations in process function 'store_block_C_proc479'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp1[7].V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp1[7].V' has read and write operations in process function 'store_block_C_proc479'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp1[8].V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp1[8].V' has read and write operations in process function 'store_block_C_proc479'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp1[9].V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp1[9].V' has read and write operations in process function 'store_block_C_proc479'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp1[10].V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp1[10].V' has read and write operations in process function 'store_block_C_proc479'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outp1[11].V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'outp1[11].V' has read and write operations in process function 'store_block_C_proc479'.
WARNING: [XFORM 203-713] Reading dataflow channel 'v219.V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'v219.V' has read and write operations in process function 'store_block_C_proc482'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768', detected/extracted 147 process function(s): 
	 'systolic_array_k_768_Loop_data_load_proc143'
	 'PE144'
	 'PE145'
	 'PE146'
	 'PE147'
	 'PE148'
	 'PE149'
	 'PE150'
	 'PE151'
	 'PE152'
	 'PE153'
	 'PE154'
	 'PE155'
	 'PE156'
	 'PE157'
	 'PE158'
	 'PE159'
	 'PE160'
	 'PE161'
	 'PE162'
	 'PE163'
	 'PE164'
	 'PE165'
	 'PE166'
	 'PE167'
	 'PE168'
	 'PE169'
	 'PE170'
	 'PE171'
	 'PE172'
	 'PE173'
	 'PE174'
	 'PE175'
	 'PE176'
	 'PE177'
	 'PE178'
	 'PE179'
	 'PE180'
	 'PE181'
	 'PE182'
	 'PE183'
	 'PE184'
	 'PE185'
	 'PE186'
	 'PE187'
	 'PE188'
	 'PE189'
	 'PE190'
	 'PE191'
	 'PE192'
	 'PE193'
	 'PE194'
	 'PE195'
	 'PE196'
	 'PE197'
	 'PE198'
	 'PE199'
	 'PE200'
	 'PE201'
	 'PE202'
	 'PE203'
	 'PE204'
	 'PE205'
	 'PE206'
	 'PE207'
	 'PE208'
	 'PE209'
	 'PE210'
	 'PE211'
	 'PE212'
	 'PE213'
	 'PE214'
	 'PE215'
	 'PE216'
	 'PE217'
	 'PE218'
	 'PE219'
	 'PE220'
	 'PE221'
	 'PE222'
	 'PE223'
	 'PE224'
	 'PE225'
	 'PE226'
	 'PE227'
	 'PE228'
	 'PE229'
	 'PE230'
	 'PE231'
	 'PE232'
	 'PE233'
	 'PE234'
	 'PE235'
	 'PE236'
	 'PE237'
	 'PE238'
	 'PE239'
	 'PE240'
	 'PE241'
	 'PE242'
	 'PE243'
	 'PE244'
	 'PE245'
	 'PE246'
	 'PE247'
	 'PE248'
	 'PE249'
	 'PE250'
	 'PE251'
	 'PE252'
	 'PE253'
	 'PE254'
	 'PE255'
	 'PE256'
	 'PE257'
	 'PE258'
	 'PE259'
	 'PE260'
	 'PE261'
	 'PE262'
	 'PE263'
	 'PE264'
	 'PE265'
	 'PE266'
	 'PE267'
	 'PE268'
	 'PE269'
	 'PE270'
	 'PE271'
	 'PE272'
	 'PE273'
	 'PE274'
	 'PE275'
	 'PE276'
	 'PE277'
	 'PE278'
	 'PE279'
	 'PE280'
	 'PE281'
	 'PE282'
	 'PE283'
	 'PE284'
	 'PE285'
	 'PE286'
	 'PE287'
	 'systolic_array_k_768_Loop_data_drain_AB_proc288'
	 'systolic_array_k_768_Loop_data_drain_C_proc289'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 3 process function(s): 
	 'init_block_AB_proc'
	 'systolic_array_k_768'
	 'store_block_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_64', detected/extracted 19 process function(s): 
	 'systolic_array_k_64_Loop_data_load_proc290'
	 'PE.1291'
	 'PE.1292'
	 'PE.1293'
	 'PE.1294'
	 'PE.1295'
	 'PE.1296'
	 'PE.1297'
	 'PE.1298'
	 'PE.1299'
	 'PE.1300'
	 'PE.1301'
	 'PE.1302'
	 'PE.1303'
	 'PE.1304'
	 'PE.1305'
	 'PE.1306'
	 'systolic_array_k_64_Loop_data_drain_AB_proc307'
	 'systolic_array_k_64_Loop_data_drain_C_proc308'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop486', detected/extracted 3 process function(s): 
	 'init_block_AB_proc484'
	 'systolic_array_k_64'
	 'store_block_C_proc485'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_12', detected/extracted 19 process function(s): 
	 'systolic_array_k_12_Loop_data_load_proc309'
	 'PE.1310'
	 'PE.1311'
	 'PE.1312'
	 'PE.1313'
	 'PE.1314'
	 'PE.1315'
	 'PE.1316'
	 'PE.1317'
	 'PE.1318'
	 'PE.1319'
	 'PE.1320'
	 'PE.1321'
	 'PE.1322'
	 'PE.1323'
	 'PE.1324'
	 'PE.1325'
	 'systolic_array_k_12_Loop_data_drain_AB_proc326'
	 'systolic_array_k_12_Loop_data_drain_C_proc327'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop489', detected/extracted 3 process function(s): 
	 'init_block_AB_proc487'
	 'systolic_array_k_12'
	 'store_block_C_proc488'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop477', detected/extracted 3 process function(s): 
	 'init_block_AB_proc475'
	 'systolic_array_k_768'
	 'store_block_C_proc476'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop480', detected/extracted 3 process function(s): 
	 'init_block_AB_proc478'
	 'systolic_array_k_768'
	 'store_block_C_proc479'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_3072', detected/extracted 147 process function(s): 
	 'systolic_array_k_3072_Loop_data_load_proc328'
	 'PE329'
	 'PE330'
	 'PE331'
	 'PE332'
	 'PE333'
	 'PE334'
	 'PE335'
	 'PE336'
	 'PE337'
	 'PE338'
	 'PE339'
	 'PE340'
	 'PE341'
	 'PE342'
	 'PE343'
	 'PE344'
	 'PE345'
	 'PE346'
	 'PE347'
	 'PE348'
	 'PE349'
	 'PE350'
	 'PE351'
	 'PE352'
	 'PE353'
	 'PE354'
	 'PE355'
	 'PE356'
	 'PE357'
	 'PE358'
	 'PE359'
	 'PE360'
	 'PE361'
	 'PE362'
	 'PE363'
	 'PE364'
	 'PE365'
	 'PE366'
	 'PE367'
	 'PE368'
	 'PE369'
	 'PE370'
	 'PE371'
	 'PE372'
	 'PE373'
	 'PE374'
	 'PE375'
	 'PE376'
	 'PE377'
	 'PE378'
	 'PE379'
	 'PE380'
	 'PE381'
	 'PE382'
	 'PE383'
	 'PE384'
	 'PE385'
	 'PE386'
	 'PE387'
	 'PE388'
	 'PE389'
	 'PE390'
	 'PE391'
	 'PE392'
	 'PE393'
	 'PE394'
	 'PE395'
	 'PE396'
	 'PE397'
	 'PE398'
	 'PE399'
	 'PE400'
	 'PE401'
	 'PE402'
	 'PE403'
	 'PE404'
	 'PE405'
	 'PE406'
	 'PE407'
	 'PE408'
	 'PE409'
	 'PE410'
	 'PE411'
	 'PE412'
	 'PE413'
	 'PE414'
	 'PE415'
	 'PE416'
	 'PE417'
	 'PE418'
	 'PE419'
	 'PE420'
	 'PE421'
	 'PE422'
	 'PE423'
	 'PE424'
	 'PE425'
	 'PE426'
	 'PE427'
	 'PE428'
	 'PE429'
	 'PE430'
	 'PE431'
	 'PE432'
	 'PE433'
	 'PE434'
	 'PE435'
	 'PE436'
	 'PE437'
	 'PE438'
	 'PE439'
	 'PE440'
	 'PE441'
	 'PE442'
	 'PE443'
	 'PE444'
	 'PE445'
	 'PE446'
	 'PE447'
	 'PE448'
	 'PE449'
	 'PE450'
	 'PE451'
	 'PE452'
	 'PE453'
	 'PE454'
	 'PE455'
	 'PE456'
	 'PE457'
	 'PE458'
	 'PE459'
	 'PE460'
	 'PE461'
	 'PE462'
	 'PE463'
	 'PE464'
	 'PE465'
	 'PE466'
	 'PE467'
	 'PE468'
	 'PE469'
	 'PE470'
	 'PE471'
	 'PE472'
	 'systolic_array_k_3072_Loop_data_drain_AB_proc473'
	 'systolic_array_k_3072_Loop_data_drain_C_proc474'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop483', detected/extracted 3 process function(s): 
	 'init_block_AB_proc481'
	 'systolic_array_k_3072'
	 'store_block_C_proc482'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:98:14) to (kernel.cpp:96:11) in function 'Self_attention'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:311:25) to (kernel.cpp:309:11) in function 'Linear_layer_ds1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:266:15) in function 'Layer_norm.1'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:266:15) to (kernel.cpp:264:11) in function 'Layer_norm'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:470:22) in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:482:22) in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:494:22) in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:506:22) in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:518:24) in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:530:24) in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:210:25) to (kernel.cpp:208:11) in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:329:15) to (kernel.cpp:327:12) in function 'Bert_layer'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:380:25) to (kernel.cpp:378:12) in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:570:25) to (kernel.cpp:568:21) in function 'Bert_layer'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:63:24) to (kernel.cpp:61:11) in function 'Attention_layer'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:15 ; elapsed = 00:06:27 . Memory (MB): peak = 1548.742 ; gain = 991.094 ; free physical = 11585 ; free virtual = 183809
INFO: [XFORM 203-541] Flattening a loop nest 'store_block_C' (gemm_systolic_array.cpp:130:12) in function 'store_block_C_proc488'.
INFO: [XFORM 203-541] Flattening a loop nest 'store_block_C' (gemm_systolic_array.cpp:84:12) in function 'store_block_C_proc485'.
INFO: [XFORM 203-541] Flattening a loop nest 'store_block_C' (gemm_systolic_array.cpp:269:12) in function 'store_block_C_proc482'.
INFO: [XFORM 203-541] Flattening a loop nest 'store_block_C' (gemm_systolic_array.cpp:223:12) in function 'store_block_C_proc479'.
INFO: [XFORM 203-541] Flattening a loop nest 'store_block_C' (gemm_systolic_array.cpp:177:12) in function 'store_block_C_proc476'.
INFO: [XFORM 203-541] Flattening a loop nest 'store_block_C' (gemm_systolic_array.cpp:38:12) in function 'store_block_C_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i_s' (kernel.cpp:147:33) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_exp_sum_i3' (kernel.cpp:83:26) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_update_i4' (kernel.cpp:95:25) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i_m' (kernel.cpp:164:30) in function 'Self_attention'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_S_h_0_h' (kernel.cpp:143:22) in function 'Self_attention' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:27:21) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i14' (kernel.cpp:356:23) in function 'Linear_layer_ds2'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i10' (kernel.cpp:298:23) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_to_float_i12' (kernel.cpp:308:28) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i5' (kernel.cpp:186:22) in function 'Linear_layer_ds0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_mean_var_i8' (kernel.cpp:238:27) in function 'Layer_norm.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i9' (kernel.cpp:263:23) in function 'Layer_norm.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_mean_var_i8' (kernel.cpp:238:27) in function 'Layer_norm' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i9' (kernel.cpp:263:23) in function 'Layer_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (kernel.cpp:119:3) in function 'Context_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_buf0_buf0_l_0' (kernel.cpp:456:30) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_buf1_buf1_l_0' (kernel.cpp:463:31) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_buf3_buf3_l_0' (kernel.cpp:475:31) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_buf5_buf5_l_0' (kernel.cpp:487:31) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_buf7_buf7_l_0' (kernel.cpp:499:31) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_buf9_buf9_l_0' (kernel.cpp:511:31) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_buf11_buf11_l_0' (kernel.cpp:523:33) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i7' (kernel.cpp:207:25) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i13' (kernel.cpp:326:26) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i16' (kernel.cpp:377:26) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_result17_result17_l_0' (kernel.cpp:567:39) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (kernel.cpp:52:3) in function 'Attention_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i2' (kernel.cpp:60:23) in function 'Attention_layer'.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<float>' to 'generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'v68.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:81:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v100' (kernel.cpp:88:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:92:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'v219.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'v180' (kernel.cpp:313:21)
INFO: [HLS 200-472] Inferring partial write operation for 'outp1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'v109.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:231:16)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:253:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:256:15)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:261:13)
INFO: [HLS 200-472] Inferring partial write operation for 'v140.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'v68.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf2.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf13' (kernel.cpp:538:22)
INFO: [HLS 200-472] Inferring partial write operation for 'buf14' (kernel.cpp:543:22)
INFO: [HLS 200-472] Inferring partial write operation for 'buf15' (kernel.cpp:548:22)
INFO: [HLS 200-472] Inferring partial write operation for 'buf16' (kernel.cpp:553:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v323' (kernel.cpp:216:20)
INFO: [HLS 200-472] Inferring partial write operation for 'v328' (kernel.cpp:386:22)
INFO: [HLS 200-472] Inferring partial write operation for 'outp.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'v22' (kernel.cpp:66:19)
WARNING: [XFORM 203-713] Function 'systolic_array_k_64' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  pipe: (kernel.cpp:165:23). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [XFORM 203-713] Function 'systolic_array_k_64' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  pipe: (kernel.cpp:96:20). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [XFORM 203-713] Function 'systolic_array_k_64' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  pipe: (kernel.cpp:96:20). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [XFORM 203-713] Function 'systolic_array_k_64' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  pipe: (kernel.cpp:84:20). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [XFORM 203-713] Function 'systolic_array_k_64' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  pipe: (kernel.cpp:84:20). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [XFORM 203-713] Function 'systolic_array_k_64' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop . Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [XFORM 203-713] Function 'systolic_array_k_64' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  pipe: (kernel.cpp:148:23). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [XFORM 203-713] Function 'systolic_array_k_64' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  pipe: (kernel.cpp:148:23). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [XFORM 203-713] Function 'systolic_array_k_64' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  pipe: (kernel.cpp:165:23). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:09:24 ; elapsed = 00:09:39 . Memory (MB): peak = 5580.742 ; gain = 5023.094 ; free physical = 8196 ; free virtual = 180338
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'PE.1291' to 'PE_1291'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1292' to 'PE_1292'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1293' to 'PE_1293'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1294' to 'PE_1294'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1295' to 'PE_1295'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1296' to 'PE_1296'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1297' to 'PE_1297'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1298' to 'PE_1298'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1299' to 'PE_1299'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1300' to 'PE_1300'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1301' to 'PE_1301'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1302' to 'PE_1302'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1303' to 'PE_1303'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1304' to 'PE_1304'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1305' to 'PE_1305'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1306' to 'PE_1306'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1310' to 'PE_1310'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1311' to 'PE_1311'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1312' to 'PE_1312'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1313' to 'PE_1313'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1314' to 'PE_1314'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1315' to 'PE_1315'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1316' to 'PE_1316'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1317' to 'PE_1317'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1318' to 'PE_1318'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1319' to 'PE_1319'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1320' to 'PE_1320'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1321' to 'PE_1321'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1322' to 'PE_1322'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1323' to 'PE_1323'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1324' to 'PE_1324'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1325' to 'PE_1325'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1' to 'Layer_norm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 579.99 seconds; current allocated memory: 210.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 211.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Loop_data_load_proc143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 211.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 212.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 212.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 212.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 212.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 212.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 213.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 213.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 213.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 213.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 213.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 213.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 213.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 214.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 214.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 214.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 214.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 214.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 214.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 214.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 215.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 215.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 215.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 215.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 215.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 215.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 215.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 216.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 216.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 216.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 216.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 216.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 217.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 217.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 217.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 217.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 217.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 217.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 218.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 218.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 218.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 218.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 218.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 218.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 219.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 219.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 219.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 219.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 219.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 220.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 220.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 220.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 221.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 221.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 221.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 222.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 222.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 222.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 222.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 222.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 223.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 223.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 224.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 225.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 225.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 225.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 226.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 226.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 228.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 228.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 228.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 228.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 229.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 229.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 229.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 229.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 229.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 229.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 229.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 230.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 230.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 230.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 231.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 231.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 231.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 231.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 231.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 231.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 231.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 232.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 232.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 232.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 232.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 232.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 232.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 232.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 233.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 233.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 233.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 233.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 234.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 234.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 234.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 234.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 235.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 235.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 235.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 235.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 235.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 236.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 236.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 236.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 236.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 236.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 237.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 237.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 237.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 237.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 238.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 238.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 238.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 238.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 238.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 238.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 239.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 239.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 239.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 239.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 239.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 239.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 239.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 240.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 240.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 240.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 240.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 240.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 240.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 241.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 241.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 241.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 241.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 241.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 241.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 241.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 241.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 242.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 242.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 242.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 242.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 242.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 242.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 242.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 243.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 243.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 243.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 243.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 243.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 243.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 243.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 244.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 244.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 244.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 244.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 245.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 245.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 245.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 245.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 246.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 246.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 246.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 246.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 246.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 247.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 247.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 247.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 247.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 247.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 247.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 248.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 248.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 248.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 248.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 248.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 248.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 248.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 249.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 249.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 249.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 249.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 249.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 250.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 250.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 250.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 250.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 250.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 250.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 250.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 251.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 251.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 251.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 251.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 251.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 251.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 251.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 252.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 252.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 252.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 252.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 252.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 252.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 252.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 253.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Loop_data_drain_AB_proc288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 253.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 253.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Loop_data_drain_C_proc289' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 254.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 256.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 258.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.05 seconds; current allocated memory: 268.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_block_C_L'.
WARNING: [SCHED 204-68] The II Violation in module 'store_block_C_proc' (Loop: store_block_C_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v3_V_addr_write_ln657') of variable 'add_ln657' on array 'v3_V' and 'load' operation ('v3_V_load') on array 'v3_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.929ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
WARNING: [SCHED 204-21] The critical path in module 'store_block_C_proc' consists of the following:
	'load' operation ('v3_V_load') on array 'v3_V' [112]  (1.16 ns)
	'add' operation ('add_ln657') [113]  (0.613 ns)
	'store' operation ('v3_V_addr_write_ln657') of variable 'add_ln657' on array 'v3_V' [114]  (1.16 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 268.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 269.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 269.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 270.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc494' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 270.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 270.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 271.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 271.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc48417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v20_V_load_2', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v20_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v20_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 272.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 272.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_Loop_data_load_proc290' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 272.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 272.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 272.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 273.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1292' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 273.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 273.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 273.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 273.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 273.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 274.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1295' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 274.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 274.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 274.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 274.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1297' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 274.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 274.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1298' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 274.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1299' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1300' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 275.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1301' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 276.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1302' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 276.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 276.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1303' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 276.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 276.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 276.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 276.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1305' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 277.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 277.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1306' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 277.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 277.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_Loop_data_drain_AB_proc307' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 277.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 277.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_Loop_data_drain_C_proc308' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 277.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 278.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 278.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 279.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc485' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_block_C_L'.
WARNING: [SCHED 204-68] The II Violation in module 'store_block_C_proc485' (Loop: store_block_C_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outp_V_addr_write_ln657') of variable 'add_ln657' on array 'outp_V' and 'load' operation ('outp_V_load') on array 'outp_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.929ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
WARNING: [SCHED 204-21] The critical path in module 'store_block_C_proc485' consists of the following:
	'load' operation ('outp_V_load') on array 'outp_V' [67]  (1.16 ns)
	'add' operation ('add_ln657') [68]  (0.613 ns)
	'store' operation ('outp_V_addr_write_ln657') of variable 'add_ln657' on array 'outp_V' [69]  (1.16 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 280.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 280.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop48615' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 280.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 280.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc49014' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 281.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 281.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i2_l_j1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 281.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 282.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc487' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v66_V_load_2', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v66_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v66_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 282.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 283.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_Loop_data_load_proc309' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 283.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 283.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 283.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 283.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 283.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 283.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 284.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 284.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 284.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 284.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 284.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 284.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 284.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 285.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 285.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 285.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 285.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 285.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 285.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 285.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 286.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 286.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 286.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 286.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 286.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 286.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 286.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 287.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 287.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 287.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 287.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 287.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 287.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 288.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_Loop_data_drain_AB_proc326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 288.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 288.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_Loop_data_drain_C_proc327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 288.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 288.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 289.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 290.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc488' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_block_C_L'.
WARNING: [SCHED 204-68] The II Violation in module 'store_block_C_proc488' (Loop: store_block_C_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v68_V_addr_write_ln657') of variable 'add_ln657' on array 'v68_V' and 'load' operation ('v68_V_load') on array 'v68_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.929ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
WARNING: [SCHED 204-21] The critical path in module 'store_block_C_proc488' consists of the following:
	'load' operation ('v68_V_load') on array 'v68_V' [62]  (1.16 ns)
	'add' operation ('add_ln657') [63]  (0.613 ns)
	'store' operation ('v68_V_addr_write_ln657') of variable 'add_ln657' on array 'v68_V' [64]  (1.16 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 290.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 291.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop489' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 291.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 291.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 291.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 291.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 292.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 292.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 293.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 294.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc475' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v106_V_load_2', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v106_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v106_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 295.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 295.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc476' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_block_C_L'.
WARNING: [SCHED 204-68] The II Violation in module 'store_block_C_proc476' (Loop: store_block_C_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v109_V_addr_write_ln657') of variable 'add_ln657' on array 'v109_V' and 'load' operation ('v109_V_load') on array 'v109_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.929ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
WARNING: [SCHED 204-21] The critical path in module 'store_block_C_proc476' consists of the following:
	'load' operation ('v109_V_load') on array 'v109_V' [112]  (1.16 ns)
	'add' operation ('add_ln657') [113]  (0.613 ns)
	'store' operation ('v109_V_addr_write_ln657') of variable 'add_ln657' on array 'v109_V' [114]  (1.16 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 296.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 296.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop477' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 296.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 298.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc493' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 299.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 299.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i5_l_j4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 300.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 300.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'l_j6'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('v154', kernel.cpp:248) and 'fadd' operation ('v154', kernel.cpp:248).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('v154', kernel.cpp:248) and 'fadd' operation ('v154', kernel.cpp:248).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('v154', kernel.cpp:248) and 'fadd' operation ('v154', kernel.cpp:248).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('v154', kernel.cpp:248) and 'fadd' operation ('v154', kernel.cpp:248).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 31.
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i9_l_j7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 302.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 303.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc478' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v177_V_load_2', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v177_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v177_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 303.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 304.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc479' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_block_C_L'.
WARNING: [SCHED 204-68] The II Violation in module 'store_block_C_proc479' (Loop: store_block_C_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outp1_0_V_addr_write_ln657') of variable 'add_ln657' on array 'outp1_0_V' and 'load' operation ('outp1_0_V_load') on array 'outp1_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (3.547ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
WARNING: [SCHED 204-21] The critical path in module 'store_block_C_proc479' consists of the following:
	'load' operation ('outp1_0_V_load') on array 'outp1_0_V' [127]  (1.16 ns)
	'mux' operation ('tmp') [139]  (0.618 ns)
	'add' operation ('add_ln657') [140]  (0.613 ns)
	'store' operation ('outp1_9_V_addr_write_ln657') of variable 'add_ln657' on array 'outp1_9_V' [146]  (1.16 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 304.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 305.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop480' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 305.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 307.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc492' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 307.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 308.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i10_l_j8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'l_to_float_i12_l_j9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 309.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 310.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1072_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 85.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 312.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 314.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1072) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 314.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 315.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 76.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 316.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 316.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc481' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v216_V_load_2', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v216_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v216_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 317.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 318.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_Loop_data_load_proc328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 318.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 319.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 319.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 319.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 319.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 319.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 319.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 320.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 320.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 320.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 320.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 320.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 320.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 321.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 321.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 321.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 321.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 321.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 321.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 322.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 322.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 322.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 322.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 322.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 322.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 322.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 323.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 323.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 323.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 323.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 323.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 323.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 323.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 324.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 324.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 324.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 324.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 324.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 324.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 325.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 325.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 325.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 325.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 325.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 325.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 325.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 326.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 326.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 326.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 326.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 326.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 326.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 327.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 327.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 327.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 327.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 327.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 327.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 327.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 328.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 328.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 328.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 328.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 328.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 328.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 329.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 329.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 329.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 329.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 329.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 329.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 329.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 330.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 330.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 330.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 330.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 330.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 330.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 330.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 331.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 331.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 331.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 331.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 331.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 331.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 332.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 332.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 332.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 332.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 332.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 332.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 332.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 333.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 333.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 333.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 333.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 333.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 333.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 333.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 334.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 334.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 334.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 334.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 334.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 334.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 335.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 335.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 335.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 335.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 335.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 335.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 335.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 336.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 336.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 336.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 336.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 336.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 336.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 337.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 337.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 337.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 337.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 337.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 337.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 337.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 338.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 338.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 338.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 338.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 338.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 338.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 339.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 339.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 339.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 339.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 339.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 339.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 339.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 340.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 340.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 340.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 340.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 340.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 340.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 340.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 341.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE401' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 341.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 341.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 341.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 341.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 341.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 342.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 342.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 342.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE405' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 342.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 342.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 342.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 343.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 343.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 343.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 343.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 343.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE409' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 343.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 343.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 344.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 344.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 344.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 344.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 344.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 344.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE413' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 344.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 345.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 345.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 345.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 345.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 345.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 345.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 346.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 346.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 346.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE418' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 346.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 346.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE419' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 346.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 346.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE420' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 347.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 347.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE421' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 347.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 347.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE422' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 347.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 347.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE423' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 347.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 348.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE424' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 348.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 348.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE425' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 348.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 348.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE426' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 348.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 349.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE427' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 349.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 349.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE428' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 349.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 349.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE429' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 349.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 349.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE430' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 350.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 350.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE431' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 350.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 350.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE432' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 350.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 350.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE433' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 350.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 351.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE434' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 351.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 351.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE435' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 351.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 351.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE436' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 351.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 352.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE437' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 352.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 352.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE438' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 352.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 352.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE439' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 352.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 352.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE440' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 353.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 353.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE441' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 353.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 353.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE442' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 353.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 353.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE443' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 353.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 354.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE444' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 354.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 354.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE445' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 354.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 354.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE446' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 354.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 355.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE447' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 355.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 355.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 355.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 355.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE449' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 355.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 356.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE450' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 356.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 356.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE451' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 356.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 356.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE452' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 356.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 356.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE453' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 357.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 357.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE454' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 357.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 357.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE455' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 357.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 357.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE456' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 357.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 358.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE457' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 358.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 358.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE458' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 358.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 358.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE459' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 358.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 359.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE460' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 359.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 359.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE461' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 359.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 359.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE462' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 359.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 359.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE463' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 360.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 360.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE464' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 360.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 360.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE465' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 360.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 360.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE466' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 360.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 361.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE467' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 361.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 361.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE468' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 361.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 361.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE469' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 361.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 362.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE470' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 362.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 362.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE471' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 362.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 362.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE472' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 362.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 362.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_Loop_data_drain_AB_proc473' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 363.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 363.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_Loop_data_drain_C_proc474' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 364.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 366.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 368.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.21 seconds; current allocated memory: 380.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc482' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_block_C_L'.
WARNING: [SCHED 204-68] The II Violation in module 'store_block_C_proc482' (Loop: store_block_C_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v219_V_addr_write_ln657') of variable 'add_ln657' on array 'v219_V' and 'load' operation ('v219_V_load') on array 'v219_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.929ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
WARNING: [SCHED 204-21] The critical path in module 'store_block_C_proc482' consists of the following:
	'load' operation ('v219_V_load') on array 'v219_V' [112]  (1.16 ns)
	'add' operation ('add_ln657') [113]  (0.613 ns)
	'store' operation ('v219_V_addr_write_ln657') of variable 'add_ln657' on array 'v219_V' [114]  (1.16 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 381.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 382.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop483' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 382.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 383.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc491' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 384.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 384.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i14_l_j11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 385.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 386.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'l_j6'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('v154', kernel.cpp:248) and 'fadd' operation ('v154', kernel.cpp:248).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('v154', kernel.cpp:248) and 'fadd' operation ('v154', kernel.cpp:248).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('v154', kernel.cpp:248) and 'fadd' operation ('v154', kernel.cpp:248).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('v154', kernel.cpp:248) and 'fadd' operation ('v154', kernel.cpp:248).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 31.
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i9_l_j7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.27 seconds; current allocated memory: 387.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 388.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln523) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf0_buf0_l_0_l_buf0_l_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf1_buf1_l_0_l_buf1_l_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf2_buf2_l_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf3_buf3_l_0_l_buf3_l_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf4_buf4_l_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf5_buf5_l_0_l_buf5_l_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf6_buf6_l_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf7_buf7_l_0_l_buf7_l_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf8_buf8_l_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf9_buf9_l_0_l_buf9_l_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf10_buf10_l_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf11_buf11_l_0_l_buf11_l_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf12_buf12_l_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf13_buf13_l_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf14_buf14_l_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf15_buf15_l_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf16_buf16_l_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i7_l_j5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i13_l_j10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 214.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i16_l_j12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'l_S_result17_result17_l_0_l_result17_l_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.98 seconds; current allocated memory: 395.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.52 seconds; current allocated memory: 405.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_16ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_16ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc'.
INFO: [HLS 200-111]  Elapsed time: 7.98 seconds; current allocated memory: 411.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_Loop_data_load_proc143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_Loop_data_load_proc143'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 413.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE144'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 415.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE145'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 416.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE146'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 417.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE147'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 418.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE148'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 419.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE149'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 420.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE150'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 421.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE151'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 422.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE152'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 423.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE153'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 424.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE154'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 425.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE155'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 427.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE156'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 428.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE157'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 429.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE158'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 430.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE159'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 431.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE160'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 432.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE161'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 433.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE162'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 434.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE163'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 435.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE164'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 436.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE165'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 437.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE166'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 438.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE167'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 439.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE168'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 440.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE169'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 441.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE170'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 442.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE171'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 443.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE172'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 444.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE173'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 445.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE174'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 446.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE175'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 447.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE176'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 448.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE177'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 449.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE178'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 450.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE179'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 451.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE180'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 452.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE181'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 453.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE182'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 454.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE183'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 455.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE184'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 456.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE185'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 457.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE186'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 458.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE187'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 459.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE188'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 460.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE189'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 462.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE190'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 463.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE191'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 464.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE192'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 465.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE193'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 466.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE194'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 467.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE195'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 468.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE196'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 469.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE197'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 470.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE198'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 471.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE199'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 472.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE200'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 473.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE201'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 474.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE202'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 475.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE203'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 476.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE204'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 477.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE205'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 478.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE206'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 479.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE207'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 480.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE208'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 481.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE209'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 482.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE210'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 483.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE211'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 484.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE212'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 485.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE213'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 486.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE214'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 487.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE215'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 488.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE216'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 489.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE217'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 490.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE218'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 491.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE219'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 492.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE220'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 493.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE221'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 495.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE222'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 496.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE223'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 496.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE224'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 498.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE225'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 499.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE226'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 500.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE227'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 501.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE228'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 502.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE229'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 503.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE230'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 504.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE231'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 505.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE232'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 506.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE233'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 507.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE234'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 508.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE235'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 509.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE236'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 510.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE237'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 511.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE238'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 512.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE239'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 513.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE240'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 514.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE241'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 515.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE242'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 516.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE243'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 517.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE244'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 518.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE245'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 519.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE246'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 520.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE247'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 521.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE248'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 522.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE249'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 523.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE250'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 524.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE251'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 525.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE252'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 526.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE253'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 527.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE254'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 529.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE255'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 530.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE256'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 531.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE257'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 532.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE258'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 533.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE259'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 534.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE260'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 535.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE261'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 536.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE262'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 537.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE263'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 538.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE264'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 539.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE265'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 540.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE266'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 541.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE267'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 542.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE268'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 543.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE269'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 544.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE270'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 545.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE271'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 546.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE272'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 547.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE273'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 548.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE274'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 549.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE275'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 550.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE276'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 551.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE277'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 552.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE278'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 553.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE279'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 554.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE280'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 555.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE281'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 556.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE282'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 557.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE283'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 558.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE284'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 559.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE285'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 560.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE286'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 561.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE287'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 562.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_Loop_data_drain_AB_proc288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_Loop_data_drain_AB_proc288'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 564.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_Loop_data_drain_C_proc289' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_124_24_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_Loop_data_drain_C_proc289'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 568.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768'.
INFO: [HLS 200-111]  Elapsed time: 7.9 seconds; current allocated memory: 597.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14s_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_24ns_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_8ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_14ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc'.
INFO: [HLS 200-111]  Elapsed time: 4.41 seconds; current allocated memory: 614.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_A' is changed to 'fifo_w24_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 617.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc494' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc494'.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 621.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 624.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc48417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc48417'.
INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 626.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_Loop_data_load_proc290' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_Loop_data_load_proc290'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 628.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1291'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 629.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1292' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1292'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 631.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1293'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 632.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1294'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 633.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1295' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1295'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 634.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1296'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 635.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1297' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1297'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 636.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1298' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1298'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 638.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1299' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1299'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 639.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1300' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1300'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 640.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1301' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1301'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 641.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1302' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1302'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 642.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1303' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1303'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 643.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1304'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 645.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1305' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1305'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 646.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1306' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1306'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 647.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_Loop_data_drain_AB_proc307' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_Loop_data_drain_AB_proc307'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 648.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_Loop_data_drain_C_proc308' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_3ns_3ns_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_42_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_Loop_data_drain_C_proc308'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 649.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_A' is changed to 'fifo_w24_d2_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d8_A' is changed to 'fifo_w24_d8_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d7_A' is changed to 'fifo_w24_d7_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d6_A' is changed to 'fifo_w24_d6_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d5_A' is changed to 'fifo_w24_d5_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d4_A' is changed to 'fifo_w24_d4_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d3_A' is changed to 'fifo_w24_d3_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 654.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc485' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_24ns_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_3ns_3ns_3_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_5ns_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_8ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_8ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc485'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 657.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop48615' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_A' is changed to 'fifo_w24_d2_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop48615'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 659.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc49014' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc49014'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 660.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_24s_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_2ns_2ns_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_32s_32ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_64ns_64ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_8ns_8ns_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_24ns_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_32ns_32ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_5s_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 662.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc487' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_8ns_8ns_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_8ns_8ns_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_9ns_9ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc487'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 665.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_Loop_data_load_proc309' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_Loop_data_load_proc309'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 667.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1310'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 669.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1311'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 670.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1312'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 671.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1313'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 672.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1314'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 674.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1315'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 675.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1316'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 676.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1317'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 677.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1318'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 678.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1319'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 680.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1320'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 681.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1321'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 682.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1322'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 683.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1323'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 684.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1324'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 686.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1325'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 687.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_Loop_data_drain_AB_proc326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_Loop_data_drain_AB_proc326'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 688.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_Loop_data_drain_C_proc327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_3ns_3ns_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_42_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_Loop_data_drain_C_proc327'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 689.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_A' is changed to 'fifo_w24_d2_A_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d8_A' is changed to 'fifo_w24_d8_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d7_A' is changed to 'fifo_w24_d7_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d6_A' is changed to 'fifo_w24_d6_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d5_A' is changed to 'fifo_w24_d5_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d4_A' is changed to 'fifo_w24_d4_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d3_A' is changed to 'fifo_w24_d3_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 694.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc488' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_24ns_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_3ns_3ns_3_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_5ns_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_6ns_6ns_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc488'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 697.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop489' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_A' is changed to 'fifo_w24_d2_A_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w2_d3_A' is changed to 'fifo_w2_d3_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop489'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 699.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 700.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_2ns_2ns_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 701.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12s_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_7ns_7ns_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_8ns_8ns_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_12ns_12ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_54ns_54ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 705.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc475' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12s_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_13ns_13ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_13ns_13s_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14ns_14s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_16ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_16ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc475'.
INFO: [HLS 200-111]  Elapsed time: 2.14 seconds; current allocated memory: 710.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc476' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14s_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_24ns_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_8ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_14ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc476'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 713.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop477' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_A' is changed to 'fifo_w24_d2_A_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d3_A' is changed to 'fifo_w6_d3_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop477'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 717.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc493' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc493'.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 720.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0'.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 722.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12s_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14ns_14ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_12ns_12ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_14ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_54ns_54ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm'.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 726.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc478' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12s_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_13ns_13ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_13ns_13s_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14ns_14s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc478'.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 731.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc479' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_24ns_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_8ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_124_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc479'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 734.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop480' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_A' is changed to 'fifo_w24_d2_A_x5' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop480'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 739.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc492' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc492'.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 743.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_16ns_16ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_24s_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_32s_32ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_64ns_64ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_124_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_24ns_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_32ns_32ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_5s_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1'.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 747.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 12205 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_103ns_103ns_103_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_106ns_106ns_106_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_107ns_107ns_107_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_120ns_120s_120_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12s_12ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_13ns_13ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_13s_13s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_36ns_36ns_36_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_44ns_44ns_44_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_52ns_52ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_58ns_58ns_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_83ns_83ns_83_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_muladd_16ns_16s_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_36ns_43ns_79_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_44ns_49ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_4ns_71ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_54ns_77s_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_55ns_77s_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_6ns_54s_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_6ns_83ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_71s_13s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_73ns_6ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_77ns_6ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_80ns_12s_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_82ns_6ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_87ns_6ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_92ns_6ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_118ns_118ns_118_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_59ns_59ns_59_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 5.55 seconds; current allocated memory: 756.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrapcA' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_106ns_106ns_106_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_107ns_107ns_107_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12s_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_13ns_13ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_13s_13s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_36ns_36ns_36_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_44ns_44ns_44_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_52ns_52ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_58ns_58ns_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_muladd_16ns_16s_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_36ns_43ns_79_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_44ns_49ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_71s_13s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_54ns_54ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_59ns_59ns_59_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 764.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 770.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc481' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_13ns_13ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14ns_14s_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_15ns_15ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_15ns_15s_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_16ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_16ns_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc481'.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 773.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_Loop_data_load_proc328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_Loop_data_load_proc328'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 776.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE329'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 778.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE330'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 780.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE331'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 781.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE332'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 782.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE333'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 784.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE334'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 785.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE335'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 786.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE336'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 788.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE337'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 789.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE338'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 790.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE339'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 792.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE340'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 793.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE341'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 794.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE342'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 796.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE343'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 797.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE344'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 798.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE345'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 799.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE346'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 801.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE347'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 802.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE348'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 803.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE349'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 805.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE350'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 806.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE351'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 807.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE352'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 809.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE353'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 810.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE354'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 811.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE355'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 813.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE356'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 814.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE357'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 815.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE358'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 817.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE359'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 818.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE360'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 819.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE361'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 820.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE362'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 822.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE363'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 823.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE364'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 824.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE365'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 826.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE366'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 827.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE367'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 828.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE368'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 830.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE369'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 831.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE370'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 832.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE371'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 834.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE372'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 835.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE373'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 836.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE374'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 838.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE375'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 839.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE376'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 840.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE377'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 842.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE378'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 843.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE379'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 844.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE380'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 846.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE381'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 847.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE382'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 848.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE383'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 850.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE384'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 851.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE385'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 852.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE386'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 854.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE387'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 855.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE388'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 856.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE389'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 858.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE390'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 859.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE391'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 860.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE392'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 862.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE393'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 863.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE394'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 864.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE395'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 866.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE396'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 867.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE397'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 868.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE398'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 870.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE399'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 871.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE400'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 872.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE401' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE401'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 874.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE402'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 875.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE403'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 876.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE404'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 878.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE405' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE405'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 879.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE406'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 880.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE407'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 882.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE408'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 883.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE409' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE409'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 884.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE410'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 886.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE411'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 887.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE412'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 888.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE413' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE413'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 890.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE414'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 891.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE415'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 892.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE416'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 894.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE417'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 895.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE418' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE418'.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 896.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE419' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE419'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 898.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE420' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE420'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 899.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE421' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE421'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 900.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE422' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE422'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 901.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE423' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE423'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 903.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE424' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE424'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 904.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE425' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE425'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 905.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE426' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE426'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 907.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE427' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE427'.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 908.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE428' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE428'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 910.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE429' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE429'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 911.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE430' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE430'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 912.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE431' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE431'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 914.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE432' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE432'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 915.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE433' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE433'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 916.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE434' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE434'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 917.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE435' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE435'.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 919.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE436' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE436'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 920.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE437' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE437'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 921.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE438' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE438'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 923.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE439' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE439'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 924.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE440' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE440'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 925.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE441' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE441'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 927.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE442' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE442'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 928.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE443' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE443'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 929.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE444' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE444'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 931.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE445' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE445'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 932.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE446' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE446'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 933.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE447' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE447'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 935.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE448'.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 936.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE449' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE449'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 937.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE450' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE450'.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 939.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE451' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE451'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 940.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE452' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE452'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 941.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE453' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE453'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 943.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE454' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE454'.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 944.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE455' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE455'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 945.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE456' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE456'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 947.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE457' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE457'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 948.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE458' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE458'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 949.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE459' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE459'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 951.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE460' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE460'.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 952.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE461' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE461'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 953.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE462' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE462'.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 955.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE463' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE463'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 956.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE464' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE464'.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 957.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE465' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE465'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 959.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE466' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE466'.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 960.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE467' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE467'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 961.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE468' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE468'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 963.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE469' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE469'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 964.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE470' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE470'.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 965.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE471' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE471'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 967.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE472' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_40ns_40ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_24s_24s_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE472'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 968.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_Loop_data_drain_AB_proc473' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_Loop_data_drain_AB_proc473'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 969.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_Loop_data_drain_C_proc474' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_124_24_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_Loop_data_drain_C_proc474'.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 974.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_A' is changed to 'fifo_w24_d2_A_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d24_A' is changed to 'fifo_w24_d24_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d23_A' is changed to 'fifo_w24_d23_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d22_A' is changed to 'fifo_w24_d22_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d21_A' is changed to 'fifo_w24_d21_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d20_A' is changed to 'fifo_w24_d20_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d19_A' is changed to 'fifo_w24_d19_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d18_A' is changed to 'fifo_w24_d18_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d17_A' is changed to 'fifo_w24_d17_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d16_A' is changed to 'fifo_w24_d16_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d15_A' is changed to 'fifo_w24_d15_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d14_A' is changed to 'fifo_w24_d14_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d13_A' is changed to 'fifo_w24_d13_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d12_A' is changed to 'fifo_w24_d12_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d11_A' is changed to 'fifo_w24_d11_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d10_A' is changed to 'fifo_w24_d10_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d9_A' is changed to 'fifo_w24_d9_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d8_A' is changed to 'fifo_w24_d8_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d7_A' is changed to 'fifo_w24_d7_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d6_A' is changed to 'fifo_w24_d6_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d5_A' is changed to 'fifo_w24_d5_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d4_A' is changed to 'fifo_w24_d4_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d3_A' is changed to 'fifo_w24_d3_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072'.
INFO: [HLS 200-111]  Elapsed time: 10.27 seconds; current allocated memory: 1003.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc482' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14s_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_24ns_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_8ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_14ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc482'.
INFO: [HLS 200-111]  Elapsed time: 5.09 seconds; current allocated memory: 1021.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop483' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_A' is changed to 'fifo_w24_d2_A_x7' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d3_A' is changed to 'fifo_w6_d3_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop483'.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc491' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc491'.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2'.
INFO: [HLS 200-111]  Elapsed time: 2.65 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12s_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14ns_14ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_12ns_12ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_14ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_54ns_54ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1'.
INFO: [HLS 200-111]  Elapsed time: 3.71 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v242' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v243' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v244' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v245' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v246' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v249' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v251' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v253' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v255' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v257' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v259' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer' is 20147 from HDL expression: (1'b0 == ap_block_pp18_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_10ns_10ns_10_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12ns_12ns_12_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_12s_12ns_12_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_14ns_14ns_14_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_16ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_20ns_20ns_20_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_22ns_22ns_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_24s_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_25s_25ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_25s_25s_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_32s_32ns_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_4ns_4ns_4_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_add_64ns_64ns_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_32ns_64_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunc_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mul_12ns_10ns_21_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mul_14ns_12ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_124_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_12ns_12ns_12_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_24ns_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_25ns_25ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_32ns_32ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_54ns_54ns_54_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_sub_5s_5ns_5_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_10ns_5ns_4_14_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_12ns_5ns_4_16_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
INFO: [HLS 200-111]  Elapsed time: 8 seconds; current allocated memory: 1.034 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_24s_24s_40_2_1_Multiplier_0'
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_0_V_c_U(Bert_layer_fifo_w24_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_1_V_c_U(Bert_layer_fifo_w24_d23_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_2_V_c_U(Bert_layer_fifo_w24_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_3_V_c_U(Bert_layer_fifo_w24_d21_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_4_V_c_U(Bert_layer_fifo_w24_d20_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_5_V_c_U(Bert_layer_fifo_w24_d19_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_6_V_c_U(Bert_layer_fifo_w24_d18_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_7_V_c_U(Bert_layer_fifo_w24_d17_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_8_V_c_U(Bert_layer_fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_9_V_c_U(Bert_layer_fifo_w24_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_10_V_c_U(Bert_layer_fifo_w24_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_11_V_c_U(Bert_layer_fifo_w24_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_V_c_U(Bert_layer_fifo_w24_d23_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_V_c_U(Bert_layer_fifo_w24_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_V_c_U(Bert_layer_fifo_w24_d21_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_V_c_U(Bert_layer_fifo_w24_d20_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_V_c_U(Bert_layer_fifo_w24_d19_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_V_c_U(Bert_layer_fifo_w24_d18_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_V_c_U(Bert_layer_fifo_w24_d17_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_V_c_U(Bert_layer_fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_V_c_U(Bert_layer_fifo_w24_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_V_c_U(Bert_layer_fifo_w24_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_V_c_U(Bert_layer_fifo_w24_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_V_c_U(Bert_layer_fifo_w24_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_V_c_U(Bert_layer_fifo_w24_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_V_c_U(Bert_layer_fifo_w24_d21_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_V_c_U(Bert_layer_fifo_w24_d20_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_V_c_U(Bert_layer_fifo_w24_d19_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_V_c_U(Bert_layer_fifo_w24_d18_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_V_c_U(Bert_layer_fifo_w24_d17_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_V_c_U(Bert_layer_fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_V_c_U(Bert_layer_fifo_w24_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_V_c_U(Bert_layer_fifo_w24_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_V_c_U(Bert_layer_fifo_w24_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_V_c_U(Bert_layer_fifo_w24_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_V_c_U(Bert_layer_fifo_w24_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_0_V_c_U(Bert_layer_fifo_w24_d21_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_1_V_c_U(Bert_layer_fifo_w24_d20_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_2_V_c_U(Bert_layer_fifo_w24_d19_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_3_V_c_U(Bert_layer_fifo_w24_d18_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_4_V_c_U(Bert_layer_fifo_w24_d17_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_5_V_c_U(Bert_layer_fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_6_V_c_U(Bert_layer_fifo_w24_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_7_V_c_U(Bert_layer_fifo_w24_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_8_V_c_U(Bert_layer_fifo_w24_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_9_V_c_U(Bert_layer_fifo_w24_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_10_V_c_U(Bert_layer_fifo_w24_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_11_V_c_U(Bert_layer_fifo_w24_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_0_V_c_U(Bert_layer_fifo_w24_d20_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_1_V_c_U(Bert_layer_fifo_w24_d19_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_2_V_c_U(Bert_layer_fifo_w24_d18_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_3_V_c_U(Bert_layer_fifo_w24_d17_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_4_V_c_U(Bert_layer_fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_5_V_c_U(Bert_layer_fifo_w24_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_6_V_c_U(Bert_layer_fifo_w24_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_7_V_c_U(Bert_layer_fifo_w24_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_8_V_c_U(Bert_layer_fifo_w24_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_9_V_c_U(Bert_layer_fifo_w24_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_10_V_c_U(Bert_layer_fifo_w24_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_11_V_c_U(Bert_layer_fifo_w24_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_0_V_c_U(Bert_layer_fifo_w24_d19_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_1_V_c_U(Bert_layer_fifo_w24_d18_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_2_V_c_U(Bert_layer_fifo_w24_d17_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_3_V_c_U(Bert_layer_fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_4_V_c_U(Bert_layer_fifo_w24_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_5_V_c_U(Bert_layer_fifo_w24_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_6_V_c_U(Bert_layer_fifo_w24_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_7_V_c_U(Bert_layer_fifo_w24_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_8_V_c_U(Bert_layer_fifo_w24_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_9_V_c_U(Bert_layer_fifo_w24_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_10_V_c_U(Bert_layer_fifo_w24_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_11_V_c_U(Bert_layer_fifo_w24_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_0_V_c_U(Bert_layer_fifo_w24_d18_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_1_V_c_U(Bert_layer_fifo_w24_d17_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_2_V_c_U(Bert_layer_fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_3_V_c_U(Bert_layer_fifo_w24_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_4_V_c_U(Bert_layer_fifo_w24_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_5_V_c_U(Bert_layer_fifo_w24_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_6_V_c_U(Bert_layer_fifo_w24_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_7_V_c_U(Bert_layer_fifo_w24_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_8_V_c_U(Bert_layer_fifo_w24_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_9_V_c_U(Bert_layer_fifo_w24_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_10_V_c_U(Bert_layer_fifo_w24_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_11_V_c_U(Bert_layer_fifo_w24_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_0_V_c_U(Bert_layer_fifo_w24_d17_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_1_V_c_U(Bert_layer_fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_2_V_c_U(Bert_layer_fifo_w24_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_3_V_c_U(Bert_layer_fifo_w24_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_4_V_c_U(Bert_layer_fifo_w24_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_5_V_c_U(Bert_layer_fifo_w24_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_6_V_c_U(Bert_layer_fifo_w24_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_7_V_c_U(Bert_layer_fifo_w24_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_8_V_c_U(Bert_layer_fifo_w24_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_9_V_c_U(Bert_layer_fifo_w24_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_10_V_c_U(Bert_layer_fifo_w24_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_11_V_c_U(Bert_layer_fifo_w24_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_0_V_c_U(Bert_layer_fifo_w24_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_1_V_c_U(Bert_layer_fifo_w24_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_2_V_c_U(Bert_layer_fifo_w24_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_3_V_c_U(Bert_layer_fifo_w24_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_4_V_c_U(Bert_layer_fifo_w24_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_5_V_c_U(Bert_layer_fifo_w24_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_6_V_c_U(Bert_layer_fifo_w24_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_7_V_c_U(Bert_layer_fifo_w24_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_8_V_c_U(Bert_layer_fifo_w24_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_9_V_c_U(Bert_layer_fifo_w24_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_10_V_c_U(Bert_layer_fifo_w24_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_11_V_c_U(Bert_layer_fifo_w24_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_0_V_c_U(Bert_layer_fifo_w24_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_1_V_c_U(Bert_layer_fifo_w24_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_2_V_c_U(Bert_layer_fifo_w24_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_3_V_c_U(Bert_layer_fifo_w24_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_4_V_c_U(Bert_layer_fifo_w24_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_5_V_c_U(Bert_layer_fifo_w24_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_6_V_c_U(Bert_layer_fifo_w24_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_7_V_c_U(Bert_layer_fifo_w24_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_8_V_c_U(Bert_layer_fifo_w24_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_9_V_c_U(Bert_layer_fifo_w24_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_10_V_c_U(Bert_layer_fifo_w24_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_11_V_c_U(Bert_layer_fifo_w24_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_0_V_c_U(Bert_layer_fifo_w24_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_1_V_c_U(Bert_layer_fifo_w24_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_2_V_c_U(Bert_layer_fifo_w24_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_3_V_c_U(Bert_layer_fifo_w24_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_4_V_c_U(Bert_layer_fifo_w24_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_5_V_c_U(Bert_layer_fifo_w24_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_6_V_c_U(Bert_layer_fifo_w24_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_7_V_c_U(Bert_layer_fifo_w24_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_8_V_c_U(Bert_layer_fifo_w24_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_9_V_c_U(Bert_layer_fifo_w24_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_10_V_c_U(Bert_layer_fifo_w24_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_11_V_c_U(Bert_layer_fifo_w24_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_0_V_c_U(Bert_layer_fifo_w24_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_1_V_c_U(Bert_layer_fifo_w24_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_2_V_c_U(Bert_layer_fifo_w24_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_3_V_c_U(Bert_layer_fifo_w24_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_4_V_c_U(Bert_layer_fifo_w24_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_5_V_c_U(Bert_layer_fifo_w24_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_6_V_c_U(Bert_layer_fifo_w24_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_7_V_c_U(Bert_layer_fifo_w24_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_8_V_c_U(Bert_layer_fifo_w24_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_9_V_c_U(Bert_layer_fifo_w24_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_10_V_c_U(Bert_layer_fifo_w24_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_11_V_c_U(Bert_layer_fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE144_U0_U(Bert_layer_start_for_PE144_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE145_U0_U(Bert_layer_start_for_PE145_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE146_U0_U(Bert_layer_start_for_PE146_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE147_U0_U(Bert_layer_start_for_PE147_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE148_U0_U(Bert_layer_start_for_PE148_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE149_U0_U(Bert_layer_start_for_PE149_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE150_U0_U(Bert_layer_start_for_PE150_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE151_U0_U(Bert_layer_start_for_PE151_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE152_U0_U(Bert_layer_start_for_PE152_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE153_U0_U(Bert_layer_start_for_PE153_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE154_U0_U(Bert_layer_start_for_PE154_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE155_U0_U(Bert_layer_start_for_PE155_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE156_U0_U(Bert_layer_start_for_PE156_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE168_U0_U(Bert_layer_start_for_PE168_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE180_U0_U(Bert_layer_start_for_PE180_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE192_U0_U(Bert_layer_start_for_PE192_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE204_U0_U(Bert_layer_start_for_PE204_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE216_U0_U(Bert_layer_start_for_PE216_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE228_U0_U(Bert_layer_start_for_PE228_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE240_U0_U(Bert_layer_start_for_PE240_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE252_U0_U(Bert_layer_start_for_PE252_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE264_U0_U(Bert_layer_start_for_PE264_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE276_U0_U(Bert_layer_start_for_PE276_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_Loop_data_drain_C_proc289_U0_U(Bert_layer_start_for_systolic_array_k_768_Loop_data_drain_C_proc289_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE157_U0_U(Bert_layer_start_for_PE157_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE158_U0_U(Bert_layer_start_for_PE158_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE159_U0_U(Bert_layer_start_for_PE159_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE160_U0_U(Bert_layer_start_for_PE160_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE161_U0_U(Bert_layer_start_for_PE161_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE162_U0_U(Bert_layer_start_for_PE162_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE163_U0_U(Bert_layer_start_for_PE163_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE164_U0_U(Bert_layer_start_for_PE164_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE165_U0_U(Bert_layer_start_for_PE165_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE166_U0_U(Bert_layer_start_for_PE166_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE167_U0_U(Bert_layer_start_for_PE167_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_Loop_data_drain_AB_proc288_U0_U(Bert_layer_start_for_systolic_array_k_768_Loop_data_drain_AB_proc288_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE170_U0_U(Bert_layer_start_for_PE170_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE171_U0_U(Bert_layer_start_for_PE171_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE172_U0_U(Bert_layer_start_for_PE172_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE173_U0_U(Bert_layer_start_for_PE173_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE174_U0_U(Bert_layer_start_for_PE174_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE175_U0_U(Bert_layer_start_for_PE175_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE176_U0_U(Bert_layer_start_for_PE176_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE177_U0_U(Bert_layer_start_for_PE177_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE178_U0_U(Bert_layer_start_for_PE178_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE179_U0_U(Bert_layer_start_for_PE179_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE169_U0_U(Bert_layer_start_for_PE169_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE183_U0_U(Bert_layer_start_for_PE183_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE184_U0_U(Bert_layer_start_for_PE184_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE185_U0_U(Bert_layer_start_for_PE185_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE186_U0_U(Bert_layer_start_for_PE186_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE187_U0_U(Bert_layer_start_for_PE187_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE188_U0_U(Bert_layer_start_for_PE188_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE189_U0_U(Bert_layer_start_for_PE189_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE190_U0_U(Bert_layer_start_for_PE190_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE191_U0_U(Bert_layer_start_for_PE191_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE181_U0_U(Bert_layer_start_for_PE181_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE182_U0_U(Bert_layer_start_for_PE182_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE196_U0_U(Bert_layer_start_for_PE196_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE197_U0_U(Bert_layer_start_for_PE197_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE198_U0_U(Bert_layer_start_for_PE198_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE199_U0_U(Bert_layer_start_for_PE199_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE200_U0_U(Bert_layer_start_for_PE200_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE201_U0_U(Bert_layer_start_for_PE201_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE202_U0_U(Bert_layer_start_for_PE202_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE203_U0_U(Bert_layer_start_for_PE203_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE193_U0_U(Bert_layer_start_for_PE193_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE194_U0_U(Bert_layer_start_for_PE194_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE195_U0_U(Bert_layer_start_for_PE195_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE209_U0_U(Bert_layer_start_for_PE209_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE210_U0_U(Bert_layer_start_for_PE210_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE211_U0_U(Bert_layer_start_for_PE211_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE212_U0_U(Bert_layer_start_for_PE212_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE213_U0_U(Bert_layer_start_for_PE213_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE214_U0_U(Bert_layer_start_for_PE214_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE215_U0_U(Bert_layer_start_for_PE215_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE205_U0_U(Bert_layer_start_for_PE205_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE206_U0_U(Bert_layer_start_for_PE206_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE207_U0_U(Bert_layer_start_for_PE207_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE208_U0_U(Bert_layer_start_for_PE208_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE222_U0_U(Bert_layer_start_for_PE222_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE223_U0_U(Bert_layer_start_for_PE223_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE224_U0_U(Bert_layer_start_for_PE224_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE225_U0_U(Bert_layer_start_for_PE225_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE226_U0_U(Bert_layer_start_for_PE226_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE227_U0_U(Bert_layer_start_for_PE227_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE217_U0_U(Bert_layer_start_for_PE217_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE218_U0_U(Bert_layer_start_for_PE218_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE219_U0_U(Bert_layer_start_for_PE219_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE220_U0_U(Bert_layer_start_for_PE220_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE221_U0_U(Bert_layer_start_for_PE221_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE235_U0_U(Bert_layer_start_for_PE235_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE236_U0_U(Bert_layer_start_for_PE236_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE237_U0_U(Bert_layer_start_for_PE237_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE238_U0_U(Bert_layer_start_for_PE238_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE239_U0_U(Bert_layer_start_for_PE239_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE229_U0_U(Bert_layer_start_for_PE229_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE230_U0_U(Bert_layer_start_for_PE230_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE231_U0_U(Bert_layer_start_for_PE231_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE232_U0_U(Bert_layer_start_for_PE232_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE233_U0_U(Bert_layer_start_for_PE233_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE234_U0_U(Bert_layer_start_for_PE234_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE248_U0_U(Bert_layer_start_for_PE248_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE249_U0_U(Bert_layer_start_for_PE249_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE250_U0_U(Bert_layer_start_for_PE250_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE251_U0_U(Bert_layer_start_for_PE251_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE241_U0_U(Bert_layer_start_for_PE241_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE242_U0_U(Bert_layer_start_for_PE242_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE243_U0_U(Bert_layer_start_for_PE243_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE244_U0_U(Bert_layer_start_for_PE244_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE245_U0_U(Bert_layer_start_for_PE245_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE246_U0_U(Bert_layer_start_for_PE246_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE247_U0_U(Bert_layer_start_for_PE247_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE261_U0_U(Bert_layer_start_for_PE261_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE262_U0_U(Bert_layer_start_for_PE262_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE263_U0_U(Bert_layer_start_for_PE263_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE253_U0_U(Bert_layer_start_for_PE253_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE254_U0_U(Bert_layer_start_for_PE254_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE255_U0_U(Bert_layer_start_for_PE255_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE256_U0_U(Bert_layer_start_for_PE256_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE257_U0_U(Bert_layer_start_for_PE257_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE258_U0_U(Bert_layer_start_for_PE258_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE259_U0_U(Bert_layer_start_for_PE259_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE260_U0_U(Bert_layer_start_for_PE260_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE274_U0_U(Bert_layer_start_for_PE274_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE275_U0_U(Bert_layer_start_for_PE275_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE265_U0_U(Bert_layer_start_for_PE265_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE266_U0_U(Bert_layer_start_for_PE266_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE267_U0_U(Bert_layer_start_for_PE267_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE268_U0_U(Bert_layer_start_for_PE268_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE269_U0_U(Bert_layer_start_for_PE269_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE270_U0_U(Bert_layer_start_for_PE270_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE271_U0_U(Bert_layer_start_for_PE271_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE272_U0_U(Bert_layer_start_for_PE272_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE273_U0_U(Bert_layer_start_for_PE273_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE287_U0_U(Bert_layer_start_for_PE287_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE277_U0_U(Bert_layer_start_for_PE277_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE278_U0_U(Bert_layer_start_for_PE278_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE279_U0_U(Bert_layer_start_for_PE279_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE280_U0_U(Bert_layer_start_for_PE280_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE281_U0_U(Bert_layer_start_for_PE281_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE282_U0_U(Bert_layer_start_for_PE282_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE283_U0_U(Bert_layer_start_for_PE283_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE284_U0_U(Bert_layer_start_for_PE284_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE285_U0_U(Bert_layer_start_for_PE285_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE286_U0_U(Bert_layer_start_for_PE286_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_0_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_2_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_3_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_4_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_5_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_6_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_7_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_8_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_9_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_10_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_11_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_0_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_2_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_3_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_4_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_5_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_6_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_7_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_8_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_9_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_10_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_11_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indvars_iv28_0_c_U(Bert_layer_fifo_w6_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_0_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_2_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_3_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_4_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_5_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_6_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_7_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_8_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_9_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_10_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_11_V_V_U(Bert_layer_fifo_w24_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_U0_U(Bert_layer_start_for_systolic_array_k_768_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_0_V_c_U(Bert_layer_fifo_w24_d8_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_1_V_c_U(Bert_layer_fifo_w24_d7_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_2_V_c_U(Bert_layer_fifo_w24_d6_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_3_V_c_U(Bert_layer_fifo_w24_d5_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_V_c_U(Bert_layer_fifo_w24_d7_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_V_c_U(Bert_layer_fifo_w24_d6_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_V_c_U(Bert_layer_fifo_w24_d5_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_V_c_U(Bert_layer_fifo_w24_d4_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_V_c_U(Bert_layer_fifo_w24_d6_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_V_c_U(Bert_layer_fifo_w24_d5_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_V_c_U(Bert_layer_fifo_w24_d4_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_V_c_U(Bert_layer_fifo_w24_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_0_V_c_U(Bert_layer_fifo_w24_d5_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_1_V_c_U(Bert_layer_fifo_w24_d4_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_2_V_c_U(Bert_layer_fifo_w24_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_3_V_c_U(Bert_layer_fifo_w24_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1291_U0_U(Bert_layer_start_for_PE_1291_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1292_U0_U(Bert_layer_start_for_PE_1292_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1293_U0_U(Bert_layer_start_for_PE_1293_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1294_U0_U(Bert_layer_start_for_PE_1294_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1295_U0_U(Bert_layer_start_for_PE_1295_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1299_U0_U(Bert_layer_start_for_PE_1299_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1303_U0_U(Bert_layer_start_for_PE_1303_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_64_Loop_data_drain_C_proc308_U0_U(Bert_layer_start_for_systolic_array_k_64_Loop_data_drain_C_proc308_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1296_U0_U(Bert_layer_start_for_PE_1296_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1297_U0_U(Bert_layer_start_for_PE_1297_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1298_U0_U(Bert_layer_start_for_PE_1298_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_64_Loop_data_drain_AB_proc307_U0_U(Bert_layer_start_for_systolic_array_k_64_Loop_data_drain_AB_proc307_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1301_U0_U(Bert_layer_start_for_PE_1301_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1302_U0_U(Bert_layer_start_for_PE_1302_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1300_U0_U(Bert_layer_start_for_PE_1300_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1306_U0_U(Bert_layer_start_for_PE_1306_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1304_U0_U(Bert_layer_start_for_PE_1304_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1305_U0_U(Bert_layer_start_for_PE_1305_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_0_V_V_U(Bert_layer_fifo_w24_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1_V_V_U(Bert_layer_fifo_w24_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_2_V_V_U(Bert_layer_fifo_w24_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_3_V_V_U(Bert_layer_fifo_w24_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_0_V_V_U(Bert_layer_fifo_w24_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1_V_V_U(Bert_layer_fifo_w24_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_2_V_V_U(Bert_layer_fifo_w24_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_3_V_V_U(Bert_layer_fifo_w24_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c_U(Bert_layer_fifo_w2_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w2_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_0_V_V_U(Bert_layer_fifo_w24_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1_V_V_U(Bert_layer_fifo_w24_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_2_V_V_U(Bert_layer_fifo_w24_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_3_V_V_U(Bert_layer_fifo_w24_d2_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_64_U0_U(Bert_layer_start_for_systolic_array_k_64_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Attention_layer_outp_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_0_V_c_U(Bert_layer_fifo_w24_d8_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_1_V_c_U(Bert_layer_fifo_w24_d7_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_2_V_c_U(Bert_layer_fifo_w24_d6_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_3_V_c_U(Bert_layer_fifo_w24_d5_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_V_c_U(Bert_layer_fifo_w24_d7_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_V_c_U(Bert_layer_fifo_w24_d6_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_V_c_U(Bert_layer_fifo_w24_d5_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_V_c_U(Bert_layer_fifo_w24_d4_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_V_c_U(Bert_layer_fifo_w24_d6_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_V_c_U(Bert_layer_fifo_w24_d5_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_V_c_U(Bert_layer_fifo_w24_d4_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_V_c_U(Bert_layer_fifo_w24_d3_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_0_V_c_U(Bert_layer_fifo_w24_d5_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_1_V_c_U(Bert_layer_fifo_w24_d4_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_2_V_c_U(Bert_layer_fifo_w24_d3_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_3_V_c_U(Bert_layer_fifo_w24_d2_A_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1310_U0_U(Bert_layer_start_for_PE_1310_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1311_U0_U(Bert_layer_start_for_PE_1311_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1312_U0_U(Bert_layer_start_for_PE_1312_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1313_U0_U(Bert_layer_start_for_PE_1313_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1314_U0_U(Bert_layer_start_for_PE_1314_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1318_U0_U(Bert_layer_start_for_PE_1318_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1322_U0_U(Bert_layer_start_for_PE_1322_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_12_Loop_data_drain_C_proc327_U0_U(Bert_layer_start_for_systolic_array_k_12_Loop_data_drain_C_proc327_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1315_U0_U(Bert_layer_start_for_PE_1315_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1316_U0_U(Bert_layer_start_for_PE_1316_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1317_U0_U(Bert_layer_start_for_PE_1317_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_12_Loop_data_drain_AB_proc326_U0_U(Bert_layer_start_for_systolic_array_k_12_Loop_data_drain_AB_proc326_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1320_U0_U(Bert_layer_start_for_PE_1320_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1321_U0_U(Bert_layer_start_for_PE_1321_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1319_U0_U(Bert_layer_start_for_PE_1319_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1325_U0_U(Bert_layer_start_for_PE_1325_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1323_U0_U(Bert_layer_start_for_PE_1323_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1324_U0_U(Bert_layer_start_for_PE_1324_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_0_V_V_U(Bert_layer_fifo_w24_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1_V_V_U(Bert_layer_fifo_w24_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_2_V_V_U(Bert_layer_fifo_w24_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_3_V_V_U(Bert_layer_fifo_w24_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_0_V_V_U(Bert_layer_fifo_w24_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1_V_V_U(Bert_layer_fifo_w24_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_2_V_V_U(Bert_layer_fifo_w24_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_3_V_V_U(Bert_layer_fifo_w24_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c_U(Bert_layer_fifo_w2_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w4_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_0_V_V_U(Bert_layer_fifo_w24_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1_V_V_U(Bert_layer_fifo_w24_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_2_V_V_U(Bert_layer_fifo_w24_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_3_V_V_U(Bert_layer_fifo_w24_d2_A_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_12_U0_U(Bert_layer_start_for_systolic_array_k_12_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_inp_sumRow_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_Q_h_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v100_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v101_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v102_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_0_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_2_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_3_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_4_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_5_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_6_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_7_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_8_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_9_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_10_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_11_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_0_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_2_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_3_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_4_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_5_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_6_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_7_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_8_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_9_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_10_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_11_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indvars_iv28_0_c_U(Bert_layer_fifo_w6_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_0_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_2_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_3_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_4_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_5_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_6_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_7_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_8_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_9_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_10_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_11_V_V_U(Bert_layer_fifo_w24_d2_A_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_U1_1_U(Bert_layer_start_for_systolic_array_k_768_U1_1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_0_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_2_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_3_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_4_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_5_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_6_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_7_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_8_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_9_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_10_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_11_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_0_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_2_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_3_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_4_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_5_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_6_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_7_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_8_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_9_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_10_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_11_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indvars_iv47_0_c_U(Bert_layer_fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_0_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_2_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_3_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_4_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_5_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_6_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_7_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_8_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_9_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_10_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_11_V_V_U(Bert_layer_fifo_w24_d2_A_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_U2_2_U(Bert_layer_start_for_systolic_array_k_768_U2_2)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds1_outp1_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_6ns_54s_54_5_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_4ns_71ns_75_5_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_73ns_6ns_79_5_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_6ns_83ns_89_5_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_92ns_6ns_98_5_1_Multiplier_5'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_87ns_6ns_93_5_1_Multiplier_6'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_82ns_6ns_88_5_1_Multiplier_7'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_77ns_6ns_83_5_1_Multiplier_8'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_80ns_12s_90_5_1_Multiplier_9'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_40ns_40ns_80_2_1_Multiplier_10'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_54ns_77s_130_5_1_Multiplier_11'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_55ns_77s_130_5_1_Multiplier_12'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_71s_13s_71_5_1_Multiplier_13'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_36ns_43ns_79_2_1_Multiplier_14'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_44ns_49ns_93_5_1_Multiplier_15'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_Bert_layer_mul_50ns_50ns_100_5_1_Multiplier_16'
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6_rom' using block ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_0_V_c_U(Bert_layer_fifo_w24_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_1_V_c_U(Bert_layer_fifo_w24_d23_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_2_V_c_U(Bert_layer_fifo_w24_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_3_V_c_U(Bert_layer_fifo_w24_d21_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_4_V_c_U(Bert_layer_fifo_w24_d20_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_5_V_c_U(Bert_layer_fifo_w24_d19_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_6_V_c_U(Bert_layer_fifo_w24_d18_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_7_V_c_U(Bert_layer_fifo_w24_d17_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_8_V_c_U(Bert_layer_fifo_w24_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_9_V_c_U(Bert_layer_fifo_w24_d15_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_10_V_c_U(Bert_layer_fifo_w24_d14_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_0_11_V_c_U(Bert_layer_fifo_w24_d13_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_V_c_U(Bert_layer_fifo_w24_d23_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_V_c_U(Bert_layer_fifo_w24_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_V_c_U(Bert_layer_fifo_w24_d21_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_V_c_U(Bert_layer_fifo_w24_d20_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_V_c_U(Bert_layer_fifo_w24_d19_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_V_c_U(Bert_layer_fifo_w24_d18_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_V_c_U(Bert_layer_fifo_w24_d17_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_V_c_U(Bert_layer_fifo_w24_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_V_c_U(Bert_layer_fifo_w24_d15_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_V_c_U(Bert_layer_fifo_w24_d14_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_V_c_U(Bert_layer_fifo_w24_d13_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_V_c_U(Bert_layer_fifo_w24_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_V_c_U(Bert_layer_fifo_w24_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_V_c_U(Bert_layer_fifo_w24_d21_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_V_c_U(Bert_layer_fifo_w24_d20_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_V_c_U(Bert_layer_fifo_w24_d19_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_V_c_U(Bert_layer_fifo_w24_d18_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_V_c_U(Bert_layer_fifo_w24_d17_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_V_c_U(Bert_layer_fifo_w24_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_V_c_U(Bert_layer_fifo_w24_d15_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_V_c_U(Bert_layer_fifo_w24_d14_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_V_c_U(Bert_layer_fifo_w24_d13_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_V_c_U(Bert_layer_fifo_w24_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_V_c_U(Bert_layer_fifo_w24_d11_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_0_V_c_U(Bert_layer_fifo_w24_d21_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_1_V_c_U(Bert_layer_fifo_w24_d20_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_2_V_c_U(Bert_layer_fifo_w24_d19_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_3_V_c_U(Bert_layer_fifo_w24_d18_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_4_V_c_U(Bert_layer_fifo_w24_d17_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_5_V_c_U(Bert_layer_fifo_w24_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_6_V_c_U(Bert_layer_fifo_w24_d15_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_7_V_c_U(Bert_layer_fifo_w24_d14_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_8_V_c_U(Bert_layer_fifo_w24_d13_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_9_V_c_U(Bert_layer_fifo_w24_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_10_V_c_U(Bert_layer_fifo_w24_d11_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_11_V_c_U(Bert_layer_fifo_w24_d10_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_0_V_c_U(Bert_layer_fifo_w24_d20_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_1_V_c_U(Bert_layer_fifo_w24_d19_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_2_V_c_U(Bert_layer_fifo_w24_d18_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_3_V_c_U(Bert_layer_fifo_w24_d17_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_4_V_c_U(Bert_layer_fifo_w24_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_5_V_c_U(Bert_layer_fifo_w24_d15_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_6_V_c_U(Bert_layer_fifo_w24_d14_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_7_V_c_U(Bert_layer_fifo_w24_d13_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_8_V_c_U(Bert_layer_fifo_w24_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_9_V_c_U(Bert_layer_fifo_w24_d11_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_10_V_c_U(Bert_layer_fifo_w24_d10_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_11_V_c_U(Bert_layer_fifo_w24_d9_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_0_V_c_U(Bert_layer_fifo_w24_d19_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_1_V_c_U(Bert_layer_fifo_w24_d18_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_2_V_c_U(Bert_layer_fifo_w24_d17_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_3_V_c_U(Bert_layer_fifo_w24_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_4_V_c_U(Bert_layer_fifo_w24_d15_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_5_V_c_U(Bert_layer_fifo_w24_d14_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_6_V_c_U(Bert_layer_fifo_w24_d13_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_7_V_c_U(Bert_layer_fifo_w24_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_8_V_c_U(Bert_layer_fifo_w24_d11_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_9_V_c_U(Bert_layer_fifo_w24_d10_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_10_V_c_U(Bert_layer_fifo_w24_d9_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_11_V_c_U(Bert_layer_fifo_w24_d8_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_0_V_c_U(Bert_layer_fifo_w24_d18_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_1_V_c_U(Bert_layer_fifo_w24_d17_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_2_V_c_U(Bert_layer_fifo_w24_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_3_V_c_U(Bert_layer_fifo_w24_d15_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_4_V_c_U(Bert_layer_fifo_w24_d14_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_5_V_c_U(Bert_layer_fifo_w24_d13_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_6_V_c_U(Bert_layer_fifo_w24_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_7_V_c_U(Bert_layer_fifo_w24_d11_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_8_V_c_U(Bert_layer_fifo_w24_d10_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_9_V_c_U(Bert_layer_fifo_w24_d9_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_10_V_c_U(Bert_layer_fifo_w24_d8_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_11_V_c_U(Bert_layer_fifo_w24_d7_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_0_V_c_U(Bert_layer_fifo_w24_d17_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_1_V_c_U(Bert_layer_fifo_w24_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_2_V_c_U(Bert_layer_fifo_w24_d15_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_3_V_c_U(Bert_layer_fifo_w24_d14_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_4_V_c_U(Bert_layer_fifo_w24_d13_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_5_V_c_U(Bert_layer_fifo_w24_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_6_V_c_U(Bert_layer_fifo_w24_d11_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_7_V_c_U(Bert_layer_fifo_w24_d10_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_8_V_c_U(Bert_layer_fifo_w24_d9_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_9_V_c_U(Bert_layer_fifo_w24_d8_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_10_V_c_U(Bert_layer_fifo_w24_d7_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_11_V_c_U(Bert_layer_fifo_w24_d6_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_0_V_c_U(Bert_layer_fifo_w24_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_1_V_c_U(Bert_layer_fifo_w24_d15_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_2_V_c_U(Bert_layer_fifo_w24_d14_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_3_V_c_U(Bert_layer_fifo_w24_d13_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_4_V_c_U(Bert_layer_fifo_w24_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_5_V_c_U(Bert_layer_fifo_w24_d11_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_6_V_c_U(Bert_layer_fifo_w24_d10_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_7_V_c_U(Bert_layer_fifo_w24_d9_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_8_V_c_U(Bert_layer_fifo_w24_d8_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_9_V_c_U(Bert_layer_fifo_w24_d7_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_10_V_c_U(Bert_layer_fifo_w24_d6_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_11_V_c_U(Bert_layer_fifo_w24_d5_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_0_V_c_U(Bert_layer_fifo_w24_d15_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_1_V_c_U(Bert_layer_fifo_w24_d14_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_2_V_c_U(Bert_layer_fifo_w24_d13_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_3_V_c_U(Bert_layer_fifo_w24_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_4_V_c_U(Bert_layer_fifo_w24_d11_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_5_V_c_U(Bert_layer_fifo_w24_d10_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_6_V_c_U(Bert_layer_fifo_w24_d9_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_7_V_c_U(Bert_layer_fifo_w24_d8_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_8_V_c_U(Bert_layer_fifo_w24_d7_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_9_V_c_U(Bert_layer_fifo_w24_d6_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_10_V_c_U(Bert_layer_fifo_w24_d5_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_11_V_c_U(Bert_layer_fifo_w24_d4_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_0_V_c_U(Bert_layer_fifo_w24_d14_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_1_V_c_U(Bert_layer_fifo_w24_d13_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_2_V_c_U(Bert_layer_fifo_w24_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_3_V_c_U(Bert_layer_fifo_w24_d11_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_4_V_c_U(Bert_layer_fifo_w24_d10_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_5_V_c_U(Bert_layer_fifo_w24_d9_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_6_V_c_U(Bert_layer_fifo_w24_d8_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_7_V_c_U(Bert_layer_fifo_w24_d7_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_8_V_c_U(Bert_layer_fifo_w24_d6_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_9_V_c_U(Bert_layer_fifo_w24_d5_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_10_V_c_U(Bert_layer_fifo_w24_d4_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_11_V_c_U(Bert_layer_fifo_w24_d3_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_0_V_c_U(Bert_layer_fifo_w24_d13_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_1_V_c_U(Bert_layer_fifo_w24_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_2_V_c_U(Bert_layer_fifo_w24_d11_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_3_V_c_U(Bert_layer_fifo_w24_d10_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_4_V_c_U(Bert_layer_fifo_w24_d9_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_5_V_c_U(Bert_layer_fifo_w24_d8_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_6_V_c_U(Bert_layer_fifo_w24_d7_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_7_V_c_U(Bert_layer_fifo_w24_d6_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_8_V_c_U(Bert_layer_fifo_w24_d5_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_9_V_c_U(Bert_layer_fifo_w24_d4_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_10_V_c_U(Bert_layer_fifo_w24_d3_A_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_11_V_c_U(Bert_layer_fifo_w24_d2_A_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE329_U0_U(Bert_layer_start_for_PE329_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE330_U0_U(Bert_layer_start_for_PE330_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE331_U0_U(Bert_layer_start_for_PE331_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE332_U0_U(Bert_layer_start_for_PE332_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE333_U0_U(Bert_layer_start_for_PE333_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE334_U0_U(Bert_layer_start_for_PE334_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE335_U0_U(Bert_layer_start_for_PE335_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE336_U0_U(Bert_layer_start_for_PE336_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE337_U0_U(Bert_layer_start_for_PE337_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE338_U0_U(Bert_layer_start_for_PE338_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE339_U0_U(Bert_layer_start_for_PE339_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE340_U0_U(Bert_layer_start_for_PE340_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE341_U0_U(Bert_layer_start_for_PE341_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE353_U0_U(Bert_layer_start_for_PE353_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE365_U0_U(Bert_layer_start_for_PE365_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE377_U0_U(Bert_layer_start_for_PE377_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE389_U0_U(Bert_layer_start_for_PE389_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE401_U0_U(Bert_layer_start_for_PE401_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE413_U0_U(Bert_layer_start_for_PE413_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE425_U0_U(Bert_layer_start_for_PE425_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE437_U0_U(Bert_layer_start_for_PE437_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE449_U0_U(Bert_layer_start_for_PE449_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE461_U0_U(Bert_layer_start_for_PE461_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_3072_Loop_data_drain_C_proc474_U0_U(Bert_layer_start_for_systolic_array_k_3072_Loop_data_drain_C_proc474_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE342_U0_U(Bert_layer_start_for_PE342_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE343_U0_U(Bert_layer_start_for_PE343_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE344_U0_U(Bert_layer_start_for_PE344_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE345_U0_U(Bert_layer_start_for_PE345_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE346_U0_U(Bert_layer_start_for_PE346_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE347_U0_U(Bert_layer_start_for_PE347_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE348_U0_U(Bert_layer_start_for_PE348_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE349_U0_U(Bert_layer_start_for_PE349_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE350_U0_U(Bert_layer_start_for_PE350_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE351_U0_U(Bert_layer_start_for_PE351_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE352_U0_U(Bert_layer_start_for_PE352_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_3072_Loop_data_drain_AB_proc473_U0_U(Bert_layer_start_for_systolic_array_k_3072_Loop_data_drain_AB_proc473_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE355_U0_U(Bert_layer_start_for_PE355_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE356_U0_U(Bert_layer_start_for_PE356_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE357_U0_U(Bert_layer_start_for_PE357_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE358_U0_U(Bert_layer_start_for_PE358_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE359_U0_U(Bert_layer_start_for_PE359_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE360_U0_U(Bert_layer_start_for_PE360_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE361_U0_U(Bert_layer_start_for_PE361_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE362_U0_U(Bert_layer_start_for_PE362_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE363_U0_U(Bert_layer_start_for_PE363_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE364_U0_U(Bert_layer_start_for_PE364_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE354_U0_U(Bert_layer_start_for_PE354_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE368_U0_U(Bert_layer_start_for_PE368_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE369_U0_U(Bert_layer_start_for_PE369_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE370_U0_U(Bert_layer_start_for_PE370_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE371_U0_U(Bert_layer_start_for_PE371_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE372_U0_U(Bert_layer_start_for_PE372_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE373_U0_U(Bert_layer_start_for_PE373_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE374_U0_U(Bert_layer_start_for_PE374_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE375_U0_U(Bert_layer_start_for_PE375_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE376_U0_U(Bert_layer_start_for_PE376_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE366_U0_U(Bert_layer_start_for_PE366_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE367_U0_U(Bert_layer_start_for_PE367_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE381_U0_U(Bert_layer_start_for_PE381_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE382_U0_U(Bert_layer_start_for_PE382_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE383_U0_U(Bert_layer_start_for_PE383_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE384_U0_U(Bert_layer_start_for_PE384_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE385_U0_U(Bert_layer_start_for_PE385_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE386_U0_U(Bert_layer_start_for_PE386_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE387_U0_U(Bert_layer_start_for_PE387_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE388_U0_U(Bert_layer_start_for_PE388_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE378_U0_U(Bert_layer_start_for_PE378_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE379_U0_U(Bert_layer_start_for_PE379_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE380_U0_U(Bert_layer_start_for_PE380_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE394_U0_U(Bert_layer_start_for_PE394_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE395_U0_U(Bert_layer_start_for_PE395_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE396_U0_U(Bert_layer_start_for_PE396_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE397_U0_U(Bert_layer_start_for_PE397_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE398_U0_U(Bert_layer_start_for_PE398_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE399_U0_U(Bert_layer_start_for_PE399_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE400_U0_U(Bert_layer_start_for_PE400_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE390_U0_U(Bert_layer_start_for_PE390_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE391_U0_U(Bert_layer_start_for_PE391_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE392_U0_U(Bert_layer_start_for_PE392_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE393_U0_U(Bert_layer_start_for_PE393_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE407_U0_U(Bert_layer_start_for_PE407_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE408_U0_U(Bert_layer_start_for_PE408_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE409_U0_U(Bert_layer_start_for_PE409_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE410_U0_U(Bert_layer_start_for_PE410_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE411_U0_U(Bert_layer_start_for_PE411_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE412_U0_U(Bert_layer_start_for_PE412_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE402_U0_U(Bert_layer_start_for_PE402_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE403_U0_U(Bert_layer_start_for_PE403_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE404_U0_U(Bert_layer_start_for_PE404_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE405_U0_U(Bert_layer_start_for_PE405_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE406_U0_U(Bert_layer_start_for_PE406_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE420_U0_U(Bert_layer_start_for_PE420_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE421_U0_U(Bert_layer_start_for_PE421_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE422_U0_U(Bert_layer_start_for_PE422_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE423_U0_U(Bert_layer_start_for_PE423_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE424_U0_U(Bert_layer_start_for_PE424_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE414_U0_U(Bert_layer_start_for_PE414_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE415_U0_U(Bert_layer_start_for_PE415_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE416_U0_U(Bert_layer_start_for_PE416_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE417_U0_U(Bert_layer_start_for_PE417_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE418_U0_U(Bert_layer_start_for_PE418_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE419_U0_U(Bert_layer_start_for_PE419_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE433_U0_U(Bert_layer_start_for_PE433_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE434_U0_U(Bert_layer_start_for_PE434_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE435_U0_U(Bert_layer_start_for_PE435_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE436_U0_U(Bert_layer_start_for_PE436_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE426_U0_U(Bert_layer_start_for_PE426_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE427_U0_U(Bert_layer_start_for_PE427_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE428_U0_U(Bert_layer_start_for_PE428_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE429_U0_U(Bert_layer_start_for_PE429_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE430_U0_U(Bert_layer_start_for_PE430_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE431_U0_U(Bert_layer_start_for_PE431_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE432_U0_U(Bert_layer_start_for_PE432_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE446_U0_U(Bert_layer_start_for_PE446_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE447_U0_U(Bert_layer_start_for_PE447_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE448_U0_U(Bert_layer_start_for_PE448_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE438_U0_U(Bert_layer_start_for_PE438_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE439_U0_U(Bert_layer_start_for_PE439_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE440_U0_U(Bert_layer_start_for_PE440_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE441_U0_U(Bert_layer_start_for_PE441_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE442_U0_U(Bert_layer_start_for_PE442_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE443_U0_U(Bert_layer_start_for_PE443_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE444_U0_U(Bert_layer_start_for_PE444_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE445_U0_U(Bert_layer_start_for_PE445_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE459_U0_U(Bert_layer_start_for_PE459_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE460_U0_U(Bert_layer_start_for_PE460_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE450_U0_U(Bert_layer_start_for_PE450_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE451_U0_U(Bert_layer_start_for_PE451_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE452_U0_U(Bert_layer_start_for_PE452_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE453_U0_U(Bert_layer_start_for_PE453_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE454_U0_U(Bert_layer_start_for_PE454_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE455_U0_U(Bert_layer_start_for_PE455_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE456_U0_U(Bert_layer_start_for_PE456_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE457_U0_U(Bert_layer_start_for_PE457_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE458_U0_U(Bert_layer_start_for_PE458_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE472_U0_U(Bert_layer_start_for_PE472_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE462_U0_U(Bert_layer_start_for_PE462_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE463_U0_U(Bert_layer_start_for_PE463_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE464_U0_U(Bert_layer_start_for_PE464_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE465_U0_U(Bert_layer_start_for_PE465_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE466_U0_U(Bert_layer_start_for_PE466_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE467_U0_U(Bert_layer_start_for_PE467_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE468_U0_U(Bert_layer_start_for_PE468_U0)' using Shift Registers.
