$date
	Thu Sep 12 10:57:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Multiplier_4x4_tb $end
$scope module DUT $end
$var wire 1 ! Complement $end
$var wire 4 " In_1 [3:0] $end
$var wire 4 # In_2 [3:0] $end
$var wire 1 $ Sign $end
$var wire 5 % Sum_Sign [4:0] $end
$var wire 4 & Sum_2 [3:0] $end
$var wire 5 ' Sum_1 [4:0] $end
$var wire 8 ( Result [7:0] $end
$var wire 5 ) Carry_2 [4:0] $end
$var wire 6 * Carry_1 [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b0 )
b100100 (
b10001 '
b100 &
b100 %
0$
b100 #
b1001 "
0!
$end
#20
b0 %
b0 &
b0 (
b0 '
b11 #
b0 "
#40
b1100000 (
b10000 '
b1100 %
b1100 &
b1100 #
b1000 "
#60
b0 (
b0 '
b0 %
b0 &
b0 #
b11 "
#80
b1000000 (
b1000 %
b1000 &
b1000 #
b1000 "
#100
b10 )
b1010 %
b1010 &
b1110 '
b1100011 (
b1001 #
b1011 "
#120
b110 %
b110 &
b10000 )
b111000 *
b1 '
b10110100 (
b1100 #
b1111 "
#140
b1011010 (
b10010 *
b10110 '
b1 %
b1 &
b1010 )
b110 #
#160
b11 %
b11 &
b0 )
b11110 (
b0 *
b1101 '
b101 #
b110 "
#180
b10 )
b0 *
1!
b111 (
b1110 &
b11111 '
b1001 #
b1111 "
b11110 %
1$
#200
b1110 )
b11110 *
b10010 '
b10000 %
b0 &
b11110010 (
b1110 #
b111 "
#220
b10 )
b110 (
b100 *
b10111 '
b11110 %
b1110 &
b1010 #
b1111 "
#240
b11110 (
b10000 )
b10011 %
b11 &
b100100 *
b101 '
b1011 "
#260
b10010 (
b110 )
b11100 %
b1100 &
b100 *
b11110 '
b1101 "
#280
b100 )
b11100 '
b11001000 (
b10101 %
b101 &
b1000 #
b111 "
#300
b10100 )
b101000 (
b101000 *
b1010 '
b10001 %
b1 &
b1011 #
b1000 "
#320
b1000 )
b11011 %
b1011 &
b11100 (
b10100 *
b10101 '
b1100 #
b1001 "
#340
b100 )
b11101 %
b1101 &
b1000 *
b11011 '
b1110 (
b1001 #
b1110 "
#360
