$date
	Sat Oct 22 21:04:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1033570
b11110 &
b11110 %
1$
b11110 !
1"
#1033571
0"
#1033574
b1111 &
b1111 %
#1033578
b101110 &
b101110 %
#1033582
b10111 &
b10111 %
#1033586
b1000110 &
b1000110 %
#1033590
b100011 &
b100011 %
#1033594
b1101010 &
b1101010 %
#1033598
b110101 &
b110101 %
#1033602
b10100000 &
b10100000 %
#1033606
b1010000 &
b1010000 %
#1033610
b101000 &
b101000 %
#1033614
b10100 &
b10100 %
#1033618
b1010 &
b1010 %
#1033622
b101 &
b101 %
#1033626
b10000 &
b10000 %
#1033630
b1000 &
b1000 %
#1033634
b100 &
b100 %
#1033638
b10 &
b10 %
#1033642
b1 &
b1 %
1#
#1033646
b0 &
0#
b0 %
0$
#1977387
b1000 !
1"
#1977390
b1000 &
b1000 %
1$
#1977391
0"
#1977394
b100 &
b100 %
#1977398
b10 &
b10 %
#1977402
b1 &
b1 %
1#
#1977406
b0 &
0#
b0 %
0$
#3033579
b10001 !
1"
#3033582
b10001 &
b10001 %
1$
#3033583
0"
#3033586
b110100 &
b110100 %
#3033590
b11010 &
b11010 %
#3033594
b1101 &
b1101 %
#3033598
b101000 &
b101000 %
#3033602
b10100 &
b10100 %
#3033606
b1010 &
b1010 %
#3033610
b101 &
b101 %
#3033614
b10000 &
b10000 %
#3033618
b1000 &
b1000 %
#3033622
b100 &
b100 %
#3033626
b10 &
b10 %
#3033630
b1 &
1#
b1 %
#3033634
b0 &
b0 %
0#
0$
#4500012
