This is a project for implementation of the Advanced Encryption Standard (AES128, AES192, AES256) using Verilog and used a wrapper module on the DE1-SOC kit (FPGA) to test it.
