INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:05:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 mulf2/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 2.640ns (34.279%)  route 5.062ns (65.721%))
  Logic Levels:           24  (CARRY4=11 LUT1=1 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1456, unset)         0.508     0.508    mulf2/operator/clk
    SLICE_X17Y43         FDRE                                         r  mulf2/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf2/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.413     1.119    mulf2/operator/sigProdExt_c2[23]
    SLICE_X17Y43         LUT6 (Prop_lut6_I1_O)        0.119     1.238 r  mulf2/operator/X_1_c1[3]_i_11/O
                         net (fo=1, routed)           0.303     1.541    mulf2/operator/X_1_c1[3]_i_11_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I3_O)        0.043     1.584 r  mulf2/operator/X_1_c1[3]_i_7/O
                         net (fo=1, routed)           0.177     1.761    mulf2/operator/X_1_c1[3]_i_7_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I1_O)        0.043     1.804 r  mulf2/operator/X_1_c1[3]_i_6/O
                         net (fo=1, routed)           0.000     1.804    mulf2/operator/RoundingAdder/S[0]
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.055 r  mulf2/operator/RoundingAdder/X_1_c1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.055    mulf2/operator/RoundingAdder/X_1_c1_reg[3]_i_4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.104 r  mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.104    mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_4_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.153 r  mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.154    mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_2_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.203 r  mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.203    mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_3_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.252 r  mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.252    mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_6_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.301 r  mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.301    mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_2_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.446 r  mulf2/operator/RoundingAdder/ltOp_carry__2_i_8__0/O[3]
                         net (fo=6, routed)           0.539     2.985    mulf2/operator/RoundingAdder/ip_result__0[27]
    SLICE_X16Y56         LUT4 (Prop_lut4_I1_O)        0.120     3.105 r  mulf2/operator/RoundingAdder/X_1_c1[24]_i_7/O
                         net (fo=1, routed)           0.178     3.283    mulf2/operator/RoundingAdder/X_1_c1[24]_i_7_n_0
    SLICE_X16Y56         LUT5 (Prop_lut5_I4_O)        0.043     3.326 r  mulf2/operator/RoundingAdder/X_1_c1[24]_i_5/O
                         net (fo=37, routed)          0.588     3.914    mulf2/operator/RoundingAdder/X_1_c1[24]_i_5_n_0
    SLICE_X19Y61         LUT5 (Prop_lut5_I4_O)        0.052     3.966 f  mulf2/operator/RoundingAdder/level4_c1[25]_i_3__0/O
                         net (fo=4, routed)           0.321     4.287    mulf2/operator/RoundingAdder/exc_c2_reg[1]_2
    SLICE_X19Y57         LUT6 (Prop_lut6_I5_O)        0.131     4.418 f  mulf2/operator/RoundingAdder/level4_c1[9]_i_2__0/O
                         net (fo=2, routed)           0.342     4.760    mulf2/operator/RoundingAdder/mulf2_result[22]
    SLICE_X18Y57         LUT6 (Prop_lut6_I1_O)        0.043     4.803 f  mulf2/operator/RoundingAdder/ltOp_carry__2_i_11__0/O
                         net (fo=1, routed)           0.098     4.901    mulf2/operator/RoundingAdder/ltOp_carry__2_i_11__0_n_0
    SLICE_X18Y57         LUT5 (Prop_lut5_I2_O)        0.043     4.944 f  mulf2/operator/RoundingAdder/ltOp_carry__2_i_6/O
                         net (fo=3, routed)           0.262     5.206    mulf2/operator/RoundingAdder/ltOp_carry__2_i_6_n_0
    SLICE_X18Y60         LUT6 (Prop_lut6_I0_O)        0.043     5.249 r  mulf2/operator/RoundingAdder/ltOp_carry__2_i_1__0/O
                         net (fo=1, routed)           0.173     5.422    addf1/operator/ltOp_carry__3_0[0]
    SLICE_X17Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.606 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.606    addf1/operator/ltOp_carry__2_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.733 f  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=72, routed)          0.372     6.105    addf1/operator/CO[0]
    SLICE_X21Y59         LUT1 (Prop_lut1_I0_O)        0.130     6.235 r  addf1/operator/i__carry_i_1__0/O
                         net (fo=7, routed)           0.333     6.568    addf1/operator/i__carry_i_1__0_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.844 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.844    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     6.991 f  addf1/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=9, routed)           0.481     7.472    addf1/operator/RightShifterComponent/O[3]
    SLICE_X21Y56         LUT4 (Prop_lut4_I2_O)        0.128     7.600 f  addf1/operator/RightShifterComponent/ps_c1[4]_i_1__0/O
                         net (fo=29, routed)          0.481     8.081    mulf2/operator/RoundingAdder/level4_c1_reg[3]_0[0]
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.129     8.210 r  mulf2/operator/RoundingAdder/level4_c1[22]_i_1/O
                         net (fo=1, routed)           0.000     8.210    addf1/operator/RightShifterComponent/level4_c1_reg[24]_0[14]
    SLICE_X21Y60         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=1456, unset)         0.483     9.183    addf1/operator/RightShifterComponent/clk
    SLICE_X21Y60         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[22]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X21Y60         FDRE (Setup_fdre_C_D)        0.031     9.178    addf1/operator/RightShifterComponent/level4_c1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  0.969    




