#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  9 23:41:14 2018
# Process ID: 1128
# Current directory: C:/Users/Emann/Desktop/MBTST/Plant
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11940 C:\Users\Emann\Desktop\MBTST\Plant\Plant.xpr
# Log file: C:/Users/Emann/Desktop/MBTST/Plant/vivado.log
# Journal file: C:/Users/Emann/Desktop/MBTST/Plant\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Emann/Desktop/MBTST/Plant/Plant.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Emann/Desktop/MBTST/Plant/7Seg IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Emann/Desktop/MBTST/Plant/PMODS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 990.090 ; gain = 316.750
update_compile_order -fileset sources_1
reset_target all [get_files  C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/MB_PL.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/MB_PL.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/MB_PL.bd]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'delete_fileset' was cancelled
1
1
1
1
1
1
1
1
1
1
1
1
1
delete_ip_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1099.113 ; gain = 11.816
INFO: [Common 17-344] 'delete_ip_run' was cancelled
reset_target all [get_files  C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/MB_PL.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/MB_PL.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/MB_PL.bd]
delete_ip_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1103.508 ; gain = 0.000
make_wrapper -files [get_files C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/MB_PL.bd] -top
INFO: [BD 41-1662] The design 'MB_PL.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/synth/MB_PL.vhd
VHDL Output written to : C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/sim/MB_PL.vhd
VHDL Output written to : C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/hdl/MB_PL_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1182.648 ; gain = 79.141
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'MB_PL.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/synth/MB_PL.vhd
VHDL Output written to : C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/sim/MB_PL.vhd
VHDL Output written to : C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/hdl/MB_PL_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DP .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sseg .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block ether .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio0 .
Exporting to file c:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/ip/MB_PL_axi_smc_0/bd_0/hw_handoff/MB_PL_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/ip/MB_PL_axi_smc_0/bd_0/hw_handoff/MB_PL_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/ip/MB_PL_axi_smc_0/bd_0/synth/MB_PL_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer0 .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block clks .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MB_UC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ints .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cat .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at Z:/xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rmii .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sysrst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_RST .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_mem/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_mem/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_mem/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_mem/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_mem/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axibus/xbar .
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodHYGRO_axi_iic_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4_ddr:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodHYGRO_axi_iic_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodHYGRO_axi_timer_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4_ddr:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodHYGRO_axi_timer_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodHYGRO_pmod_bridge_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4_ddr:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodHYGRO_pmod_bridge_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodHYGRO_xlconstant_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4_ddr:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodHYGRO_xlconstant_0_0 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block HYGRO .
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodALS_pmod_bridge_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4_ddr:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodALS_pmod_bridge_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodALS_axi_quad_spi_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4_ddr:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodALS_axi_quad_spi_0_0 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALS .
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodWIFI_pmod_bridge_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4_ddr:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodWIFI_pmod_bridge_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodWIFI_axi_quad_spi_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4_ddr:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodWIFI_axi_quad_spi_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodWIFI_axi_gpio_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4_ddr:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodWIFI_axi_gpio_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodWIFI_axi_gpio_1_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4_ddr:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodWIFI_axi_gpio_1_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodWIFI_axi_timer_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4_ddr:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodWIFI_axi_timer_0_0 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block WIFI .
Exporting to file C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/hw_handoff/MB_PL.hwh
Generated Block Design Tcl file C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/hw_handoff/MB_PL_bd.tcl
Generated Hardware Definition File C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/synth/MB_PL.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_DP_SLICE_0, cache-ID = dfbd4fb65a1be957; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_SEG_SLICE_0, cache-ID = da37df37c2282c90; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_SEG_SLICE1_0, cache-ID = a631a25deb5fe2ab; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_SEG_SLICE2_0, cache-ID = b0ccba7d11068f5a; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_SEG_SLICE3_0, cache-ID = 7310d91182e2a9f3; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_SEG_SLICE4_0, cache-ID = d03caeecd9656761; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_SEG_SLICE5_0, cache-ID = da37df37c2282c90; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_SEG_SLICE6_0, cache-ID = a631a25deb5fe2ab; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_SEG_SLICE7_0, cache-ID = b0ccba7d11068f5a; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_SSegDriver_0_0, cache-ID = bc421462997ec971; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_axi_ethernetlite_0_0, cache-ID = 31d8a1e1ba2506e9; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_axi_gpio_0_0, cache-ID = ccdd905ed5125f15; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_axi_smc_0, cache-ID = 5eef7a672d8ab85b; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_axi_timer_0_0, cache-ID = a5324534e3cec029; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_axi_uartlite_0_0, cache-ID = 67cb828faf9902e6; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_clk_wiz_1_0, cache-ID = 524078ea3519991d; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_mdm_1_0, cache-ID = 77aab34864a243c5; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_microblaze_0_0, cache-ID = 2199475489f0c6bf; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_microblaze_0_axi_intc_0, cache-ID = 22520713e51f4a4f; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_microblaze_0_xlconcat_0, cache-ID = 82699541aff1ac87; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_mii_to_rmii_0_0, cache-ID = 7d6e5d49d3cd4dbc; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_rst_clk_wiz_1_100M_0, cache-ID = 7a480d17ad57362b; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_rst_mig_7series_0_81M_0, cache-ID = ab51d8c29634daee; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_xlconstant_1_0, cache-ID = d428be83bbc2a05d; cache size = 52.241 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_mig_7series_0_0, cache-ID = 0b94e38cf289c2cd; cache size = 52.242 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_dlmb_v10_0, cache-ID = d3d1ed13fea663d8; cache size = 52.242 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_ilmb_v10_0, cache-ID = d3d1ed13fea663d8; cache size = 52.242 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_dlmb_bram_if_cntlr_0, cache-ID = c24e17daccd267a7; cache size = 52.242 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_ilmb_bram_if_cntlr_0, cache-ID = 1cefc0c60ed10a37; cache size = 52.242 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_lmb_bram_0, cache-ID = 30f1d53e8d697809; cache size = 52.242 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_xbar_0, cache-ID = 1f42b7a0cb76eb97; cache size = 52.242 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_PmodHYGRO_0_1, cache-ID = 95ca3612b9ffef14; cache size = 52.242 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_PmodALS_0_0, cache-ID = 7e14be8b8f502ade; cache size = 52.242 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MB_PL_PmodWIFI_0_0, cache-ID = b5a0fce2bb2f6652; cache size = 52.242 MB.
[Mon Apr  9 23:48:47 2018] Launched synth_1...
Run output will be captured here: C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/synth_1/runme.log
[Mon Apr  9 23:48:47 2018] Launched impl_1...
Run output will be captured here: C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:01:54 . Memory (MB): peak = 1371.742 ; gain = 186.785
add_files -fileset constrs_1 -norecurse C:/Users/Emann/Desktop/freertos-microblaze-nexys4ddr-master/prj_microblaze_nexys4_ddr.srcs/constrs_1/new/eth_ref_clk.xdc
import_files -fileset constrs_1 C:/Users/Emann/Desktop/freertos-microblaze-nexys4ddr-master/prj_microblaze_nexys4_ddr.srcs/constrs_1/new/eth_ref_clk.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr  9 23:57:59 2018] Launched synth_1...
Run output will be captured here: C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/synth_1/runme.log
[Mon Apr  9 23:57:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/impl_1/runme.log
open_bd_design {C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/MB_PL.bd}
Adding cell -- xilinx.com:ip:xlslice:1.0 - DP
Adding cell -- xilinx.com:ip:xlslice:1.0 - SEG0
Adding cell -- xilinx.com:ip:xlslice:1.0 - SEG1
Adding cell -- xilinx.com:ip:xlslice:1.0 - SEG2
Adding cell -- xilinx.com:ip:xlslice:1.0 - SEG3
Adding cell -- xilinx.com:ip:xlslice:1.0 - SEG4
Adding cell -- xilinx.com:ip:xlslice:1.0 - SEG5
Adding cell -- xilinx.com:ip:xlslice:1.0 - SEG6
Adding cell -- xilinx.com:ip:xlslice:1.0 - SEG7
Adding cell -- HazyJay:SSeg:SSegDriver:1.0 - sseg
Adding cell -- xilinx.com:ip:axi_ethernetlite:3.0 - ether
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - gpio0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - uart
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clks
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - MB_UC
Adding cell -- xilinx.com:ip:axi_intc:4.1 - ints
Adding cell -- xilinx.com:ip:xlconcat:2.1 - cat
Adding cell -- xilinx.com:ip:mii_to_rmii:2.0 - rmii
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sysrst
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - mig_RST
Adding cell -- xilinx.com:ip:xlconstant:1.1 - zero
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7
Adding cell -- digilentinc.com:IP:PmodHYGRO:1.0 - HYGRO
Adding cell -- digilentinc.com:IP:PmodALS:1.0 - ALS
Adding cell -- digilentinc.com:IP:PmodWIFI:1.0 - WIFI
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <MB_PL> from BD file <C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/MB_PL.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1401.938 ; gain = 30.195
set_property range 512M [get_bd_addr_segs {MB_UC/Data/SEG_mig_7_memaddr}]
set_property range 64K [get_bd_addr_segs {MB_UC/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 512M [get_bd_addr_segs {MB_UC/Instruction/SEG_mig_7_memaddr}]
set_property range 64K [get_bd_addr_segs {MB_UC/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
save_bd_design
Wrote  : <C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/MB_PL.bd> 
Wrote  : <C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/ui/bd_6cef226.ui> 
set_property range 16M [get_bd_addr_segs {MB_UC/Data/SEG_mig_7_memaddr}]
set_property range 512M [get_bd_addr_segs {MB_UC/Data/SEG_mig_7_memaddr}]
save_bd_design
Wrote  : <C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/MB_PL.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [xilinx.com:ip:axi_intc:4.1-1] /ints: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /ints: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:microblaze:10.0-16] /MB_UC: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /MB_UC: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /MB_UC: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /MB_UC: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
WARNING: [BD 41-927] Following properties on pin /sseg/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_impl_sys_clock 
WARNING: [BD 41-927] Following properties on pin /HYGRO/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clks_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ALS/ext_spi_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clks_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ALS/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clks_clk_out1 
WARNING: [BD 41-927] Following properties on pin /WIFI/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clks_clk_out1 
Wrote  : <C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/MB_PL.bd> 
VHDL Output written to : C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/synth/MB_PL.vhd
VHDL Output written to : C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/sim/MB_PL.vhd
VHDL Output written to : C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/hdl/MB_PL_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DP .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SEG7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sseg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ether .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio0 .
Exporting to file c:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/ip/MB_PL_axi_smc_0/bd_0/hw_handoff/MB_PL_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/ip/MB_PL_axi_smc_0/bd_0/hw_handoff/MB_PL_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/ip/MB_PL_axi_smc_0/bd_0/synth/MB_PL_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clks .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MB_UC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ints .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rmii .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sysrst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_RST .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_mem/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_mem/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_mem/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_mem/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_mem/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axibus/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HYGRO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WIFI .
Exporting to file C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/hw_handoff/MB_PL.hwh
Generated Block Design Tcl file C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/hw_handoff/MB_PL_bd.tcl
Generated Hardware Definition File C:/Users/Emann/Desktop/MBTST/Plant/Plant.srcs/sources_1/bd/MB_PL/synth/MB_PL.hwdef
[Tue Apr 10 00:07:51 2018] Launched MB_PL_microblaze_0_0_synth_1, MB_PL_dlmb_bram_if_cntlr_0_synth_1, MB_PL_ilmb_bram_if_cntlr_0_synth_1, MB_PL_lmb_bram_0_synth_1, synth_1...
Run output will be captured here:
MB_PL_microblaze_0_0_synth_1: C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/MB_PL_microblaze_0_0_synth_1/runme.log
MB_PL_dlmb_bram_if_cntlr_0_synth_1: C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/MB_PL_dlmb_bram_if_cntlr_0_synth_1/runme.log
MB_PL_ilmb_bram_if_cntlr_0_synth_1: C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/MB_PL_ilmb_bram_if_cntlr_0_synth_1/runme.log
MB_PL_lmb_bram_0_synth_1: C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/MB_PL_lmb_bram_0_synth_1/runme.log
synth_1: C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/synth_1/runme.log
[Tue Apr 10 00:07:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1797.938 ; gain = 361.758
file mkdir C:/Users/Emann/Desktop/MBTST/Plant/Plant.sdk
file copy -force C:/Users/Emann/Desktop/MBTST/Plant/Plant.runs/impl_1/MB_PL_wrapper.sysdef C:/Users/Emann/Desktop/MBTST/Plant/Plant.sdk/MB_PL_wrapper.hdf

launch_sdk -workspace C:/Users/Emann/Desktop/MBTST/Plant/Plant.sdk -hwspec C:/Users/Emann/Desktop/MBTST/Plant/Plant.sdk/MB_PL_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Emann/Desktop/MBTST/Plant/Plant.sdk -hwspec C:/Users/Emann/Desktop/MBTST/Plant/Plant.sdk/MB_PL_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 10 01:03:22 2018...
