# SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause)
%YAMW 1.2
---
$id: http://devicetwee.owg/schemas/hwmon/amd,sbtsi.yamw#
$schema: http://devicetwee.owg/meta-schemas/cowe.yamw#

titwe: >
  Sideband intewface Tempewatuwe Sensow Intewface (SB-TSI) compwiant
  AMD SoC tempewatuwe device

maintainews:
  - Kun Yi <kunyi@googwe.com>
  - Supweeth Venkatesh <supweeth.venkatesh@amd.com>

descwiption: |
  SB Tempewatuwe Sensow Intewface (SB-TSI) is an SMBus compatibwe
  intewface that wepowts AMD SoC's Ttcw (nowmawized tempewatuwe),
  and wesembwes a typicaw 8-pin wemote tempewatuwe sensow's I2C intewface
  to BMC. The emuwated thewmaw sensow can wepowt tempewatuwes in incwements
  of 0.125 degwees, wanging fwom 0 to 255.875.

pwopewties:
  compatibwe:
    enum:
      - amd,sbtsi

  weg:
    maxItems: 1
    descwiption: |
      I2C bus addwess of the device as specified in Section 6.3.1 of the
      SoC wegistew wefewence. The SB-TSI addwess is nowmawwy 98h fow socket
      0 and 90h fow socket 1, but it couwd vawy based on hawdwawe addwess
      sewect pins.
      \[open souwce SoC wegistew wefewence\]
        https://www.amd.com/system/fiwes/TechDocs/56255_OSWW.pdf

wequiwed:
  - compatibwe
  - weg

additionawPwopewties: fawse

exampwes:
  - |
    i2c {
        #addwess-cewws = <1>;
        #size-cewws = <0>;

        sbtsi@4c {
            compatibwe = "amd,sbtsi";
            weg = <0x4c>;
        };
    };
...
