# Ignore files generated by FPGA development tools and common build artifacts

# Build artifacts
/build/
/dist/
/out/

# FPGA tool outputs
*.json
*.asc
*.bin
*.rpt
*.log
*.ys
*.tim
*.cfg

# Simulation
*.vcd
*.fst
*.lxt*
sim/**/*.out
sim/**/*.log

# Python
__pycache__/
*.pyc
.venv/
.venv*/

# Editors/OS
.DS_Store
*.swp
*.swo
.idea/
.vscode/
