#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5569a0dfcab0 .scope module, "BranchMagicBox" "BranchMagicBox" 2 152;
 .timescale 0 0;
    .port_info 0 /OUTPUT 9 "Qs"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 16 "imm16"
    .port_info 3 /INPUT 5 "rs"
    .port_info 4 /INPUT 5 "rt"
    .port_info 5 /INPUT 1 "Ld"
    .port_info 6 /INPUT 1 "CLK"
o0x7f472f98d018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5569a0e197b0_0 .net "CLK", 0 0, o0x7f472f98d018;  0 drivers
o0x7f472f98d048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5569a0e1bd60_0 .net "Ld", 0 0, o0x7f472f98d048;  0 drivers
v0x5569a0e1ac90_0 .var "Qs", 8 0;
o0x7f472f98d0a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5569a0e19f70_0 .net "imm16", 15 0, o0x7f472f98d0a8;  0 drivers
o0x7f472f98d0d8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5569a0e36b50_0 .net "opcode", 5 0, o0x7f472f98d0d8;  0 drivers
o0x7f472f98d108 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5569a0e56a50_0 .net "rs", 4 0, o0x7f472f98d108;  0 drivers
o0x7f472f98d138 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5569a0e56b30_0 .net "rt", 4 0, o0x7f472f98d138;  0 drivers
S_0x5569a0e18f60 .scope module, "MemToRegMux" "MemToRegMux" 2 564;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data"
    .port_info 1 /INPUT 32 "readData"
    .port_info 2 /INPUT 32 "aluResult"
    .port_info 3 /INPUT 1 "memToReg"
o0x7f472f98d2b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5569a0e56d30_0 .net "aluResult", 31 0, o0x7f472f98d2b8;  0 drivers
v0x5569a0e56e30_0 .var "data", 31 0;
o0x7f472f98d318 .functor BUFZ 1, C4<z>; HiZ drive
v0x5569a0e56f10_0 .net "memToReg", 0 0, o0x7f472f98d318;  0 drivers
o0x7f472f98d348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5569a0e56fb0_0 .net "readData", 31 0, o0x7f472f98d348;  0 drivers
E_0x5569a0dd8c30 .event edge, v0x5569a0e56f10_0;
S_0x5569a0e101e0 .scope module, "mipsTester" "mipsTester" 3 3;
 .timescale 0 0;
v0x5569a0e63510_0 .var "clk", 0 0;
v0x5569a0e635b0_0 .net "outW", 31 0, L_0x5569a0e64150;  1 drivers
v0x5569a0e636a0_0 .var "reset", 0 0;
S_0x5569a0e57110 .scope module, "mips" "MipsProcessor" 3 15, 2 1 0, S_0x5569a0e101e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clock"
L_0x5569a0e64150 .functor BUFZ 32, v0x5569a0e58500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5569a0e60450_0 .net "B", 0 0, L_0x5569a0e64b70;  1 drivers
v0x5569a0e60510_0 .net "C", 0 0, v0x5569a0e583a0_0;  1 drivers
v0x5569a0e605d0_0 .net "CUOut", 22 0, v0x5569a0e5a140_0;  1 drivers
v0x5569a0e606f0_0 .net "DataOut", 31 0, L_0x5569a0e64150;  alias, 1 drivers
o0x7f472f98ea58 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5569a0e60790_0 .net "HI", 4 0, o0x7f472f98ea58;  0 drivers
v0x5569a0e608a0_0 .net "IR", 0 0, L_0x5569a0e649e0;  1 drivers
v0x5569a0e60940_0 .net "IR15_11", 4 0, L_0x5569a0e754e0;  1 drivers
v0x5569a0e60a10_0 .net "IR20_16", 4 0, L_0x5569a0e75440;  1 drivers
v0x5569a0e60b00_0 .net "IR25_21", 4 0, L_0x5569a0e75270;  1 drivers
o0x7f472f98eab8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5569a0e60c30_0 .net "LO", 4 0, o0x7f472f98eab8;  0 drivers
v0x5569a0e60d00_0 .net "MAR", 0 0, L_0x5569a0e64850;  1 drivers
v0x5569a0e60dd0_0 .net "MDRLd", 0 0, L_0x5569a0e646d0;  1 drivers
v0x5569a0e60ea0_0 .net "MOC", 0 0, v0x5569a0e5dd80_0;  1 drivers
v0x5569a0e60f40_0 .net "MOV", 0 0, L_0x5569a0e63ee0;  1 drivers
v0x5569a0e61010_0 .net "PCplus8", 31 0, L_0x5569a0e74fc0;  1 drivers
o0x7f472f98eae8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5569a0e610b0_0 .net "R_31", 4 0, o0x7f472f98eae8;  0 drivers
v0x5569a0e61180_0 .net "V", 0 0, v0x5569a0e58440_0;  1 drivers
L_0x7f472f944018 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569a0e61250_0 .net/2u *"_s46", 22 0, L_0x7f472f944018;  1 drivers
v0x5569a0e612f0_0 .net *"_s63", 25 0, L_0x5569a0e75950;  1 drivers
v0x5569a0e613b0_0 .net "address26", 0 0, L_0x5569a0e759f0;  1 drivers
v0x5569a0e61470_0 .net "aluOp0", 0 0, L_0x5569a0e645e0;  1 drivers
v0x5569a0e61540_0 .net "aluOp1", 0 0, L_0x5569a0e64260;  1 drivers
v0x5569a0e61610_0 .net "aluOp2", 0 0, L_0x5569a0e641c0;  1 drivers
v0x5569a0e616e0_0 .net "aluResult", 31 0, v0x5569a0e58500_0;  1 drivers
v0x5569a0e61780_0 .net "aluSrc0", 0 0, L_0x5569a0e64080;  1 drivers
v0x5569a0e61820_0 .net "aluSrc1", 0 0, L_0x5569a0e63fe0;  1 drivers
v0x5569a0e618c0_0 .net "aluSrcBout", 31 0, v0x5569a0e59770_0;  1 drivers
v0x5569a0e61980_0 .net "clock", 0 0, v0x5569a0e63510_0;  1 drivers
v0x5569a0e61a20_0 .net "funct", 5 0, L_0x5569a0e75bf0;  1 drivers
v0x5569a0e61ae0_0 .net "imm16", 15 0, L_0x5569a0e75760;  1 drivers
v0x5569a0e61bb0_0 .net "instructionOut", 31 0, v0x5569a0e5bdb0_0;  1 drivers
v0x5569a0e61c80_0 .net "marMuxOut", 8 0, v0x5569a0e5c900_0;  1 drivers
v0x5569a0e61d70_0 .net "marOut", 8 0, v0x5569a0e5c3f0_0;  1 drivers
v0x5569a0e61e80_0 .net "mdrOutput", 31 0, v0x5569a0e5d100_0;  1 drivers
v0x5569a0e61f90_0 .net "opcode", 5 0, L_0x5569a0e75180;  1 drivers
v0x5569a0e620a0_0 .net "operation", 5 0, v0x5569a0e591e0_0;  1 drivers
v0x5569a0e621b0_0 .net "outA", 31 0, v0x5569a0e576c0_0;  1 drivers
v0x5569a0e62270_0 .net "outB", 31 0, v0x5569a0e577c0_0;  1 drivers
v0x5569a0e62380_0 .net "pcLd", 0 0, L_0x5569a0e64a80;  1 drivers
v0x5569a0e62420_0 .net "pcMux", 0 0, L_0x5569a0e64940;  1 drivers
v0x5569a0e624c0_0 .net "pcOrMux", 0 0, L_0x5569a0e63770;  1 drivers
v0x5569a0e62560_0 .net "pcOut", 8 0, v0x5569a0e5d650_0;  1 drivers
v0x5569a0e62600_0 .var "program_counter", 8 0;
v0x5569a0e626e0_0 .net "ramDataOut", 31 0, v0x5569a0e5dc80_0;  1 drivers
v0x5569a0e627a0_0 .net "ramR", 0 0, L_0x5569a0e64d10;  1 drivers
v0x5569a0e62840_0 .net "ramW", 0 0, L_0x5569a0e64ec0;  1 drivers
v0x5569a0e628e0_0 .net "regDst0", 0 0, L_0x5569a0e63e10;  1 drivers
v0x5569a0e62980_0 .net "regDst1", 0 0, L_0x5569a0e63cf0;  1 drivers
v0x5569a0e62a20_0 .net "regDst2", 0 0, L_0x5569a0e63c50;  1 drivers
v0x5569a0e62ae0_0 .net "regDstOut", 4 0, v0x5569a0e5eeb0_0;  1 drivers
v0x5569a0e62bf0_0 .net "regIn0", 0 0, L_0x5569a0e639a0;  1 drivers
v0x5569a0e62cb0_0 .net "regIn1", 0 0, L_0x5569a0e63900;  1 drivers
v0x5569a0e62d70_0 .net "regInOut", 31 0, v0x5569a0e5f540_0;  1 drivers
v0x5569a0e62e80_0 .net "regSrc0", 0 0, L_0x5569a0e63b40;  1 drivers
v0x5569a0e62f40_0 .net "regSrc1", 0 0, L_0x5569a0e63a70;  1 drivers
v0x5569a0e63000_0 .net "regSrcOut", 4 0, v0x5569a0e5fda0_0;  1 drivers
v0x5569a0e63110_0 .net "regW", 0 0, L_0x5569a0e63810;  1 drivers
v0x5569a0e631b0_0 .net "reset", 0 0, v0x5569a0e636a0_0;  1 drivers
v0x5569a0e63250_0 .net "sa", 4 0, L_0x5569a0e75670;  1 drivers
v0x5569a0e632f0_0 .net "signExtendOut", 31 0, v0x5569a0e60310_0;  1 drivers
o0x7f472f98dc48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5569a0e63390_0 .net "singExtended", 31 0, o0x7f472f98dc48;  0 drivers
v0x5569a0e63430_0 .net "zflag", 0 0, v0x5569a0e58a90_0;  1 drivers
L_0x5569a0e63770 .part v0x5569a0e5a140_0, 22, 1;
L_0x5569a0e63810 .part v0x5569a0e5a140_0, 21, 1;
L_0x5569a0e63900 .part v0x5569a0e5a140_0, 20, 1;
L_0x5569a0e639a0 .part v0x5569a0e5a140_0, 19, 1;
L_0x5569a0e63a70 .part v0x5569a0e5a140_0, 18, 1;
L_0x5569a0e63b40 .part v0x5569a0e5a140_0, 17, 1;
L_0x5569a0e63c50 .part v0x5569a0e5a140_0, 16, 1;
L_0x5569a0e63cf0 .part v0x5569a0e5a140_0, 15, 1;
L_0x5569a0e63e10 .part v0x5569a0e5a140_0, 14, 1;
L_0x5569a0e63ee0 .part v0x5569a0e5a140_0, 13, 1;
L_0x5569a0e63fe0 .part v0x5569a0e5a140_0, 12, 1;
L_0x5569a0e64080 .part v0x5569a0e5a140_0, 11, 1;
L_0x5569a0e641c0 .part v0x5569a0e5a140_0, 10, 1;
L_0x5569a0e64260 .part v0x5569a0e5a140_0, 9, 1;
L_0x5569a0e645e0 .part v0x5569a0e5a140_0, 8, 1;
L_0x5569a0e646d0 .part v0x5569a0e5a140_0, 7, 1;
L_0x5569a0e64850 .part v0x5569a0e5a140_0, 6, 1;
L_0x5569a0e64940 .part v0x5569a0e5a140_0, 5, 1;
L_0x5569a0e64a80 .part v0x5569a0e5a140_0, 4, 1;
L_0x5569a0e64b70 .part v0x5569a0e5a140_0, 3, 1;
L_0x5569a0e649e0 .part v0x5569a0e5a140_0, 2, 1;
L_0x5569a0e64d10 .part v0x5569a0e5a140_0, 1, 1;
L_0x5569a0e64ec0 .part v0x5569a0e5a140_0, 0, 1;
L_0x5569a0e74fc0 .concat [ 9 23 0 0], v0x5569a0e62600_0, L_0x7f472f944018;
L_0x5569a0e75180 .part v0x5569a0e5bdb0_0, 26, 6;
L_0x5569a0e75270 .part v0x5569a0e5bdb0_0, 21, 5;
L_0x5569a0e75440 .part v0x5569a0e5bdb0_0, 16, 5;
L_0x5569a0e754e0 .part v0x5569a0e5bdb0_0, 11, 5;
L_0x5569a0e75670 .part v0x5569a0e5bdb0_0, 6, 5;
L_0x5569a0e75760 .part v0x5569a0e5bdb0_0, 0, 16;
L_0x5569a0e75950 .part v0x5569a0e5bdb0_0, 0, 26;
L_0x5569a0e759f0 .part L_0x5569a0e75950, 0, 1;
L_0x5569a0e75bf0 .part v0x5569a0e5bdb0_0, 0, 6;
L_0x5569a0e75d30 .concat [ 1 1 0 0], L_0x5569a0e639a0, L_0x5569a0e63900;
L_0x5569a0e75f40 .concat [ 1 1 0 0], L_0x5569a0e63b40, L_0x5569a0e63a70;
L_0x5569a0e76080 .concat [ 1 1 1 0], L_0x5569a0e63e10, L_0x5569a0e63cf0, L_0x5569a0e63c50;
L_0x5569a0e75e20 .concat [ 1 1 0 0], L_0x5569a0e64080, L_0x5569a0e63fe0;
S_0x5569a0e57370 .scope module, "RegF" "RegisterFile" 2 127, 2 321 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OA"
    .port_info 1 /OUTPUT 32 "OB"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 5 "destination"
    .port_info 4 /INPUT 5 "regAddressA"
    .port_info 5 /INPUT 5 "regAddressB"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "clock"
v0x5569a0e576c0_0 .var "OA", 31 0;
v0x5569a0e577c0_0 .var "OB", 31 0;
v0x5569a0e578a0_0 .net "clock", 0 0, v0x5569a0e63510_0;  alias, 1 drivers
v0x5569a0e57940_0 .net "dataIn", 31 0, v0x5569a0e5f540_0;  alias, 1 drivers
v0x5569a0e57a20_0 .net "destination", 4 0, v0x5569a0e5eeb0_0;  alias, 1 drivers
v0x5569a0e57b50_0 .net "regAddressA", 4 0, v0x5569a0e5fda0_0;  alias, 1 drivers
v0x5569a0e57c30_0 .net "regAddressB", 4 0, L_0x5569a0e75440;  alias, 1 drivers
v0x5569a0e57d10 .array "registerFile", 0 31, 31 0;
v0x5569a0e57dd0_0 .net "write", 0 0, L_0x5569a0e63810;  alias, 1 drivers
E_0x5569a0dd8610 .event posedge, v0x5569a0e578a0_0;
S_0x5569a0e57f90 .scope module, "alu" "Alu_32bits" 2 131, 2 398 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y"
    .port_info 1 /OUTPUT 1 "zFlag"
    .port_info 2 /OUTPUT 1 "C"
    .port_info 3 /OUTPUT 1 "V"
    .port_info 4 /INPUT 6 "s"
    .port_info 5 /INPUT 32 "A"
    .port_info 6 /INPUT 32 "B"
v0x5569a0e58200_0 .net "A", 31 0, v0x5569a0e576c0_0;  alias, 1 drivers
v0x5569a0e582e0_0 .net "B", 31 0, v0x5569a0e59770_0;  alias, 1 drivers
v0x5569a0e583a0_0 .var "C", 0 0;
v0x5569a0e58440_0 .var "V", 0 0;
v0x5569a0e58500_0 .var "Y", 31 0;
v0x5569a0e58630_0 .var/i "c", 31 0;
v0x5569a0e58710_0 .var/i "c2", 31 0;
v0x5569a0e587f0_0 .var/i "flag", 31 0;
v0x5569a0e588d0_0 .var/i "i", 31 0;
v0x5569a0e589b0_0 .net "s", 5 0, v0x5569a0e591e0_0;  alias, 1 drivers
v0x5569a0e58a90_0 .var "zFlag", 0 0;
E_0x5569a0e412b0 .event edge, v0x5569a0e582e0_0, v0x5569a0e576c0_0, v0x5569a0e589b0_0;
S_0x5569a0e58c30 .scope module, "aluCtrl" "ALUControl" 2 130, 2 573 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "operation"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "ALUOP2"
    .port_info 3 /INPUT 1 "ALUOP1"
    .port_info 4 /INPUT 1 "ALUOP0"
v0x5569a0e58e90_0 .net "ALUOP0", 0 0, L_0x5569a0e645e0;  alias, 1 drivers
v0x5569a0e58f70_0 .net "ALUOP1", 0 0, L_0x5569a0e64260;  alias, 1 drivers
v0x5569a0e59030_0 .net "ALUOP2", 0 0, L_0x5569a0e641c0;  alias, 1 drivers
v0x5569a0e59100_0 .net "funct", 5 0, L_0x5569a0e75bf0;  alias, 1 drivers
v0x5569a0e591e0_0 .var "operation", 5 0;
E_0x5569a0d543d0 .event edge, v0x5569a0e58e90_0, v0x5569a0e58f70_0, v0x5569a0e59030_0, v0x5569a0e59100_0;
S_0x5569a0e593a0 .scope module, "aluSrcMux" "ALUSrcMux" 2 128, 2 372 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data"
    .port_info 1 /INPUT 32 "regData"
    .port_info 2 /INPUT 32 "extended"
    .port_info 3 /INPUT 5 "sa"
    .port_info 4 /INPUT 2 "aluSrc"
v0x5569a0e59670_0 .net "aluSrc", 1 0, L_0x5569a0e75e20;  1 drivers
v0x5569a0e59770_0 .var "data", 31 0;
v0x5569a0e59860_0 .net "extended", 31 0, o0x7f472f98dc48;  alias, 0 drivers
v0x5569a0e59930_0 .net "regData", 31 0, v0x5569a0e577c0_0;  alias, 1 drivers
v0x5569a0e59a20_0 .net "sa", 4 0, L_0x5569a0e75670;  alias, 1 drivers
E_0x5569a0e595f0 .event edge, v0x5569a0e59670_0;
S_0x5569a0e59bd0 .scope module, "cu" "ControlUnit" 2 132, 2 859 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 23 "signals"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clock"
v0x5569a0e5b2a0_0 .net "MOC", 0 0, v0x5569a0e5dd80_0;  alias, 1 drivers
v0x5569a0e5b360_0 .net "clock", 0 0, v0x5569a0e63510_0;  alias, 1 drivers
v0x5569a0e5b450_0 .net "next", 4 0, v0x5569a0e5a710_0;  1 drivers
v0x5569a0e5b540_0 .net "opcode", 5 0, L_0x5569a0e75180;  alias, 1 drivers
v0x5569a0e5b5e0_0 .net "reset", 0 0, v0x5569a0e636a0_0;  alias, 1 drivers
v0x5569a0e5b720_0 .net "signals", 22 0, v0x5569a0e5a140_0;  alias, 1 drivers
v0x5569a0e5b7c0_0 .net "state", 4 0, v0x5569a0e5af70_0;  1 drivers
S_0x5569a0e59e70 .scope module, "CSE" "ControlSignalEncoder" 2 862, 2 619 0, S_0x5569a0e59bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 23 "signals"
    .port_info 1 /INPUT 5 "state"
v0x5569a0e5a140_0 .var "signals", 22 0;
v0x5569a0e5a240_0 .net "state", 4 0, v0x5569a0e5af70_0;  alias, 1 drivers
E_0x5569a0e5a0c0 .event edge, v0x5569a0e5a240_0;
S_0x5569a0e5a380 .scope module, "NSD" "NextStateDecoder" 2 863, 2 706 0, S_0x5569a0e59bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "next"
    .port_info 1 /INPUT 5 "prev"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /INPUT 1 "MOC"
    .port_info 4 /INPUT 1 "reset"
v0x5569a0e5a630_0 .net "MOC", 0 0, v0x5569a0e5dd80_0;  alias, 1 drivers
v0x5569a0e5a710_0 .var "next", 4 0;
v0x5569a0e5a7f0_0 .net "opcode", 5 0, L_0x5569a0e75180;  alias, 1 drivers
v0x5569a0e5a8e0_0 .net "prev", 4 0, v0x5569a0e5af70_0;  alias, 1 drivers
v0x5569a0e5a9d0_0 .net "reset", 0 0, v0x5569a0e636a0_0;  alias, 1 drivers
E_0x5569a0e5a5d0 .event edge, v0x5569a0e5a7f0_0, v0x5569a0e5a240_0;
S_0x5569a0e5ab60 .scope module, "SR" "StateRegister" 2 861, 2 598 0, S_0x5569a0e59bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "next"
    .port_info 1 /INPUT 5 "prev"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "clear"
v0x5569a0e5add0_0 .net "clear", 0 0, v0x5569a0e636a0_0;  alias, 1 drivers
v0x5569a0e5aea0_0 .net "clock", 0 0, v0x5569a0e63510_0;  alias, 1 drivers
v0x5569a0e5af70_0 .var "next", 4 0;
v0x5569a0e5b090_0 .net "prev", 4 0, v0x5569a0e5a710_0;  alias, 1 drivers
v0x5569a0e5b130_0 .var "state", 4 0;
S_0x5569a0e5b900 .scope module, "instruction" "Instruction" 2 119, 2 189 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs"
    .port_info 1 /INPUT 32 "Ds"
    .port_info 2 /INPUT 1 "Ld"
    .port_info 3 /INPUT 1 "CLK"
v0x5569a0e5bb40_0 .net "CLK", 0 0, v0x5569a0e63510_0;  alias, 1 drivers
v0x5569a0e5bc00_0 .net "Ds", 31 0, v0x5569a0e5dc80_0;  alias, 1 drivers
v0x5569a0e5bce0_0 .net "Ld", 0 0, L_0x5569a0e649e0;  alias, 1 drivers
v0x5569a0e5bdb0_0 .var "Qs", 31 0;
S_0x5569a0e5bf40 .scope module, "mar" "MAR" 2 120, 2 202 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 9 "Qs"
    .port_info 1 /INPUT 9 "Ds"
    .port_info 2 /INPUT 1 "Ld"
    .port_info 3 /INPUT 1 "CLK"
v0x5569a0e5c180_0 .net "CLK", 0 0, v0x5569a0e63510_0;  alias, 1 drivers
v0x5569a0e5c240_0 .net "Ds", 8 0, v0x5569a0e5c900_0;  alias, 1 drivers
v0x5569a0e5c320_0 .net "Ld", 0 0, L_0x5569a0e64850;  alias, 1 drivers
v0x5569a0e5c3f0_0 .var "Qs", 8 0;
S_0x5569a0e5c580 .scope module, "marMux" "MemAddressMux" 2 121, 2 216 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 9 "data"
    .port_info 1 /INPUT 9 "pc"
    .port_info 2 /INPUT 32 "aluResult"
    .port_info 3 /INPUT 1 "pcOrMux"
v0x5569a0e5c7f0_0 .net "aluResult", 31 0, v0x5569a0e58500_0;  alias, 1 drivers
v0x5569a0e5c900_0 .var "data", 8 0;
v0x5569a0e5c9d0_0 .net "pc", 8 0, v0x5569a0e5d650_0;  alias, 1 drivers
v0x5569a0e5caa0_0 .net "pcOrMux", 0 0, L_0x5569a0e63770;  alias, 1 drivers
E_0x5569a0e5c770 .event edge, v0x5569a0e5c9d0_0, v0x5569a0e58500_0, v0x5569a0e5caa0_0;
S_0x5569a0e5cc10 .scope module, "mdr" "MDR" 2 122, 2 226 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs"
    .port_info 1 /INPUT 32 "Ds"
    .port_info 2 /INPUT 1 "Ld"
    .port_info 3 /INPUT 1 "CLK"
v0x5569a0e5cee0_0 .net "CLK", 0 0, v0x5569a0e63510_0;  alias, 1 drivers
v0x5569a0e5cfa0_0 .net "Ds", 31 0, v0x5569a0e576c0_0;  alias, 1 drivers
v0x5569a0e5d060_0 .net "Ld", 0 0, L_0x5569a0e646d0;  alias, 1 drivers
v0x5569a0e5d100_0 .var "Qs", 31 0;
S_0x5569a0e5d290 .scope module, "pc" "ProgramCounter" 2 118, 2 136 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 9 "Qs"
    .port_info 1 /INPUT 1 "Ld"
    .port_info 2 /INPUT 1 "CLK"
v0x5569a0e5d4d0_0 .net "CLK", 0 0, v0x5569a0e63510_0;  alias, 1 drivers
v0x5569a0e5d590_0 .net "Ld", 0 0, L_0x5569a0e64a80;  alias, 1 drivers
v0x5569a0e5d650_0 .var "Qs", 8 0;
S_0x5569a0e5d780 .scope module, "ram" "ram512x8" 2 123, 2 240 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut"
    .port_info 1 /OUTPUT 1 "MOC"
    .port_info 2 /INPUT 1 "MOV"
    .port_info 3 /INPUT 1 "MemRead"
    .port_info 4 /INPUT 1 "MemWrite"
    .port_info 5 /INPUT 9 "Address"
    .port_info 6 /INPUT 32 "DataIn"
v0x5569a0e5daa0_0 .net "Address", 8 0, v0x5569a0e5c3f0_0;  alias, 1 drivers
v0x5569a0e5dbb0_0 .net "DataIn", 31 0, v0x5569a0e5d100_0;  alias, 1 drivers
v0x5569a0e5dc80_0 .var "DataOut", 31 0;
v0x5569a0e5dd80_0 .var "MOC", 0 0;
v0x5569a0e5de70_0 .net "MOV", 0 0, L_0x5569a0e63ee0;  alias, 1 drivers
v0x5569a0e5df60 .array "Mem", 511 0, 7 0;
v0x5569a0e5e000_0 .net "MemRead", 0 0, L_0x5569a0e64d10;  alias, 1 drivers
v0x5569a0e5e0c0_0 .net "MemWrite", 0 0, L_0x5569a0e64ec0;  alias, 1 drivers
v0x5569a0e5e180_0 .var/i "code", 31 0;
v0x5569a0e5e2f0_0 .var "data", 31 0;
v0x5569a0e5e3d0_0 .var/i "fileIn", 31 0;
v0x5569a0e5e4b0_0 .var "loadPC", 8 0;
v0x5569a0e5e590_0 .var "test_ram_out", 7 0;
E_0x5569a0e5da40 .event posedge, v0x5569a0e5de70_0;
S_0x5569a0e5e790 .scope module, "regDstMux" "RegDstMux" 2 126, 2 309 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "destination"
    .port_info 1 /INPUT 5 "IR20_16"
    .port_info 2 /INPUT 5 "IR15_11"
    .port_info 3 /INPUT 5 "HI"
    .port_info 4 /INPUT 5 "LO"
    .port_info 5 /INPUT 5 "R_31"
    .port_info 6 /INPUT 3 "regDst"
v0x5569a0e5ea40_0 .net "HI", 4 0, o0x7f472f98ea58;  alias, 0 drivers
v0x5569a0e5eb40_0 .net "IR15_11", 4 0, L_0x5569a0e754e0;  alias, 1 drivers
v0x5569a0e5ec20_0 .net "IR20_16", 4 0, L_0x5569a0e75440;  alias, 1 drivers
v0x5569a0e5ecc0_0 .net "LO", 4 0, o0x7f472f98eab8;  alias, 0 drivers
v0x5569a0e5ed80_0 .net "R_31", 4 0, o0x7f472f98eae8;  alias, 0 drivers
v0x5569a0e5eeb0_0 .var "destination", 4 0;
v0x5569a0e5ef70_0 .net "regDst", 2 0, L_0x5569a0e76080;  1 drivers
E_0x5569a0e5e9c0 .event edge, v0x5569a0e5ef70_0;
S_0x5569a0e5f150 .scope module, "regInMux" "RegInMux" 2 124, 2 288 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data"
    .port_info 1 /INPUT 32 "aluResult"
    .port_info 2 /INPUT 32 "dataFromRam"
    .port_info 3 /INPUT 9 "program_counter"
    .port_info 4 /INPUT 2 "regIn"
v0x5569a0e5f410_0 .net "aluResult", 31 0, v0x5569a0e58500_0;  alias, 1 drivers
v0x5569a0e5f540_0 .var "data", 31 0;
v0x5569a0e5f600_0 .net "dataFromRam", 31 0, v0x5569a0e5dc80_0;  alias, 1 drivers
v0x5569a0e5f720_0 .net "program_counter", 8 0, v0x5569a0e5d650_0;  alias, 1 drivers
v0x5569a0e5f810_0 .net "regIn", 1 0, L_0x5569a0e75d30;  1 drivers
E_0x5569a0e5d950 .event edge, v0x5569a0e5f810_0;
S_0x5569a0e5f9e0 .scope module, "regSrcMux" "RegSrcMux" 2 125, 2 298 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "data"
    .port_info 1 /INPUT 5 "IR21_25"
    .port_info 2 /INPUT 2 "regSrc"
v0x5569a0e5fca0_0 .net "IR21_25", 4 0, L_0x5569a0e75270;  alias, 1 drivers
v0x5569a0e5fda0_0 .var "data", 4 0;
v0x5569a0e5fe60_0 .net "regSrc", 1 0, L_0x5569a0e75f40;  1 drivers
E_0x5569a0e5fc20 .event edge, v0x5569a0e5fe60_0;
S_0x5569a0e5ff80 .scope module, "signExtender" "Extender" 2 129, 2 389 0, S_0x5569a0e57110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "dataOut"
    .port_info 1 /INPUT 16 "dataIn"
v0x5569a0e60210_0 .net "dataIn", 15 0, L_0x5569a0e75760;  alias, 1 drivers
v0x5569a0e60310_0 .var "dataOut", 31 0;
E_0x5569a0e60190 .event edge, v0x5569a0e60210_0;
    .scope S_0x5569a0e18f60;
T_0 ;
    %wait E_0x5569a0dd8c30;
    %load/vec4 v0x5569a0e56f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5569a0e56fb0_0;
    %store/vec4 v0x5569a0e56e30_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5569a0e56d30_0;
    %store/vec4 v0x5569a0e56e30_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5569a0e5d290;
T_1 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5569a0e5d650_0, 0, 9;
    %end;
    .thread T_1;
    .scope S_0x5569a0e5d290;
T_2 ;
    %wait E_0x5569a0dd8610;
    %load/vec4 v0x5569a0e5d590_0;
    %load/vec4 v0x5569a0e5d4d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5569a0e5d650_0;
    %addi 4, 0, 9;
    %store/vec4 v0x5569a0e5d650_0, 0, 9;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5569a0e5b900;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569a0e5bdb0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x5569a0e5b900;
T_4 ;
    %wait E_0x5569a0dd8610;
    %load/vec4 v0x5569a0e5bce0_0;
    %load/vec4 v0x5569a0e5bb40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5569a0e5bc00_0;
    %assign/vec4 v0x5569a0e5bdb0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5569a0e5bf40;
T_5 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5569a0e5c3f0_0, 0, 9;
    %end;
    .thread T_5;
    .scope S_0x5569a0e5bf40;
T_6 ;
    %wait E_0x5569a0dd8610;
    %load/vec4 v0x5569a0e5c320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5569a0e5c240_0;
    %assign/vec4 v0x5569a0e5c3f0_0, 0;
    %vpi_call 2 210 "$display", "MAR = ----------> %b", v0x5569a0e5c3f0_0 {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5569a0e5c580;
T_7 ;
    %wait E_0x5569a0e5c770;
    %load/vec4 v0x5569a0e5caa0_0;
    %load/vec4 v0x5569a0e5c7f0_0;
    %cmpi/u 511, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5569a0e5c7f0_0;
    %parti/s 9, 0, 2;
    %store/vec4 v0x5569a0e5c900_0, 0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5569a0e5c9d0_0;
    %store/vec4 v0x5569a0e5c900_0, 0, 9;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5569a0e5cc10;
T_8 ;
    %wait E_0x5569a0dd8610;
    %load/vec4 v0x5569a0e5d060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5569a0e5cfa0_0;
    %assign/vec4 v0x5569a0e5d100_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5569a0e5d780;
T_9 ;
    %vpi_func 2 247 "$fopen" 32, "testcode.txt", "r" {0 0 0};
    %store/vec4 v0x5569a0e5e3d0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5569a0e5e4b0_0, 0, 9;
T_9.0 ;
    %vpi_func 2 250 "$feof" 32, v0x5569a0e5e3d0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.1, 8;
    %vpi_func 2 251 "$fscanf" 32, v0x5569a0e5e3d0_0, "%b", v0x5569a0e5e2f0_0 {0 0 0};
    %store/vec4 v0x5569a0e5e180_0, 0, 32;
    %load/vec4 v0x5569a0e5e2f0_0;
    %pad/u 8;
    %load/vec4 v0x5569a0e5e4b0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5569a0e5df60, 4, 0;
    %load/vec4 v0x5569a0e5e4b0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5569a0e5df60, 4;
    %store/vec4 v0x5569a0e5e590_0, 0, 8;
    %load/vec4 v0x5569a0e5e4b0_0;
    %addi 1, 0, 9;
    %store/vec4 v0x5569a0e5e4b0_0, 0, 9;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 258 "$fclose", v0x5569a0e5e3d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e5dd80_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5569a0e5d780;
T_10 ;
    %wait E_0x5569a0e5da40;
    %load/vec4 v0x5569a0e5de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5569a0e5e000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5569a0e5daa0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5569a0e5df60, 4;
    %load/vec4 v0x5569a0e5daa0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5569a0e5df60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5569a0e5daa0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5569a0e5df60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5569a0e5daa0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5569a0e5df60, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5569a0e5dc80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e5dd80_0, 0, 1;
T_10.2 ;
    %load/vec4 v0x5569a0e5e0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x5569a0e5dbb0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5569a0e5daa0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5569a0e5df60, 4, 0;
    %load/vec4 v0x5569a0e5dbb0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5569a0e5daa0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x5569a0e5df60, 4, 0;
    %load/vec4 v0x5569a0e5dbb0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5569a0e5daa0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x5569a0e5df60, 4, 0;
    %load/vec4 v0x5569a0e5dbb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5569a0e5daa0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x5569a0e5df60, 4, 0;
    %delay 1, 0;
    %load/vec4 v0x5569a0e5daa0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5569a0e5df60, 4;
    %pad/u 32;
    %store/vec4 v0x5569a0e5dc80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e5dd80_0, 0, 1;
T_10.4 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5569a0e5f150;
T_11 ;
    %wait E_0x5569a0e5d950;
    %load/vec4 v0x5569a0e5f810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x5569a0e5f410_0;
    %store/vec4 v0x5569a0e5f540_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x5569a0e5f720_0;
    %concat/vec4; draw_concat_vec4
    %addi 8, 0, 32;
    %store/vec4 v0x5569a0e5f540_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5569a0e5f600_0;
    %store/vec4 v0x5569a0e5f540_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5569a0e5f9e0;
T_12 ;
    %wait E_0x5569a0e5fc20;
    %load/vec4 v0x5569a0e5fe60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5569a0e5fca0_0;
    %store/vec4 v0x5569a0e5fda0_0, 0, 5;
    %jmp T_12.1;
T_12.1 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5569a0e5e790;
T_13 ;
    %wait E_0x5569a0e5e9c0;
    %load/vec4 v0x5569a0e5ef70_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x5569a0e5eb40_0;
    %store/vec4 v0x5569a0e5eeb0_0, 0, 5;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x5569a0e5ec20_0;
    %store/vec4 v0x5569a0e5eeb0_0, 0, 5;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5569a0e57370;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 268435458, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %end;
    .thread T_14;
    .scope S_0x5569a0e57370;
T_15 ;
    %wait E_0x5569a0dd8610;
    %load/vec4 v0x5569a0e57dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5569a0e57940_0;
    %load/vec4 v0x5569a0e57a20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5569a0e57d10, 4, 0;
    %load/vec4 v0x5569a0e57a20_0;
    %inv;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5569a0e57a20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5569a0e57d10, 4, 0;
T_15.2 ;
T_15.0 ;
    %load/vec4 v0x5569a0e57b50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5569a0e57d10, 4;
    %store/vec4 v0x5569a0e576c0_0, 0, 32;
    %load/vec4 v0x5569a0e57c30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5569a0e57d10, 4;
    %store/vec4 v0x5569a0e577c0_0, 0, 32;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5569a0e593a0;
T_16 ;
    %wait E_0x5569a0e595f0;
    %load/vec4 v0x5569a0e59670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0x5569a0e59860_0;
    %store/vec4 v0x5569a0e59770_0, 0, 32;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v0x5569a0e59a20_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x5569a0e59a20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5569a0e59770_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5569a0e59a20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5569a0e59770_0, 0, 32;
T_16.5 ;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5569a0e59930_0;
    %store/vec4 v0x5569a0e59770_0, 0, 32;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5569a0e5ff80;
T_17 ;
    %wait E_0x5569a0e60190;
    %load/vec4 v0x5569a0e60210_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x5569a0e60210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5569a0e60310_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5569a0e60210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5569a0e60310_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5569a0e58c30;
T_18 ;
    %wait E_0x5569a0d543d0;
    %load/vec4 v0x5569a0e59030_0;
    %load/vec4 v0x5569a0e58f70_0;
    %load/vec4 v0x5569a0e58e90_0;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %jmp T_18.8;
T_18.0 ;
    %load/vec4 v0x5569a0e59100_0;
    %cassign/vec4 v0x5569a0e591e0_0;
    %cassign/link v0x5569a0e591e0_0, v0x5569a0e59100_0;
    %jmp T_18.8;
T_18.1 ;
    %pushi/vec4 63, 0, 6;
    %cassign/vec4 v0x5569a0e591e0_0;
    %jmp T_18.8;
T_18.2 ;
    %pushi/vec4 33, 0, 6;
    %cassign/vec4 v0x5569a0e591e0_0;
    %jmp T_18.8;
T_18.3 ;
    %pushi/vec4 32, 0, 6;
    %cassign/vec4 v0x5569a0e591e0_0;
    %jmp T_18.8;
T_18.4 ;
    %pushi/vec4 43, 0, 6;
    %cassign/vec4 v0x5569a0e591e0_0;
    %jmp T_18.8;
T_18.5 ;
    %pushi/vec4 36, 0, 6;
    %cassign/vec4 v0x5569a0e591e0_0;
    %jmp T_18.8;
T_18.6 ;
    %pushi/vec4 37, 0, 6;
    %cassign/vec4 v0x5569a0e591e0_0;
    %jmp T_18.8;
T_18.7 ;
    %pushi/vec4 38, 0, 6;
    %cassign/vec4 v0x5569a0e591e0_0;
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5569a0e57f90;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569a0e58630_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x5569a0e57f90;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569a0e58710_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x5569a0e57f90;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569a0e587f0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x5569a0e57f90;
T_22 ;
    %wait E_0x5569a0e412b0;
    %load/vec4 v0x5569a0e589b0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %jmp T_22.13;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %load/vec4 v0x5569a0e58200_0;
    %load/vec4 v0x5569a0e582e0_0;
    %and;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %load/vec4 v0x5569a0e58500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
    %jmp T_22.15;
T_22.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
T_22.15 ;
    %jmp T_22.13;
T_22.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %load/vec4 v0x5569a0e58200_0;
    %load/vec4 v0x5569a0e582e0_0;
    %or;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %load/vec4 v0x5569a0e58500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
    %jmp T_22.17;
T_22.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
T_22.17 ;
    %jmp T_22.13;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %load/vec4 v0x5569a0e58200_0;
    %load/vec4 v0x5569a0e582e0_0;
    %or;
    %inv;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %load/vec4 v0x5569a0e58500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
    %jmp T_22.19;
T_22.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
T_22.19 ;
    %jmp T_22.13;
T_22.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %load/vec4 v0x5569a0e58200_0;
    %load/vec4 v0x5569a0e582e0_0;
    %xor;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %load/vec4 v0x5569a0e58500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
    %jmp T_22.21;
T_22.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
T_22.21 ;
    %jmp T_22.13;
T_22.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569a0e587f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569a0e58630_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x5569a0e588d0_0, 0, 32;
T_22.22 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5569a0e588d0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_22.23, 5;
    %load/vec4 v0x5569a0e58200_0;
    %load/vec4 v0x5569a0e588d0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.24, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5569a0e587f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5569a0e588d0_0, 0, 32;
T_22.24 ;
    %load/vec4 v0x5569a0e587f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.26, 4;
    %load/vec4 v0x5569a0e58630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569a0e58630_0, 0, 32;
T_22.26 ;
    %load/vec4 v0x5569a0e588d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5569a0e588d0_0, 0, 32;
    %jmp T_22.22;
T_22.23 ;
    %load/vec4 v0x5569a0e58630_0;
    %cassign/vec4 v0x5569a0e58500_0;
    %cassign/link v0x5569a0e58500_0, v0x5569a0e58630_0;
    %jmp T_22.13;
T_22.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %load/vec4 v0x5569a0e58200_0;
    %load/vec4 v0x5569a0e582e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %jmp T_22.13;
T_22.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5569a0e583a0_0;
    %load/vec4 v0x5569a0e58200_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5569a0e582e0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5569a0e58200_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5569a0e582e0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.28, 9;
    %load/vec4 v0x5569a0e582e0_0;
    %load/vec4 v0x5569a0e58200_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %jmp T_22.29;
T_22.28 ;
    %load/vec4 v0x5569a0e58200_0;
    %load/vec4 v0x5569a0e582e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
T_22.29 ;
    %jmp T_22.13;
T_22.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %load/vec4 v0x5569a0e58200_0;
    %pad/u 33;
    %load/vec4 v0x5569a0e582e0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %load/vec4 v0x5569a0e58200_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5569a0e582e0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5569a0e58500_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %jmp T_22.31;
T_22.30 ;
    %load/vec4 v0x5569a0e58200_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5569a0e582e0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5569a0e58500_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.32, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
T_22.32 ;
T_22.31 ;
    %load/vec4 v0x5569a0e58500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.34, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
    %jmp T_22.35;
T_22.34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
T_22.35 ;
    %jmp T_22.13;
T_22.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5569a0e583a0_0;
    %load/vec4 v0x5569a0e582e0_0;
    %inv;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %load/vec4 v0x5569a0e58200_0;
    %pad/u 33;
    %load/vec4 v0x5569a0e58500_0;
    %pad/u 33;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %load/vec4 v0x5569a0e58200_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5569a0e582e0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5569a0e58500_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %jmp T_22.37;
T_22.36 ;
    %load/vec4 v0x5569a0e58200_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5569a0e582e0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5569a0e58500_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
T_22.38 ;
T_22.37 ;
    %load/vec4 v0x5569a0e58500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
    %jmp T_22.41;
T_22.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
T_22.41 ;
    %jmp T_22.13;
T_22.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5569a0e583a0_0;
    %load/vec4 v0x5569a0e58200_0;
    %pad/u 33;
    %ix/getv 4, v0x5569a0e582e0_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %load/vec4 v0x5569a0e58500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.42, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
    %jmp T_22.43;
T_22.42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58a90_0, 0, 1;
T_22.43 ;
    %jmp T_22.13;
T_22.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %load/vec4 v0x5569a0e58200_0;
    %pad/u 33;
    %ix/getv 4, v0x5569a0e582e0_0;
    %shiftr 4;
    %split/vec4 32;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %jmp T_22.13;
T_22.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %load/vec4 v0x5569a0e58200_0;
    %ix/getv 4, v0x5569a0e582e0_0;
    %shiftr 4;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %jmp T_22.13;
T_22.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e58440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %load/vec4 v0x5569a0e582e0_0;
    %pad/u 33;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0x5569a0e58500_0, 0, 32;
    %store/vec4 v0x5569a0e583a0_0, 0, 1;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
    %vpi_call 2 558 "$display", "ALUResult: %b", v0x5569a0e58500_0 {0 0 0};
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5569a0e5ab60;
T_23 ;
    %wait E_0x5569a0dd8610;
    %load/vec4 v0x5569a0e5add0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5569a0e5aea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5569a0e5b130_0, 0, 5;
T_23.2 ;
    %load/vec4 v0x5569a0e5b130_0;
    %store/vec4 v0x5569a0e5af70_0, 0, 5;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5569a0e5aea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x5569a0e5b090_0;
    %store/vec4 v0x5569a0e5b130_0, 0, 5;
T_23.4 ;
    %load/vec4 v0x5569a0e5b130_0;
    %store/vec4 v0x5569a0e5af70_0, 0, 5;
    %vpi_call 2 613 "$display", "STATE: %b", v0x5569a0e5b130_0 {0 0 0};
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5569a0e59e70;
T_24 ;
    %wait E_0x5569a0e5a0c0;
    %load/vec4 v0x5569a0e5a240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_24.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_24.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_24.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_24.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_24.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_24.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_24.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_24.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_24.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_24.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_24.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_24.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_24.26, 6;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.0 ;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.1 ;
    %pushi/vec4 8262, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.2 ;
    %pushi/vec4 4, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.3 ;
    %pushi/vec4 80, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.4 ;
    %pushi/vec4 8194, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.5 ;
    %pushi/vec4 2203648, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.6 ;
    %pushi/vec4 2163456, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.7 ;
    %pushi/vec4 2163712, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.8 ;
    %pushi/vec4 2163968, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.9 ;
    %pushi/vec4 2164224, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.10 ;
    %pushi/vec4 2164480, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.11 ;
    %pushi/vec4 2162944, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.12 ;
    %pushi/vec4 2163968, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.13 ;
    %pushi/vec4 2164224, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.14 ;
    %pushi/vec4 4195136, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.15 ;
    %pushi/vec4 3743746, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.16 ;
    %pushi/vec4 3743746, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.17 ;
    %pushi/vec4 3743746, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.18 ;
    %pushi/vec4 4195136, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.19 ;
    %pushi/vec4 36865, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.20 ;
    %pushi/vec4 4194689, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.21 ;
    %pushi/vec4 4194689, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.22 ;
    %pushi/vec4 4194689, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.23 ;
    %pushi/vec4 4194689, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.24 ;
    %pushi/vec4 4194689, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.25 ;
    %pushi/vec4 4194689, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.26 ;
    %pushi/vec4 4194689, 0, 23;
    %store/vec4 v0x5569a0e5a140_0, 0, 23;
    %jmp T_24.28;
T_24.28 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5569a0e5a380;
T_25 ;
    %wait E_0x5569a0e5a5d0;
    %load/vec4 v0x5569a0e5a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.1;
T_25.0 ;
    %vpi_call 2 711 "$display", "OpCode ---------->  %b", v0x5569a0e5a7f0_0 {0 0 0};
    %load/vec4 v0x5569a0e5a8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_25.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_25.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_25.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_25.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_25.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_25.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_25.28, 6;
    %jmp T_25.29;
T_25.2 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.4 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.5 ;
    %load/vec4 v0x5569a0e5a630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.30, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.31;
T_25.30 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
T_25.31 ;
    %jmp T_25.29;
T_25.6 ;
    %load/vec4 v0x5569a0e5a7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_25.32, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_25.33, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_25.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_25.35, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_25.36, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_25.37, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_25.38, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_25.39, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_25.40, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_25.41, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_25.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_25.43, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_25.44, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_25.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_25.46, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_25.47, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_25.48, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_25.49, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_25.50, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_25.51, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_25.52, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_25.53, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_25.54, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_25.55, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_25.56, 6;
    %jmp T_25.57;
T_25.32 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.33 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.34 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.35 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.36 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.37 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.38 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.39 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.40 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.41 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.42 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.43 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.44 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.45 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.46 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.47 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.48 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.49 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.50 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.51 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.52 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.53 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.54 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.55 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.56 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.57;
T_25.57 ;
    %pop/vec4 1;
    %jmp T_25.29;
T_25.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.8 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.9 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.10 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.12 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.13 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.14 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.16 ;
    %load/vec4 v0x5569a0e5a7f0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_25.58, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_25.59, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_25.60, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_25.61, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_25.62, 6;
    %jmp T_25.63;
T_25.58 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.63;
T_25.59 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.63;
T_25.60 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.63;
T_25.61 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.63;
T_25.62 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.63;
T_25.63 ;
    %pop/vec4 1;
    %jmp T_25.29;
T_25.17 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.18 ;
    %load/vec4 v0x5569a0e5a630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.64, 8;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.65;
T_25.64 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
T_25.65 ;
    %jmp T_25.29;
T_25.19 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.20 ;
    %load/vec4 v0x5569a0e5a7f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_25.66, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_25.67, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_25.68, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_25.69, 6;
    %jmp T_25.70;
T_25.66 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.70;
T_25.67 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.70;
T_25.68 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.70;
T_25.69 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.70;
T_25.70 ;
    %pop/vec4 1;
    %jmp T_25.29;
T_25.21 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.22 ;
    %load/vec4 v0x5569a0e5a630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.71, 8;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.72;
T_25.71 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
T_25.72 ;
    %jmp T_25.29;
T_25.23 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.24 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.25 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.26 ;
    %load/vec4 v0x5569a0e5a630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.73, 8;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.74;
T_25.73 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
T_25.74 ;
    %jmp T_25.29;
T_25.27 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.29;
T_25.28 ;
    %load/vec4 v0x5569a0e5a630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.75, 8;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
    %jmp T_25.76;
T_25.75 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x5569a0e5a710_0, 0, 5;
T_25.76 ;
    %jmp T_25.29;
T_25.29 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5569a0e57110;
T_26 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5569a0e62600_0, 0, 9;
    %end;
    .thread T_26;
    .scope S_0x5569a0e101e0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e63510_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x5569a0e101e0;
T_28 ;
    %delay 10, 0;
    %load/vec4 v0x5569a0e63510_0;
    %inv;
    %store/vec4 v0x5569a0e63510_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5569a0e101e0;
T_29 ;
    %delay 5000, 0;
    %vpi_call 3 13 "$stop" {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x5569a0e101e0;
T_30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569a0e636a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569a0e636a0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x5569a0e101e0;
T_31 ;
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./mips.v";
    "mipsTester.v";
