DECL|CONFIG|member|__IO EIC_CONFIG_Type CONFIG[2]; /**< \brief Offset: 0x18 (R/W 32) Configuration n */
DECL|CTRL|member|__IO EIC_CTRL_Type CTRL; /**< \brief Offset: 0x00 (R/W 8) Control */
DECL|EIC_CONFIG_FILTEN0_Pos|macro|EIC_CONFIG_FILTEN0_Pos
DECL|EIC_CONFIG_FILTEN0|macro|EIC_CONFIG_FILTEN0
DECL|EIC_CONFIG_FILTEN1_Pos|macro|EIC_CONFIG_FILTEN1_Pos
DECL|EIC_CONFIG_FILTEN1|macro|EIC_CONFIG_FILTEN1
DECL|EIC_CONFIG_FILTEN2_Pos|macro|EIC_CONFIG_FILTEN2_Pos
DECL|EIC_CONFIG_FILTEN2|macro|EIC_CONFIG_FILTEN2
DECL|EIC_CONFIG_FILTEN3_Pos|macro|EIC_CONFIG_FILTEN3_Pos
DECL|EIC_CONFIG_FILTEN3|macro|EIC_CONFIG_FILTEN3
DECL|EIC_CONFIG_FILTEN4_Pos|macro|EIC_CONFIG_FILTEN4_Pos
DECL|EIC_CONFIG_FILTEN4|macro|EIC_CONFIG_FILTEN4
DECL|EIC_CONFIG_FILTEN5_Pos|macro|EIC_CONFIG_FILTEN5_Pos
DECL|EIC_CONFIG_FILTEN5|macro|EIC_CONFIG_FILTEN5
DECL|EIC_CONFIG_FILTEN6_Pos|macro|EIC_CONFIG_FILTEN6_Pos
DECL|EIC_CONFIG_FILTEN6|macro|EIC_CONFIG_FILTEN6
DECL|EIC_CONFIG_FILTEN7_Pos|macro|EIC_CONFIG_FILTEN7_Pos
DECL|EIC_CONFIG_FILTEN7|macro|EIC_CONFIG_FILTEN7
DECL|EIC_CONFIG_MASK|macro|EIC_CONFIG_MASK
DECL|EIC_CONFIG_OFFSET|macro|EIC_CONFIG_OFFSET
DECL|EIC_CONFIG_RESETVALUE|macro|EIC_CONFIG_RESETVALUE
DECL|EIC_CONFIG_SENSE0_BOTH_Val|macro|EIC_CONFIG_SENSE0_BOTH_Val
DECL|EIC_CONFIG_SENSE0_BOTH|macro|EIC_CONFIG_SENSE0_BOTH
DECL|EIC_CONFIG_SENSE0_FALL_Val|macro|EIC_CONFIG_SENSE0_FALL_Val
DECL|EIC_CONFIG_SENSE0_FALL|macro|EIC_CONFIG_SENSE0_FALL
DECL|EIC_CONFIG_SENSE0_HIGH_Val|macro|EIC_CONFIG_SENSE0_HIGH_Val
DECL|EIC_CONFIG_SENSE0_HIGH|macro|EIC_CONFIG_SENSE0_HIGH
DECL|EIC_CONFIG_SENSE0_LOW_Val|macro|EIC_CONFIG_SENSE0_LOW_Val
DECL|EIC_CONFIG_SENSE0_LOW|macro|EIC_CONFIG_SENSE0_LOW
DECL|EIC_CONFIG_SENSE0_Msk|macro|EIC_CONFIG_SENSE0_Msk
DECL|EIC_CONFIG_SENSE0_NONE_Val|macro|EIC_CONFIG_SENSE0_NONE_Val
DECL|EIC_CONFIG_SENSE0_NONE|macro|EIC_CONFIG_SENSE0_NONE
DECL|EIC_CONFIG_SENSE0_Pos|macro|EIC_CONFIG_SENSE0_Pos
DECL|EIC_CONFIG_SENSE0_RISE_Val|macro|EIC_CONFIG_SENSE0_RISE_Val
DECL|EIC_CONFIG_SENSE0_RISE|macro|EIC_CONFIG_SENSE0_RISE
DECL|EIC_CONFIG_SENSE0|macro|EIC_CONFIG_SENSE0
DECL|EIC_CONFIG_SENSE1_BOTH_Val|macro|EIC_CONFIG_SENSE1_BOTH_Val
DECL|EIC_CONFIG_SENSE1_BOTH|macro|EIC_CONFIG_SENSE1_BOTH
DECL|EIC_CONFIG_SENSE1_FALL_Val|macro|EIC_CONFIG_SENSE1_FALL_Val
DECL|EIC_CONFIG_SENSE1_FALL|macro|EIC_CONFIG_SENSE1_FALL
DECL|EIC_CONFIG_SENSE1_HIGH_Val|macro|EIC_CONFIG_SENSE1_HIGH_Val
DECL|EIC_CONFIG_SENSE1_HIGH|macro|EIC_CONFIG_SENSE1_HIGH
DECL|EIC_CONFIG_SENSE1_LOW_Val|macro|EIC_CONFIG_SENSE1_LOW_Val
DECL|EIC_CONFIG_SENSE1_LOW|macro|EIC_CONFIG_SENSE1_LOW
DECL|EIC_CONFIG_SENSE1_Msk|macro|EIC_CONFIG_SENSE1_Msk
DECL|EIC_CONFIG_SENSE1_NONE_Val|macro|EIC_CONFIG_SENSE1_NONE_Val
DECL|EIC_CONFIG_SENSE1_NONE|macro|EIC_CONFIG_SENSE1_NONE
DECL|EIC_CONFIG_SENSE1_Pos|macro|EIC_CONFIG_SENSE1_Pos
DECL|EIC_CONFIG_SENSE1_RISE_Val|macro|EIC_CONFIG_SENSE1_RISE_Val
DECL|EIC_CONFIG_SENSE1_RISE|macro|EIC_CONFIG_SENSE1_RISE
DECL|EIC_CONFIG_SENSE1|macro|EIC_CONFIG_SENSE1
DECL|EIC_CONFIG_SENSE2_BOTH_Val|macro|EIC_CONFIG_SENSE2_BOTH_Val
DECL|EIC_CONFIG_SENSE2_BOTH|macro|EIC_CONFIG_SENSE2_BOTH
DECL|EIC_CONFIG_SENSE2_FALL_Val|macro|EIC_CONFIG_SENSE2_FALL_Val
DECL|EIC_CONFIG_SENSE2_FALL|macro|EIC_CONFIG_SENSE2_FALL
DECL|EIC_CONFIG_SENSE2_HIGH_Val|macro|EIC_CONFIG_SENSE2_HIGH_Val
DECL|EIC_CONFIG_SENSE2_HIGH|macro|EIC_CONFIG_SENSE2_HIGH
DECL|EIC_CONFIG_SENSE2_LOW_Val|macro|EIC_CONFIG_SENSE2_LOW_Val
DECL|EIC_CONFIG_SENSE2_LOW|macro|EIC_CONFIG_SENSE2_LOW
DECL|EIC_CONFIG_SENSE2_Msk|macro|EIC_CONFIG_SENSE2_Msk
DECL|EIC_CONFIG_SENSE2_NONE_Val|macro|EIC_CONFIG_SENSE2_NONE_Val
DECL|EIC_CONFIG_SENSE2_NONE|macro|EIC_CONFIG_SENSE2_NONE
DECL|EIC_CONFIG_SENSE2_Pos|macro|EIC_CONFIG_SENSE2_Pos
DECL|EIC_CONFIG_SENSE2_RISE_Val|macro|EIC_CONFIG_SENSE2_RISE_Val
DECL|EIC_CONFIG_SENSE2_RISE|macro|EIC_CONFIG_SENSE2_RISE
DECL|EIC_CONFIG_SENSE2|macro|EIC_CONFIG_SENSE2
DECL|EIC_CONFIG_SENSE3_BOTH_Val|macro|EIC_CONFIG_SENSE3_BOTH_Val
DECL|EIC_CONFIG_SENSE3_BOTH|macro|EIC_CONFIG_SENSE3_BOTH
DECL|EIC_CONFIG_SENSE3_FALL_Val|macro|EIC_CONFIG_SENSE3_FALL_Val
DECL|EIC_CONFIG_SENSE3_FALL|macro|EIC_CONFIG_SENSE3_FALL
DECL|EIC_CONFIG_SENSE3_HIGH_Val|macro|EIC_CONFIG_SENSE3_HIGH_Val
DECL|EIC_CONFIG_SENSE3_HIGH|macro|EIC_CONFIG_SENSE3_HIGH
DECL|EIC_CONFIG_SENSE3_LOW_Val|macro|EIC_CONFIG_SENSE3_LOW_Val
DECL|EIC_CONFIG_SENSE3_LOW|macro|EIC_CONFIG_SENSE3_LOW
DECL|EIC_CONFIG_SENSE3_Msk|macro|EIC_CONFIG_SENSE3_Msk
DECL|EIC_CONFIG_SENSE3_NONE_Val|macro|EIC_CONFIG_SENSE3_NONE_Val
DECL|EIC_CONFIG_SENSE3_NONE|macro|EIC_CONFIG_SENSE3_NONE
DECL|EIC_CONFIG_SENSE3_Pos|macro|EIC_CONFIG_SENSE3_Pos
DECL|EIC_CONFIG_SENSE3_RISE_Val|macro|EIC_CONFIG_SENSE3_RISE_Val
DECL|EIC_CONFIG_SENSE3_RISE|macro|EIC_CONFIG_SENSE3_RISE
DECL|EIC_CONFIG_SENSE3|macro|EIC_CONFIG_SENSE3
DECL|EIC_CONFIG_SENSE4_BOTH_Val|macro|EIC_CONFIG_SENSE4_BOTH_Val
DECL|EIC_CONFIG_SENSE4_BOTH|macro|EIC_CONFIG_SENSE4_BOTH
DECL|EIC_CONFIG_SENSE4_FALL_Val|macro|EIC_CONFIG_SENSE4_FALL_Val
DECL|EIC_CONFIG_SENSE4_FALL|macro|EIC_CONFIG_SENSE4_FALL
DECL|EIC_CONFIG_SENSE4_HIGH_Val|macro|EIC_CONFIG_SENSE4_HIGH_Val
DECL|EIC_CONFIG_SENSE4_HIGH|macro|EIC_CONFIG_SENSE4_HIGH
DECL|EIC_CONFIG_SENSE4_LOW_Val|macro|EIC_CONFIG_SENSE4_LOW_Val
DECL|EIC_CONFIG_SENSE4_LOW|macro|EIC_CONFIG_SENSE4_LOW
DECL|EIC_CONFIG_SENSE4_Msk|macro|EIC_CONFIG_SENSE4_Msk
DECL|EIC_CONFIG_SENSE4_NONE_Val|macro|EIC_CONFIG_SENSE4_NONE_Val
DECL|EIC_CONFIG_SENSE4_NONE|macro|EIC_CONFIG_SENSE4_NONE
DECL|EIC_CONFIG_SENSE4_Pos|macro|EIC_CONFIG_SENSE4_Pos
DECL|EIC_CONFIG_SENSE4_RISE_Val|macro|EIC_CONFIG_SENSE4_RISE_Val
DECL|EIC_CONFIG_SENSE4_RISE|macro|EIC_CONFIG_SENSE4_RISE
DECL|EIC_CONFIG_SENSE4|macro|EIC_CONFIG_SENSE4
DECL|EIC_CONFIG_SENSE5_BOTH_Val|macro|EIC_CONFIG_SENSE5_BOTH_Val
DECL|EIC_CONFIG_SENSE5_BOTH|macro|EIC_CONFIG_SENSE5_BOTH
DECL|EIC_CONFIG_SENSE5_FALL_Val|macro|EIC_CONFIG_SENSE5_FALL_Val
DECL|EIC_CONFIG_SENSE5_FALL|macro|EIC_CONFIG_SENSE5_FALL
DECL|EIC_CONFIG_SENSE5_HIGH_Val|macro|EIC_CONFIG_SENSE5_HIGH_Val
DECL|EIC_CONFIG_SENSE5_HIGH|macro|EIC_CONFIG_SENSE5_HIGH
DECL|EIC_CONFIG_SENSE5_LOW_Val|macro|EIC_CONFIG_SENSE5_LOW_Val
DECL|EIC_CONFIG_SENSE5_LOW|macro|EIC_CONFIG_SENSE5_LOW
DECL|EIC_CONFIG_SENSE5_Msk|macro|EIC_CONFIG_SENSE5_Msk
DECL|EIC_CONFIG_SENSE5_NONE_Val|macro|EIC_CONFIG_SENSE5_NONE_Val
DECL|EIC_CONFIG_SENSE5_NONE|macro|EIC_CONFIG_SENSE5_NONE
DECL|EIC_CONFIG_SENSE5_Pos|macro|EIC_CONFIG_SENSE5_Pos
DECL|EIC_CONFIG_SENSE5_RISE_Val|macro|EIC_CONFIG_SENSE5_RISE_Val
DECL|EIC_CONFIG_SENSE5_RISE|macro|EIC_CONFIG_SENSE5_RISE
DECL|EIC_CONFIG_SENSE5|macro|EIC_CONFIG_SENSE5
DECL|EIC_CONFIG_SENSE6_BOTH_Val|macro|EIC_CONFIG_SENSE6_BOTH_Val
DECL|EIC_CONFIG_SENSE6_BOTH|macro|EIC_CONFIG_SENSE6_BOTH
DECL|EIC_CONFIG_SENSE6_FALL_Val|macro|EIC_CONFIG_SENSE6_FALL_Val
DECL|EIC_CONFIG_SENSE6_FALL|macro|EIC_CONFIG_SENSE6_FALL
DECL|EIC_CONFIG_SENSE6_HIGH_Val|macro|EIC_CONFIG_SENSE6_HIGH_Val
DECL|EIC_CONFIG_SENSE6_HIGH|macro|EIC_CONFIG_SENSE6_HIGH
DECL|EIC_CONFIG_SENSE6_LOW_Val|macro|EIC_CONFIG_SENSE6_LOW_Val
DECL|EIC_CONFIG_SENSE6_LOW|macro|EIC_CONFIG_SENSE6_LOW
DECL|EIC_CONFIG_SENSE6_Msk|macro|EIC_CONFIG_SENSE6_Msk
DECL|EIC_CONFIG_SENSE6_NONE_Val|macro|EIC_CONFIG_SENSE6_NONE_Val
DECL|EIC_CONFIG_SENSE6_NONE|macro|EIC_CONFIG_SENSE6_NONE
DECL|EIC_CONFIG_SENSE6_Pos|macro|EIC_CONFIG_SENSE6_Pos
DECL|EIC_CONFIG_SENSE6_RISE_Val|macro|EIC_CONFIG_SENSE6_RISE_Val
DECL|EIC_CONFIG_SENSE6_RISE|macro|EIC_CONFIG_SENSE6_RISE
DECL|EIC_CONFIG_SENSE6|macro|EIC_CONFIG_SENSE6
DECL|EIC_CONFIG_SENSE7_BOTH_Val|macro|EIC_CONFIG_SENSE7_BOTH_Val
DECL|EIC_CONFIG_SENSE7_BOTH|macro|EIC_CONFIG_SENSE7_BOTH
DECL|EIC_CONFIG_SENSE7_FALL_Val|macro|EIC_CONFIG_SENSE7_FALL_Val
DECL|EIC_CONFIG_SENSE7_FALL|macro|EIC_CONFIG_SENSE7_FALL
DECL|EIC_CONFIG_SENSE7_HIGH_Val|macro|EIC_CONFIG_SENSE7_HIGH_Val
DECL|EIC_CONFIG_SENSE7_HIGH|macro|EIC_CONFIG_SENSE7_HIGH
DECL|EIC_CONFIG_SENSE7_LOW_Val|macro|EIC_CONFIG_SENSE7_LOW_Val
DECL|EIC_CONFIG_SENSE7_LOW|macro|EIC_CONFIG_SENSE7_LOW
DECL|EIC_CONFIG_SENSE7_Msk|macro|EIC_CONFIG_SENSE7_Msk
DECL|EIC_CONFIG_SENSE7_NONE_Val|macro|EIC_CONFIG_SENSE7_NONE_Val
DECL|EIC_CONFIG_SENSE7_NONE|macro|EIC_CONFIG_SENSE7_NONE
DECL|EIC_CONFIG_SENSE7_Pos|macro|EIC_CONFIG_SENSE7_Pos
DECL|EIC_CONFIG_SENSE7_RISE_Val|macro|EIC_CONFIG_SENSE7_RISE_Val
DECL|EIC_CONFIG_SENSE7_RISE|macro|EIC_CONFIG_SENSE7_RISE
DECL|EIC_CONFIG_SENSE7|macro|EIC_CONFIG_SENSE7
DECL|EIC_CONFIG_Type|typedef|} EIC_CONFIG_Type;
DECL|EIC_CTRL_ENABLE_Pos|macro|EIC_CTRL_ENABLE_Pos
DECL|EIC_CTRL_ENABLE|macro|EIC_CTRL_ENABLE
DECL|EIC_CTRL_MASK|macro|EIC_CTRL_MASK
DECL|EIC_CTRL_OFFSET|macro|EIC_CTRL_OFFSET
DECL|EIC_CTRL_RESETVALUE|macro|EIC_CTRL_RESETVALUE
DECL|EIC_CTRL_SWRST_Pos|macro|EIC_CTRL_SWRST_Pos
DECL|EIC_CTRL_SWRST|macro|EIC_CTRL_SWRST
DECL|EIC_CTRL_Type|typedef|} EIC_CTRL_Type;
DECL|EIC_EVCTRL_EXTINTEO0_Pos|macro|EIC_EVCTRL_EXTINTEO0_Pos
DECL|EIC_EVCTRL_EXTINTEO0|macro|EIC_EVCTRL_EXTINTEO0
DECL|EIC_EVCTRL_EXTINTEO10_Pos|macro|EIC_EVCTRL_EXTINTEO10_Pos
DECL|EIC_EVCTRL_EXTINTEO10|macro|EIC_EVCTRL_EXTINTEO10
DECL|EIC_EVCTRL_EXTINTEO11_Pos|macro|EIC_EVCTRL_EXTINTEO11_Pos
DECL|EIC_EVCTRL_EXTINTEO11|macro|EIC_EVCTRL_EXTINTEO11
DECL|EIC_EVCTRL_EXTINTEO12_Pos|macro|EIC_EVCTRL_EXTINTEO12_Pos
DECL|EIC_EVCTRL_EXTINTEO12|macro|EIC_EVCTRL_EXTINTEO12
DECL|EIC_EVCTRL_EXTINTEO13_Pos|macro|EIC_EVCTRL_EXTINTEO13_Pos
DECL|EIC_EVCTRL_EXTINTEO13|macro|EIC_EVCTRL_EXTINTEO13
DECL|EIC_EVCTRL_EXTINTEO14_Pos|macro|EIC_EVCTRL_EXTINTEO14_Pos
DECL|EIC_EVCTRL_EXTINTEO14|macro|EIC_EVCTRL_EXTINTEO14
DECL|EIC_EVCTRL_EXTINTEO15_Pos|macro|EIC_EVCTRL_EXTINTEO15_Pos
DECL|EIC_EVCTRL_EXTINTEO15|macro|EIC_EVCTRL_EXTINTEO15
DECL|EIC_EVCTRL_EXTINTEO1_Pos|macro|EIC_EVCTRL_EXTINTEO1_Pos
DECL|EIC_EVCTRL_EXTINTEO1|macro|EIC_EVCTRL_EXTINTEO1
DECL|EIC_EVCTRL_EXTINTEO2_Pos|macro|EIC_EVCTRL_EXTINTEO2_Pos
DECL|EIC_EVCTRL_EXTINTEO2|macro|EIC_EVCTRL_EXTINTEO2
DECL|EIC_EVCTRL_EXTINTEO3_Pos|macro|EIC_EVCTRL_EXTINTEO3_Pos
DECL|EIC_EVCTRL_EXTINTEO3|macro|EIC_EVCTRL_EXTINTEO3
DECL|EIC_EVCTRL_EXTINTEO4_Pos|macro|EIC_EVCTRL_EXTINTEO4_Pos
DECL|EIC_EVCTRL_EXTINTEO4|macro|EIC_EVCTRL_EXTINTEO4
DECL|EIC_EVCTRL_EXTINTEO5_Pos|macro|EIC_EVCTRL_EXTINTEO5_Pos
DECL|EIC_EVCTRL_EXTINTEO5|macro|EIC_EVCTRL_EXTINTEO5
DECL|EIC_EVCTRL_EXTINTEO6_Pos|macro|EIC_EVCTRL_EXTINTEO6_Pos
DECL|EIC_EVCTRL_EXTINTEO6|macro|EIC_EVCTRL_EXTINTEO6
DECL|EIC_EVCTRL_EXTINTEO7_Pos|macro|EIC_EVCTRL_EXTINTEO7_Pos
DECL|EIC_EVCTRL_EXTINTEO7|macro|EIC_EVCTRL_EXTINTEO7
DECL|EIC_EVCTRL_EXTINTEO8_Pos|macro|EIC_EVCTRL_EXTINTEO8_Pos
DECL|EIC_EVCTRL_EXTINTEO8|macro|EIC_EVCTRL_EXTINTEO8
DECL|EIC_EVCTRL_EXTINTEO9_Pos|macro|EIC_EVCTRL_EXTINTEO9_Pos
DECL|EIC_EVCTRL_EXTINTEO9|macro|EIC_EVCTRL_EXTINTEO9
DECL|EIC_EVCTRL_EXTINTEO_Msk|macro|EIC_EVCTRL_EXTINTEO_Msk
DECL|EIC_EVCTRL_EXTINTEO_Pos|macro|EIC_EVCTRL_EXTINTEO_Pos
DECL|EIC_EVCTRL_EXTINTEO|macro|EIC_EVCTRL_EXTINTEO
DECL|EIC_EVCTRL_MASK|macro|EIC_EVCTRL_MASK
DECL|EIC_EVCTRL_OFFSET|macro|EIC_EVCTRL_OFFSET
DECL|EIC_EVCTRL_RESETVALUE|macro|EIC_EVCTRL_RESETVALUE
DECL|EIC_EVCTRL_Type|typedef|} EIC_EVCTRL_Type;
DECL|EIC_INTENCLR_EXTINT0_Pos|macro|EIC_INTENCLR_EXTINT0_Pos
DECL|EIC_INTENCLR_EXTINT0|macro|EIC_INTENCLR_EXTINT0
DECL|EIC_INTENCLR_EXTINT10_Pos|macro|EIC_INTENCLR_EXTINT10_Pos
DECL|EIC_INTENCLR_EXTINT10|macro|EIC_INTENCLR_EXTINT10
DECL|EIC_INTENCLR_EXTINT11_Pos|macro|EIC_INTENCLR_EXTINT11_Pos
DECL|EIC_INTENCLR_EXTINT11|macro|EIC_INTENCLR_EXTINT11
DECL|EIC_INTENCLR_EXTINT12_Pos|macro|EIC_INTENCLR_EXTINT12_Pos
DECL|EIC_INTENCLR_EXTINT12|macro|EIC_INTENCLR_EXTINT12
DECL|EIC_INTENCLR_EXTINT13_Pos|macro|EIC_INTENCLR_EXTINT13_Pos
DECL|EIC_INTENCLR_EXTINT13|macro|EIC_INTENCLR_EXTINT13
DECL|EIC_INTENCLR_EXTINT14_Pos|macro|EIC_INTENCLR_EXTINT14_Pos
DECL|EIC_INTENCLR_EXTINT14|macro|EIC_INTENCLR_EXTINT14
DECL|EIC_INTENCLR_EXTINT15_Pos|macro|EIC_INTENCLR_EXTINT15_Pos
DECL|EIC_INTENCLR_EXTINT15|macro|EIC_INTENCLR_EXTINT15
DECL|EIC_INTENCLR_EXTINT1_Pos|macro|EIC_INTENCLR_EXTINT1_Pos
DECL|EIC_INTENCLR_EXTINT1|macro|EIC_INTENCLR_EXTINT1
DECL|EIC_INTENCLR_EXTINT2_Pos|macro|EIC_INTENCLR_EXTINT2_Pos
DECL|EIC_INTENCLR_EXTINT2|macro|EIC_INTENCLR_EXTINT2
DECL|EIC_INTENCLR_EXTINT3_Pos|macro|EIC_INTENCLR_EXTINT3_Pos
DECL|EIC_INTENCLR_EXTINT3|macro|EIC_INTENCLR_EXTINT3
DECL|EIC_INTENCLR_EXTINT4_Pos|macro|EIC_INTENCLR_EXTINT4_Pos
DECL|EIC_INTENCLR_EXTINT4|macro|EIC_INTENCLR_EXTINT4
DECL|EIC_INTENCLR_EXTINT5_Pos|macro|EIC_INTENCLR_EXTINT5_Pos
DECL|EIC_INTENCLR_EXTINT5|macro|EIC_INTENCLR_EXTINT5
DECL|EIC_INTENCLR_EXTINT6_Pos|macro|EIC_INTENCLR_EXTINT6_Pos
DECL|EIC_INTENCLR_EXTINT6|macro|EIC_INTENCLR_EXTINT6
DECL|EIC_INTENCLR_EXTINT7_Pos|macro|EIC_INTENCLR_EXTINT7_Pos
DECL|EIC_INTENCLR_EXTINT7|macro|EIC_INTENCLR_EXTINT7
DECL|EIC_INTENCLR_EXTINT8_Pos|macro|EIC_INTENCLR_EXTINT8_Pos
DECL|EIC_INTENCLR_EXTINT8|macro|EIC_INTENCLR_EXTINT8
DECL|EIC_INTENCLR_EXTINT9_Pos|macro|EIC_INTENCLR_EXTINT9_Pos
DECL|EIC_INTENCLR_EXTINT9|macro|EIC_INTENCLR_EXTINT9
DECL|EIC_INTENCLR_EXTINT_Msk|macro|EIC_INTENCLR_EXTINT_Msk
DECL|EIC_INTENCLR_EXTINT_Pos|macro|EIC_INTENCLR_EXTINT_Pos
DECL|EIC_INTENCLR_EXTINT|macro|EIC_INTENCLR_EXTINT
DECL|EIC_INTENCLR_MASK|macro|EIC_INTENCLR_MASK
DECL|EIC_INTENCLR_OFFSET|macro|EIC_INTENCLR_OFFSET
DECL|EIC_INTENCLR_RESETVALUE|macro|EIC_INTENCLR_RESETVALUE
DECL|EIC_INTENCLR_Type|typedef|} EIC_INTENCLR_Type;
DECL|EIC_INTENSET_EXTINT0_Pos|macro|EIC_INTENSET_EXTINT0_Pos
DECL|EIC_INTENSET_EXTINT0|macro|EIC_INTENSET_EXTINT0
DECL|EIC_INTENSET_EXTINT10_Pos|macro|EIC_INTENSET_EXTINT10_Pos
DECL|EIC_INTENSET_EXTINT10|macro|EIC_INTENSET_EXTINT10
DECL|EIC_INTENSET_EXTINT11_Pos|macro|EIC_INTENSET_EXTINT11_Pos
DECL|EIC_INTENSET_EXTINT11|macro|EIC_INTENSET_EXTINT11
DECL|EIC_INTENSET_EXTINT12_Pos|macro|EIC_INTENSET_EXTINT12_Pos
DECL|EIC_INTENSET_EXTINT12|macro|EIC_INTENSET_EXTINT12
DECL|EIC_INTENSET_EXTINT13_Pos|macro|EIC_INTENSET_EXTINT13_Pos
DECL|EIC_INTENSET_EXTINT13|macro|EIC_INTENSET_EXTINT13
DECL|EIC_INTENSET_EXTINT14_Pos|macro|EIC_INTENSET_EXTINT14_Pos
DECL|EIC_INTENSET_EXTINT14|macro|EIC_INTENSET_EXTINT14
DECL|EIC_INTENSET_EXTINT15_Pos|macro|EIC_INTENSET_EXTINT15_Pos
DECL|EIC_INTENSET_EXTINT15|macro|EIC_INTENSET_EXTINT15
DECL|EIC_INTENSET_EXTINT1_Pos|macro|EIC_INTENSET_EXTINT1_Pos
DECL|EIC_INTENSET_EXTINT1|macro|EIC_INTENSET_EXTINT1
DECL|EIC_INTENSET_EXTINT2_Pos|macro|EIC_INTENSET_EXTINT2_Pos
DECL|EIC_INTENSET_EXTINT2|macro|EIC_INTENSET_EXTINT2
DECL|EIC_INTENSET_EXTINT3_Pos|macro|EIC_INTENSET_EXTINT3_Pos
DECL|EIC_INTENSET_EXTINT3|macro|EIC_INTENSET_EXTINT3
DECL|EIC_INTENSET_EXTINT4_Pos|macro|EIC_INTENSET_EXTINT4_Pos
DECL|EIC_INTENSET_EXTINT4|macro|EIC_INTENSET_EXTINT4
DECL|EIC_INTENSET_EXTINT5_Pos|macro|EIC_INTENSET_EXTINT5_Pos
DECL|EIC_INTENSET_EXTINT5|macro|EIC_INTENSET_EXTINT5
DECL|EIC_INTENSET_EXTINT6_Pos|macro|EIC_INTENSET_EXTINT6_Pos
DECL|EIC_INTENSET_EXTINT6|macro|EIC_INTENSET_EXTINT6
DECL|EIC_INTENSET_EXTINT7_Pos|macro|EIC_INTENSET_EXTINT7_Pos
DECL|EIC_INTENSET_EXTINT7|macro|EIC_INTENSET_EXTINT7
DECL|EIC_INTENSET_EXTINT8_Pos|macro|EIC_INTENSET_EXTINT8_Pos
DECL|EIC_INTENSET_EXTINT8|macro|EIC_INTENSET_EXTINT8
DECL|EIC_INTENSET_EXTINT9_Pos|macro|EIC_INTENSET_EXTINT9_Pos
DECL|EIC_INTENSET_EXTINT9|macro|EIC_INTENSET_EXTINT9
DECL|EIC_INTENSET_EXTINT_Msk|macro|EIC_INTENSET_EXTINT_Msk
DECL|EIC_INTENSET_EXTINT_Pos|macro|EIC_INTENSET_EXTINT_Pos
DECL|EIC_INTENSET_EXTINT|macro|EIC_INTENSET_EXTINT
DECL|EIC_INTENSET_MASK|macro|EIC_INTENSET_MASK
DECL|EIC_INTENSET_OFFSET|macro|EIC_INTENSET_OFFSET
DECL|EIC_INTENSET_RESETVALUE|macro|EIC_INTENSET_RESETVALUE
DECL|EIC_INTENSET_Type|typedef|} EIC_INTENSET_Type;
DECL|EIC_INTFLAG_EXTINT0_Pos|macro|EIC_INTFLAG_EXTINT0_Pos
DECL|EIC_INTFLAG_EXTINT0|macro|EIC_INTFLAG_EXTINT0
DECL|EIC_INTFLAG_EXTINT10_Pos|macro|EIC_INTFLAG_EXTINT10_Pos
DECL|EIC_INTFLAG_EXTINT10|macro|EIC_INTFLAG_EXTINT10
DECL|EIC_INTFLAG_EXTINT11_Pos|macro|EIC_INTFLAG_EXTINT11_Pos
DECL|EIC_INTFLAG_EXTINT11|macro|EIC_INTFLAG_EXTINT11
DECL|EIC_INTFLAG_EXTINT12_Pos|macro|EIC_INTFLAG_EXTINT12_Pos
DECL|EIC_INTFLAG_EXTINT12|macro|EIC_INTFLAG_EXTINT12
DECL|EIC_INTFLAG_EXTINT13_Pos|macro|EIC_INTFLAG_EXTINT13_Pos
DECL|EIC_INTFLAG_EXTINT13|macro|EIC_INTFLAG_EXTINT13
DECL|EIC_INTFLAG_EXTINT14_Pos|macro|EIC_INTFLAG_EXTINT14_Pos
DECL|EIC_INTFLAG_EXTINT14|macro|EIC_INTFLAG_EXTINT14
DECL|EIC_INTFLAG_EXTINT15_Pos|macro|EIC_INTFLAG_EXTINT15_Pos
DECL|EIC_INTFLAG_EXTINT15|macro|EIC_INTFLAG_EXTINT15
DECL|EIC_INTFLAG_EXTINT1_Pos|macro|EIC_INTFLAG_EXTINT1_Pos
DECL|EIC_INTFLAG_EXTINT1|macro|EIC_INTFLAG_EXTINT1
DECL|EIC_INTFLAG_EXTINT2_Pos|macro|EIC_INTFLAG_EXTINT2_Pos
DECL|EIC_INTFLAG_EXTINT2|macro|EIC_INTFLAG_EXTINT2
DECL|EIC_INTFLAG_EXTINT3_Pos|macro|EIC_INTFLAG_EXTINT3_Pos
DECL|EIC_INTFLAG_EXTINT3|macro|EIC_INTFLAG_EXTINT3
DECL|EIC_INTFLAG_EXTINT4_Pos|macro|EIC_INTFLAG_EXTINT4_Pos
DECL|EIC_INTFLAG_EXTINT4|macro|EIC_INTFLAG_EXTINT4
DECL|EIC_INTFLAG_EXTINT5_Pos|macro|EIC_INTFLAG_EXTINT5_Pos
DECL|EIC_INTFLAG_EXTINT5|macro|EIC_INTFLAG_EXTINT5
DECL|EIC_INTFLAG_EXTINT6_Pos|macro|EIC_INTFLAG_EXTINT6_Pos
DECL|EIC_INTFLAG_EXTINT6|macro|EIC_INTFLAG_EXTINT6
DECL|EIC_INTFLAG_EXTINT7_Pos|macro|EIC_INTFLAG_EXTINT7_Pos
DECL|EIC_INTFLAG_EXTINT7|macro|EIC_INTFLAG_EXTINT7
DECL|EIC_INTFLAG_EXTINT8_Pos|macro|EIC_INTFLAG_EXTINT8_Pos
DECL|EIC_INTFLAG_EXTINT8|macro|EIC_INTFLAG_EXTINT8
DECL|EIC_INTFLAG_EXTINT9_Pos|macro|EIC_INTFLAG_EXTINT9_Pos
DECL|EIC_INTFLAG_EXTINT9|macro|EIC_INTFLAG_EXTINT9
DECL|EIC_INTFLAG_EXTINT_Msk|macro|EIC_INTFLAG_EXTINT_Msk
DECL|EIC_INTFLAG_EXTINT_Pos|macro|EIC_INTFLAG_EXTINT_Pos
DECL|EIC_INTFLAG_EXTINT|macro|EIC_INTFLAG_EXTINT
DECL|EIC_INTFLAG_MASK|macro|EIC_INTFLAG_MASK
DECL|EIC_INTFLAG_OFFSET|macro|EIC_INTFLAG_OFFSET
DECL|EIC_INTFLAG_RESETVALUE|macro|EIC_INTFLAG_RESETVALUE
DECL|EIC_INTFLAG_Type|typedef|} EIC_INTFLAG_Type;
DECL|EIC_NMICTRL_MASK|macro|EIC_NMICTRL_MASK
DECL|EIC_NMICTRL_NMIFILTEN_Pos|macro|EIC_NMICTRL_NMIFILTEN_Pos
DECL|EIC_NMICTRL_NMIFILTEN|macro|EIC_NMICTRL_NMIFILTEN
DECL|EIC_NMICTRL_NMISENSE_BOTH_Val|macro|EIC_NMICTRL_NMISENSE_BOTH_Val
DECL|EIC_NMICTRL_NMISENSE_BOTH|macro|EIC_NMICTRL_NMISENSE_BOTH
DECL|EIC_NMICTRL_NMISENSE_FALL_Val|macro|EIC_NMICTRL_NMISENSE_FALL_Val
DECL|EIC_NMICTRL_NMISENSE_FALL|macro|EIC_NMICTRL_NMISENSE_FALL
DECL|EIC_NMICTRL_NMISENSE_HIGH_Val|macro|EIC_NMICTRL_NMISENSE_HIGH_Val
DECL|EIC_NMICTRL_NMISENSE_HIGH|macro|EIC_NMICTRL_NMISENSE_HIGH
DECL|EIC_NMICTRL_NMISENSE_LOW_Val|macro|EIC_NMICTRL_NMISENSE_LOW_Val
DECL|EIC_NMICTRL_NMISENSE_LOW|macro|EIC_NMICTRL_NMISENSE_LOW
DECL|EIC_NMICTRL_NMISENSE_Msk|macro|EIC_NMICTRL_NMISENSE_Msk
DECL|EIC_NMICTRL_NMISENSE_NONE_Val|macro|EIC_NMICTRL_NMISENSE_NONE_Val
DECL|EIC_NMICTRL_NMISENSE_NONE|macro|EIC_NMICTRL_NMISENSE_NONE
DECL|EIC_NMICTRL_NMISENSE_Pos|macro|EIC_NMICTRL_NMISENSE_Pos
DECL|EIC_NMICTRL_NMISENSE_RISE_Val|macro|EIC_NMICTRL_NMISENSE_RISE_Val
DECL|EIC_NMICTRL_NMISENSE_RISE|macro|EIC_NMICTRL_NMISENSE_RISE
DECL|EIC_NMICTRL_NMISENSE|macro|EIC_NMICTRL_NMISENSE
DECL|EIC_NMICTRL_OFFSET|macro|EIC_NMICTRL_OFFSET
DECL|EIC_NMICTRL_RESETVALUE|macro|EIC_NMICTRL_RESETVALUE
DECL|EIC_NMICTRL_Type|typedef|} EIC_NMICTRL_Type;
DECL|EIC_NMIFLAG_MASK|macro|EIC_NMIFLAG_MASK
DECL|EIC_NMIFLAG_NMI_Pos|macro|EIC_NMIFLAG_NMI_Pos
DECL|EIC_NMIFLAG_NMI|macro|EIC_NMIFLAG_NMI
DECL|EIC_NMIFLAG_OFFSET|macro|EIC_NMIFLAG_OFFSET
DECL|EIC_NMIFLAG_RESETVALUE|macro|EIC_NMIFLAG_RESETVALUE
DECL|EIC_NMIFLAG_Type|typedef|} EIC_NMIFLAG_Type;
DECL|EIC_STATUS_MASK|macro|EIC_STATUS_MASK
DECL|EIC_STATUS_OFFSET|macro|EIC_STATUS_OFFSET
DECL|EIC_STATUS_RESETVALUE|macro|EIC_STATUS_RESETVALUE
DECL|EIC_STATUS_SYNCBUSY_Pos|macro|EIC_STATUS_SYNCBUSY_Pos
DECL|EIC_STATUS_SYNCBUSY|macro|EIC_STATUS_SYNCBUSY
DECL|EIC_STATUS_Type|typedef|} EIC_STATUS_Type;
DECL|EIC_U2217|macro|EIC_U2217
DECL|EIC_WAKEUP_MASK|macro|EIC_WAKEUP_MASK
DECL|EIC_WAKEUP_OFFSET|macro|EIC_WAKEUP_OFFSET
DECL|EIC_WAKEUP_RESETVALUE|macro|EIC_WAKEUP_RESETVALUE
DECL|EIC_WAKEUP_Type|typedef|} EIC_WAKEUP_Type;
DECL|EIC_WAKEUP_WAKEUPEN0_Pos|macro|EIC_WAKEUP_WAKEUPEN0_Pos
DECL|EIC_WAKEUP_WAKEUPEN0|macro|EIC_WAKEUP_WAKEUPEN0
DECL|EIC_WAKEUP_WAKEUPEN10_Pos|macro|EIC_WAKEUP_WAKEUPEN10_Pos
DECL|EIC_WAKEUP_WAKEUPEN10|macro|EIC_WAKEUP_WAKEUPEN10
DECL|EIC_WAKEUP_WAKEUPEN11_Pos|macro|EIC_WAKEUP_WAKEUPEN11_Pos
DECL|EIC_WAKEUP_WAKEUPEN11|macro|EIC_WAKEUP_WAKEUPEN11
DECL|EIC_WAKEUP_WAKEUPEN12_Pos|macro|EIC_WAKEUP_WAKEUPEN12_Pos
DECL|EIC_WAKEUP_WAKEUPEN12|macro|EIC_WAKEUP_WAKEUPEN12
DECL|EIC_WAKEUP_WAKEUPEN13_Pos|macro|EIC_WAKEUP_WAKEUPEN13_Pos
DECL|EIC_WAKEUP_WAKEUPEN13|macro|EIC_WAKEUP_WAKEUPEN13
DECL|EIC_WAKEUP_WAKEUPEN14_Pos|macro|EIC_WAKEUP_WAKEUPEN14_Pos
DECL|EIC_WAKEUP_WAKEUPEN14|macro|EIC_WAKEUP_WAKEUPEN14
DECL|EIC_WAKEUP_WAKEUPEN15_Pos|macro|EIC_WAKEUP_WAKEUPEN15_Pos
DECL|EIC_WAKEUP_WAKEUPEN15|macro|EIC_WAKEUP_WAKEUPEN15
DECL|EIC_WAKEUP_WAKEUPEN1_Pos|macro|EIC_WAKEUP_WAKEUPEN1_Pos
DECL|EIC_WAKEUP_WAKEUPEN1|macro|EIC_WAKEUP_WAKEUPEN1
DECL|EIC_WAKEUP_WAKEUPEN2_Pos|macro|EIC_WAKEUP_WAKEUPEN2_Pos
DECL|EIC_WAKEUP_WAKEUPEN2|macro|EIC_WAKEUP_WAKEUPEN2
DECL|EIC_WAKEUP_WAKEUPEN3_Pos|macro|EIC_WAKEUP_WAKEUPEN3_Pos
DECL|EIC_WAKEUP_WAKEUPEN3|macro|EIC_WAKEUP_WAKEUPEN3
DECL|EIC_WAKEUP_WAKEUPEN4_Pos|macro|EIC_WAKEUP_WAKEUPEN4_Pos
DECL|EIC_WAKEUP_WAKEUPEN4|macro|EIC_WAKEUP_WAKEUPEN4
DECL|EIC_WAKEUP_WAKEUPEN5_Pos|macro|EIC_WAKEUP_WAKEUPEN5_Pos
DECL|EIC_WAKEUP_WAKEUPEN5|macro|EIC_WAKEUP_WAKEUPEN5
DECL|EIC_WAKEUP_WAKEUPEN6_Pos|macro|EIC_WAKEUP_WAKEUPEN6_Pos
DECL|EIC_WAKEUP_WAKEUPEN6|macro|EIC_WAKEUP_WAKEUPEN6
DECL|EIC_WAKEUP_WAKEUPEN7_Pos|macro|EIC_WAKEUP_WAKEUPEN7_Pos
DECL|EIC_WAKEUP_WAKEUPEN7|macro|EIC_WAKEUP_WAKEUPEN7
DECL|EIC_WAKEUP_WAKEUPEN8_Pos|macro|EIC_WAKEUP_WAKEUPEN8_Pos
DECL|EIC_WAKEUP_WAKEUPEN8|macro|EIC_WAKEUP_WAKEUPEN8
DECL|EIC_WAKEUP_WAKEUPEN9_Pos|macro|EIC_WAKEUP_WAKEUPEN9_Pos
DECL|EIC_WAKEUP_WAKEUPEN9|macro|EIC_WAKEUP_WAKEUPEN9
DECL|EIC_WAKEUP_WAKEUPEN_Msk|macro|EIC_WAKEUP_WAKEUPEN_Msk
DECL|EIC_WAKEUP_WAKEUPEN_Pos|macro|EIC_WAKEUP_WAKEUPEN_Pos
DECL|EIC_WAKEUP_WAKEUPEN|macro|EIC_WAKEUP_WAKEUPEN
DECL|ENABLE|member|uint8_t ENABLE:1; /*!< bit: 1 Enable */
DECL|EVCTRL|member|__IO EIC_EVCTRL_Type EVCTRL; /**< \brief Offset: 0x04 (R/W 32) Event Control */
DECL|EXTINT0|member|__I uint32_t EXTINT0:1; /*!< bit: 0 External Interrupt 0 */
DECL|EXTINT0|member|uint32_t EXTINT0:1; /*!< bit: 0 External Interrupt 0 Enable */
DECL|EXTINT0|member|uint32_t EXTINT0:1; /*!< bit: 0 External Interrupt 0 Enable */
DECL|EXTINT10|member|__I uint32_t EXTINT10:1; /*!< bit: 10 External Interrupt 10 */
DECL|EXTINT10|member|uint32_t EXTINT10:1; /*!< bit: 10 External Interrupt 10 Enable */
DECL|EXTINT10|member|uint32_t EXTINT10:1; /*!< bit: 10 External Interrupt 10 Enable */
DECL|EXTINT11|member|__I uint32_t EXTINT11:1; /*!< bit: 11 External Interrupt 11 */
DECL|EXTINT11|member|uint32_t EXTINT11:1; /*!< bit: 11 External Interrupt 11 Enable */
DECL|EXTINT11|member|uint32_t EXTINT11:1; /*!< bit: 11 External Interrupt 11 Enable */
DECL|EXTINT12|member|__I uint32_t EXTINT12:1; /*!< bit: 12 External Interrupt 12 */
DECL|EXTINT12|member|uint32_t EXTINT12:1; /*!< bit: 12 External Interrupt 12 Enable */
DECL|EXTINT12|member|uint32_t EXTINT12:1; /*!< bit: 12 External Interrupt 12 Enable */
DECL|EXTINT13|member|__I uint32_t EXTINT13:1; /*!< bit: 13 External Interrupt 13 */
DECL|EXTINT13|member|uint32_t EXTINT13:1; /*!< bit: 13 External Interrupt 13 Enable */
DECL|EXTINT13|member|uint32_t EXTINT13:1; /*!< bit: 13 External Interrupt 13 Enable */
DECL|EXTINT14|member|__I uint32_t EXTINT14:1; /*!< bit: 14 External Interrupt 14 */
DECL|EXTINT14|member|uint32_t EXTINT14:1; /*!< bit: 14 External Interrupt 14 Enable */
DECL|EXTINT14|member|uint32_t EXTINT14:1; /*!< bit: 14 External Interrupt 14 Enable */
DECL|EXTINT15|member|__I uint32_t EXTINT15:1; /*!< bit: 15 External Interrupt 15 */
DECL|EXTINT15|member|uint32_t EXTINT15:1; /*!< bit: 15 External Interrupt 15 Enable */
DECL|EXTINT15|member|uint32_t EXTINT15:1; /*!< bit: 15 External Interrupt 15 Enable */
DECL|EXTINT1|member|__I uint32_t EXTINT1:1; /*!< bit: 1 External Interrupt 1 */
DECL|EXTINT1|member|uint32_t EXTINT1:1; /*!< bit: 1 External Interrupt 1 Enable */
DECL|EXTINT1|member|uint32_t EXTINT1:1; /*!< bit: 1 External Interrupt 1 Enable */
DECL|EXTINT2|member|__I uint32_t EXTINT2:1; /*!< bit: 2 External Interrupt 2 */
DECL|EXTINT2|member|uint32_t EXTINT2:1; /*!< bit: 2 External Interrupt 2 Enable */
DECL|EXTINT2|member|uint32_t EXTINT2:1; /*!< bit: 2 External Interrupt 2 Enable */
DECL|EXTINT3|member|__I uint32_t EXTINT3:1; /*!< bit: 3 External Interrupt 3 */
DECL|EXTINT3|member|uint32_t EXTINT3:1; /*!< bit: 3 External Interrupt 3 Enable */
DECL|EXTINT3|member|uint32_t EXTINT3:1; /*!< bit: 3 External Interrupt 3 Enable */
DECL|EXTINT4|member|__I uint32_t EXTINT4:1; /*!< bit: 4 External Interrupt 4 */
DECL|EXTINT4|member|uint32_t EXTINT4:1; /*!< bit: 4 External Interrupt 4 Enable */
DECL|EXTINT4|member|uint32_t EXTINT4:1; /*!< bit: 4 External Interrupt 4 Enable */
DECL|EXTINT5|member|__I uint32_t EXTINT5:1; /*!< bit: 5 External Interrupt 5 */
DECL|EXTINT5|member|uint32_t EXTINT5:1; /*!< bit: 5 External Interrupt 5 Enable */
DECL|EXTINT5|member|uint32_t EXTINT5:1; /*!< bit: 5 External Interrupt 5 Enable */
DECL|EXTINT6|member|__I uint32_t EXTINT6:1; /*!< bit: 6 External Interrupt 6 */
DECL|EXTINT6|member|uint32_t EXTINT6:1; /*!< bit: 6 External Interrupt 6 Enable */
DECL|EXTINT6|member|uint32_t EXTINT6:1; /*!< bit: 6 External Interrupt 6 Enable */
DECL|EXTINT7|member|__I uint32_t EXTINT7:1; /*!< bit: 7 External Interrupt 7 */
DECL|EXTINT7|member|uint32_t EXTINT7:1; /*!< bit: 7 External Interrupt 7 Enable */
DECL|EXTINT7|member|uint32_t EXTINT7:1; /*!< bit: 7 External Interrupt 7 Enable */
DECL|EXTINT8|member|__I uint32_t EXTINT8:1; /*!< bit: 8 External Interrupt 8 */
DECL|EXTINT8|member|uint32_t EXTINT8:1; /*!< bit: 8 External Interrupt 8 Enable */
DECL|EXTINT8|member|uint32_t EXTINT8:1; /*!< bit: 8 External Interrupt 8 Enable */
DECL|EXTINT9|member|__I uint32_t EXTINT9:1; /*!< bit: 9 External Interrupt 9 */
DECL|EXTINT9|member|uint32_t EXTINT9:1; /*!< bit: 9 External Interrupt 9 Enable */
DECL|EXTINT9|member|uint32_t EXTINT9:1; /*!< bit: 9 External Interrupt 9 Enable */
DECL|EXTINTEO0|member|uint32_t EXTINTEO0:1; /*!< bit: 0 External Interrupt 0 Event Output Enable */
DECL|EXTINTEO10|member|uint32_t EXTINTEO10:1; /*!< bit: 10 External Interrupt 10 Event Output Enable */
DECL|EXTINTEO11|member|uint32_t EXTINTEO11:1; /*!< bit: 11 External Interrupt 11 Event Output Enable */
DECL|EXTINTEO12|member|uint32_t EXTINTEO12:1; /*!< bit: 12 External Interrupt 12 Event Output Enable */
DECL|EXTINTEO13|member|uint32_t EXTINTEO13:1; /*!< bit: 13 External Interrupt 13 Event Output Enable */
DECL|EXTINTEO14|member|uint32_t EXTINTEO14:1; /*!< bit: 14 External Interrupt 14 Event Output Enable */
DECL|EXTINTEO15|member|uint32_t EXTINTEO15:1; /*!< bit: 15 External Interrupt 15 Event Output Enable */
DECL|EXTINTEO1|member|uint32_t EXTINTEO1:1; /*!< bit: 1 External Interrupt 1 Event Output Enable */
DECL|EXTINTEO2|member|uint32_t EXTINTEO2:1; /*!< bit: 2 External Interrupt 2 Event Output Enable */
DECL|EXTINTEO3|member|uint32_t EXTINTEO3:1; /*!< bit: 3 External Interrupt 3 Event Output Enable */
DECL|EXTINTEO4|member|uint32_t EXTINTEO4:1; /*!< bit: 4 External Interrupt 4 Event Output Enable */
DECL|EXTINTEO5|member|uint32_t EXTINTEO5:1; /*!< bit: 5 External Interrupt 5 Event Output Enable */
DECL|EXTINTEO6|member|uint32_t EXTINTEO6:1; /*!< bit: 6 External Interrupt 6 Event Output Enable */
DECL|EXTINTEO7|member|uint32_t EXTINTEO7:1; /*!< bit: 7 External Interrupt 7 Event Output Enable */
DECL|EXTINTEO8|member|uint32_t EXTINTEO8:1; /*!< bit: 8 External Interrupt 8 Event Output Enable */
DECL|EXTINTEO9|member|uint32_t EXTINTEO9:1; /*!< bit: 9 External Interrupt 9 Event Output Enable */
DECL|EXTINTEO|member|uint32_t EXTINTEO:16; /*!< bit: 0..15 External Interrupt x Event Output Enable */
DECL|EXTINT|member|__I uint32_t EXTINT:16; /*!< bit: 0..15 External Interrupt x */
DECL|EXTINT|member|uint32_t EXTINT:16; /*!< bit: 0..15 External Interrupt x Enable */
DECL|EXTINT|member|uint32_t EXTINT:16; /*!< bit: 0..15 External Interrupt x Enable */
DECL|Eic|typedef|} Eic;
DECL|FILTEN0|member|uint32_t FILTEN0:1; /*!< bit: 3 Filter 0 Enable */
DECL|FILTEN1|member|uint32_t FILTEN1:1; /*!< bit: 7 Filter 1 Enable */
DECL|FILTEN2|member|uint32_t FILTEN2:1; /*!< bit: 11 Filter 2 Enable */
DECL|FILTEN3|member|uint32_t FILTEN3:1; /*!< bit: 15 Filter 3 Enable */
DECL|FILTEN4|member|uint32_t FILTEN4:1; /*!< bit: 19 Filter 4 Enable */
DECL|FILTEN5|member|uint32_t FILTEN5:1; /*!< bit: 23 Filter 5 Enable */
DECL|FILTEN6|member|uint32_t FILTEN6:1; /*!< bit: 27 Filter 6 Enable */
DECL|FILTEN7|member|uint32_t FILTEN7:1; /*!< bit: 31 Filter 7 Enable */
DECL|INTENCLR|member|__IO EIC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x08 (R/W 32) Interrupt Enable Clear */
DECL|INTENSET|member|__IO EIC_INTENSET_Type INTENSET; /**< \brief Offset: 0x0C (R/W 32) Interrupt Enable Set */
DECL|INTFLAG|member|__IO EIC_INTFLAG_Type INTFLAG; /**< \brief Offset: 0x10 (R/W 32) Interrupt Flag Status and Clear */
DECL|NMICTRL|member|__IO EIC_NMICTRL_Type NMICTRL; /**< \brief Offset: 0x02 (R/W 8) Non-Maskable Interrupt Control */
DECL|NMIFILTEN|member|uint8_t NMIFILTEN:1; /*!< bit: 3 Non-Maskable Interrupt Filter Enable */
DECL|NMIFLAG|member|__IO EIC_NMIFLAG_Type NMIFLAG; /**< \brief Offset: 0x03 (R/W 8) Non-Maskable Interrupt Flag Status and Clear */
DECL|NMISENSE|member|uint8_t NMISENSE:3; /*!< bit: 0.. 2 Non-Maskable Interrupt Sense */
DECL|NMI|member|uint8_t NMI:1; /*!< bit: 0 Non-Maskable Interrupt */
DECL|REV_EIC|macro|REV_EIC
DECL|SENSE0|member|uint32_t SENSE0:3; /*!< bit: 0.. 2 Input Sense 0 Configuration */
DECL|SENSE1|member|uint32_t SENSE1:3; /*!< bit: 4.. 6 Input Sense 1 Configuration */
DECL|SENSE2|member|uint32_t SENSE2:3; /*!< bit: 8..10 Input Sense 2 Configuration */
DECL|SENSE3|member|uint32_t SENSE3:3; /*!< bit: 12..14 Input Sense 3 Configuration */
DECL|SENSE4|member|uint32_t SENSE4:3; /*!< bit: 16..18 Input Sense 4 Configuration */
DECL|SENSE5|member|uint32_t SENSE5:3; /*!< bit: 20..22 Input Sense 5 Configuration */
DECL|SENSE6|member|uint32_t SENSE6:3; /*!< bit: 24..26 Input Sense 6 Configuration */
DECL|SENSE7|member|uint32_t SENSE7:3; /*!< bit: 28..30 Input Sense 7 Configuration */
DECL|STATUS|member|__I EIC_STATUS_Type STATUS; /**< \brief Offset: 0x01 (R/ 8) Status */
DECL|SWRST|member|uint8_t SWRST:1; /*!< bit: 0 Software Reset */
DECL|SYNCBUSY|member|uint8_t SYNCBUSY:1; /*!< bit: 7 Synchronization Busy */
DECL|WAKEUPEN0|member|uint32_t WAKEUPEN0:1; /*!< bit: 0 External Interrupt 0 Wake-up Enable */
DECL|WAKEUPEN10|member|uint32_t WAKEUPEN10:1; /*!< bit: 10 External Interrupt 10 Wake-up Enable */
DECL|WAKEUPEN11|member|uint32_t WAKEUPEN11:1; /*!< bit: 11 External Interrupt 11 Wake-up Enable */
DECL|WAKEUPEN12|member|uint32_t WAKEUPEN12:1; /*!< bit: 12 External Interrupt 12 Wake-up Enable */
DECL|WAKEUPEN13|member|uint32_t WAKEUPEN13:1; /*!< bit: 13 External Interrupt 13 Wake-up Enable */
DECL|WAKEUPEN14|member|uint32_t WAKEUPEN14:1; /*!< bit: 14 External Interrupt 14 Wake-up Enable */
DECL|WAKEUPEN15|member|uint32_t WAKEUPEN15:1; /*!< bit: 15 External Interrupt 15 Wake-up Enable */
DECL|WAKEUPEN1|member|uint32_t WAKEUPEN1:1; /*!< bit: 1 External Interrupt 1 Wake-up Enable */
DECL|WAKEUPEN2|member|uint32_t WAKEUPEN2:1; /*!< bit: 2 External Interrupt 2 Wake-up Enable */
DECL|WAKEUPEN3|member|uint32_t WAKEUPEN3:1; /*!< bit: 3 External Interrupt 3 Wake-up Enable */
DECL|WAKEUPEN4|member|uint32_t WAKEUPEN4:1; /*!< bit: 4 External Interrupt 4 Wake-up Enable */
DECL|WAKEUPEN5|member|uint32_t WAKEUPEN5:1; /*!< bit: 5 External Interrupt 5 Wake-up Enable */
DECL|WAKEUPEN6|member|uint32_t WAKEUPEN6:1; /*!< bit: 6 External Interrupt 6 Wake-up Enable */
DECL|WAKEUPEN7|member|uint32_t WAKEUPEN7:1; /*!< bit: 7 External Interrupt 7 Wake-up Enable */
DECL|WAKEUPEN8|member|uint32_t WAKEUPEN8:1; /*!< bit: 8 External Interrupt 8 Wake-up Enable */
DECL|WAKEUPEN9|member|uint32_t WAKEUPEN9:1; /*!< bit: 9 External Interrupt 9 Wake-up Enable */
DECL|WAKEUPEN|member|uint32_t WAKEUPEN:16; /*!< bit: 0..15 External Interrupt x Wake-up Enable */
DECL|WAKEUP|member|__IO EIC_WAKEUP_Type WAKEUP; /**< \brief Offset: 0x14 (R/W 32) Wake-Up Enable */
DECL|_SAMD20_EIC_COMPONENT_|macro|_SAMD20_EIC_COMPONENT_
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|uint32_t|member|__I uint32_t :16; /*!< bit: 16..31 Reserved */
DECL|uint32_t|member|__I uint32_t :16; /*!< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /*!< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /*!< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /*!< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /*!< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /*!< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /*!< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /*!< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /*!< bit: 16..31 Reserved */
DECL|uint8_t|member|uint8_t :4; /*!< bit: 4.. 7 Reserved */
DECL|uint8_t|member|uint8_t :6; /*!< bit: 2.. 7 Reserved */
DECL|uint8_t|member|uint8_t :7; /*!< bit: 0.. 6 Reserved */
DECL|uint8_t|member|uint8_t :7; /*!< bit: 1.. 7 Reserved */
DECL|vec|member|} vec; /*!< Structure used for vec access */
DECL|vec|member|} vec; /*!< Structure used for vec access */
DECL|vec|member|} vec; /*!< Structure used for vec access */
DECL|vec|member|} vec; /*!< Structure used for vec access */
DECL|vec|member|} vec; /*!< Structure used for vec access */
