# compile vhdl design source files
vhdl xil_defaultlib  "../../../Cordic.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../Cordic.srcs/sources_1/new/Head.vhd"

# Do not sort compile order
nosort
