<?xml version="1.0" encoding="utf-8" ?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<!--  This file is generated by Nim. -->
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

<meta name="viewport" content="width=device-width, initial-scale=1.0">

<!-- Favicon -->
<link rel="shortcut icon" href="data:image/x-icon;base64,AAABAAEAEBAAAAEAIABoBAAAFgAAACgAAAAQAAAAIAAAAAEAIAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AAAAAAUAAAAF////AP///wD///8A////AP///wD///8A////AP///wD///8A////AAAAAAIAAABbAAAAlQAAAKIAAACbAAAAmwAAAKIAAACVAAAAWwAAAAL///8A////AP///wD///8A////AAAAABQAAADAAAAAYwAAAA3///8A////AP///wD///8AAAAADQAAAGMAAADAAAAAFP///wD///8A////AP///wAAAACdAAAAOv///wD///8A////AP///wD///8A////AP///wD///8AAAAAOgAAAJ3///8A////AP///wAAAAAnAAAAcP///wAAAAAoAAAASv///wD///8A////AP///wAAAABKAAAAKP///wAAAABwAAAAJ////wD///8AAAAAgQAAABwAAACIAAAAkAAAAJMAAACtAAAAFQAAABUAAACtAAAAkwAAAJAAAACIAAAAHAAAAIH///8A////AAAAAKQAAACrAAAAaP///wD///8AAAAARQAAANIAAADSAAAARf///wD///8AAAAAaAAAAKsAAACk////AAAAADMAAACcAAAAnQAAABj///8A////AP///wAAAAAYAAAAGP///wD///8A////AAAAABgAAACdAAAAnAAAADMAAAB1AAAAwwAAAP8AAADpAAAAsQAAAE4AAAAb////AP///wAAAAAbAAAATgAAALEAAADpAAAA/wAAAMMAAAB1AAAAtwAAAOkAAAD/AAAA/wAAAP8AAADvAAAA3gAAAN4AAADeAAAA3gAAAO8AAAD/AAAA/wAAAP8AAADpAAAAtwAAAGUAAAA/AAAA3wAAAP8AAAD/AAAA/wAAAP8AAAD/AAAA/wAAAP8AAAD/AAAA/wAAAP8AAADfAAAAPwAAAGX///8A////AAAAAEgAAADtAAAAvwAAAL0AAADGAAAA7wAAAO8AAADGAAAAvQAAAL8AAADtAAAASP///wD///8A////AP///wD///8AAAAAO////wD///8A////AAAAAIcAAACH////AP///wD///8AAAAAO////wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A//8AAP//AAD4HwAA7/cAAN/7AAD//wAAoYUAAJ55AACf+QAAh+EAAAAAAADAAwAA4AcAAP5/AAD//wAA//8AAA=="/>
<link rel="icon" type="image/png" sizes="32x32" href="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAACAAAAAgCAYAAABzenr0AAAABmJLR0QA/wD/AP+gvaeTAAAACXBIWXMAAA3XAAAN1wFCKJt4AAAAB3RJTUUH4QQQEwksSS9ZWwAAAk1JREFUWMPtll2ITVEUx39nn/O7Y5qR8f05wtCUUr6ZIS++8pEnkZInPImneaCQ5METNdOkeFBKUhMPRIkHKfEuUZSUlGlKPN2TrgfncpvmnntnmlEyq1Z7t89/rf9a6+y99oZxGZf/XeIq61EdtgKXgdXA0xrYAvBjOIF1AI9zvjcC74BSpndrJPkBWDScTF8Aa4E3wDlgHbASaANmVqlcCnwHvgDvgVfAJ+AikAAvgfVZwLnSVZHZaOuKoQi3ZOMi4NkYkpe1p4J7A8BpYAD49hfIy/oqG0+hLomiKP2L5L+1ubn5115S+3OAn4EnwBlgMzCjyt6ZAnQCJ4A7wOs88iRJHvw50HoujuPBoCKwHWiosy8MdfZnAdcHk8dxXFJ3VQbQlCTJvRBCGdRbD4M6uc5glpY3eAihpN5S5w12diSEcCCEcKUO4ljdr15T76ur1FDDLIQQ3qv71EdDOe3Kxj3leRXyk+pxdWnFWod6Wt2bY3de3aSuUHcPBVimHs7mK9WrmeOF6lR1o9qnzskh2ar2qm1qizpfXaPeVGdlmGN5pb09qMxz1Xb1kLqgzn1RyH7JUXW52lr5e/Kqi9qpto7V1atuUzfnARrV7jEib1T76gG2qxdGmXyiekkt1GswPTtek0aBfJp6YySGBfWg2tPQ0FAYgf1stUfdmdcjarbYJEniKIq6gY/Aw+zWHAC+p2labGpqiorFYgGYCEzN7oQdQClN07O1/EfDyGgC0ALMBdYAi4FyK+4H3gLPsxfR1zRNi+NP7nH5J+QntnXe5B5mpfQAAAAASUVORK5CYII=">

<!-- Google fonts -->
<link href='https://fonts.googleapis.com/css?family=Lato:400,600,900' rel='stylesheet' type='text/css'/>
<link href='https://fonts.googleapis.com/css?family=Source+Code+Pro:400,500,600' rel='stylesheet' type='text/css'/>

<!-- CSS -->
<title>cpuinfo_x86</title>
<link rel="stylesheet" type="text/css" href="nimdoc.out.css">

<script type="text/javascript" src="dochack.js"></script>

<script type="text/javascript">
function main() {
  var pragmaDots = document.getElementsByClassName("pragmadots");
  for (var i = 0; i < pragmaDots.length; i++) {
    pragmaDots[i].onclick = function(event) {
      // Hide tease
      event.target.parentNode.style.display = "none";
      // Show actual
      event.target.parentNode.nextElementSibling.style.display = "inline";
    }
  }

  const toggleSwitch = document.querySelector('.theme-switch input[type="checkbox"]');
  function switchTheme(e) {
      if (e.target.checked) {
          document.documentElement.setAttribute('data-theme', 'dark');
          localStorage.setItem('theme', 'dark');
      } else {
          document.documentElement.setAttribute('data-theme', 'light');
          localStorage.setItem('theme', 'light');
      }
  }

  toggleSwitch.addEventListener('change', switchTheme, false);


  if (window.matchMedia && window.matchMedia('(prefers-color-scheme: dark)').matches) {
    document.documentElement.setAttribute('data-theme', "dark");
    toggleSwitch.checked = true;
  } else if (window.matchMedia && window.matchMedia('(prefers-color-scheme: light)').matches) {
    document.documentElement.setAttribute('data-theme', "light");
    toggleSwitch.checked = false;
  } else {
    const currentTheme = localStorage.getItem('theme') ? localStorage.getItem('theme') : null;
    if (currentTheme) {
      document.documentElement.setAttribute('data-theme', currentTheme);

      if (currentTheme === 'dark') {
        toggleSwitch.checked = true;
      }
    }
  }
}
</script>

</head>

<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>Arraymancer - cpuinfo_x86</title>

<link href="docutils.css" rel="stylesheet" type="text/css"/>
<link href="nav.css" rel="stylesheet" type="text/css"/>

<link href='http://fonts.googleapis.com/css?family=Raleway:400,600,900' rel='stylesheet' type='text/css'/>
<link href='http://fonts.googleapis.com/css?family=Source+Code+Pro:400,500,600' rel='stylesheet' type='text/css'/>

<a href="https://github.com/mratsim/arraymancer"><img style="position: fixed; top: 0; right: 0; border: 0; z-index: 10;" src="https://camo.githubusercontent.com/652c5b9acfaddf3a9c326fa6bde407b87f7be0f4/68747470733a2f2f73332e616d617a6f6e6177732e636f6d2f6769746875622f726962626f6e732f666f726b6d655f72696768745f6f72616e67655f6666373630302e706e67" alt="Fork me on GitHub" data-canonical-src="https://s3.amazonaws.com/github/ribbons/forkme_right_orange_ff7600.png"></a>

<body onload="main()">
<div class="document" id="documentId">
  <div class="container">
    <h1 class="title">cpuinfo_x86</h1>
    <div class="row">
  <div class="three columns">
  <div class="theme-switch-wrapper">
    <label class="theme-switch" for="checkbox">
      <input type="checkbox" id="checkbox" />
      <div class="slider round"></div>
    </label>
    &nbsp;&nbsp;&nbsp; <em>Dark Mode</em>
  </div>
  <div id="global-links">
    <ul class="simple">
    </ul>
  </div>
  <div id="searchInputDiv">
    Search: <input type="text" id="searchInput"
      onkeyup="search()" />
  </div>
  <div>
    Group by:
    <select onchange="groupBy(this.value)">
      <option value="section">Section</option>
      <option value="type">Type</option>
    </select>
  </div>
  <ul class="simple simple-toc" id="toc-list">
<li>
  <a class="reference reference-toplevel" href="#12" id="62">Procs</a>
  <ul class="simple simple-toc-section">
      <li><a class="reference" href="#isHypervisorPresent"
    title="isHypervisorPresent(): bool"><wbr />is<wbr />Hypervisor<wbr />Present<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasSimultaneousMultithreading"
    title="hasSimultaneousMultithreading(): bool"><wbr />has<wbr />Simultaneous<wbr />Multithreading<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasIntelVtx"
    title="hasIntelVtx(): bool"><wbr />has<wbr />Intel<wbr />Vtx<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAmdv"
    title="hasAmdv(): bool"><wbr />has<wbr />Amdv<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasX87fpu"
    title="hasX87fpu(): bool"><wbr />has<wbr />X87fpu<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasMmx"
    title="hasMmx(): bool"><wbr />has<wbr />Mmx<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasMmxExt"
    title="hasMmxExt(): bool"><wbr />has<wbr />Mmx<wbr />Ext<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#has3DNow"
    title="has3DNow(): bool"><wbr />has3DNow<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#has3DNowEnhanced"
    title="has3DNowEnhanced(): bool"><wbr />has3DNow<wbr />Enhanced<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasPrefetch"
    title="hasPrefetch(): bool"><wbr />has<wbr />Prefetch<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasSse"
    title="hasSse(): bool"><wbr />has<wbr />Sse<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasSse2"
    title="hasSse2(): bool"><wbr />has<wbr />Sse2<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasSse3"
    title="hasSse3(): bool"><wbr />has<wbr />Sse3<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasSsse3"
    title="hasSsse3(): bool"><wbr />has<wbr />Ssse3<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasSse4a"
    title="hasSse4a(): bool"><wbr />has<wbr />Sse4a<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasSse41"
    title="hasSse41(): bool"><wbr />has<wbr />Sse41<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasSse42"
    title="hasSse42(): bool"><wbr />has<wbr />Sse42<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx"
    title="hasAvx(): bool"><wbr />has<wbr />Avx<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx2"
    title="hasAvx2(): bool"><wbr />has<wbr />Avx2<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512f"
    title="hasAvx512f(): bool"><wbr />has<wbr />Avx512f<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512dq"
    title="hasAvx512dq(): bool"><wbr />has<wbr />Avx512dq<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512ifma"
    title="hasAvx512ifma(): bool"><wbr />has<wbr />Avx512ifma<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512pf"
    title="hasAvx512pf(): bool"><wbr />has<wbr />Avx512pf<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512er"
    title="hasAvx512er(): bool"><wbr />has<wbr />Avx512er<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512cd"
    title="hasAvx512cd(): bool"><wbr />has<wbr />Avx512cd<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512bw"
    title="hasAvx512bw(): bool"><wbr />has<wbr />Avx512bw<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512vl"
    title="hasAvx512vl(): bool"><wbr />has<wbr />Avx512vl<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512vbmi"
    title="hasAvx512vbmi(): bool"><wbr />has<wbr />Avx512vbmi<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512vbmi2"
    title="hasAvx512vbmi2(): bool"><wbr />has<wbr />Avx512vbmi2<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512vpopcntdq"
    title="hasAvx512vpopcntdq(): bool"><wbr />has<wbr />Avx512vpopcntdq<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512vnni"
    title="hasAvx512vnni(): bool"><wbr />has<wbr />Avx512vnni<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512vnniw4"
    title="hasAvx512vnniw4(): bool"><wbr />has<wbr />Avx512vnniw4<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512fmaps4"
    title="hasAvx512fmaps4(): bool"><wbr />has<wbr />Avx512fmaps4<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512bitalg"
    title="hasAvx512bitalg(): bool"><wbr />has<wbr />Avx512bitalg<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512bfloat16"
    title="hasAvx512bfloat16(): bool"><wbr />has<wbr />Avx512bfloat16<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAvx512vp2intersect"
    title="hasAvx512vp2intersect(): bool"><wbr />has<wbr />Avx512vp2intersect<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasRdrand"
    title="hasRdrand(): bool"><wbr />has<wbr />Rdrand<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasRdseed"
    title="hasRdseed(): bool"><wbr />has<wbr />Rdseed<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasMovBigEndian"
    title="hasMovBigEndian(): bool"><wbr />has<wbr />Mov<wbr />Big<wbr />Endian<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasPopcnt"
    title="hasPopcnt(): bool"><wbr />has<wbr />Popcnt<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasFma3"
    title="hasFma3(): bool"><wbr />has<wbr />Fma3<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasFma4"
    title="hasFma4(): bool"><wbr />has<wbr />Fma4<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasXop"
    title="hasXop(): bool"><wbr />has<wbr />Xop<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasCas8B"
    title="hasCas8B(): bool"><wbr />has<wbr />Cas8B<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasCas16B"
    title="hasCas16B(): bool"><wbr />has<wbr />Cas16B<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAbm"
    title="hasAbm(): bool"><wbr />has<wbr />Abm<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasBmi1"
    title="hasBmi1(): bool"><wbr />has<wbr />Bmi1<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasBmi2"
    title="hasBmi2(): bool"><wbr />has<wbr />Bmi2<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasTsxHle"
    title="hasTsxHle(): bool"><wbr />has<wbr />Tsx<wbr />Hle<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasTsxRtm"
    title="hasTsxRtm(): bool"><wbr />has<wbr />Tsx<wbr />Rtm<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAdx"
    title="hasAdx(): bool"><wbr />has<wbr />Adx<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasSgx"
    title="hasSgx(): bool"><wbr />has<wbr />Sgx<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasGfni"
    title="hasGfni(): bool"><wbr />has<wbr />Gfni<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasAes"
    title="hasAes(): bool"><wbr />has<wbr />Aes<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasVaes"
    title="hasVaes(): bool"><wbr />has<wbr />Vaes<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasVpclmulqdq"
    title="hasVpclmulqdq(): bool"><wbr />has<wbr />Vpclmulqdq<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasPclmulqdq"
    title="hasPclmulqdq(): bool"><wbr />has<wbr />Pclmulqdq<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasNxBit"
    title="hasNxBit(): bool"><wbr />has<wbr />Nx<wbr />Bit<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasFloat16c"
    title="hasFloat16c(): bool"><wbr />has<wbr />Float16c<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasSha"
    title="hasSha(): bool"><wbr />has<wbr />Sha<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasClflush"
    title="hasClflush(): bool"><wbr />has<wbr />Clflush<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasClflushOpt"
    title="hasClflushOpt(): bool"><wbr />has<wbr />Clflush<wbr />Opt<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasClwb"
    title="hasClwb(): bool"><wbr />has<wbr />Clwb<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasPrefetchWT1"
    title="hasPrefetchWT1(): bool"><wbr />has<wbr />Prefetch<wbr />WT1<span class="attachedType"></span></a></li>
  <li><a class="reference" href="#hasMpx"
    title="hasMpx(): bool"><wbr />has<wbr />Mpx<span class="attachedType"></span></a></li>

  </ul>
</li>

</ul>

  </div>
  <div class="nine columns" id="content">
  <div id="tocRoot"></div>
  
  <p class="module-desc"></p>
  <div class="section" id="12">
<h1><a class="toc-backref" href="#12">Procs</a></h1>
<dl class="item">
<a id="isHypervisorPresent"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#isHypervisorPresent"><span class="Identifier">isHypervisorPresent</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if this application is running inside of a virtual machine (this is by no means foolproof).</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L275"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L275" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasSimultaneousMultithreading"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasSimultaneousMultithreading"><span class="Identifier">hasSimultaneousMultithreading</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware is utilizing simultaneous multithreading (branded as <em>&quot;hyperthreads&quot;</em> on Intel processors).</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L282"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L282" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasIntelVtx"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasIntelVtx"><span class="Identifier">hasIntelVtx</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the Intel virtualization extensions (VT-x) are available.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L289"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L289" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAmdv"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAmdv"><span class="Identifier">hasAmdv</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the AMD virtualization extensions (AMD-V) are available.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L295"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L295" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasX87fpu"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasX87fpu"><span class="Identifier">hasX87fpu</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use x87 floating-point instructions (includes support for single, double, and 80-bit percision floats as per IEEE 754-1985).</p>
<p>By virtue of SSE2 enforced compliance on AMD64 CPUs, this should always be <tt class="docutils literal"><span class="pre">true</span></tt> on 64-bit x86 processors. It should be noted that support of these instructions is deprecated on 64-bit versions of Windows - see <a class="reference external" href="https://docs.microsoft.com/en-us/windows/win32/dxtecharts/sixty-four-bit-programming-for-game-developers#porting-applications-to-64-bit-platforms">MSDN</a>.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L301"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L301" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasMmx"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasMmx"><span class="Identifier">hasMmx</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use MMX SIMD instructions.</p>
<p>By virtue of SSE2 enforced compliance on AMD64 CPUs, this should always be <tt class="docutils literal"><span class="pre">true</span></tt> on 64-bit x86 processors. It should be noted that support of these instructions is deprecated on 64-bit versions of Windows (see <a class="reference external" href="https://docs.microsoft.com/en-us/windows/win32/dxtecharts/sixty-four-bit-programming-for-game-developers#porting-applications-to-64-bit-platforms">MSDN</a> for more info).</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L315"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L315" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasMmxExt"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasMmxExt"><span class="Identifier">hasMmxExt</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use &quot;Extended MMX&quot; SIMD instructions.</p>
<p>It should be noted that support of these instructions is deprecated on 64-bit versions of Windows (see <a class="reference external" href="https://docs.microsoft.com/en-us/windows/win32/dxtecharts/sixty-four-bit-programming-for-game-developers#porting-applications-to-64-bit-platforms">MSDN</a> for more info).</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L328"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L328" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="has3DNow"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#has3DNow"><span class="Identifier">has3DNow</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use 3DNow! SIMD instructions.</p>
<p>It should be noted that support of these instructions is deprecated on 64-bit versions of Windows (see <a class="reference external" href="https://docs.microsoft.com/en-us/windows/win32/dxtecharts/sixty-four-bit-programming-for-game-developers#porting-applications-to-64-bit-platforms">MSDN</a> for more info), and that the 3DNow! instructions (with an exception made for the prefetch instructions, see the <tt class="docutils literal"><span class="pre">hasPrefetch</span></tt> procedure) have been phased out of AMD processors since 2010 (see <a class="reference external" href="https://web.archive.org/web/20131109151245/http://developer.amd.com/community/blog/2010/08/18/3dnow-deprecated/">AMD Developer Central</a> for more info).</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L339"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L339" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="has3DNowEnhanced"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#has3DNowEnhanced"><span class="Identifier">has3DNowEnhanced</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use &quot;Enhanced 3DNow!&quot; SIMD instructions.</p>
<p>It should be noted that support of these instructions is deprecated on 64-bit versions of Windows (see <a class="reference external" href="https://docs.microsoft.com/en-us/windows/win32/dxtecharts/sixty-four-bit-programming-for-game-developers#porting-applications-to-64-bit-platforms">MSDN</a> for more info), and that the 3DNow! instructions (with an exception made for the prefetch instructions, see the <tt class="docutils literal"><span class="pre">hasPrefetch</span></tt> procedure) have been phased out of AMD processors since 2010 (see <a class="reference external" href="https://web.archive.org/web/20131109151245/http://developer.amd.com/community/blog/2010/08/18/3dnow-deprecated/">AMD Developer Central</a> for more info).</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L354"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L354" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasPrefetch"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasPrefetch"><span class="Identifier">hasPrefetch</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use the <tt class="docutils literal"><span class="pre">PREFETCH</span></tt> and <tt class="docutils literal"><span class="pre">PREFETCHW</span></tt> instructions. These instructions originally included as part of 3DNow!, but potentially indepdendent from the rest of it due to changes in contemporary AMD processors (see above).</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L369"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L369" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasSse"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasSse"><span class="Identifier">hasSse</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use the SSE (Streaming SIMD Extensions) 1.0 instructions, which introduced 128-bit SIMD on x86 machines.</p>
<p>By virtue of SSE2 enforced compliance on AMD64 CPUs, this should always be <tt class="docutils literal"><span class="pre">true</span></tt> on 64-bit x86 processors.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L378"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L378" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasSse2"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasSse2"><span class="Identifier">hasSse2</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use the SSE (Streaming SIMD Extensions) 2.0 instructions.</p>
<p>By virtue of SSE2 enforced compliance on AMD64 CPUs, this should always be <tt class="docutils literal"><span class="pre">true</span></tt> on 64-bit x86 processors.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L388"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L388" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasSse3"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasSse3"><span class="Identifier">hasSse3</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use SSE (Streaming SIMD Extensions) 3.0 instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L398"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L398" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasSsse3"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasSsse3"><span class="Identifier">hasSsse3</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use Supplemental SSE (Streaming SIMD Extensions) 3.0 instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L405"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L405" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasSse4a"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasSse4a"><span class="Identifier">hasSse4a</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use Supplemental SSE (Streaming SIMD Extensions) 4a instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L412"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L412" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasSse41"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasSse41"><span class="Identifier">hasSse41</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use Supplemental SSE (Streaming SIMD Extensions) 4.1 instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L419"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L419" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasSse42"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasSse42"><span class="Identifier">hasSse42</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use Supplemental SSE (Streaming SIMD Extensions) 4.2 instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L426"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L426" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx"><span class="Identifier">hasAvx</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 1.0 instructions, which introduced 256-bit SIMD on x86 machines along with addded reencoded versions of prior 128-bit SSE instructions into the more code-dense and non-backward compatible VEX (Vector Extensions) format.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L433"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L433" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx2"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx2"><span class="Identifier">hasAvx2</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 2.0 instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L442"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L442" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512f"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512f"><span class="Identifier">hasAvx512f</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit F (Foundation) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L449"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L449" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512dq"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512dq"><span class="Identifier">hasAvx512dq</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit DQ (Doubleword + Quadword) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L456"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L456" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512ifma"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512ifma"><span class="Identifier">hasAvx512ifma</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit IFMA (Integer Fused Multiply Accumulation) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L463"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L463" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512pf"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512pf"><span class="Identifier">hasAvx512pf</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit PF (Prefetch) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L470"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L470" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512er"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512er"><span class="Identifier">hasAvx512er</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit ER (Exponential and Reciprocal) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L477"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L477" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512cd"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512cd"><span class="Identifier">hasAvx512cd</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit CD (Conflict Detection) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L484"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L484" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512bw"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512bw"><span class="Identifier">hasAvx512bw</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit BW (Byte and Word) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L491"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L491" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512vl"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512vl"><span class="Identifier">hasAvx512vl</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit VL (Vector Length) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L498"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L498" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512vbmi"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512vbmi"><span class="Identifier">hasAvx512vbmi</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit VBMI (Vector Byte Manipulation) 1.0 instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L505"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L505" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512vbmi2"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512vbmi2"><span class="Identifier">hasAvx512vbmi2</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit VBMI (Vector Byte Manipulation) 2.0 instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L512"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L512" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512vpopcntdq"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512vpopcntdq"><span class="Identifier">hasAvx512vpopcntdq</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use the AVX (Advanced Vector Extensions) 512-bit <tt class="docutils literal"><span class="pre">VPOPCNTDQ</span></tt> (population count, i.e. determine number of flipped bits) instruction.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L519"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L519" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512vnni"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512vnni"><span class="Identifier">hasAvx512vnni</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit VNNI (Vector Neural Network) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L527"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L527" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512vnniw4"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512vnniw4"><span class="Identifier">hasAvx512vnniw4</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit 4VNNIW (Vector Neural Network Word Variable Percision) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L534"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L534" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512fmaps4"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512fmaps4"><span class="Identifier">hasAvx512fmaps4</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit 4FMAPS (Fused-Multiply-Accumulation Single-percision) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L542"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L542" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512bitalg"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512bitalg"><span class="Identifier">hasAvx512bitalg</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit BITALG (Bit Algorithms) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L549"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L549" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512bfloat16"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512bfloat16"><span class="Identifier">hasAvx512bfloat16</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<strong>(x86 Only)</strong> Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit BFLOAT16 (8-bit exponent, 7-bit mantissa) instructions used by Intel DL (Deep Learning) Boost.
&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L556"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L556" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAvx512vp2intersect"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAvx512vp2intersect"><span class="Identifier">hasAvx512vp2intersect</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware can use AVX (Advanced Vector Extensions) 512-bit VP2INTERSECT (Compute Intersections between Dualwords + Quadwords) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L563"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L563" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasRdrand"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasRdrand"><span class="Identifier">hasRdrand</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the <tt class="docutils literal"><span class="pre">RDRAND</span></tt> instruction, i.e. Intel on-CPU hardware random number generation.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L571"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L571" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasRdseed"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasRdseed"><span class="Identifier">hasRdseed</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the <tt class="docutils literal"><span class="pre">RDSEED</span></tt> instruction, i.e. Intel on-CPU hardware random number generation (used for seeding other PRNGs).</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L578"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L578" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasMovBigEndian"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasMovBigEndian"><span class="Identifier">hasMovBigEndian</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the <tt class="docutils literal"><span class="pre">MOVBE</span></tt> instruction for endianness/byte-order switching.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L586"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L586" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasPopcnt"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasPopcnt"><span class="Identifier">hasPopcnt</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the <tt class="docutils literal"><span class="pre">POPCNT</span></tt> (population count, i.e. determine number of flipped bits) instruction.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L593"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L593" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasFma3"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasFma3"><span class="Identifier">hasFma3</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the FMA3 (Fused Multiply Accumulation 3-operand) SIMD instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L600"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L600" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasFma4"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasFma4"><span class="Identifier">hasFma4</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the FMA4 (Fused Multiply Accumulation 4-operand) SIMD instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L607"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L607" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasXop"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasXop"><span class="Identifier">hasXop</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the XOP (eXtended Operations) SIMD instructions. These instructions are exclusive to the Bulldozer AMD microarchitecture family (i.e. Bulldozer, Piledriver, Steamroller, and Excavator) and were phased out with the release of the Zen design.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L614"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L614" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasCas8B"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasCas8B"><span class="Identifier">hasCas8B</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the (<tt class="docutils literal"><span class="pre">LOCK</span></tt>-able) <tt class="docutils literal"><span class="pre">CMPXCHG8B</span></tt> 64-bit compare-and-swap instruction.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L624"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L624" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasCas16B"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasCas16B"><span class="Identifier">hasCas16B</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the (<tt class="docutils literal"><span class="pre">LOCK</span></tt>-able) <tt class="docutils literal"><span class="pre">CMPXCHG16B</span></tt> 128-bit compare-and-swap instruction.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L631"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L631" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAbm"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAbm"><span class="Identifier">hasAbm</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for ABM (Advanced Bit Manipulation) insturctions (i.e. <tt class="docutils literal"><span class="pre">POPCNT</span></tt> and <tt class="docutils literal"><span class="pre">LZCNT</span></tt> for counting leading zeroes).</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L638"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L638" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasBmi1"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasBmi1"><span class="Identifier">hasBmi1</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for BMI (Bit Manipulation) 1.0 instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L646"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L646" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasBmi2"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasBmi2"><span class="Identifier">hasBmi2</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for BMI (Bit Manipulation) 2.0 instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L653"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L653" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasTsxHle"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasTsxHle"><span class="Identifier">hasTsxHle</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for HLE (Hardware Lock Elision) as part of Intel's TSX (Transactional Synchronization Extensions).</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L660"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L660" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasTsxRtm"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasTsxRtm"><span class="Identifier">hasTsxRtm</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for RTM (Restricted Transactional Memory) as part of Intel's TSX (Transactional Synchronization Extensions).</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L667"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L667" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAdx"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAdx"><span class="Identifier">hasAdx</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for ADX (Multi-percision Add-Carry Extensions) insructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L675"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L675" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasSgx"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasSgx"><span class="Identifier">hasSgx</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for SGX (Software Guard eXtensions) memory encryption technology.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L682"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L682" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasGfni"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasGfni"><span class="Identifier">hasGfni</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for GFNI (Galois Field Affine Transformation) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L689"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L689" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasAes"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasAes"><span class="Identifier">hasAes</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for AESNI (Advanced Encryption Standard) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L696"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L696" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasVaes"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasVaes"><span class="Identifier">hasVaes</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for VAES (Vectorized Advanced Encryption Standard) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L703"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L703" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasVpclmulqdq"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasVpclmulqdq"><span class="Identifier">hasVpclmulqdq</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for <tt class="docutils literal"><span class="pre">VCLMULQDQ</span></tt> (512 and 256-bit Carryless Multiplication) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L710"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L710" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasPclmulqdq"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasPclmulqdq"><span class="Identifier">hasPclmulqdq</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for <tt class="docutils literal"><span class="pre">PCLMULQDQ</span></tt> (128-bit Carryless Multiplication) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L717"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L717" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasNxBit"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasNxBit"><span class="Identifier">hasNxBit</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for NX-bit (No-eXecute) technology for marking pages of memory as non-executable.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L724"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L724" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasFloat16c"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasFloat16c"><span class="Identifier">hasFloat16c</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for F16C instructions, used for converting 16-bit &quot;half-percision&quot; floating-point values to and from single-percision floating-point values.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L731"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L731" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasSha"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasSha"><span class="Identifier">hasSha</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for SHA (Secure Hash Algorithm) instructions.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L739"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L739" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasClflush"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasClflush"><span class="Identifier">hasClflush</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the <tt class="docutils literal"><span class="pre">CLFLUSH</span></tt> (Cache-line Flush) instruction.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L746"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L746" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasClflushOpt"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasClflushOpt"><span class="Identifier">hasClflushOpt</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the <tt class="docutils literal"><span class="pre">CLFLUSHOPT</span></tt> (Cache-line Flush Optimized) instruction.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L753"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L753" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasClwb"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasClwb"><span class="Identifier">hasClwb</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the <tt class="docutils literal"><span class="pre">CLWB</span></tt> (Cache-line Write Back) instruction.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L760"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L760" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasPrefetchWT1"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasPrefetchWT1"><span class="Identifier">hasPrefetchWT1</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for the <tt class="docutils literal"><span class="pre">PREFECTHWT1</span></tt> instruction.</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L767"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L767" class="link-seesrc" target="_blank" >Edit</a>

</dd>
<a id="hasMpx"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#hasMpx"><span class="Identifier">hasMpx</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">inline</span><span class="Other">,</span> <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>

<p><strong>(x86 Only)</strong></p>
<p>Reports <tt class="docutils literal"><span class="pre">true</span></tt> if the hardware has support for MPX (Memory Protection eXtensions).</p>

&nbsp;&nbsp;<a
href="https://github.com/mratsim/arraymancer/tree/master/src/laser/cpuinfo_x86.nim#L774"
class="link-seesrc" target="_blank">Source</a>
<a href="https://github.com/mratsim/arraymancer/edit/master/src/laser/cpuinfo_x86.nim#L774" class="link-seesrc" target="_blank" >Edit</a>

</dd>

</dl></div>

  </div>
</div>

    <div class="row">
      <div class="twelve-columns footer">
        <span class="nim-sprite"></span>
        <br/>
        <small style="color: var(--hint);">Made with Nim. Generated: 2020-04-06 09:47:02 UTC</small>
      </div>
    </div>
  </div>
</div>

<header>
  <a class="pagetitle" href="index.html">Arraymancer</a>
  <span>
    <a href="#">Technical reference</a>
    <ul class="monospace">
      <span>
        <a href="#">Core tensor API</a>
        <ul class="monospace">
          <li><a href="accessors.html">accessors</a></li>
<li><a href="accessors_macros_read.html">accessors_macros_read</a></li>
<li><a href="accessors_macros_syntax.html">accessors_macros_syntax</a></li>
<li><a href="accessors_macros_write.html">accessors_macros_write</a></li>
<li><a href="aggregate.html">aggregate</a></li>
<li><a href="blas_l3_gemm.html">blas_l3_gemm</a></li>
<li><a href="cublas.html">cublas</a></li>
<li><a href="cuda.html">cuda</a></li>
<li><a href="cuda_global_state.html">cuda_global_state</a></li>
<li><a href="data_structure.html">data_structure</a></li>
<li><a href="display.html">display</a></li>
<li><a href="display_cuda.html">display_cuda</a></li>
<li><a href="einsum.html">einsum</a></li>
<li><a href="exporting.html">exporting</a></li>
<li><a href="filling_data.html">filling_data</a></li>
<li><a href="higher_order_applymap.html">higher_order_applymap</a></li>
<li><a href="higher_order_foldreduce.html">higher_order_foldreduce</a></li>
<li><a href="incl_accessors_cuda.html">incl_accessors_cuda</a></li>
<li><a href="incl_higher_order_cuda.html">incl_higher_order_cuda</a></li>
<li><a href="incl_kernels_cuda.html">incl_kernels_cuda</a></li>
<li><a href="init_copy_cpu.html">init_copy_cpu</a></li>
<li><a href="init_copy_cuda.html">init_copy_cuda</a></li>
<li><a href="init_cpu.html">init_cpu</a></li>
<li><a href="init_cuda.html">init_cuda</a></li>
<li><a href="init_opencl.html">init_opencl</a></li>
<li><a href="lapack.html">lapack</a></li>
<li><a href="math_functions.html">math_functions</a></li>
<li><a href="memory_optimization_hints.html">memory_optimization_hints</a></li>
<li><a href="metadataArray.html">metadataArray</a></li>
<li><a href="naive_l2_gemv.html">naive_l2_gemv</a></li>
<li><a href="opencl_backend.html">opencl_backend</a></li>
<li><a href="opencl_global_state.html">opencl_global_state</a></li>
<li><a href="openmp.html">openmp</a></li>
<li><a href="operators_blas_l1.html">operators_blas_l1</a></li>
<li><a href="operators_blas_l1_cuda.html">operators_blas_l1_cuda</a></li>
<li><a href="operators_blas_l1_opencl.html">operators_blas_l1_opencl</a></li>
<li><a href="operators_blas_l2l3.html">operators_blas_l2l3</a></li>
<li><a href="operators_blas_l2l3_cuda.html">operators_blas_l2l3_cuda</a></li>
<li><a href="operators_blas_l2l3_opencl.html">operators_blas_l2l3_opencl</a></li>
<li><a href="operators_broadcasted.html">operators_broadcasted</a></li>
<li><a href="operators_broadcasted_cuda.html">operators_broadcasted_cuda</a></li>
<li><a href="operators_broadcasted_opencl.html">operators_broadcasted_opencl</a></li>
<li><a href="operators_comparison.html">operators_comparison</a></li>
<li><a href="operators_logical.html">operators_logical</a></li>
<li><a href="optim_ops_fusion.html">optim_ops_fusion</a></li>
<li><a href="p_accessors.html">p_accessors</a></li>
<li><a href="p_accessors_macros_desugar.html">p_accessors_macros_desugar</a></li>
<li><a href="p_accessors_macros_read.html">p_accessors_macros_read</a></li>
<li><a href="p_accessors_macros_write.html">p_accessors_macros_write</a></li>
<li><a href="p_checks.html">p_checks</a></li>
<li><a href="p_complex.html">p_complex</a></li>
<li><a href="p_display.html">p_display</a></li>
<li><a href="p_init_cpu.html">p_init_cpu</a></li>
<li><a href="p_init_cuda.html">p_init_cuda</a></li>
<li><a href="p_init_opencl.html">p_init_opencl</a></li>
<li><a href="p_kernels_interface_cuda.html">p_kernels_interface_cuda</a></li>
<li><a href="p_kernels_interface_opencl.html">p_kernels_interface_opencl</a></li>
<li><a href="p_operator_blas_l2l3.html">p_operator_blas_l2l3</a></li>
<li><a href="p_shapeshifting.html">p_shapeshifting</a></li>
<li><a href="shapeshifting.html">shapeshifting</a></li>
<li><a href="shapeshifting_cuda.html">shapeshifting_cuda</a></li>
<li><a href="shapeshifting_opencl.html">shapeshifting_opencl</a></li>
<li><a href="syntactic_sugar.html">syntactic_sugar</a></li>
<li><a href="tensor.html">tensor</a></li>
<li><a href="tensor_cuda.html">tensor_cuda</a></li>
<li><a href="tensor_opencl.html">tensor_opencl</a></li>
<li><a href="ufunc.html">ufunc</a></li>
        </ul>
      </span>
      <span>
        <a href="#">Neural network API</a>
        <ul class="monospace">
          <li><a href="conv2D.html">Layers: Convolution 2D</a></li>
<li><a href="cross_entropy_losses.html">Loss: Cross-Entropy losses</a></li>
<li><a href="dsl_core.html">Neural network: Declaration</a></li>
<li><a href="dsl_forwardsugar.html">dsl_forwardsugar</a></li>
<li><a href="dsl_initialization.html">dsl_initialization</a></li>
<li><a href="dsl_topology.html">dsl_topology</a></li>
<li><a href="dsl_types.html">dsl_types</a></li>
<li><a href="dsl_utils.html">dsl_utils</a></li>
<li><a href="embedding.html">Layers: Embedding</a></li>
<li><a href="gru.html">Layers: GRU (Gated Linear Unit)</a></li>
<li><a href="init.html">Layers: Initializations</a></li>
<li><a href="linear.html">Layers: Linear/Dense</a></li>
<li><a href="maxpool2D.html">Layers: Maxpool 2D</a></li>
<li><a href="mean_square_error_loss.html">Loss: Mean Square Error</a></li>
<li><a href="optimizers.html">Optimizers</a></li>
<li><a href="relu.html">Activation: Relu (Rectified linear Unit)</a></li>
<li><a href="sigmoid.html">Activation: Sigmoid</a></li>
<li><a href="softmax.html">Softmax</a></li>
<li><a href="tanh.html">Activation: Tanh</a></li>
        </ul>
      </span>
      <span>
        <a href="#">Linear algebra, stats, ML</a>
        <ul class="monospace">
          <li><a href="accuracy_score.html">Accuracy score</a></li>
<li><a href="auxiliary_blas.html">auxiliary_blas</a></li>
<li><a href="auxiliary_lapack.html">auxiliary_lapack</a></li>
<li><a href="common_error_functions.html">Common errors, MAE and MSE (L1, L2 loss)</a></li>
<li><a href="decomposition.html">Eigenvalue decomposition</a></li>
<li><a href="decomposition_lapack.html">decomposition_lapack</a></li>
<li><a href="decomposition_rand.html">Randomized Truncated SVD</a></li>
<li><a href="init_colmajor.html">init_colmajor</a></li>
<li><a href="kmeans.html">K-Means</a></li>
<li><a href="least_squares.html">Least squares solver</a></li>
<li><a href="least_squares_lapack.html">least_squares_lapack</a></li>
<li><a href="linear_algebra.html">linear_algebra</a></li>
<li><a href="linear_systems.html">Linear systems solver</a></li>
<li><a href="overload.html">overload</a></li>
<li><a href="pca.html">Principal Component Analysis (PCA)</a></li>
<li><a href="solve_lapack.html">solve_lapack</a></li>
<li><a href="special_matrices.html">Special linear algebra matrices</a></li>
<li><a href="stats.html">Statistics</a></li>
<li><a href="triangular.html">triangular</a></li>
        </ul>
      </span>
      <span>
        <a href="#">IO & Datasets</a>
        <ul class="monospace">
          <li><a href="imdb.html">IMDB</a></li>
<li><a href="io_csv.html">CSV reading and writing</a></li>
<li><a href="io_hdf5.html">HDF5 files reading and writing</a></li>
<li><a href="io_image.html">Images reading and writing</a></li>
<li><a href="io_npy.html">Numpy files reading and writing</a></li>
<li><a href="io_stream_readers.html">io_stream_readers</a></li>
<li><a href="mnist.html">MNIST</a></li>
<li><a href="util.html">util</a></li>
        </ul>
      </span>
      <span>
        <a href="#">Autograd</a>
        <ul class="monospace">
          <li><a href="autograd_common.html">Data structure</a></li>
<li><a href="gates_basic.html">Basic operations</a></li>
<li><a href="gates_blas.html">Linear algebra operations</a></li>
<li><a href="gates_hadamard.html">Hadamard product (elementwise matrix multiply)</a></li>
<li><a href="gates_reduce.html">Reduction operations</a></li>
<li><a href="gates_shapeshifting_concat_split.html">Concatenation, stacking, splitting, chunking operations</a></li>
<li><a href="gates_shapeshifting_views.html">Linear algebra operations</a></li>
        </ul>
      </span>
      <span>
        <a href="#">Neuralnet primitives</a>
        <ul class="monospace">
          <li><a href="conv.html">conv</a></li>
<li><a href="cudnn.html">cudnn</a></li>
<li><a href="cudnn_conv_interface.html">cudnn_conv_interface</a></li>
<li><a href="nn_primitives.html">nn_primitives</a></li>
<li><a href="nnp_activation.html">Activations</a></li>
<li><a href="nnp_conv2d_cudnn.html">Convolution 2D - CuDNN</a></li>
<li><a href="nnp_convolution.html">Convolution 2D</a></li>
<li><a href="nnp_embedding.html">Embeddings</a></li>
<li><a href="nnp_gru.html">Gated Recurrent Unit (GRU)</a></li>
<li><a href="nnp_linear.html">Linear / Dense layer</a></li>
<li><a href="nnp_maxpooling.html">Maxpooling</a></li>
<li><a href="nnp_numerical_gradient.html">Numerical gradient</a></li>
<li><a href="nnp_sigmoid_cross_entropy.html">Sigmoid Cross-Entropy loss</a></li>
<li><a href="nnp_softmax.html">Softmax</a></li>
<li><a href="nnp_softmax_cross_entropy.html">Softmax Cross-Entropy loss</a></li>
<li><a href="nnpack.html">nnpack</a></li>
<li><a href="nnpack_interface.html">nnpack_interface</a></li>
<li><a href="p_activation.html">p_activation</a></li>
<li><a href="p_logsumexp.html">p_logsumexp</a></li>
<li><a href="p_nnp_checks.html">p_nnp_checks</a></li>
<li><a href="p_nnp_types.html">p_nnp_types</a></li>
        </ul>
      </span>
      <span>
        <a href="#">Other docs</a>
        <ul class="monospace">
          <li><a href="align_unroller.html">align_unroller</a></li>
<li><a href="ast_utils.html">ast_utils</a></li>
<li><a href="compiler_optim_hints.html">compiler_optim_hints</a></li>
<li><a href="cpuinfo_x86.html">cpuinfo_x86</a></li>
<li><a href="functional.html">functional</a></li>
<li><a href="gemm.html">gemm</a></li>
<li><a href="gemm_packing.html">gemm_packing</a></li>
<li><a href="gemm_prepacked.html">gemm_prepacked</a></li>
<li><a href="gemm_tiling.html">gemm_tiling</a></li>
<li><a href="gemm_ukernel_avx.html">gemm_ukernel_avx</a></li>
<li><a href="gemm_ukernel_avx2.html">gemm_ukernel_avx2</a></li>
<li><a href="gemm_ukernel_avx512.html">gemm_ukernel_avx512</a></li>
<li><a href="gemm_ukernel_avx_fma.html">gemm_ukernel_avx_fma</a></li>
<li><a href="gemm_ukernel_dispatch.html">gemm_ukernel_dispatch</a></li>
<li><a href="gemm_ukernel_generator.html">gemm_ukernel_generator</a></li>
<li><a href="gemm_ukernel_generic.html">gemm_ukernel_generic</a></li>
<li><a href="gemm_ukernel_sse.html">gemm_ukernel_sse</a></li>
<li><a href="gemm_ukernel_sse2.html">gemm_ukernel_sse2</a></li>
<li><a href="gemm_ukernel_sse4_1.html">gemm_ukernel_sse4_1</a></li>
<li><a href="gemm_utils.html">gemm_utils</a></li>
<li><a href="global_config.html">global_config</a></li>
<li><a href="math_ops_fusion.html">math_ops_fusion</a></li>
<li><a href="memory.html">memory</a></li>
<li><a href="nested_containers.html">nested_containers</a></li>
<li><a href="nlp.html">nlp</a></li>
<li><a href="openmp.html">openmp</a></li>
<li><a href="sequninit.html">sequninit</a></li>
<li><a href="simd.html">simd</a></li>
<li><a href="tokenizers.html">tokenizers</a></li>
        </ul>
      </span>
    </ul>
  </span>
  <span>
    <a href="#">Tutorial</a>
    <ul class="monospace">
      <li><a href="tuto.first_steps.html">First steps</a></li>
      <li><a href="tuto.slicing.html">Taking a slice of a tensor</a></li>
      <li><a href="tuto.linear_algebra.html">Matrix & vectors operations</a></li>
      <li><a href="tuto.broadcasting.html">Broadcasted operations</a></li>
      <li><a href="tuto.shapeshifting.html">Transposing, Reshaping, Permuting, Concatenating</a></li>
      <li><a href="tuto.map_reduce.html">Map & Reduce</a></li>
      <li><a href="tuto.iterators.html">Basic iterators</a></li>
    </ul>
  </span>
  <span>
    <a href="#">Spellbook (How-To&apos;s)</a>
    <ul class="monospace">
      <li><a href="howto.type_conversion.html">How to convert a Tensor type?</a></li>
      <li><a href="howto.ufunc.html">How to create a new universal function?</a></li>
      <li><a href="howto.perceptron.html">How to create a multilayer perceptron?</a></li>
    </ul>
  </span>
  <span>
    <a href="#">Under the hood</a>
    <ul class="monospace">
      <li><a href="uth.speed.html">How Arraymancer achieves its speed?</a></li>
      <li><a href="uth.copy_semantics.html">Why does `=` share data by default aka reference semantics?</a></li>
      <li><a href="uth.opencl_cuda_nim.html">Working with OpenCL and Cuda in Nim</a></li>
    </ul>
  </span>
</header>
</body>
</html>
