m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/simulation/modelsim
vDataMemory
Z1 !s110 1574735629
!i10b 1
!s100 kLODcjZlTWg7>OlNdzX5T3
IXBRRLWET[2LNR5JbWf`8F1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1574732866
8C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory.v
FC:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1574735628.000000
!s107 C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory|C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory.v|
!i113 1
Z4 o-vlog01compat -work work
Z5 !s92 -vlog01compat -work work +incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory
Z6 tCvgOpt 0
n@data@memory
vDataMemory_TB
R1
!i10b 1
!s100 i:8b4I;l4S?aWob^zfkb_1
IZ_J9mjbiaiAaV]HCUfOiH0
R2
R0
w1574733445
8C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory_TB.v
FC:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory_TB.v
L0 2
R3
r1
!s85 0
31
!s108 1574735629.000000
!s107 C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory_TB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory|C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/DataMemory/DataMemory_TB.v|
!i113 1
R4
R5
R6
n@data@memory_@t@b
