#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f0f35fdce0 .scope module, "Experiment2" "Experiment2" 2 51;
 .timescale 0 0;
v000001f0f3670c50_0 .net "NAND1", 0 0, L_000001f0f36176d0;  1 drivers
v000001f0f3670d90_0 .net "NOR1", 0 0, L_000001f0f3617ac0;  1 drivers
v000001f0f36728e0_0 .var "a", 0 0;
v000001f0f3672840_0 .var "b", 0 0;
v000001f0f3672980_0 .net "negativeAND1", 0 0, L_000001f0f3616da0;  1 drivers
v000001f0f3671b20_0 .net "negativeOR1", 0 0, L_000001f0f3616d30;  1 drivers
v000001f0f3672a20_0 .net "oneBresult", 0 0, L_000001f0f3617190;  1 drivers
v000001f0f36714e0_0 .net "twoAresult", 0 0, L_000001f0f36734f0;  1 drivers
v000001f0f3672ac0_0 .net "twoBresult", 0 0, L_000001f0f3673870;  1 drivers
S_000001f0f35fde70 .scope module, "A1" "deMorgan" 2 59, 2 1 0, S_000001f0f35fdce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "NAND1";
    .port_info 3 /OUTPUT 1 "negativeOR1";
    .port_info 4 /OUTPUT 1 "NOR1";
    .port_info 5 /OUTPUT 1 "negativeAND1";
L_000001f0f3617660 .functor NOT 1, v000001f0f36728e0_0, C4<0>, C4<0>, C4<0>;
L_000001f0f36174a0 .functor NOT 1, v000001f0f3672840_0, C4<0>, C4<0>, C4<0>;
L_000001f0f36176d0 .functor NAND 1, v000001f0f36728e0_0, v000001f0f3672840_0, C4<1>, C4<1>;
L_000001f0f3616d30 .functor OR 1, L_000001f0f3617660, L_000001f0f36174a0, C4<0>, C4<0>;
L_000001f0f3617ac0 .functor NOR 1, v000001f0f36728e0_0, v000001f0f3672840_0, C4<0>, C4<0>;
L_000001f0f3616da0 .functor AND 1, L_000001f0f3617660, L_000001f0f36174a0, C4<1>, C4<1>;
v000001f0f35d2fd0_0 .net "NAND1", 0 0, L_000001f0f36176d0;  alias, 1 drivers
v000001f0f36702f0_0 .net "NOR1", 0 0, L_000001f0f3617ac0;  alias, 1 drivers
v000001f0f36704d0_0 .net "a", 0 0, v000001f0f36728e0_0;  1 drivers
v000001f0f3670b10_0 .net "b", 0 0, v000001f0f3672840_0;  1 drivers
v000001f0f36701b0_0 .net "negativeAND1", 0 0, L_000001f0f3616da0;  alias, 1 drivers
v000001f0f3670250_0 .net "negativeOR1", 0 0, L_000001f0f3616d30;  alias, 1 drivers
v000001f0f3670390_0 .net "notA", 0 0, L_000001f0f3617660;  1 drivers
v000001f0f3670570_0 .net "notB", 0 0, L_000001f0f36174a0;  1 drivers
S_000001f0f373e8d0 .scope module, "A2" "twoA" 2 61, 2 29 0, S_000001f0f35fdce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000001f0f3616cc0 .functor NOR 1, v000001f0f36728e0_0, v000001f0f36728e0_0, C4<0>, C4<0>;
L_000001f0f3617b30 .functor NOR 1, v000001f0f3672840_0, v000001f0f3672840_0, C4<0>, C4<0>;
L_000001f0f36734f0 .functor NOR 1, L_000001f0f3616cc0, L_000001f0f3617b30, C4<0>, C4<0>;
v000001f0f3670890_0 .net "a", 0 0, v000001f0f36728e0_0;  alias, 1 drivers
v000001f0f3670930_0 .net "b", 0 0, v000001f0f3672840_0;  alias, 1 drivers
v000001f0f3670e30_0 .net "nor1", 0 0, L_000001f0f3616cc0;  1 drivers
v000001f0f3670f70_0 .net "nor2", 0 0, L_000001f0f3617b30;  1 drivers
v000001f0f3670110_0 .net "x", 0 0, L_000001f0f36734f0;  alias, 1 drivers
S_000001f0f373ea60 .scope module, "B1" "oneB" 2 60, 2 17 0, S_000001f0f35fdce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000001f0f3617ba0 .functor NOT 1, v000001f0f36728e0_0, C4<0>, C4<0>, C4<0>;
L_000001f0f36179e0 .functor NOT 1, v000001f0f3672840_0, C4<0>, C4<0>, C4<0>;
L_000001f0f3617a50 .functor OR 1, L_000001f0f3617ba0, L_000001f0f36179e0, C4<0>, C4<0>;
L_000001f0f3617190 .functor NOT 1, L_000001f0f3617a50, C4<0>, C4<0>, C4<0>;
v000001f0f36709d0_0 .net "a", 0 0, v000001f0f36728e0_0;  alias, 1 drivers
v000001f0f3670430_0 .net "b", 0 0, v000001f0f3672840_0;  alias, 1 drivers
v000001f0f3670cf0_0 .net "notA", 0 0, L_000001f0f3617ba0;  1 drivers
v000001f0f3670070_0 .net "notAOrnotB", 0 0, L_000001f0f3617a50;  1 drivers
v000001f0f36707f0_0 .net "notB", 0 0, L_000001f0f36179e0;  1 drivers
v000001f0f3670610_0 .net "x", 0 0, L_000001f0f3617190;  alias, 1 drivers
S_000001f0f373cf20 .scope module, "B2" "twoB" 2 62, 2 40 0, S_000001f0f35fdce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000001f0f3673250 .functor NAND 1, v000001f0f36728e0_0, v000001f0f36728e0_0, C4<1>, C4<1>;
L_000001f0f36731e0 .functor NAND 1, v000001f0f3672840_0, v000001f0f3672840_0, C4<1>, C4<1>;
L_000001f0f3673870 .functor NAND 1, L_000001f0f3673250, L_000001f0f36731e0, C4<1>, C4<1>;
v000001f0f36706b0_0 .net "a", 0 0, v000001f0f36728e0_0;  alias, 1 drivers
v000001f0f3670ed0_0 .net "b", 0 0, v000001f0f3672840_0;  alias, 1 drivers
v000001f0f3670750_0 .net "nand1", 0 0, L_000001f0f3673250;  1 drivers
v000001f0f3670a70_0 .net "nand2", 0 0, L_000001f0f36731e0;  1 drivers
v000001f0f3670bb0_0 .net "x", 0 0, L_000001f0f3673870;  alias, 1 drivers
    .scope S_000001f0f35fdce0;
T_0 ;
    %vpi_call 2 66 "$dumpfile", "Lab2-Lalaguna.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb11111111111111111111111111111111, S_000001f0f35fde70, S_000001f0f373ea60, S_000001f0f373e8d0, S_000001f0f373cf20 {0 0 0};
    %vpi_call 2 68 "$monitor", "%b", v000001f0f3670c50_0, v000001f0f3671b20_0, v000001f0f3670d90_0, v000001f0f3672980_0, v000001f0f3672a20_0, v000001f0f36714e0_0, v000001f0f3672ac0_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001f0f35fdce0;
T_1 ;
    %delay 1, 0;
    %vpi_call 2 74 "$display", "DeMorgan's Law" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 75 "$display", "~((a)(b))" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %vpi_call 2 77 "$monitor", "a=%b, b=%b, n=%b", v000001f0f36728e0_0, v000001f0f3672840_0, v000001f0f3670c50_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 83 "$display", "(~a)+(~b)" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %vpi_call 2 85 "$monitor", "a=%b, b=%b, n=%b", v000001f0f36728e0_0, v000001f0f3672840_0, v000001f0f3671b20_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001f0f3670c50_0;
    %load/vec4 v000001f0f3671b20_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 90 "$display", "Therefore, ~((a)(b)) == (~a)+(~b)\012" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 92 "$display", "Therefore, ~((a)(b)) != (~a)+(~b)\012" {0 0 0};
T_1.1 ;
    %delay 1, 0;
    %vpi_call 2 95 "$display", "~(a+b)" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %vpi_call 2 97 "$monitor", "a=%b, b=%b, n=%b", v000001f0f36728e0_0, v000001f0f3672840_0, v000001f0f3670d90_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 102 "$display", "(~a)(~b)" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %vpi_call 2 104 "$monitor", "a=%b, b=%b, n=%b", v000001f0f36728e0_0, v000001f0f3672840_0, v000001f0f3672980_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001f0f3670d90_0;
    %load/vec4 v000001f0f3672980_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 109 "$display", "Therefore, ~(a+b) == (~a)(~b)\012" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 111 "$display", "Therefore, ~(a+b) != (~a)(~b)\012" {0 0 0};
T_1.3 ;
    %delay 1, 0;
    %vpi_call 2 114 "$display", "part 1B" {0 0 0};
    %vpi_call 2 115 "$monitor", "a=%b, b=%b, n=%b", v000001f0f36728e0_0, v000001f0f3672840_0, v000001f0f3672a20_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 119 "$display", "\012part 2A" {0 0 0};
    %vpi_call 2 120 "$monitor", "a=%b, b=%b, n=%b", v000001f0f36728e0_0, v000001f0f3672840_0, v000001f0f36714e0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 124 "$display", "\012part 2B" {0 0 0};
    %vpi_call 2 125 "$monitor", "a=%b, b=%b, n=%b", v000001f0f36728e0_0, v000001f0f3672840_0, v000001f0f3672ac0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f36728e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f3672840_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Lab2-Lalaguna.v";
