module wideexpr_00573(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[2]?$unsigned(($signed(((ctrl[6]?3'b111:u7))>>>((s6)<<<(u2))))>>({3{~&({4{s7}})}})):u5);
  assign y1 = s1;
  assign y2 = |(s3);
  assign y3 = $signed((-((6'b101000)|((ctrl[3]?s4:6'sb001100))))>>((ctrl[4]?($signed(6'b110111))&((ctrl[1]?3'sb111:6'sb001001)):((ctrl[1]?s4:6'sb101000))^(-(s7)))));
  assign y4 = ((+(^($signed((((s5)^(s6))>($signed(1'sb0)))<<({1{-(u0)}})))))>>(s4))<<((ctrl[3]?5'sb00001:(ctrl[5]?($signed({((6'b101111)^~(1'sb1))==((ctrl[6]?5'sb11101:6'sb100110)),$signed(2'sb11),{{1{5'sb00110}},(3'sb101)<<<(4'sb1101),(4'b0000)+(s6)}}))>>>($signed((-((3'sb011)^~(6'sb000011)))<<(~({4{3'sb100}})))):+(2'sb11))));
  assign y5 = (+(3'sb001))<=((($signed((ctrl[5]?s2:^({2{(2'b01)<<<(s7)}}))))^~(s6))<<<(2'sb11));
  assign y6 = (ctrl[0]?4'sb0101:(ctrl[6]?(ctrl[7]?s2:-(-(((((s3)^~(s3))>>>((1'sb1)>=(s4)))<<($signed((s0)==(s1))))&(s2)))):+((~&(((-(-(s5)))<=($signed(+(4'sb1100))))+(({s1})>>((ctrl[0]?~|(2'sb10):(ctrl[5]?3'sb010:3'b000))))))-(({2{((+(5'b00111))<<<($signed(u4)))<<<(~((s6)>>(2'sb00)))}})>>>(s6)))));
  assign y7 = ((((ctrl[4]?2'sb10:($signed((ctrl[0]?~&(u4):{2'sb00,s6})))|({3{{4{(s0)-(s5)}}}})))!=(~^((ctrl[6]?u3:({-(6'sb001101),(ctrl[1]?2'sb01:5'b11011),{1{s1}},(4'b0110)^(3'sb001)})<(({4{s4}})^({s5,5'sb10101}))))))==((ctrl[3]?$signed(+(((ctrl[5]?(u3)<<<(s1):^(u6)))<((u6)>=((4'b0011)>>>(1'sb0))))):(4'sb0111)==(((5'sb10100)^((-(5'sb10110))&(s5)))>>(s0)))))&(s3);
endmodule
