{
  "module_name": "mv_defs.h",
  "hash_id": "b0aa10fe85c65915da61332efd2bd46cd6e7196d83a0a283d4482ee8ecd69bbd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/mvsas/mv_defs.h",
  "human_readable_source": " \n \n\n#ifndef _MV_DEFS_H_\n#define _MV_DEFS_H_\n\n#define PCI_DEVICE_ID_ARECA_1300\t0x1300\n#define PCI_DEVICE_ID_ARECA_1320\t0x1320\n\nenum chip_flavors {\n\tchip_6320,\n\tchip_6440,\n\tchip_6485,\n\tchip_9480,\n\tchip_9180,\n\tchip_9445,\n\tchip_9485,\n\tchip_1300,\n\tchip_1320\n};\n\n \nenum driver_configuration {\n\tMVS_TX_RING_SZ\t\t= 1024,\t \n\tMVS_RX_RING_SZ\t\t= 1024,  \n\t\t\t\t\t \n\tMVS_SOC_SLOTS\t\t= 64,\n\tMVS_SOC_TX_RING_SZ\t= MVS_SOC_SLOTS * 2,\n\tMVS_SOC_RX_RING_SZ\t= MVS_SOC_SLOTS * 2,\n\n\tMVS_SLOT_BUF_SZ\t\t= 8192,  \n\tMVS_SSP_CMD_SZ\t\t= 64,\t \n\tMVS_ATA_CMD_SZ\t\t= 96,\t \n\tMVS_OAF_SZ\t\t= 64,\t \n\tMVS_QUEUE_SIZE\t\t= 64,\t \n\tMVS_RSVD_SLOTS\t\t= 4,\n\tMVS_SOC_CAN_QUEUE\t= MVS_SOC_SLOTS - 2,\n};\n\n \nenum hardware_details {\n\tMVS_MAX_PHYS\t\t= 8,\t \n\tMVS_MAX_PORTS\t\t= 8,\t \n\tMVS_SOC_PHYS\t\t= 4,\t \n\tMVS_SOC_PORTS\t\t= 4,\t \n\tMVS_MAX_DEVICES\t= 1024,\t \n};\n\n \nenum peripheral_registers {\n\tSPI_CTL\t\t\t= 0x10,\t \n\tSPI_CMD\t\t\t= 0x14,\t \n\tSPI_DATA\t\t= 0x18,  \n};\n\nenum peripheral_register_bits {\n\tTWSI_RDY\t\t= (1U << 7),\t \n\tTWSI_RD\t\t\t= (1U << 4),\t \n\n\tSPI_ADDR_MASK\t\t= 0x3ffff,\t \n};\n\nenum hw_register_bits {\n\t \n\tINT_EN\t\t\t= (1U << 1),\t \n\tHBA_RST\t\t\t= (1U << 0),\t \n\n\t \n\tINT_XOR\t\t\t= (1U << 4),\t \n\tINT_SAS_SATA\t\t= (1U << 0),\t \n\n\t \t\t\t \n\tSATA_TARGET\t\t= (1U << 16),\t \n\tMODE_AUTO_DET_PORT7 = (1U << 15),\t \n\tMODE_AUTO_DET_PORT6 = (1U << 14),\n\tMODE_AUTO_DET_PORT5 = (1U << 13),\n\tMODE_AUTO_DET_PORT4 = (1U << 12),\n\tMODE_AUTO_DET_PORT3 = (1U << 11),\n\tMODE_AUTO_DET_PORT2 = (1U << 10),\n\tMODE_AUTO_DET_PORT1 = (1U << 9),\n\tMODE_AUTO_DET_PORT0 = (1U << 8),\n\tMODE_AUTO_DET_EN    =\tMODE_AUTO_DET_PORT0 | MODE_AUTO_DET_PORT1 |\n\t\t\t\tMODE_AUTO_DET_PORT2 | MODE_AUTO_DET_PORT3 |\n\t\t\t\tMODE_AUTO_DET_PORT4 | MODE_AUTO_DET_PORT5 |\n\t\t\t\tMODE_AUTO_DET_PORT6 | MODE_AUTO_DET_PORT7,\n\tMODE_SAS_PORT7_MASK = (1U << 7),   \n\tMODE_SAS_PORT6_MASK = (1U << 6),\n\tMODE_SAS_PORT5_MASK = (1U << 5),\n\tMODE_SAS_PORT4_MASK = (1U << 4),\n\tMODE_SAS_PORT3_MASK = (1U << 3),\n\tMODE_SAS_PORT2_MASK = (1U << 2),\n\tMODE_SAS_PORT1_MASK = (1U << 1),\n\tMODE_SAS_PORT0_MASK = (1U << 0),\n\tMODE_SAS_SATA\t=\tMODE_SAS_PORT0_MASK | MODE_SAS_PORT1_MASK |\n\t\t\t\tMODE_SAS_PORT2_MASK | MODE_SAS_PORT3_MASK |\n\t\t\t\tMODE_SAS_PORT4_MASK | MODE_SAS_PORT5_MASK |\n\t\t\t\tMODE_SAS_PORT6_MASK | MODE_SAS_PORT7_MASK,\n\n\t\t\t\t \n\n\t \n\tTX_EN\t\t\t= (1U << 16),\t \n\tTX_RING_SZ_MASK\t\t= 0xfff,\t \n\n\t \n\tRX_EN\t\t\t= (1U << 16),\t \n\tRX_RING_SZ_MASK\t\t= 0xfff,\t \n\n\t \n\tCOAL_EN\t\t\t= (1U << 16),\t \n\n\t \n\tCINT_I2C\t\t= (1U << 31),\t \n\tCINT_SW0\t\t= (1U << 30),\t \n\tCINT_SW1\t\t= (1U << 29),\t \n\tCINT_PRD_BC\t\t= (1U << 28),\t \n\tCINT_DMA_PCIE\t\t= (1U << 27),\t \n\tCINT_MEM\t\t= (1U << 26),\t \n\tCINT_I2C_SLAVE\t\t= (1U << 25),\t \n\tCINT_NON_SPEC_NCQ_ERROR\t= (1U << 25),\t \n\tCINT_SRS\t\t= (1U << 3),\t \n\tCINT_CI_STOP\t\t= (1U << 1),\t \n\tCINT_DONE\t\t= (1U << 0),\t \n\n\t\t\t\t\t\t \n\tCINT_PORT_STOPPED\t= (1U << 16),\t \n\tCINT_PORT\t\t= (1U << 8),\t \n\tCINT_PORT_MASK_OFFSET\t= 8,\n\tCINT_PORT_MASK\t\t= (0xFF << CINT_PORT_MASK_OFFSET),\n\tCINT_PHY_MASK_OFFSET\t= 4,\n\tCINT_PHY_MASK\t\t= (0x0F << CINT_PHY_MASK_OFFSET),\n\n\t \n\tTXQ_CMD_SHIFT\t\t= 29,\n\tTXQ_CMD_SSP\t\t= 1,\t\t \n\tTXQ_CMD_SMP\t\t= 2,\t\t \n\tTXQ_CMD_STP\t\t= 3,\t\t \n\tTXQ_CMD_SSP_FREE_LIST\t= 4,\t\t \n\tTXQ_CMD_SLOT_RESET\t= 7,\t\t \n\tTXQ_MODE_I\t\t= (1U << 28),\t \n\tTXQ_MODE_TARGET \t= 0,\n\tTXQ_MODE_INITIATOR\t= 1,\n\tTXQ_PRIO_HI\t\t= (1U << 27),\t \n\tTXQ_PRI_NORMAL\t\t= 0,\n\tTXQ_PRI_HIGH\t\t= 1,\n\tTXQ_SRS_SHIFT\t\t= 20,\t\t \n\tTXQ_SRS_MASK\t\t= 0x7f,\n\tTXQ_PHY_SHIFT\t\t= 12,\t\t \n\tTXQ_PHY_MASK\t\t= 0xff,\n\tTXQ_SLOT_MASK\t\t= 0xfff,\t \n\n\t \n\tRXQ_GOOD\t\t= (1U << 23),\t \n\tRXQ_SLOT_RESET\t\t= (1U << 21),\t \n\tRXQ_CMD_RX\t\t= (1U << 20),\t \n\tRXQ_ATTN\t\t= (1U << 19),\t \n\tRXQ_RSP\t\t\t= (1U << 18),\t \n\tRXQ_ERR\t\t\t= (1U << 17),\t \n\tRXQ_DONE\t\t= (1U << 16),\t \n\tRXQ_SLOT_MASK\t\t= 0xfff,\t \n\n\t \n\tMCH_PRD_LEN_SHIFT\t= 16,\t\t \n\tMCH_SSP_FR_TYPE_SHIFT\t= 13,\t\t \n\n\t\t\t\t\t\t \n\tMCH_SSP_FR_CMD\t\t= 0x0,\t\t \n\n\t\t\t\t\t\t \n\tMCH_SSP_FR_TASK\t\t= 0x1,\t\t \n\n\t\t\t\t\t\t \n\tMCH_SSP_FR_XFER_RDY\t= 0x4,\t\t \n\tMCH_SSP_FR_RESP\t\t= 0x5,\t\t \n\tMCH_SSP_FR_READ\t\t= 0x6,\t\t \n\tMCH_SSP_FR_READ_RESP\t= 0x7,\t\t \n\n\tMCH_SSP_MODE_PASSTHRU\t= 1,\n\tMCH_SSP_MODE_NORMAL\t= 0,\n\tMCH_PASSTHRU\t\t= (1U << 12),\t \n\tMCH_FBURST\t\t= (1U << 11),\t \n\tMCH_CHK_LEN\t\t= (1U << 10),\t \n\tMCH_RETRY\t\t= (1U << 9),\t \n\tMCH_PROTECTION\t\t= (1U << 8),\t \n\tMCH_RESET\t\t= (1U << 7),\t \n\tMCH_FPDMA\t\t= (1U << 6),\t \n\tMCH_ATAPI\t\t= (1U << 5),\t \n\tMCH_BIST\t\t= (1U << 4),\t \n\tMCH_PMP_MASK\t\t= 0xf,\t\t \n\n\tCCTL_RST\t\t= (1U << 5),\t \n\n\t\t\t\t\t\t \n\tCCTL_ENDIAN_DATA\t= (1U << 3),\t \n\tCCTL_ENDIAN_RSP\t\t= (1U << 2),\t \n\tCCTL_ENDIAN_OPEN\t= (1U << 1),\t \n\tCCTL_ENDIAN_CMD\t\t= (1U << 0),\t \n\n\t \n\tPHY_SSP_RST\t\t= (1U << 3),\t \n\tPHY_BCAST_CHG\t\t= (1U << 2),\t \n\tPHY_RST_HARD\t\t= (1U << 1),\t \n\tPHY_RST\t\t\t= (1U << 0),\t \n\tPHY_READY_MASK\t\t= (1U << 20),\n\n\t \n\tPHYEV_DEC_ERR\t\t= (1U << 24),\t \n\tPHYEV_DCDR_ERR\t\t= (1U << 23),\t \n\tPHYEV_CRC_ERR\t\t= (1U << 22),\t \n\tPHYEV_UNASSOC_FIS\t= (1U << 19),\t \n\tPHYEV_AN\t\t= (1U << 18),\t \n\tPHYEV_BIST_ACT\t\t= (1U << 17),\t \n\tPHYEV_SIG_FIS\t\t= (1U << 16),\t \n\tPHYEV_POOF\t\t= (1U << 12),\t \n\tPHYEV_IU_BIG\t\t= (1U << 11),\t \n\tPHYEV_IU_SMALL\t\t= (1U << 10),\t \n\tPHYEV_UNK_TAG\t\t= (1U << 9),\t \n\tPHYEV_BROAD_CH\t\t= (1U << 8),\t \n\tPHYEV_COMWAKE\t\t= (1U << 7),\t \n\tPHYEV_PORT_SEL\t\t= (1U << 6),\t \n\tPHYEV_HARD_RST\t\t= (1U << 5),\t \n\tPHYEV_ID_TMOUT\t\t= (1U << 4),\t \n\tPHYEV_ID_FAIL\t\t= (1U << 3),\t \n\tPHYEV_ID_DONE\t\t= (1U << 2),\t \n\tPHYEV_HARD_RST_DONE\t= (1U << 1),\t \n\tPHYEV_RDY_CH\t\t= (1U << 0),\t \n\n\t \n\tPCS_EN_SATA_REG_SHIFT\t= (16),\t\t \n\tPCS_EN_PORT_XMT_SHIFT\t= (12),\t\t \n\tPCS_EN_PORT_XMT_SHIFT2\t= (8),\t\t \n\tPCS_SATA_RETRY\t\t= (1U << 8),\t \n\tPCS_RSP_RX_EN\t\t= (1U << 7),\t \n\tPCS_SATA_RETRY_2\t= (1U << 6),\t \n\tPCS_SELF_CLEAR\t\t= (1U << 5),\t \n\tPCS_FIS_RX_EN\t\t= (1U << 4),\t \n\tPCS_CMD_STOP_ERR\t= (1U << 3),\t \n\tPCS_CMD_RST\t\t= (1U << 1),\t \n\tPCS_CMD_EN\t\t= (1U << 0),\t \n\n\t \n\tPORT_DEV_SSP_TRGT\t= (1U << 19),\n\tPORT_DEV_SMP_TRGT\t= (1U << 18),\n\tPORT_DEV_STP_TRGT\t= (1U << 17),\n\tPORT_DEV_SSP_INIT\t= (1U << 11),\n\tPORT_DEV_SMP_INIT\t= (1U << 10),\n\tPORT_DEV_STP_INIT\t= (1U << 9),\n\tPORT_PHY_ID_MASK\t= (0xFFU << 24),\n\tPORT_SSP_TRGT_MASK\t= (0x1U << 19),\n\tPORT_SSP_INIT_MASK\t= (0x1U << 11),\n\tPORT_DEV_TRGT_MASK\t= (0x7U << 17),\n\tPORT_DEV_INIT_MASK\t= (0x7U << 9),\n\tPORT_DEV_TYPE_MASK\t= (0x7U << 0),\n\n\t \n\tPHY_RDY\t\t\t= (1U << 2),\n\tPHY_DW_SYNC\t\t= (1U << 1),\n\tPHY_OOB_DTCTD\t\t= (1U << 0),\n\n\t \n\t \n\tPHY_MODE6_LATECLK\t= (1U << 29),\t \n\tPHY_MODE6_DTL_SPEED\t= (1U << 27),\t \n\tPHY_MODE6_FC_ORDER\t= (1U << 26),\t \n\tPHY_MODE6_MUCNT_EN\t= (1U << 24),\t \n\tPHY_MODE6_SEL_MUCNT_LEN\t= (1U << 22),\t \n\tPHY_MODE6_SELMUPI\t= (1U << 20),\t \n\tPHY_MODE6_SELMUPF\t= (1U << 18),\t \n\tPHY_MODE6_SELMUFF\t= (1U << 16),\t \n\tPHY_MODE6_SELMUFI\t= (1U << 14),\t \n\tPHY_MODE6_FREEZE_LOOP\t= (1U << 12),\t \n\tPHY_MODE6_INT_RXFOFFS\t= (1U << 3),\t \n\tPHY_MODE6_FRC_RXFOFFS\t= (1U << 2),\t \n\tPHY_MODE6_STAU_0D8\t= (1U << 1),\t \n\tPHY_MODE6_RXSAT_DIS\t= (1U << 0),\t \n};\n\n \nenum sas_sata_config_port_regs {\n\tPHYR_IDENTIFY\t\t= 0x00,\t \n\tPHYR_ADDR_LO\t\t= 0x04,\t \n\tPHYR_ADDR_HI\t\t= 0x08,\t \n\tPHYR_ATT_DEV_INFO\t= 0x0C,\t \n\tPHYR_ATT_ADDR_LO\t= 0x10,\t \n\tPHYR_ATT_ADDR_HI\t= 0x14,\t \n\tPHYR_SATA_CTL\t\t= 0x18,\t \n\tPHYR_PHY_STAT\t\t= 0x1C,\t \n\tPHYR_SATA_SIG0\t= 0x20,\t \n\tPHYR_SATA_SIG1\t= 0x24,\t \n\tPHYR_SATA_SIG2\t= 0x28,\t \n\tPHYR_SATA_SIG3\t= 0x2c,\t \n\tPHYR_R_ERR_COUNT\t= 0x30,  \n\tPHYR_CRC_ERR_COUNT\t= 0x34,  \n\tPHYR_WIDE_PORT\t= 0x38,\t \n\tPHYR_CURRENT0\t\t= 0x80,\t \n\tPHYR_CURRENT1\t\t= 0x84,\t \n\tPHYR_CURRENT2\t\t= 0x88,\t \n\tCONFIG_ID_FRAME0       = 0x100,  \n\tCONFIG_ID_FRAME1       = 0x104,  \n\tCONFIG_ID_FRAME2       = 0x108,  \n\tCONFIG_ID_FRAME3       = 0x10c,  \n\tCONFIG_ID_FRAME4       = 0x110,  \n\tCONFIG_ID_FRAME5       = 0x114,  \n\tCONFIG_ID_FRAME6       = 0x118,  \n\tCONFIG_ATT_ID_FRAME0   = 0x11c,  \n\tCONFIG_ATT_ID_FRAME1   = 0x120,  \n\tCONFIG_ATT_ID_FRAME2   = 0x124,  \n\tCONFIG_ATT_ID_FRAME3   = 0x128,  \n\tCONFIG_ATT_ID_FRAME4   = 0x12c,  \n\tCONFIG_ATT_ID_FRAME5   = 0x130,  \n\tCONFIG_ATT_ID_FRAME6   = 0x134,  \n};\n\nenum sas_cmd_port_registers {\n\tCMD_CMRST_OOB_DET\t= 0x100,  \n\tCMD_CMWK_OOB_DET\t= 0x104,  \n\tCMD_CMSAS_OOB_DET\t= 0x108,  \n\tCMD_BRST_OOB_DET\t= 0x10c,  \n\tCMD_OOB_SPACE\t= 0x110,  \n\tCMD_OOB_BURST\t= 0x114,  \n\tCMD_PHY_TIMER\t\t= 0x118,  \n\tCMD_PHY_CONFIG0\t= 0x11c,  \n\tCMD_PHY_CONFIG1\t= 0x120,  \n\tCMD_SAS_CTL0\t\t= 0x124,  \n\tCMD_SAS_CTL1\t\t= 0x128,  \n\tCMD_SAS_CTL2\t\t= 0x12c,  \n\tCMD_SAS_CTL3\t\t= 0x130,  \n\tCMD_ID_TEST\t\t= 0x134,  \n\tCMD_PL_TIMER\t\t= 0x138,  \n\tCMD_WD_TIMER\t\t= 0x13c,  \n\tCMD_PORT_SEL_COUNT\t= 0x140,  \n\tCMD_APP_MEM_CTL\t= 0x144,  \n\tCMD_XOR_MEM_CTL\t= 0x148,  \n\tCMD_DMA_MEM_CTL\t= 0x14c,  \n\tCMD_PORT_MEM_CTL0\t= 0x150,  \n\tCMD_PORT_MEM_CTL1\t= 0x154,  \n\tCMD_SATA_PORT_MEM_CTL0\t= 0x158,  \n\tCMD_SATA_PORT_MEM_CTL1\t= 0x15c,  \n\tCMD_XOR_MEM_BIST_CTL\t= 0x160,  \n\tCMD_XOR_MEM_BIST_STAT\t= 0x164,  \n\tCMD_DMA_MEM_BIST_CTL\t= 0x168,  \n\tCMD_DMA_MEM_BIST_STAT\t= 0x16c,  \n\tCMD_PORT_MEM_BIST_CTL\t= 0x170,  \n\tCMD_PORT_MEM_BIST_STAT0 = 0x174,  \n\tCMD_PORT_MEM_BIST_STAT1 = 0x178,  \n\tCMD_STP_MEM_BIST_CTL\t= 0x17c,  \n\tCMD_STP_MEM_BIST_STAT0\t= 0x180,  \n\tCMD_STP_MEM_BIST_STAT1\t= 0x184,  \n\tCMD_RESET_COUNT\t\t= 0x188,  \n\tCMD_MONTR_DATA_SEL\t= 0x18C,  \n\tCMD_PLL_PHY_CONFIG\t= 0x190,  \n\tCMD_PHY_CTL\t\t= 0x194,  \n\tCMD_PHY_TEST_COUNT0\t= 0x198,  \n\tCMD_PHY_TEST_COUNT1\t= 0x19C,  \n\tCMD_PHY_TEST_COUNT2\t= 0x1A0,  \n\tCMD_APP_ERR_CONFIG\t= 0x1A4,  \n\tCMD_PND_FIFO_CTL0\t= 0x1A8,  \n\tCMD_HOST_CTL\t\t= 0x1AC,  \n\tCMD_HOST_WR_DATA\t= 0x1B0,  \n\tCMD_HOST_RD_DATA\t= 0x1B4,  \n\tCMD_PHY_MODE_21\t\t= 0x1B8,  \n\tCMD_SL_MODE0\t\t= 0x1BC,  \n\tCMD_SL_MODE1\t\t= 0x1C0,  \n\tCMD_PND_FIFO_CTL1\t= 0x1C4,  \n\tCMD_PORT_LAYER_TIMER1\t= 0x1E0,  \n\tCMD_LINK_TIMER\t\t= 0x1E4,  \n};\n\nenum mvs_info_flags {\n\tMVF_PHY_PWR_FIX\t= (1U << 1),\t \n\tMVF_FLAG_SOC\t\t= (1U << 2),\t \n};\n\nenum mvs_event_flags {\n\tPHY_PLUG_EVENT\t\t= (3U),\n\tPHY_PLUG_IN\t\t= (1U << 0),\t \n\tPHY_PLUG_OUT\t\t= (1U << 1),\t \n\tEXP_BRCT_CHG\t\t= (1U << 2),\t \n};\n\nenum mvs_port_type {\n\tPORT_TGT_MASK\t=  (1U << 5),\n\tPORT_INIT_PORT\t=  (1U << 4),\n\tPORT_TGT_PORT\t=  (1U << 3),\n\tPORT_INIT_TGT_PORT = (PORT_INIT_PORT | PORT_TGT_PORT),\n\tPORT_TYPE_SAS\t=  (1U << 1),\n\tPORT_TYPE_SATA\t=  (1U << 0),\n};\n\n \nenum ct_format {\n\t \n\tSSP_F_H\t\t=  0x00,\n\tSSP_F_IU\t=  0x18,\n\tSSP_F_MAX\t=  0x4D,\n\t \n\tSTP_CMD_FIS\t=  0x00,\n\tSTP_ATAPI_CMD\t=  0x40,\n\tSTP_F_MAX\t=  0x10,\n\t \n\tSMP_F_T\t\t=  0x00,\n\tSMP_F_DEP\t=  0x01,\n\tSMP_F_MAX\t=  0x101,\n};\n\nenum status_buffer {\n\tSB_EIR_OFF\t=  0x00,\t \n\tSB_RFB_OFF\t=  0x08,\t \n\tSB_RFB_MAX\t=  0x400,\t \n};\n\nenum error_info_rec {\n\tCMD_ISS_STPD\t= (1U << 31),\t \n\tCMD_PI_ERR\t= (1U << 30),\t \n\tRSP_OVER\t= (1U << 29),\t \n\tRETRY_LIM\t= (1U << 28),\t \n\tUNK_FIS \t= (1U << 27),\t \n\tDMA_TERM\t= (1U << 26),\t \n\tSYNC_ERR\t= (1U << 25),\t \n\tTFILE_ERR\t= (1U << 24),\t \n\tR_ERR\t\t= (1U << 23),\t \n\tRD_OFS\t\t= (1U << 20),\t \n\tXFER_RDY_OFS\t= (1U << 19),\t \n\tUNEXP_XFER_RDY\t= (1U << 18),\t \n\tDATA_OVER_UNDER = (1U << 16),\t \n\tINTERLOCK\t= (1U << 15),\t \n\tNAK\t\t= (1U << 14),\t \n\tACK_NAK_TO\t= (1U << 13),\t \n\tCXN_CLOSED\t= (1U << 12),\t \n\tOPEN_TO \t= (1U << 11),\t \n\tPATH_BLOCKED\t= (1U << 10),\t \n\tNO_DEST \t= (1U << 9),\t \n\tSTP_RES_BSY\t= (1U << 8),\t \n\tBREAK\t\t= (1U << 7),\t \n\tBAD_DEST\t= (1U << 6),\t \n\tBAD_PROTO\t= (1U << 5),\t \n\tBAD_RATE\t= (1U << 4),\t \n\tWRONG_DEST\t= (1U << 3),\t \n\tCREDIT_TO\t= (1U << 2),\t \n\tWDOG_TO \t= (1U << 1),\t \n\tBUF_PAR \t= (1U << 0),\t \n};\n\nenum error_info_rec_2 {\n\tSLOT_BSY_ERR\t= (1U << 31),\t \n\tGRD_CHK_ERR\t= (1U << 14),\t \n\tAPP_CHK_ERR\t= (1U << 13),\t \n\tREF_CHK_ERR\t= (1U << 12),\t \n\tUSR_BLK_NM\t= (1U << 0),\t \n};\n\nenum pci_cfg_register_bits {\n\tPCTL_PWR_OFF\t= (0xFU << 24),\n\tPCTL_COM_ON\t= (0xFU << 20),\n\tPCTL_LINK_RST\t= (0xFU << 16),\n\tPCTL_LINK_OFFS\t= (16),\n\tPCTL_PHY_DSBL\t= (0xFU << 12),\n\tPCTL_PHY_DSBL_OFFS\t= (12),\n\tPRD_REQ_SIZE\t= (0x4000),\n\tPRD_REQ_MASK\t= (0x00007000),\n\tPLS_NEG_LINK_WD\t\t= (0x3FU << 4),\n\tPLS_NEG_LINK_WD_OFFS\t= 4,\n\tPLS_LINK_SPD\t\t= (0x0FU << 0),\n\tPLS_LINK_SPD_OFFS\t= 0,\n};\n\nenum open_frame_protocol {\n\tPROTOCOL_SMP\t= 0x0,\n\tPROTOCOL_SSP\t= 0x1,\n\tPROTOCOL_STP\t= 0x2,\n};\n\n \nenum datapres_field {\n\tNO_DATA\t\t= 0,\n\tRESPONSE_DATA\t= 1,\n\tSENSE_DATA\t= 2,\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}