{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 02:31:43 2017 " "Info: Processing started: Fri Jun 09 02:31:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off relogio -c relogio --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off relogio -c relogio --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "relogio.bdf" "" { Schematic "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogio.bdf" { { 112 64 232 128 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register relogioCount:inst\|seconds\[2\] register relogioCount:inst\|seconds\[2\] 200.68 MHz 4.983 ns Internal " "Info: Clock \"clk\" has Internal fmax of 200.68 MHz between source register \"relogioCount:inst\|seconds\[2\]\" and destination register \"relogioCount:inst\|seconds\[2\]\" (period= 4.983 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.769 ns + Longest register register " "Info: + Longest register to register delay is 4.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns relogioCount:inst\|seconds\[2\] 1 REG LCFF_X14_Y13_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y13_N11; Fanout = 4; REG Node = 'relogioCount:inst\|seconds\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { relogioCount:inst|seconds[2] } "NODE_NAME" } } { "relogioCount.v" "" { Text "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogioCount.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.436 ns) 2.147 ns relogioCount:inst\|Equal1~1 2 COMB LCCOMB_X10_Y4_N16 1 " "Info: 2: + IC(1.711 ns) + CELL(0.436 ns) = 2.147 ns; Loc. = LCCOMB_X10_Y4_N16; Fanout = 1; COMB Node = 'relogioCount:inst\|Equal1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { relogioCount:inst|seconds[2] relogioCount:inst|Equal1~1 } "NODE_NAME" } } { "relogioCount.v" "" { Text "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogioCount.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.669 ns relogioCount:inst\|Equal1~2 3 COMB LCCOMB_X10_Y4_N18 10 " "Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.669 ns; Loc. = LCCOMB_X10_Y4_N18; Fanout = 10; COMB Node = 'relogioCount:inst\|Equal1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { relogioCount:inst|Equal1~1 relogioCount:inst|Equal1~2 } "NODE_NAME" } } { "relogioCount.v" "" { Text "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogioCount.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.510 ns) 4.769 ns relogioCount:inst\|seconds\[2\] 4 REG LCFF_X14_Y13_N11 4 " "Info: 4: + IC(1.590 ns) + CELL(0.510 ns) = 4.769 ns; Loc. = LCFF_X14_Y13_N11; Fanout = 4; REG Node = 'relogioCount:inst\|seconds\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { relogioCount:inst|Equal1~2 relogioCount:inst|seconds[2] } "NODE_NAME" } } { "relogioCount.v" "" { Text "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogioCount.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.217 ns ( 25.52 % ) " "Info: Total cell delay = 1.217 ns ( 25.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.552 ns ( 74.48 % ) " "Info: Total interconnect delay = 3.552 ns ( 74.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.769 ns" { relogioCount:inst|seconds[2] relogioCount:inst|Equal1~1 relogioCount:inst|Equal1~2 relogioCount:inst|seconds[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.769 ns" { relogioCount:inst|seconds[2] {} relogioCount:inst|Equal1~1 {} relogioCount:inst|Equal1~2 {} relogioCount:inst|seconds[2] {} } { 0.000ns 1.711ns 0.251ns 1.590ns } { 0.000ns 0.436ns 0.271ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.363 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "relogio.bdf" "" { Schematic "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogio.bdf" { { 112 64 232 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "relogio.bdf" "" { Schematic "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogio.bdf" { { 112 64 232 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.537 ns) 2.363 ns relogioCount:inst\|seconds\[2\] 3 REG LCFF_X14_Y13_N11 4 " "Info: 3: + IC(0.715 ns) + CELL(0.537 ns) = 2.363 ns; Loc. = LCFF_X14_Y13_N11; Fanout = 4; REG Node = 'relogioCount:inst\|seconds\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { clk~clkctrl relogioCount:inst|seconds[2] } "NODE_NAME" } } { "relogioCount.v" "" { Text "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogioCount.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.58 % ) " "Info: Total cell delay = 1.526 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.837 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.837 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { clk clk~clkctrl relogioCount:inst|seconds[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.363 ns" { clk {} clk~combout {} clk~clkctrl {} relogioCount:inst|seconds[2] {} } { 0.000ns 0.000ns 0.122ns 0.715ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.363 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "relogio.bdf" "" { Schematic "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogio.bdf" { { 112 64 232 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "relogio.bdf" "" { Schematic "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogio.bdf" { { 112 64 232 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.537 ns) 2.363 ns relogioCount:inst\|seconds\[2\] 3 REG LCFF_X14_Y13_N11 4 " "Info: 3: + IC(0.715 ns) + CELL(0.537 ns) = 2.363 ns; Loc. = LCFF_X14_Y13_N11; Fanout = 4; REG Node = 'relogioCount:inst\|seconds\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { clk~clkctrl relogioCount:inst|seconds[2] } "NODE_NAME" } } { "relogioCount.v" "" { Text "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogioCount.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.58 % ) " "Info: Total cell delay = 1.526 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.837 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.837 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { clk clk~clkctrl relogioCount:inst|seconds[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.363 ns" { clk {} clk~combout {} clk~clkctrl {} relogioCount:inst|seconds[2] {} } { 0.000ns 0.000ns 0.122ns 0.715ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { clk clk~clkctrl relogioCount:inst|seconds[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.363 ns" { clk {} clk~combout {} clk~clkctrl {} relogioCount:inst|seconds[2] {} } { 0.000ns 0.000ns 0.122ns 0.715ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.363 ns" { clk {} clk~combout {} clk~clkctrl {} relogioCount:inst|seconds[2] {} } { 0.000ns 0.000ns 0.122ns 0.715ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "relogioCount.v" "" { Text "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogioCount.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "relogioCount.v" "" { Text "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogioCount.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.769 ns" { relogioCount:inst|seconds[2] relogioCount:inst|Equal1~1 relogioCount:inst|Equal1~2 relogioCount:inst|seconds[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.769 ns" { relogioCount:inst|seconds[2] {} relogioCount:inst|Equal1~1 {} relogioCount:inst|Equal1~2 {} relogioCount:inst|seconds[2] {} } { 0.000ns 1.711ns 0.251ns 1.590ns } { 0.000ns 0.436ns 0.271ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { clk clk~clkctrl relogioCount:inst|seconds[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.363 ns" { clk {} clk~combout {} clk~clkctrl {} relogioCount:inst|seconds[2] {} } { 0.000ns 0.000ns 0.122ns 0.715ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.363 ns" { clk {} clk~combout {} clk~clkctrl {} relogioCount:inst|seconds[2] {} } { 0.000ns 0.000ns 0.122ns 0.715ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seconds\[5\] relogioCount:inst\|seconds\[5\] 7.626 ns register " "Info: tco from clock \"clk\" to destination pin \"seconds\[5\]\" through register \"relogioCount:inst\|seconds\[5\]\" is 7.626 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.363 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "relogio.bdf" "" { Schematic "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogio.bdf" { { 112 64 232 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "relogio.bdf" "" { Schematic "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogio.bdf" { { 112 64 232 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.537 ns) 2.363 ns relogioCount:inst\|seconds\[5\] 3 REG LCFF_X14_Y13_N17 4 " "Info: 3: + IC(0.715 ns) + CELL(0.537 ns) = 2.363 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 4; REG Node = 'relogioCount:inst\|seconds\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { clk~clkctrl relogioCount:inst|seconds[5] } "NODE_NAME" } } { "relogioCount.v" "" { Text "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogioCount.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.58 % ) " "Info: Total cell delay = 1.526 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.837 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.837 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { clk clk~clkctrl relogioCount:inst|seconds[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.363 ns" { clk {} clk~combout {} clk~clkctrl {} relogioCount:inst|seconds[5] {} } { 0.000ns 0.000ns 0.122ns 0.715ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "relogioCount.v" "" { Text "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogioCount.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.013 ns + Longest register pin " "Info: + Longest register to pin delay is 5.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns relogioCount:inst\|seconds\[5\] 1 REG LCFF_X14_Y13_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 4; REG Node = 'relogioCount:inst\|seconds\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { relogioCount:inst|seconds[5] } "NODE_NAME" } } { "relogioCount.v" "" { Text "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogioCount.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(2.799 ns) 5.013 ns seconds\[5\] 2 PIN PIN_32 0 " "Info: 2: + IC(2.214 ns) + CELL(2.799 ns) = 5.013 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'seconds\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.013 ns" { relogioCount:inst|seconds[5] seconds[5] } "NODE_NAME" } } { "relogio.bdf" "" { Schematic "C:/Users/kevin/Desktop/Relogio Digital e Cronometro 2/relogio.bdf" { { 128 384 560 144 "seconds\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.799 ns ( 55.83 % ) " "Info: Total cell delay = 2.799 ns ( 55.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 44.17 % ) " "Info: Total interconnect delay = 2.214 ns ( 44.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.013 ns" { relogioCount:inst|seconds[5] seconds[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.013 ns" { relogioCount:inst|seconds[5] {} seconds[5] {} } { 0.000ns 2.214ns } { 0.000ns 2.799ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { clk clk~clkctrl relogioCount:inst|seconds[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.363 ns" { clk {} clk~combout {} clk~clkctrl {} relogioCount:inst|seconds[5] {} } { 0.000ns 0.000ns 0.122ns 0.715ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.013 ns" { relogioCount:inst|seconds[5] seconds[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.013 ns" { relogioCount:inst|seconds[5] {} seconds[5] {} } { 0.000ns 2.214ns } { 0.000ns 2.799ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 02:31:43 2017 " "Info: Processing ended: Fri Jun 09 02:31:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
