#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jul 21 10:18:16 2025
# Process ID: 73547
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/impl_FPMAC_350MHz.runs/impl_1
# Command line: vivado -log top_FPMAC_Test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_FPMAC_Test.tcl -notrace
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/impl_FPMAC_350MHz.runs/impl_1/top_FPMAC_Test.vdi
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/impl_FPMAC_350MHz.runs/impl_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_FPMAC_Test.tcl -notrace
Command: link_design -top top_FPMAC_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2064.016 ; gain = 0.000 ; free physical = 25005 ; free virtual = 36235
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/temp_350MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 2.857143 which will be rounded to 2.857 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/temp_350MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 1.428571 which will be rounded to 1.429 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/temp_350MHz.xdc:3]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/temp_350MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.480 ; gain = 0.000 ; free physical = 24934 ; free virtual = 36164
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2225.480 ; gain = 510.379 ; free physical = 24934 ; free virtual = 36164
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2315.262 ; gain = 89.781 ; free physical = 24931 ; free virtual = 36161

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14b5aabe4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2708.121 ; gain = 392.859 ; free physical = 24590 ; free virtual = 35820

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14b5aabe4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2987.012 ; gain = 0.000 ; free physical = 24349 ; free virtual = 35579
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14b5aabe4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2987.012 ; gain = 0.000 ; free physical = 24349 ; free virtual = 35579
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17eea8077

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2987.012 ; gain = 0.000 ; free physical = 24349 ; free virtual = 35579
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17eea8077

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3019.027 ; gain = 32.016 ; free physical = 24349 ; free virtual = 35579
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17eea8077

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3019.027 ; gain = 32.016 ; free physical = 24349 ; free virtual = 35579
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17eea8077

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3019.027 ; gain = 32.016 ; free physical = 24349 ; free virtual = 35579
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3019.027 ; gain = 0.000 ; free physical = 24349 ; free virtual = 35579
Ending Logic Optimization Task | Checksum: 184d16db1

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3019.027 ; gain = 32.016 ; free physical = 24349 ; free virtual = 35579

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 184d16db1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.027 ; gain = 0.000 ; free physical = 24349 ; free virtual = 35579

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 184d16db1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.027 ; gain = 0.000 ; free physical = 24349 ; free virtual = 35579

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.027 ; gain = 0.000 ; free physical = 24349 ; free virtual = 35579
Ending Netlist Obfuscation Task | Checksum: 184d16db1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.027 ; gain = 0.000 ; free physical = 24349 ; free virtual = 35579
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3019.027 ; gain = 793.547 ; free physical = 24349 ; free virtual = 35579
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3059.047 ; gain = 32.016 ; free physical = 24346 ; free virtual = 35577
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/impl_FPMAC_350MHz.runs/impl_1/top_FPMAC_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
Command: report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/impl_FPMAC_350MHz.runs/impl_1/top_FPMAC_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24324 ; free virtual = 35554
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18000bcab

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24324 ; free virtual = 35554
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24324 ; free virtual = 35554

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 29114e27

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24324 ; free virtual = 35554

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 647a3003

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24324 ; free virtual = 35554

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 647a3003

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24324 ; free virtual = 35554
Phase 1 Placer Initialization | Checksum: 647a3003

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24324 ; free virtual = 35554

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9405533f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24357 ; free virtual = 35587

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 778f0c06

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24357 ; free virtual = 35587

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 778f0c06

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24357 ; free virtual = 35587

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: bf32d236

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24359 ; free virtual = 35589

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 15 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 12, total 15, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 15 nets or LUTs. Breaked 15 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24358 ; free virtual = 35588

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           15  |              0  |                    15  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           15  |              0  |                    15  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 23530f3f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24358 ; free virtual = 35588
Phase 2.4 Global Placement Core | Checksum: 1f6c9520d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24358 ; free virtual = 35588
Phase 2 Global Placement | Checksum: 1f6c9520d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24358 ; free virtual = 35588

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b40e612f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24357 ; free virtual = 35587

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 214206d44

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24356 ; free virtual = 35587

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28a76c6f9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24356 ; free virtual = 35586

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2198a56eb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24356 ; free virtual = 35586

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20481a699

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24359 ; free virtual = 35589

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e90fb565

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24353 ; free virtual = 35583

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 202fcbc50

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24353 ; free virtual = 35583

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1cf989a7e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24353 ; free virtual = 35583

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 24e7255f0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24348 ; free virtual = 35579
Phase 3 Detail Placement | Checksum: 24e7255f0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24348 ; free virtual = 35579

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1076e2db5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.123 | TNS=-840.914 |
Phase 1 Physical Synthesis Initialization | Checksum: 86ca9a93

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24348 ; free virtual = 35578
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1036a43eb

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24348 ; free virtual = 35578
Phase 4.1.1.1 BUFG Insertion | Checksum: 1076e2db5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24348 ; free virtual = 35578

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.923. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 100396ec2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35572

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35572
Phase 4.1 Post Commit Optimization | Checksum: 100396ec2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35572

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 100396ec2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35572

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 100396ec2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35572
Phase 4.3 Placer Reporting | Checksum: 100396ec2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35572

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35572

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35572
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1651132d5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35572
Ending Placer Task | Checksum: e353efdd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35572
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35572
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24338 ; free virtual = 35570
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/impl_FPMAC_350MHz.runs/impl_1/top_FPMAC_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FPMAC_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24317 ; free virtual = 35548
INFO: [runtcl-4] Executing : report_utilization -file top_FPMAC_Test_utilization_placed.rpt -pb top_FPMAC_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FPMAC_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24307 ; free virtual = 35538
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24307 ; free virtual = 35538
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.40s |  WALL: 0.19s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24307 ; free virtual = 35538

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.923 | TNS=-754.050 |
Phase 1 Physical Synthesis Initialization | Checksum: 89d15493

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24307 ; free virtual = 35538
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.923 | TNS=-754.050 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 89d15493

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24307 ; free virtual = 35538

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.923 | TNS=-754.050 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[4].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[10]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.922 | TNS=-753.943 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[23].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[29]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.914 | TNS=-753.853 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level3__0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net DUT/RightShifterComponent/level1[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.908 | TNS=-753.817 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffNotLarge. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/i___0_carry__0_i_1_n_0.  Re-placed instance DUT/i___0_carry__0_i_1
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.889 | TNS=-752.629 |
INFO: [Physopt 32-702] Processed net DUT/i___0_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i___0_carry__0_i_1_n_0. Critical path length was reduced through logic transformation on cell DUT/i___0_carry__0_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.877 | TNS=-751.881 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[25].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[31]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.861 | TNS=-751.908 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net DUT/RightShifterComponent/S[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/plusOp_inferred__6/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net DUT/RightShifterComponent/BisNormal66_out. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level4__1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level4__1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.861 | TNS=-751.908 |
Phase 3 Critical Path Optimization | Checksum: 89d15493

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24307 ; free virtual = 35538

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.861 | TNS=-751.908 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net DUT/RightShifterComponent/S[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/plusOp_inferred__6/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net DUT/RightShifterComponent/BisNormal66_out. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level4__1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level4__1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.861 | TNS=-751.908 |
Phase 4 Critical Path Optimization | Checksum: 89d15493

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24288 ; free virtual = 35519
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24288 ; free virtual = 35519
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.861 | TNS=-751.908 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.062  |          2.142  |            1  |              0  |                     6  |           0  |           2  |  00:00:06  |
|  Total          |          0.062  |          2.142  |            1  |              0  |                     6  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24288 ; free virtual = 35519
Ending Physical Synthesis Task | Checksum: 10a2a11ac

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24288 ; free virtual = 35519
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24291 ; free virtual = 35522
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3145.957 ; gain = 0.000 ; free physical = 24290 ; free virtual = 35522
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/impl_FPMAC_350MHz.runs/impl_1/top_FPMAC_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 626e48ab ConstDB: 0 ShapeSum: 4a869584 RouteDB: 0
Post Restoration Checksum: NetGraph: b958cc84 NumContArr: ce88a20e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 187e16e92

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3190.539 ; gain = 44.582 ; free physical = 24193 ; free virtual = 35425

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 187e16e92

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3222.539 ; gain = 76.582 ; free physical = 24154 ; free virtual = 35386

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 187e16e92

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3222.539 ; gain = 76.582 ; free physical = 24154 ; free virtual = 35386
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: b0e0ac40

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3237.836 ; gain = 91.879 ; free physical = 24130 ; free virtual = 35362
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.805 | TNS=-725.783| WHS=-0.145 | THS=-5.175 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 800
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 800
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 157cff8da

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3246.523 ; gain = 100.566 ; free physical = 24130 ; free virtual = 35362

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 157cff8da

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3246.523 ; gain = 100.566 ; free physical = 24130 ; free virtual = 35362
Phase 3 Initial Routing | Checksum: 18b6a0624

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3246.523 ; gain = 100.566 ; free physical = 24132 ; free virtual = 35363
INFO: [Route 35-580] Design has 49 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                          |
+====================+===================+==============================================+
| sys_clk_pin        | sys_clk_pin       | C_internal_reg[8]_lopt_replica/D             |
| sys_clk_pin        | sys_clk_pin       | C_internal_reg[0]_lopt_replica/D             |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/level1_d1_reg[9]/D  |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/level1_d1_reg[11]/D |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/level1_d1_reg[10]/D |
+--------------------+-------------------+----------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 457
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.442 | TNS=-917.810| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bc96e69d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3246.523 ; gain = 100.566 ; free physical = 24136 ; free virtual = 35367

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.581 | TNS=-912.674| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 184f68c20

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.523 ; gain = 100.566 ; free physical = 24133 ; free virtual = 35364
Phase 4 Rip-up And Reroute | Checksum: 184f68c20

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.523 ; gain = 100.566 ; free physical = 24133 ; free virtual = 35364

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d0a4460d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.523 ; gain = 100.566 ; free physical = 24132 ; free virtual = 35364
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.363 | TNS=-885.887| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: a0a1e070

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 3267.523 ; gain = 121.566 ; free physical = 24129 ; free virtual = 35361

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a0a1e070

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 3267.523 ; gain = 121.566 ; free physical = 24129 ; free virtual = 35361
Phase 5 Delay and Skew Optimization | Checksum: a0a1e070

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 3267.523 ; gain = 121.566 ; free physical = 24129 ; free virtual = 35361

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 126918391

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 3267.523 ; gain = 121.566 ; free physical = 24129 ; free virtual = 35361
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.363 | TNS=-851.613| WHS=0.112  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 126918391

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 3267.523 ; gain = 121.566 ; free physical = 24129 ; free virtual = 35361
Phase 6 Post Hold Fix | Checksum: 126918391

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 3267.523 ; gain = 121.566 ; free physical = 24129 ; free virtual = 35361

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.197241 %
  Global Horizontal Routing Utilization  = 0.212134 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 9b132ad0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3267.523 ; gain = 121.566 ; free physical = 24129 ; free virtual = 35361

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9b132ad0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3267.523 ; gain = 121.566 ; free physical = 24129 ; free virtual = 35361

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c7cd9e3a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3283.531 ; gain = 137.574 ; free physical = 24138 ; free virtual = 35369

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.363 | TNS=-851.613| WHS=0.112  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: c7cd9e3a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3283.531 ; gain = 137.574 ; free physical = 24138 ; free virtual = 35369
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3283.531 ; gain = 137.574 ; free physical = 24177 ; free virtual = 35409

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
180 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 3283.531 ; gain = 137.574 ; free physical = 24177 ; free virtual = 35409
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3283.531 ; gain = 0.000 ; free physical = 24179 ; free virtual = 35412
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/impl_FPMAC_350MHz.runs/impl_1/top_FPMAC_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
Command: report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/impl_FPMAC_350MHz.runs/impl_1/top_FPMAC_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/350MHz/impl_FPMAC_350MHz.runs/impl_1/top_FPMAC_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
Command: report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
192 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FPMAC_Test_route_status.rpt -pb top_FPMAC_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FPMAC_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FPMAC_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FPMAC_Test_bus_skew_routed.rpt -pb top_FPMAC_Test_bus_skew_routed.pb -rpx top_FPMAC_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 10:19:38 2025...
