;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2016/8/30 ¤U¤È 06:34:41
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x0B790000  	2937
0x0008	0x0B490000  	2889
0x000C	0x0B490000  	2889
0x0010	0x0B490000  	2889
0x0014	0x0B490000  	2889
0x0018	0x0B490000  	2889
0x001C	0x0B490000  	2889
0x0020	0x0B490000  	2889
0x0024	0x0B490000  	2889
0x0028	0x0B490000  	2889
0x002C	0x0B490000  	2889
0x0030	0x0B490000  	2889
0x0034	0x0B490000  	2889
0x0038	0x0B490000  	2889
0x003C	0x0B490000  	2889
0x0040	0x0B490000  	2889
0x0044	0x0B490000  	2889
0x0048	0x0B490000  	2889
0x004C	0x0B490000  	2889
0x0050	0x0B490000  	2889
0x0054	0x0B490000  	2889
0x0058	0x0B490000  	2889
0x005C	0x0B490000  	2889
0x0060	0x0B510000  	2897
0x0064	0x0B490000  	2889
0x0068	0x0B490000  	2889
0x006C	0x0B490000  	2889
0x0070	0x0B490000  	2889
0x0074	0x0B490000  	2889
0x0078	0x0B490000  	2889
0x007C	0x0B490000  	2889
0x0080	0x0B490000  	2889
0x0084	0x0B490000  	2889
0x0088	0x0B490000  	2889
0x008C	0x0B490000  	2889
0x0090	0x0B490000  	2889
0x0094	0x0B490000  	2889
0x0098	0x0B490000  	2889
0x009C	0x0B490000  	2889
0x00A0	0x0B490000  	2889
0x00A4	0x0B490000  	2889
0x00A8	0x0B490000  	2889
0x00AC	0x0B490000  	2889
0x00B0	0x0B490000  	2889
0x00B4	0x0B490000  	2889
0x00B8	0x0B490000  	2889
0x00BC	0x0B490000  	2889
0x00C0	0x0B490000  	2889
0x00C4	0x0B490000  	2889
0x00C8	0x0B490000  	2889
0x00CC	0x0B490000  	2889
0x00D0	0x0B490000  	2889
0x00D4	0x0B490000  	2889
0x00D8	0x0B490000  	2889
0x00DC	0x0B490000  	2889
0x00E0	0x0B490000  	2889
0x00E4	0x0B490000  	2889
0x00E8	0x0B490000  	2889
0x00EC	0x0B490000  	2889
0x00F0	0x0B490000  	2889
0x00F4	0x0B490000  	2889
0x00F8	0x0B490000  	2889
0x00FC	0x0B490000  	2889
0x0100	0x0B490000  	2889
0x0104	0x0B490000  	2889
0x0108	0x0B490000  	2889
0x010C	0x0B490000  	2889
0x0110	0x0B490000  	2889
0x0114	0x0B490000  	2889
0x0118	0x0B490000  	2889
0x011C	0x0B490000  	2889
0x0120	0x0B490000  	2889
0x0124	0x0B490000  	2889
0x0128	0x0B490000  	2889
0x012C	0x0B490000  	2889
; end of ____SysVT
_main:
;MAX10030_Exploring.c, 174 :: 		void main() {
0x0B78	0xB081    SUB	SP, SP, #4
0x0B7A	0xF000F831  BL	3040
0x0B7E	0xF000F8E7  BL	3408
0x0B82	0xF7FFFFEF  BL	2916
0x0B86	0xF000F8A3  BL	3280
;MAX10030_Exploring.c, 175 :: 		delay_ms(1000);
0x0B8A	0xF2461753  MOVW	R7, #24915
0x0B8E	0xF2C00751  MOVT	R7, #81
0x0B92	0xBF00    NOP
0x0B94	0xBF00    NOP
L_main20:
0x0B96	0x1E7F    SUBS	R7, R7, #1
0x0B98	0xD1FD    BNE	L_main20
0x0B9A	0xBF00    NOP
0x0B9C	0xBF00    NOP
0x0B9E	0xBF00    NOP
0x0BA0	0xBF00    NOP
;MAX10030_Exploring.c, 176 :: 		Soft_I2C_Init();
0x0BA2	0xF7FFFEE9  BL	_Soft_I2C_Init+0
;MAX10030_Exploring.c, 177 :: 		MAX30100_Init();
0x0BA6	0xF7FFFF2F  BL	_MAX30100_Init+0
;MAX10030_Exploring.c, 179 :: 		while(1){
L_main22:
;MAX10030_Exploring.c, 180 :: 		MAX30100_INTERRUPT_STATUS = MAX30100_Read(0x00);
0x0BAA	0x2000    MOVS	R0, #0
0x0BAC	0xF7FFFE12  BL	_MAX30100_Read+0
0x0BB0	0x490A    LDR	R1, [PC, #40]
0x0BB2	0x7008    STRB	R0, [R1, #0]
;MAX10030_Exploring.c, 181 :: 		if(MAX30100_INTERRUPT_STATUS==0xA0){
0x0BB4	0x28A0    CMP	R0, #160
0x0BB6	0xD102    BNE	L_main24
;MAX10030_Exploring.c, 182 :: 		Run();
0x0BB8	0xF7FFFF94  BL	_Run+0
;MAX10030_Exploring.c, 183 :: 		}else{
0x0BBC	0xE00B    B	L_main25
L_main24:
;MAX10030_Exploring.c, 184 :: 		delay_ms(10);
0x0BBE	0xF24D0753  MOVW	R7, #53331
0x0BC2	0xF2C00700  MOVT	R7, #0
0x0BC6	0xBF00    NOP
0x0BC8	0xBF00    NOP
L_main26:
0x0BCA	0x1E7F    SUBS	R7, R7, #1
0x0BCC	0xD1FD    BNE	L_main26
0x0BCE	0xBF00    NOP
0x0BD0	0xBF00    NOP
0x0BD2	0xBF00    NOP
0x0BD4	0xBF00    NOP
;MAX10030_Exploring.c, 185 :: 		}
L_main25:
;MAX10030_Exploring.c, 186 :: 		}
0x0BD6	0xE7E8    B	L_main22
;MAX10030_Exploring.c, 187 :: 		}
L_end_main:
L__main_end_loop:
0x0BD8	0xE7FE    B	L__main_end_loop
0x0BDA	0xBF00    NOP
0x0BDC	0x00032000  	_MAX30100_INTERRUPT_STATUS+0
; end of _main
_Soft_I2C_Init:
;__Lib_SoftI2C.c, 25 :: 		
0x0978	0xB081    SUB	SP, SP, #4
0x097A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 28 :: 		
0x097E	0xF6404008  MOVW	R0, #lo_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 29 :: 		
0x0982	0xF2C40001  MOVT	R0, #hi_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 31 :: 		
0x0986	0xF7FFFD6B  BL	_GPIO_Clk_Enable+0
;__Lib_SoftI2C.c, 34 :: 		
0x098A	0xF6404008  MOVW	R0, #lo_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 35 :: 		
0x098E	0xF2C40001  MOVT	R0, #hi_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 37 :: 		
0x0992	0xF7FFFD65  BL	_GPIO_Clk_Enable+0
;__Lib_SoftI2C.c, 39 :: 		
0x0996	0x2101    MOVS	R1, #1
0x0998	0xB249    SXTB	R1, R1
0x099A	0x4816    LDR	R0, [PC, #88]
0x099C	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 40 :: 		
0x099E	0x4816    LDR	R0, [PC, #88]
0x09A0	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 45 :: 		
0x09A2	0xF6404008  MOVW	R0, #lo_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 46 :: 		
0x09A6	0xF2C40001  MOVT	R0, #hi_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 47 :: 		
0x09AA	0xF04F0101  MOV	R1, #1
;__Lib_SoftI2C.c, 48 :: 		
0x09AE	0xEA4F11C1  LSL	R1, R1, BitPos(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 50 :: 		
0x09B2	0x4A12    LDR	R2, [PC, #72]
0x09B4	0xB289    UXTH	R1, R1
0x09B6	0xF7FFFD99  BL	_GPIO_Config+0
;__Lib_SoftI2C.c, 54 :: 		
0x09BA	0xF6404008  MOVW	R0, #lo_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 55 :: 		
0x09BE	0xF2C40001  MOVT	R0, #hi_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 56 :: 		
0x09C2	0xF04F0101  MOV	R1, #1
;__Lib_SoftI2C.c, 57 :: 		
0x09C6	0xEA4F1181  LSL	R1, R1, BitPos(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 59 :: 		
0x09CA	0x4A0C    LDR	R2, [PC, #48]
0x09CC	0xB289    UXTH	R1, R1
0x09CE	0xF7FFFD8D  BL	_GPIO_Config+0
;__Lib_SoftI2C.c, 63 :: 		
0x09D2	0x2100    MOVS	R1, #0
0x09D4	0xB249    SXTB	R1, R1
0x09D6	0x480A    LDR	R0, [PC, #40]
0x09D8	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 64 :: 		
L_Soft_I2C_Init0:
0x09DA	0x490A    LDR	R1, [PC, #40]
0x09DC	0x6808    LDR	R0, [R1, #0]
0x09DE	0xB928    CBNZ	R0, L_Soft_I2C_Init1
;__Lib_SoftI2C.c, 65 :: 		
0x09E0	0x4907    LDR	R1, [PC, #28]
0x09E2	0x6808    LDR	R0, [R1, #0]
0x09E4	0x2800    CMP	R0, #0
0x09E6	0xD000    BEQ	L_Soft_I2C_Init2
;__Lib_SoftI2C.c, 66 :: 		
0x09E8	0xE000    B	L_Soft_I2C_Init1
L_Soft_I2C_Init2:
0x09EA	0xE7F6    B	L_Soft_I2C_Init0
L_Soft_I2C_Init1:
;__Lib_SoftI2C.c, 68 :: 		
L_end_Soft_I2C_Init:
0x09EC	0xF8DDE000  LDR	LR, [SP, #0]
0x09F0	0xB001    ADD	SP, SP, #4
0x09F2	0x4770    BX	LR
0x09F4	0x819C4221  	Soft_I2C_Sda_Output+0
0x09F8	0x81984221  	Soft_I2C_Scl_Output+0
0x09FC	0x00240008  	#524324
0x0A00	0x41C02202  	__Lib_SoftI2C___StopWaiting+0
0x0A04	0x81184221  	Soft_I2C_Scl_Input+0
; end of _Soft_I2C_Init
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0460	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0462	0x4919    LDR	R1, [PC, #100]
0x0464	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0468	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x046A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x046C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x046E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0470	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0472	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0474	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0476	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0478	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x047A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x047C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x047E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0480	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0482	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0484	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0486	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x048A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x048C	0x490F    LDR	R1, [PC, #60]
0x048E	0x4288    CMP	R0, R1
0x0490	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0492	0x490F    LDR	R1, [PC, #60]
0x0494	0x4288    CMP	R0, R1
0x0496	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0498	0x490E    LDR	R1, [PC, #56]
0x049A	0x4288    CMP	R0, R1
0x049C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x049E	0x490E    LDR	R1, [PC, #56]
0x04A0	0x4288    CMP	R0, R1
0x04A2	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x04A4	0x490D    LDR	R1, [PC, #52]
0x04A6	0x4288    CMP	R0, R1
0x04A8	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x04AA	0x490D    LDR	R1, [PC, #52]
0x04AC	0x4288    CMP	R0, R1
0x04AE	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x04B0	0x490C    LDR	R1, [PC, #48]
0x04B2	0x4288    CMP	R0, R1
0x04B4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x04B6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x04B8	0x490B    LDR	R1, [PC, #44]
0x04BA	0x6809    LDR	R1, [R1, #0]
0x04BC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x04C0	0x4909    LDR	R1, [PC, #36]
0x04C2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x04C4	0xB001    ADD	SP, SP, #4
0x04C6	0x4770    BX	LR
0x04C8	0xFC00FFFF  	#-1024
0x04CC	0x08004001  	#1073809408
0x04D0	0x0C004001  	#1073810432
0x04D4	0x10004001  	#1073811456
0x04D8	0x14004001  	#1073812480
0x04DC	0x18004001  	#1073813504
0x04E0	0x1C004001  	#1073814528
0x04E4	0x20004001  	#1073815552
0x04E8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x04EC	0xB081    SUB	SP, SP, #4
0x04EE	0xF8CDE000  STR	LR, [SP, #0]
0x04F2	0xB28C    UXTH	R4, R1
0x04F4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x04F6	0x4B77    LDR	R3, [PC, #476]
0x04F8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x04FC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x04FE	0x4618    MOV	R0, R3
0x0500	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0504	0xF1B40FFF  CMP	R4, #255
0x0508	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x050A	0x4B73    LDR	R3, [PC, #460]
0x050C	0x429D    CMP	R5, R3
0x050E	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0510	0xF04F3333  MOV	R3, #858993459
0x0514	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0516	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0518	0x2D42    CMP	R5, #66
0x051A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x051C	0xF04F3344  MOV	R3, #1145324612
0x0520	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0522	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0524	0xF64F73FF  MOVW	R3, #65535
0x0528	0x429C    CMP	R4, R3
0x052A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x052C	0x4B6A    LDR	R3, [PC, #424]
0x052E	0x429D    CMP	R5, R3
0x0530	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0532	0xF04F3333  MOV	R3, #858993459
0x0536	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0538	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x053A	0xF04F3333  MOV	R3, #858993459
0x053E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0540	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0542	0x2D42    CMP	R5, #66
0x0544	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0546	0xF04F3344  MOV	R3, #1145324612
0x054A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x054C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x054E	0xF04F3344  MOV	R3, #1145324612
0x0552	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0554	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0556	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0558	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x055A	0xF0050301  AND	R3, R5, #1
0x055E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0560	0x2100    MOVS	R1, #0
0x0562	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0564	0xF0050302  AND	R3, R5, #2
0x0568	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x056A	0xF40573C0  AND	R3, R5, #384
0x056E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0570	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0572	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0574	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0576	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0578	0xF0050304  AND	R3, R5, #4
0x057C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x057E	0xF0050320  AND	R3, R5, #32
0x0582	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0584	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0586	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0588	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x058A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x058C	0xF0050308  AND	R3, R5, #8
0x0590	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0592	0xF0050320  AND	R3, R5, #32
0x0596	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0598	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x059A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x059C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x059E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x05A0	0x4B4E    LDR	R3, [PC, #312]
0x05A2	0xEA050303  AND	R3, R5, R3, LSL #0
0x05A6	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x05A8	0x2003    MOVS	R0, #3
0x05AA	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x05AC	0xF4057300  AND	R3, R5, #512
0x05B0	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x05B2	0x2002    MOVS	R0, #2
0x05B4	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x05B6	0xF4056380  AND	R3, R5, #1024
0x05BA	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x05BC	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x05BE	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x05C0	0xF005030C  AND	R3, R5, #12
0x05C4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x05C6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x05C8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x05CA	0xF00403FF  AND	R3, R4, #255
0x05CE	0xB29B    UXTH	R3, R3
0x05D0	0x2B00    CMP	R3, #0
0x05D2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x05D4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x05D6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x05D8	0xFA1FF884  UXTH	R8, R4
0x05DC	0x4632    MOV	R2, R6
0x05DE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x05E0	0x2808    CMP	R0, #8
0x05E2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x05E4	0xF04F0301  MOV	R3, #1
0x05E8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x05EC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x05F0	0x42A3    CMP	R3, R4
0x05F2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x05F4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x05F6	0xF04F030F  MOV	R3, #15
0x05FA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x05FC	0x43DB    MVN	R3, R3
0x05FE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0602	0xFA01F305  LSL	R3, R1, R5
0x0606	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x060A	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x060C	0xF4067381  AND	R3, R6, #258
0x0610	0xF5B37F81  CMP	R3, #258
0x0614	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0616	0xF2020414  ADDW	R4, R2, #20
0x061A	0xF04F0301  MOV	R3, #1
0x061E	0x4083    LSLS	R3, R0
0x0620	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0622	0xF0060382  AND	R3, R6, #130
0x0626	0x2B82    CMP	R3, #130
0x0628	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x062A	0xF2020410  ADDW	R4, R2, #16
0x062E	0xF04F0301  MOV	R3, #1
0x0632	0x4083    LSLS	R3, R0
0x0634	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0636	0x462F    MOV	R7, R5
0x0638	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x063A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x063C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x063E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0640	0xFA1FF088  UXTH	R0, R8
0x0644	0x460F    MOV	R7, R1
0x0646	0x4631    MOV	R1, R6
0x0648	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x064A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x064C	0x460F    MOV	R7, R1
0x064E	0x4629    MOV	R1, R5
0x0650	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0652	0xF1B00FFF  CMP	R0, #255
0x0656	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0658	0x1D33    ADDS	R3, R6, #4
0x065A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x065E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0660	0x2A08    CMP	R2, #8
0x0662	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0664	0xF2020408  ADDW	R4, R2, #8
0x0668	0xF04F0301  MOV	R3, #1
0x066C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0670	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0674	0x42A3    CMP	R3, R4
0x0676	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0678	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x067A	0xF04F030F  MOV	R3, #15
0x067E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0680	0x43DB    MVN	R3, R3
0x0682	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0686	0xFA07F305  LSL	R3, R7, R5
0x068A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x068E	0xF4017381  AND	R3, R1, #258
0x0692	0xF5B37F81  CMP	R3, #258
0x0696	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0698	0xF2060514  ADDW	R5, R6, #20
0x069C	0xF2020408  ADDW	R4, R2, #8
0x06A0	0xF04F0301  MOV	R3, #1
0x06A4	0x40A3    LSLS	R3, R4
0x06A6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x06A8	0xF0010382  AND	R3, R1, #130
0x06AC	0x2B82    CMP	R3, #130
0x06AE	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x06B0	0xF2060510  ADDW	R5, R6, #16
0x06B4	0xF2020408  ADDW	R4, R2, #8
0x06B8	0xF04F0301  MOV	R3, #1
0x06BC	0x40A3    LSLS	R3, R4
0x06BE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x06C0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x06C2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x06C4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x06C6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x06C8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x06CC	0xF8DDE000  LDR	LR, [SP, #0]
0x06D0	0xB001    ADD	SP, SP, #4
0x06D2	0x4770    BX	LR
0x06D4	0xFC00FFFF  	#-1024
0x06D8	0x00140008  	#524308
0x06DC	0x08000008  	#526336
; end of _GPIO_Config
_MAX30100_Init:
;MAX10030_Exploring.c, 98 :: 		void MAX30100_Init(){
0x0A08	0xB081    SUB	SP, SP, #4
0x0A0A	0xF8CDE000  STR	LR, [SP, #0]
;MAX10030_Exploring.c, 100 :: 		delay_ms(300);
0x0A0E	0xF64617FE  MOVW	R7, #27134
0x0A12	0xF2C00718  MOVT	R7, #24
0x0A16	0xBF00    NOP
0x0A18	0xBF00    NOP
L_MAX30100_Init9:
0x0A1A	0x1E7F    SUBS	R7, R7, #1
0x0A1C	0xD1FD    BNE	L_MAX30100_Init9
0x0A1E	0xBF00    NOP
0x0A20	0xBF00    NOP
0x0A22	0xBF00    NOP
;MAX10030_Exploring.c, 103 :: 		GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_2);
0x0A24	0xF2400104  MOVW	R1, #4
0x0A28	0x4828    LDR	R0, [PC, #160]
0x0A2A	0xF7FFFF33  BL	_GPIO_Digital_Input+0
;MAX10030_Exploring.c, 105 :: 		RCC_APB2ENR.AFIOEN = 1;              // Enable clock for alternate pin functions
0x0A2E	0x2101    MOVS	R1, #1
0x0A30	0xB249    SXTB	R1, R1
0x0A32	0x4827    LDR	R0, [PC, #156]
0x0A34	0x6001    STR	R1, [R0, #0]
;MAX10030_Exploring.c, 106 :: 		AFIO_EXTICR1 = 0x0100;               // PB2 as External interrupt
0x0A36	0xF2401100  MOVW	R1, #256
0x0A3A	0x4826    LDR	R0, [PC, #152]
0x0A3C	0x6001    STR	R1, [R0, #0]
;MAX10030_Exploring.c, 107 :: 		EXTI_FTSR = 0x00000004;              // Set interrupt on Falling edge
0x0A3E	0x2104    MOVS	R1, #4
0x0A40	0x4825    LDR	R0, [PC, #148]
0x0A42	0x6001    STR	R1, [R0, #0]
;MAX10030_Exploring.c, 109 :: 		EXTI_IMR |= 0x00000004;              // Set mask
0x0A44	0x4825    LDR	R0, [PC, #148]
0x0A46	0x6800    LDR	R0, [R0, #0]
0x0A48	0xF0400104  ORR	R1, R0, #4
0x0A4C	0x4823    LDR	R0, [PC, #140]
0x0A4E	0x6001    STR	R1, [R0, #0]
;MAX10030_Exploring.c, 110 :: 		NVIC_IntEnable(IVT_INT_EXTI2);       // Enable External interrupt
0x0A50	0xF2400018  MOVW	R0, #24
0x0A54	0xF7FFFEE2  BL	_NVIC_IntEnable+0
;MAX10030_Exploring.c, 111 :: 		EnableInterrupts();                  // Enables the processor interrupt.
0x0A58	0xF7FFFED8  BL	_EnableInterrupts+0
;MAX10030_Exploring.c, 114 :: 		MAX30100_Write(0x06, 0x80);
0x0A5C	0x2180    MOVS	R1, #128
0x0A5E	0x2006    MOVS	R0, #6
0x0A60	0xF7FFFF24  BL	_MAX30100_Write+0
;MAX10030_Exploring.c, 115 :: 		delay_ms(300);
0x0A64	0xF64617FE  MOVW	R7, #27134
0x0A68	0xF2C00718  MOVT	R7, #24
0x0A6C	0xBF00    NOP
0x0A6E	0xBF00    NOP
L_MAX30100_Init11:
0x0A70	0x1E7F    SUBS	R7, R7, #1
0x0A72	0xD1FD    BNE	L_MAX30100_Init11
0x0A74	0xBF00    NOP
0x0A76	0xBF00    NOP
0x0A78	0xBF00    NOP
;MAX10030_Exploring.c, 118 :: 		MAX30100_Write(0x06, 0x40);
0x0A7A	0x2140    MOVS	R1, #64
0x0A7C	0x2006    MOVS	R0, #6
0x0A7E	0xF7FFFF15  BL	_MAX30100_Write+0
;MAX10030_Exploring.c, 119 :: 		delay_ms(300);
0x0A82	0xF64617FE  MOVW	R7, #27134
0x0A86	0xF2C00718  MOVT	R7, #24
0x0A8A	0xBF00    NOP
0x0A8C	0xBF00    NOP
L_MAX30100_Init13:
0x0A8E	0x1E7F    SUBS	R7, R7, #1
0x0A90	0xD1FD    BNE	L_MAX30100_Init13
0x0A92	0xBF00    NOP
0x0A94	0xBF00    NOP
0x0A96	0xBF00    NOP
;MAX10030_Exploring.c, 122 :: 		MAX30100_PARTID = MAX30100_Read(0xFF);
0x0A98	0x20FF    MOVS	R0, #255
0x0A9A	0xF7FFFE9B  BL	_MAX30100_Read+0
0x0A9E	0x4910    LDR	R1, [PC, #64]
0x0AA0	0x7008    STRB	R0, [R1, #0]
;MAX10030_Exploring.c, 125 :: 		MAX30100_Write(0x09, 0xFF);
0x0AA2	0x21FF    MOVS	R1, #255
0x0AA4	0x2009    MOVS	R0, #9
0x0AA6	0xF7FFFF01  BL	_MAX30100_Write+0
;MAX10030_Exploring.c, 128 :: 		MAX30100_Write(0x07, (0x03|0x04));
0x0AAA	0x2107    MOVS	R1, #7
0x0AAC	0x2007    MOVS	R0, #7
0x0AAE	0xF7FFFEFD  BL	_MAX30100_Write+0
;MAX10030_Exploring.c, 131 :: 		MAX30100_Write(0x01, (0x80|0x20));
0x0AB2	0x21A0    MOVS	R1, #160
0x0AB4	0x2001    MOVS	R0, #1
0x0AB6	0xF7FFFEF9  BL	_MAX30100_Write+0
;MAX10030_Exploring.c, 134 :: 		MAX30100_Write(0x06, 0x02);
0x0ABA	0x2102    MOVS	R1, #2
0x0ABC	0x2006    MOVS	R0, #6
0x0ABE	0xF7FFFEF5  BL	_MAX30100_Write+0
;MAX10030_Exploring.c, 138 :: 		}
L_end_MAX30100_Init:
0x0AC2	0xF8DDE000  LDR	LR, [SP, #0]
0x0AC6	0xB001    ADD	SP, SP, #4
0x0AC8	0x4770    BX	LR
0x0ACA	0xBF00    NOP
0x0ACC	0x0C004001  	GPIOB_BASE+0
0x0AD0	0x03004242  	RCC_APB2ENR+0
0x0AD4	0x00084001  	AFIO_EXTICR1+0
0x0AD8	0x040C4001  	EXTI_FTSR+0
0x0ADC	0x04004001  	EXTI_IMR+0
0x0AE0	0x00022000  	_MAX30100_PARTID+0
; end of _MAX30100_Init
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0894	0xB081    SUB	SP, SP, #4
0x0896	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x089A	0xF04F0242  MOV	R2, #66
0x089E	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x08A0	0xF7FFFE24  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x08A4	0xF8DDE000  LDR	LR, [SP, #0]
0x08A8	0xB001    ADD	SP, SP, #4
0x08AA	0x4770    BX	LR
; end of _GPIO_Digital_Input
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 155 :: 		
; ivt start address is: 0 (R0)
0x081C	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 167 :: 		
0x081E	0x2804    CMP	R0, #4
0x0820	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 172 :: 		
0x0822	0x4919    LDR	R1, [PC, #100]
0x0824	0x6809    LDR	R1, [R1, #0]
0x0826	0xF4413280  ORR	R2, R1, #65536
0x082A	0x4917    LDR	R1, [PC, #92]
0x082C	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 173 :: 		
0x082E	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_101_102_103.c, 174 :: 		
; ivt start address is: 0 (R0)
0x0830	0x2805    CMP	R0, #5
0x0832	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 179 :: 		
0x0834	0x4914    LDR	R1, [PC, #80]
0x0836	0x6809    LDR	R1, [R1, #0]
0x0838	0xF4413200  ORR	R2, R1, #131072
0x083C	0x4912    LDR	R1, [PC, #72]
0x083E	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 180 :: 		
0x0840	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_101_102_103.c, 181 :: 		
; ivt start address is: 0 (R0)
0x0842	0x2806    CMP	R0, #6
0x0844	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 186 :: 		
0x0846	0x4910    LDR	R1, [PC, #64]
0x0848	0x6809    LDR	R1, [R1, #0]
0x084A	0xF4412280  ORR	R2, R1, #262144
0x084E	0x490E    LDR	R1, [PC, #56]
0x0850	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 187 :: 		
0x0852	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_101_102_103.c, 188 :: 		
; ivt start address is: 0 (R0)
0x0854	0x280F    CMP	R0, #15
0x0856	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 193 :: 		
0x0858	0x490C    LDR	R1, [PC, #48]
0x085A	0x6809    LDR	R1, [R1, #0]
0x085C	0xF0410202  ORR	R2, R1, #2
0x0860	0x490A    LDR	R1, [PC, #40]
0x0862	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 194 :: 		
0x0864	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_101_102_103.c, 195 :: 		
; ivt start address is: 0 (R0)
0x0866	0x2810    CMP	R0, #16
0x0868	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_101_102_103.c, 200 :: 		
0x086A	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x086E	0x0961    LSRS	R1, R4, #5
0x0870	0x008A    LSLS	R2, R1, #2
0x0872	0x4907    LDR	R1, [PC, #28]
0x0874	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 201 :: 		
0x0876	0xF004021F  AND	R2, R4, #31
0x087A	0xF04F0101  MOV	R1, #1
0x087E	0x4091    LSLS	R1, R2
0x0880	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 202 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_101_102_103.c, 203 :: 		
L_end_NVIC_IntEnable:
0x0882	0xB001    ADD	SP, SP, #4
0x0884	0x4770    BX	LR
0x0886	0xBF00    NOP
0x0888	0xED24E000  	NVIC_SHCSR+0
0x088C	0xE010E000  	NVIC_SYSTICKCSR+0
0x0890	0xE100E000  	NVIC_SETENA0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_101_102_103.c, 106 :: 		
0x080C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 109 :: 		
0x080E	0xF3EF8C10  MRS	R12, #16
0x0812	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_101_102_103.c, 110 :: 		
0x0814	0xB662    CPSIE	i
;__Lib_System_101_102_103.c, 112 :: 		
; result end address is: 0 (R0)
;__Lib_System_101_102_103.c, 113 :: 		
L_end_EnableInterrupts:
0x0816	0xB001    ADD	SP, SP, #4
0x0818	0x4770    BX	LR
; end of _EnableInterrupts
_MAX30100_Write:
;MAX10030_Exploring.c, 31 :: 		void MAX30100_Write(char reg, char value)
; value start address is: 4 (R1)
; reg start address is: 0 (R0)
0x08AC	0xB081    SUB	SP, SP, #4
0x08AE	0xF8CDE000  STR	LR, [SP, #0]
0x08B2	0xB2C4    UXTB	R4, R0
0x08B4	0xB2CD    UXTB	R5, R1
; value end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 16 (R4)
; value start address is: 20 (R5)
;MAX10030_Exploring.c, 33 :: 		Soft_I2C_Start();
0x08B6	0xF7FFFC4B  BL	_Soft_I2C_Start+0
;MAX10030_Exploring.c, 34 :: 		Soft_I2C_Write(0xAE);
0x08BA	0x20AE    MOVS	R0, #174
0x08BC	0xF7FFFC70  BL	_Soft_I2C_Write+0
;MAX10030_Exploring.c, 35 :: 		Soft_I2C_Write(reg);
0x08C0	0xB2E0    UXTB	R0, R4
; reg end address is: 16 (R4)
0x08C2	0xF7FFFC6D  BL	_Soft_I2C_Write+0
;MAX10030_Exploring.c, 36 :: 		Soft_I2C_Write(value);
0x08C6	0xB2E8    UXTB	R0, R5
; value end address is: 20 (R5)
0x08C8	0xF7FFFC6A  BL	_Soft_I2C_Write+0
;MAX10030_Exploring.c, 37 :: 		Soft_I2C_Stop();
0x08CC	0xF7FFFD88  BL	_Soft_I2C_Stop+0
;MAX10030_Exploring.c, 39 :: 		}
L_end_MAX30100_Write:
0x08D0	0xF8DDE000  LDR	LR, [SP, #0]
0x08D4	0xB001    ADD	SP, SP, #4
0x08D6	0x4770    BX	LR
; end of _MAX30100_Write
_Soft_I2C_Start:
;__Lib_SoftI2C.c, 129 :: 		
0x0150	0xB081    SUB	SP, SP, #4
0x0152	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 130 :: 		
0x0156	0x2101    MOVS	R1, #1
0x0158	0xB249    SXTB	R1, R1
0x015A	0x480F    LDR	R0, [PC, #60]
0x015C	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 132 :: 		
0x015E	0xF7FFFFE7  BL	_Delay_1us+0
0x0162	0xF7FFFFE5  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 134 :: 		
0x0166	0x2101    MOVS	R1, #1
0x0168	0xB249    SXTB	R1, R1
0x016A	0x480C    LDR	R0, [PC, #48]
0x016C	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 136 :: 		
0x016E	0xF7FFFFDF  BL	_Delay_1us+0
0x0172	0xF7FFFFDD  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 138 :: 		
0x0176	0x2100    MOVS	R1, #0
0x0178	0xB249    SXTB	R1, R1
0x017A	0x4807    LDR	R0, [PC, #28]
0x017C	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 140 :: 		
0x017E	0xF7FFFFD7  BL	_Delay_1us+0
0x0182	0xF7FFFFD5  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 142 :: 		
0x0186	0x2100    MOVS	R1, #0
0x0188	0xB249    SXTB	R1, R1
0x018A	0x4804    LDR	R0, [PC, #16]
0x018C	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 145 :: 		
L_end_Soft_I2C_Start:
0x018E	0xF8DDE000  LDR	LR, [SP, #0]
0x0192	0xB001    ADD	SP, SP, #4
0x0194	0x4770    BX	LR
0x0196	0xBF00    NOP
0x0198	0x819C4221  	Soft_I2C_Sda_Output+0
0x019C	0x81984221  	Soft_I2C_Scl_Output+0
; end of _Soft_I2C_Start
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
0x0130	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0132	0xF2400703  MOVW	R7, #3
0x0136	0xF2C00700  MOVT	R7, #0
0x013A	0xBF00    NOP
0x013C	0xBF00    NOP
L_Delay_1us0:
0x013E	0x1E7F    SUBS	R7, R7, #1
0x0140	0xD1FD    BNE	L_Delay_1us0
0x0142	0xBF00    NOP
0x0144	0xBF00    NOP
0x0146	0xBF00    NOP
0x0148	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x014A	0xB001    ADD	SP, SP, #4
0x014C	0x4770    BX	LR
; end of _Delay_1us
_Soft_I2C_Write:
;__Lib_SoftI2C.c, 173 :: 		
; data_ start address is: 0 (R0)
0x01A0	0xB081    SUB	SP, SP, #4
0x01A2	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__Lib_SoftI2C.c, 174 :: 		
;__Lib_SoftI2C.c, 176 :: 		
; temp start address is: 12 (R3)
0x01A6	0x2380    MOVS	R3, #128
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 178 :: 		
L_Soft_I2C_Write16:
; temp start address is: 12 (R3)
; data_ start address is: 0 (R0)
0x01A8	0x2B00    CMP	R3, #0
0x01AA	0xD034    BEQ	L_Soft_I2C_Write17
;__Lib_SoftI2C.c, 179 :: 		
0x01AC	0xF7FFFFC0  BL	_Delay_1us+0
0x01B0	0xF7FFFFBE  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 180 :: 		
0x01B4	0xF7FFFFBC  BL	_Delay_1us+0
0x01B8	0xF7FFFFBA  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 182 :: 		
0x01BC	0x2200    MOVS	R2, #0
0x01BE	0xB252    SXTB	R2, R2
0x01C0	0x4945    LDR	R1, [PC, #276]
0x01C2	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 184 :: 		
0x01C4	0xF7FFFFB4  BL	_Delay_1us+0
0x01C8	0xF7FFFFB2  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 186 :: 		
0x01CC	0xEA000103  AND	R1, R0, R3, LSL #0
0x01D0	0xB289    UXTH	R1, R1
0x01D2	0xB121    CBZ	R1, L_Soft_I2C_Write18
;__Lib_SoftI2C.c, 187 :: 		
0x01D4	0x2201    MOVS	R2, #1
0x01D6	0xB252    SXTB	R2, R2
0x01D8	0x4940    LDR	R1, [PC, #256]
0x01DA	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 188 :: 		
0x01DC	0xE003    B	L_Soft_I2C_Write19
L_Soft_I2C_Write18:
;__Lib_SoftI2C.c, 190 :: 		
0x01DE	0x2200    MOVS	R2, #0
0x01E0	0xB252    SXTB	R2, R2
0x01E2	0x493E    LDR	R1, [PC, #248]
0x01E4	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 191 :: 		
L_Soft_I2C_Write19:
;__Lib_SoftI2C.c, 193 :: 		
0x01E6	0xF7FFFFA3  BL	_Delay_1us+0
0x01EA	0xF7FFFFA1  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 195 :: 		
0x01EE	0x2201    MOVS	R2, #1
0x01F0	0xB252    SXTB	R2, R2
0x01F2	0x4939    LDR	R1, [PC, #228]
0x01F4	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 197 :: 		
0x01F6	0x2200    MOVS	R2, #0
0x01F8	0xB252    SXTB	R2, R2
0x01FA	0x4939    LDR	R1, [PC, #228]
0x01FC	0x600A    STR	R2, [R1, #0]
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 198 :: 		
L_Soft_I2C_Write20:
; data_ start address is: 0 (R0)
; temp start address is: 12 (R3)
0x01FE	0x4A39    LDR	R2, [PC, #228]
0x0200	0x6811    LDR	R1, [R2, #0]
0x0202	0xB929    CBNZ	R1, L_Soft_I2C_Write21
;__Lib_SoftI2C.c, 199 :: 		
0x0204	0x4A36    LDR	R2, [PC, #216]
0x0206	0x6811    LDR	R1, [R2, #0]
0x0208	0x2900    CMP	R1, #0
0x020A	0xD000    BEQ	L_Soft_I2C_Write22
;__Lib_SoftI2C.c, 200 :: 		
0x020C	0xE000    B	L_Soft_I2C_Write21
L_Soft_I2C_Write22:
0x020E	0xE7F6    B	L_Soft_I2C_Write20
L_Soft_I2C_Write21:
;__Lib_SoftI2C.c, 202 :: 		
0x0210	0x085B    LSRS	R3, R3, #1
0x0212	0xB29B    UXTH	R3, R3
;__Lib_SoftI2C.c, 203 :: 		
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
0x0214	0xE7C8    B	L_Soft_I2C_Write16
L_Soft_I2C_Write17:
;__Lib_SoftI2C.c, 207 :: 		
0x0216	0xF7FFFF8B  BL	_Delay_1us+0
0x021A	0xF7FFFF89  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 209 :: 		
0x021E	0x2200    MOVS	R2, #0
0x0220	0xB252    SXTB	R2, R2
0x0222	0x492D    LDR	R1, [PC, #180]
0x0224	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 211 :: 		
0x0226	0xF7FFFF83  BL	_Delay_1us+0
0x022A	0xF7FFFF81  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 213 :: 		
0x022E	0x2201    MOVS	R2, #1
0x0230	0xB252    SXTB	R2, R2
0x0232	0x492A    LDR	R1, [PC, #168]
0x0234	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 215 :: 		
0x0236	0xF7FFFF7B  BL	_Delay_1us+0
0x023A	0xF7FFFF79  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 216 :: 		
0x023E	0xF7FFFF77  BL	_Delay_1us+0
0x0242	0xF7FFFF75  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 218 :: 		
0x0246	0x2201    MOVS	R2, #1
0x0248	0xB252    SXTB	R2, R2
0x024A	0x4923    LDR	R1, [PC, #140]
0x024C	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 220 :: 		
0x024E	0x2200    MOVS	R2, #0
0x0250	0xB252    SXTB	R2, R2
0x0252	0x4923    LDR	R1, [PC, #140]
0x0254	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 221 :: 		
L_Soft_I2C_Write23:
0x0256	0x4A23    LDR	R2, [PC, #140]
0x0258	0x6811    LDR	R1, [R2, #0]
0x025A	0xB929    CBNZ	R1, L_Soft_I2C_Write24
;__Lib_SoftI2C.c, 222 :: 		
0x025C	0x4A20    LDR	R2, [PC, #128]
0x025E	0x6811    LDR	R1, [R2, #0]
0x0260	0x2900    CMP	R1, #0
0x0262	0xD000    BEQ	L_Soft_I2C_Write25
;__Lib_SoftI2C.c, 223 :: 		
0x0264	0xE000    B	L_Soft_I2C_Write24
L_Soft_I2C_Write25:
0x0266	0xE7F6    B	L_Soft_I2C_Write23
L_Soft_I2C_Write24:
;__Lib_SoftI2C.c, 225 :: 		
; result start address is: 0 (R0)
0x0268	0x2000    MOVS	R0, #0
;__Lib_SoftI2C.c, 227 :: 		
0x026A	0xF7FFFF61  BL	_Delay_1us+0
0x026E	0xF7FFFF5F  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 229 :: 		
0x0272	0x4A1D    LDR	R2, [PC, #116]
0x0274	0x6811    LDR	R1, [R2, #0]
0x0276	0xB119    CBZ	R1, L__Soft_I2C_Write28
;__Lib_SoftI2C.c, 230 :: 		
0x0278	0xF0400001  ORR	R0, R0, #1
0x027C	0xB280    UXTH	R0, R0
; result end address is: 0 (R0)
0x027E	0xE7FF    B	L_Soft_I2C_Write26
L__Soft_I2C_Write28:
;__Lib_SoftI2C.c, 229 :: 		
;__Lib_SoftI2C.c, 230 :: 		
L_Soft_I2C_Write26:
;__Lib_SoftI2C.c, 232 :: 		
; result start address is: 0 (R0)
0x0280	0xF7FFFF56  BL	_Delay_1us+0
0x0284	0xF7FFFF54  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 233 :: 		
0x0288	0xF7FFFF52  BL	_Delay_1us+0
0x028C	0xF7FFFF50  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 234 :: 		
0x0290	0xF7FFFF4E  BL	_Delay_1us+0
0x0294	0xF7FFFF4C  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 235 :: 		
0x0298	0xF7FFFF4A  BL	_Delay_1us+0
0x029C	0xF7FFFF48  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 236 :: 		
0x02A0	0xF7FFFF46  BL	_Delay_1us+0
0x02A4	0xF7FFFF44  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 237 :: 		
0x02A8	0xF7FFFF42  BL	_Delay_1us+0
0x02AC	0xF7FFFF40  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 238 :: 		
0x02B0	0xF7FFFF3E  BL	_Delay_1us+0
0x02B4	0xF7FFFF3C  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 239 :: 		
0x02B8	0xF7FFFF3A  BL	_Delay_1us+0
0x02BC	0xF7FFFF38  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 242 :: 		
0x02C0	0x2200    MOVS	R2, #0
0x02C2	0xB252    SXTB	R2, R2
0x02C4	0x4904    LDR	R1, [PC, #16]
0x02C6	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 243 :: 		
0x02C8	0x4904    LDR	R1, [PC, #16]
0x02CA	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 245 :: 		
0x02CC	0xB2C0    UXTB	R0, R0
; result end address is: 0 (R0)
;__Lib_SoftI2C.c, 246 :: 		
L_end_Soft_I2C_Write:
0x02CE	0xF8DDE000  LDR	LR, [SP, #0]
0x02D2	0xB001    ADD	SP, SP, #4
0x02D4	0x4770    BX	LR
0x02D6	0xBF00    NOP
0x02D8	0x81984221  	Soft_I2C_Scl_Output+0
0x02DC	0x819C4221  	Soft_I2C_Sda_Output+0
0x02E0	0x41C02202  	__Lib_SoftI2C___StopWaiting+0
0x02E4	0x81184221  	Soft_I2C_Scl_Input+0
0x02E8	0x811C4221  	Soft_I2C_Sda_Input+0
; end of _Soft_I2C_Write
_Soft_I2C_Stop:
;__Lib_SoftI2C.c, 148 :: 		
0x03E0	0xB081    SUB	SP, SP, #4
0x03E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 150 :: 		
0x03E6	0x2100    MOVS	R1, #0
0x03E8	0xB249    SXTB	R1, R1
0x03EA	0x4819    LDR	R0, [PC, #100]
0x03EC	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 152 :: 		
0x03EE	0xF7FFFE9F  BL	_Delay_1us+0
0x03F2	0xF7FFFE9D  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 154 :: 		
0x03F6	0x2101    MOVS	R1, #1
0x03F8	0xB249    SXTB	R1, R1
0x03FA	0x4816    LDR	R0, [PC, #88]
0x03FC	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 156 :: 		
0x03FE	0x2100    MOVS	R1, #0
0x0400	0xB249    SXTB	R1, R1
0x0402	0x4815    LDR	R0, [PC, #84]
0x0404	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 157 :: 		
L_Soft_I2C_Stop13:
0x0406	0x4915    LDR	R1, [PC, #84]
0x0408	0x6808    LDR	R0, [R1, #0]
0x040A	0xB928    CBNZ	R0, L_Soft_I2C_Stop14
;__Lib_SoftI2C.c, 158 :: 		
0x040C	0x4912    LDR	R1, [PC, #72]
0x040E	0x6808    LDR	R0, [R1, #0]
0x0410	0x2800    CMP	R0, #0
0x0412	0xD000    BEQ	L_Soft_I2C_Stop15
;__Lib_SoftI2C.c, 159 :: 		
0x0414	0xE000    B	L_Soft_I2C_Stop14
L_Soft_I2C_Stop15:
0x0416	0xE7F6    B	L_Soft_I2C_Stop13
L_Soft_I2C_Stop14:
;__Lib_SoftI2C.c, 161 :: 		
0x0418	0xF7FFFE8A  BL	_Delay_1us+0
0x041C	0xF7FFFE88  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 162 :: 		
0x0420	0xF7FFFE86  BL	_Delay_1us+0
0x0424	0xF7FFFE84  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 163 :: 		
0x0428	0xF7FFFE82  BL	_Delay_1us+0
0x042C	0xF7FFFE80  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 164 :: 		
0x0430	0xF7FFFE7E  BL	_Delay_1us+0
0x0434	0xF7FFFE7C  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 166 :: 		
0x0438	0x2101    MOVS	R1, #1
0x043A	0xB249    SXTB	R1, R1
0x043C	0x4804    LDR	R0, [PC, #16]
0x043E	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 168 :: 		
0x0440	0xF7FFFE76  BL	_Delay_1us+0
0x0444	0xF7FFFE74  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 169 :: 		
L_end_Soft_I2C_Stop:
0x0448	0xF8DDE000  LDR	LR, [SP, #0]
0x044C	0xB001    ADD	SP, SP, #4
0x044E	0x4770    BX	LR
0x0450	0x819C4221  	Soft_I2C_Sda_Output+0
0x0454	0x81984221  	Soft_I2C_Scl_Output+0
0x0458	0x41C02202  	__Lib_SoftI2C___StopWaiting+0
0x045C	0x81184221  	Soft_I2C_Scl_Input+0
; end of _Soft_I2C_Stop
_MAX30100_Read:
;MAX10030_Exploring.c, 15 :: 		char MAX30100_Read(char reg)
; reg start address is: 0 (R0)
0x07D4	0xB081    SUB	SP, SP, #4
0x07D6	0xF8CDE000  STR	LR, [SP, #0]
0x07DA	0xB2C4    UXTB	R4, R0
; reg end address is: 0 (R0)
; reg start address is: 16 (R4)
;MAX10030_Exploring.c, 17 :: 		char take = 0;
;MAX10030_Exploring.c, 19 :: 		Soft_I2C_Start();
0x07DC	0xF7FFFCB8  BL	_Soft_I2C_Start+0
;MAX10030_Exploring.c, 20 :: 		Soft_I2C_Write(0xAE);
0x07E0	0x20AE    MOVS	R0, #174
0x07E2	0xF7FFFCDD  BL	_Soft_I2C_Write+0
;MAX10030_Exploring.c, 21 :: 		Soft_I2C_Write(reg);
0x07E6	0xB2E0    UXTB	R0, R4
; reg end address is: 16 (R4)
0x07E8	0xF7FFFCDA  BL	_Soft_I2C_Write+0
;MAX10030_Exploring.c, 22 :: 		Soft_I2C_Start();
0x07EC	0xF7FFFCB0  BL	_Soft_I2C_Start+0
;MAX10030_Exploring.c, 23 :: 		Soft_I2C_Write(0xAF);
0x07F0	0x20AF    MOVS	R0, #175
0x07F2	0xF7FFFCD5  BL	_Soft_I2C_Write+0
;MAX10030_Exploring.c, 24 :: 		take = Soft_I2C_Read(0);
0x07F6	0x2000    MOVS	R0, #0
0x07F8	0xF7FFFD78  BL	_Soft_I2C_Read+0
; take start address is: 8 (R2)
0x07FC	0xB2C2    UXTB	R2, R0
;MAX10030_Exploring.c, 25 :: 		Soft_I2C_Stop();
0x07FE	0xF7FFFDEF  BL	_Soft_I2C_Stop+0
;MAX10030_Exploring.c, 27 :: 		return take;
0x0802	0xB2D0    UXTB	R0, R2
; take end address is: 8 (R2)
;MAX10030_Exploring.c, 29 :: 		}
L_end_MAX30100_Read:
0x0804	0xF8DDE000  LDR	LR, [SP, #0]
0x0808	0xB001    ADD	SP, SP, #4
0x080A	0x4770    BX	LR
; end of _MAX30100_Read
_Soft_I2C_Read:
;__Lib_SoftI2C.c, 71 :: 		
; ack start address is: 0 (R0)
0x02EC	0xB081    SUB	SP, SP, #4
0x02EE	0xF8CDE000  STR	LR, [SP, #0]
; ack end address is: 0 (R0)
; ack start address is: 0 (R0)
;__Lib_SoftI2C.c, 72 :: 		
; result start address is: 16 (R4)
0x02F2	0xF2400400  MOVW	R4, #0
; temp start address is: 12 (R3)
0x02F6	0xF2400380  MOVW	R3, #128
; ack end address is: 0 (R0)
; result end address is: 16 (R4)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 74 :: 		
L_Soft_I2C_Read3:
; temp start address is: 12 (R3)
; result start address is: 16 (R4)
; ack start address is: 0 (R0)
0x02FA	0x2B00    CMP	R3, #0
0x02FC	0xD02D    BEQ	L_Soft_I2C_Read4
;__Lib_SoftI2C.c, 75 :: 		
0x02FE	0xF7FFFF17  BL	_Delay_1us+0
0x0302	0xF7FFFF15  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 77 :: 		
0x0306	0x2201    MOVS	R2, #1
0x0308	0xB252    SXTB	R2, R2
0x030A	0x4930    LDR	R1, [PC, #192]
0x030C	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 79 :: 		
0x030E	0xF7FFFF0F  BL	_Delay_1us+0
0x0312	0xF7FFFF0D  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 81 :: 		
0x0316	0x2201    MOVS	R2, #1
0x0318	0xB252    SXTB	R2, R2
0x031A	0x492D    LDR	R1, [PC, #180]
0x031C	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 83 :: 		
0x031E	0x2200    MOVS	R2, #0
0x0320	0xB252    SXTB	R2, R2
0x0322	0x492C    LDR	R1, [PC, #176]
0x0324	0x600A    STR	R2, [R1, #0]
; ack end address is: 0 (R0)
; result end address is: 16 (R4)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 84 :: 		
L_Soft_I2C_Read5:
; ack start address is: 0 (R0)
; result start address is: 16 (R4)
; temp start address is: 12 (R3)
0x0326	0x4A2C    LDR	R2, [PC, #176]
0x0328	0x6811    LDR	R1, [R2, #0]
0x032A	0xB929    CBNZ	R1, L_Soft_I2C_Read6
;__Lib_SoftI2C.c, 85 :: 		
0x032C	0x4A29    LDR	R2, [PC, #164]
0x032E	0x6811    LDR	R1, [R2, #0]
0x0330	0x2900    CMP	R1, #0
0x0332	0xD000    BEQ	L_Soft_I2C_Read7
;__Lib_SoftI2C.c, 86 :: 		
0x0334	0xE000    B	L_Soft_I2C_Read6
L_Soft_I2C_Read7:
0x0336	0xE7F6    B	L_Soft_I2C_Read5
L_Soft_I2C_Read6:
;__Lib_SoftI2C.c, 88 :: 		
0x0338	0x4A28    LDR	R2, [PC, #160]
0x033A	0x6811    LDR	R1, [R2, #0]
0x033C	0xB111    CBZ	R1, L__Soft_I2C_Read27
;__Lib_SoftI2C.c, 89 :: 		
0x033E	0x431C    ORRS	R4, R3
0x0340	0xB2A4    UXTH	R4, R4
; result end address is: 16 (R4)
0x0342	0xE7FF    B	L_Soft_I2C_Read8
L__Soft_I2C_Read27:
;__Lib_SoftI2C.c, 88 :: 		
;__Lib_SoftI2C.c, 89 :: 		
L_Soft_I2C_Read8:
;__Lib_SoftI2C.c, 91 :: 		
; result start address is: 16 (R4)
0x0344	0xF7FFFEF4  BL	_Delay_1us+0
0x0348	0xF7FFFEF2  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 93 :: 		
0x034C	0x2200    MOVS	R2, #0
0x034E	0xB252    SXTB	R2, R2
0x0350	0x491F    LDR	R1, [PC, #124]
0x0352	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 95 :: 		
0x0354	0x085B    LSRS	R3, R3, #1
0x0356	0xB29B    UXTH	R3, R3
;__Lib_SoftI2C.c, 96 :: 		
; temp end address is: 12 (R3)
0x0358	0xE7CF    B	L_Soft_I2C_Read3
L_Soft_I2C_Read4:
;__Lib_SoftI2C.c, 98 :: 		
0x035A	0x2201    MOVS	R2, #1
0x035C	0xB252    SXTB	R2, R2
0x035E	0x491B    LDR	R1, [PC, #108]
0x0360	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 100 :: 		
0x0362	0xF7FFFEE5  BL	_Delay_1us+0
0x0366	0xF7FFFEE3  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 102 :: 		
0x036A	0xB118    CBZ	R0, L_Soft_I2C_Read9
; ack end address is: 0 (R0)
;__Lib_SoftI2C.c, 103 :: 		
0x036C	0x2200    MOVS	R2, #0
0x036E	0xB252    SXTB	R2, R2
0x0370	0x4916    LDR	R1, [PC, #88]
0x0372	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 104 :: 		
L_Soft_I2C_Read9:
;__Lib_SoftI2C.c, 106 :: 		
0x0374	0xF7FFFEDC  BL	_Delay_1us+0
0x0378	0xF7FFFEDA  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 108 :: 		
0x037C	0x2201    MOVS	R2, #1
0x037E	0xB252    SXTB	R2, R2
0x0380	0x4913    LDR	R1, [PC, #76]
0x0382	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 110 :: 		
0x0384	0x2200    MOVS	R2, #0
0x0386	0xB252    SXTB	R2, R2
0x0388	0x4912    LDR	R1, [PC, #72]
0x038A	0x600A    STR	R2, [R1, #0]
; result end address is: 16 (R4)
0x038C	0xB2A0    UXTH	R0, R4
;__Lib_SoftI2C.c, 111 :: 		
L_Soft_I2C_Read10:
; result start address is: 0 (R0)
0x038E	0x4A12    LDR	R2, [PC, #72]
0x0390	0x6811    LDR	R1, [R2, #0]
0x0392	0xB929    CBNZ	R1, L_Soft_I2C_Read11
;__Lib_SoftI2C.c, 112 :: 		
0x0394	0x4A0F    LDR	R2, [PC, #60]
0x0396	0x6811    LDR	R1, [R2, #0]
0x0398	0x2900    CMP	R1, #0
0x039A	0xD000    BEQ	L_Soft_I2C_Read12
;__Lib_SoftI2C.c, 113 :: 		
0x039C	0xE000    B	L_Soft_I2C_Read11
L_Soft_I2C_Read12:
0x039E	0xE7F6    B	L_Soft_I2C_Read10
L_Soft_I2C_Read11:
;__Lib_SoftI2C.c, 115 :: 		
0x03A0	0xF7FFFEC6  BL	_Delay_1us+0
0x03A4	0xF7FFFEC4  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 118 :: 		
0x03A8	0x2200    MOVS	R2, #0
0x03AA	0xB252    SXTB	R2, R2
0x03AC	0x4908    LDR	R1, [PC, #32]
0x03AE	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 120 :: 		
0x03B0	0xF7FFFEBE  BL	_Delay_1us+0
0x03B4	0xF7FFFEBC  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 122 :: 		
0x03B8	0x2200    MOVS	R2, #0
0x03BA	0xB252    SXTB	R2, R2
0x03BC	0x4903    LDR	R1, [PC, #12]
0x03BE	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 124 :: 		
0x03C0	0xB2C0    UXTB	R0, R0
; result end address is: 0 (R0)
;__Lib_SoftI2C.c, 125 :: 		
L_end_Soft_I2C_Read:
0x03C2	0xF8DDE000  LDR	LR, [SP, #0]
0x03C6	0xB001    ADD	SP, SP, #4
0x03C8	0x4770    BX	LR
0x03CA	0xBF00    NOP
0x03CC	0x819C4221  	Soft_I2C_Sda_Output+0
0x03D0	0x81984221  	Soft_I2C_Scl_Output+0
0x03D4	0x41C02202  	__Lib_SoftI2C___StopWaiting+0
0x03D8	0x81184221  	Soft_I2C_Scl_Input+0
0x03DC	0x811C4221  	Soft_I2C_Sda_Input+0
; end of _Soft_I2C_Read
_Run:
;MAX10030_Exploring.c, 85 :: 		void Run() {
0x0AE4	0xB081    SUB	SP, SP, #4
0x0AE6	0xF8CDE000  STR	LR, [SP, #0]
;MAX10030_Exploring.c, 87 :: 		if(times<=71){
0x0AEA	0x4814    LDR	R0, [PC, #80]
0x0AEC	0xF9B00000  LDRSH	R0, [R0, #0]
0x0AF0	0x2847    CMP	R0, #71
0x0AF2	0xDC13    BGT	L_Run5
;MAX10030_Exploring.c, 88 :: 		MAX30100_FIFO_Read(SPO2_Table+16*times, HR_Table+16*times, 16);
0x0AF4	0x4811    LDR	R0, [PC, #68]
0x0AF6	0xF9B00000  LDRSH	R0, [R0, #0]
0x0AFA	0x0100    LSLS	R0, R0, #4
0x0AFC	0xB200    SXTH	R0, R0
0x0AFE	0x0042    LSLS	R2, R0, #1
0x0B00	0x480F    LDR	R0, [PC, #60]
0x0B02	0x1881    ADDS	R1, R0, R2
0x0B04	0x480F    LDR	R0, [PC, #60]
0x0B06	0x1880    ADDS	R0, R0, R2
0x0B08	0x2210    MOVS	R2, #16
0x0B0A	0xB212    SXTH	R2, R2
0x0B0C	0xF7FFFDE8  BL	_MAX30100_FIFO_Read+0
;MAX10030_Exploring.c, 89 :: 		times++;
0x0B10	0x490A    LDR	R1, [PC, #40]
0x0B12	0xF9B10000  LDRSH	R0, [R1, #0]
0x0B16	0x1C40    ADDS	R0, R0, #1
0x0B18	0x8008    STRH	R0, [R1, #0]
;MAX10030_Exploring.c, 90 :: 		}else{
0x0B1A	0xE00B    B	L_Run6
L_Run5:
;MAX10030_Exploring.c, 91 :: 		delay_ms(10);
0x0B1C	0xF24D0753  MOVW	R7, #53331
0x0B20	0xF2C00700  MOVT	R7, #0
0x0B24	0xBF00    NOP
0x0B26	0xBF00    NOP
L_Run7:
0x0B28	0x1E7F    SUBS	R7, R7, #1
0x0B2A	0xD1FD    BNE	L_Run7
0x0B2C	0xBF00    NOP
0x0B2E	0xBF00    NOP
0x0B30	0xBF00    NOP
0x0B32	0xBF00    NOP
;MAX10030_Exploring.c, 92 :: 		}
L_Run6:
;MAX10030_Exploring.c, 94 :: 		}
L_end_Run:
0x0B34	0xF8DDE000  LDR	LR, [SP, #0]
0x0B38	0xB001    ADD	SP, SP, #4
0x0B3A	0x4770    BX	LR
0x0B3C	0x00002000  	_times+0
0x0B40	0x09042000  	_HR_Table+0
0x0B44	0x00042000  	_SPO2_Table+0
; end of _Run
_MAX30100_FIFO_Read:
;MAX10030_Exploring.c, 42 :: 		void MAX30100_FIFO_Read(int* SPO2, int* HR, int count)
; count start address is: 8 (R2)
; HR start address is: 4 (R1)
; SPO2 start address is: 0 (R0)
0x06E0	0xB081    SUB	SP, SP, #4
0x06E2	0xF8CDE000  STR	LR, [SP, #0]
0x06E6	0x4605    MOV	R5, R0
0x06E8	0x460E    MOV	R6, R1
0x06EA	0xFA0FF882  SXTH	R8, R2
; count end address is: 8 (R2)
; HR end address is: 4 (R1)
; SPO2 end address is: 0 (R0)
; SPO2 start address is: 20 (R5)
; HR start address is: 24 (R6)
; count start address is: 32 (R8)
;MAX10030_Exploring.c, 45 :: 		Soft_I2C_Start();
0x06EE	0xF7FFFD2F  BL	_Soft_I2C_Start+0
;MAX10030_Exploring.c, 46 :: 		Soft_I2C_Write(0xAE);
0x06F2	0x20AE    MOVS	R0, #174
0x06F4	0xF7FFFD54  BL	_Soft_I2C_Write+0
;MAX10030_Exploring.c, 47 :: 		Soft_I2C_Write(0x05); //the FIFO Data register
0x06F8	0x2005    MOVS	R0, #5
0x06FA	0xF7FFFD51  BL	_Soft_I2C_Write+0
;MAX10030_Exploring.c, 48 :: 		Soft_I2C_Start();
0x06FE	0xF7FFFD27  BL	_Soft_I2C_Start+0
;MAX10030_Exploring.c, 49 :: 		Soft_I2C_Write(0xAF);
0x0702	0x20AF    MOVS	R0, #175
0x0704	0xF7FFFD4C  BL	_Soft_I2C_Write+0
;MAX10030_Exploring.c, 50 :: 		for(i=0 ; i<count; i++){
0x0708	0x2400    MOVS	R4, #0
0x070A	0xB224    SXTH	R4, R4
0x070C	0x4B2C    LDR	R3, [PC, #176]
0x070E	0x801C    STRH	R4, [R3, #0]
; SPO2 end address is: 20 (R5)
; HR end address is: 24 (R6)
; count end address is: 32 (R8)
0x0710	0x46AA    MOV	R10, R5
0x0712	0x46B1    MOV	R9, R6
L_MAX30100_FIFO_Read0:
; SPO2 start address is: 40 (R10)
; HR start address is: 36 (R9)
; count start address is: 32 (R8)
; HR start address is: 36 (R9)
; HR end address is: 36 (R9)
; SPO2 start address is: 40 (R10)
; SPO2 end address is: 40 (R10)
0x0714	0x4B2A    LDR	R3, [PC, #168]
0x0716	0xF9B33000  LDRSH	R3, [R3, #0]
0x071A	0x4543    CMP	R3, R8
0x071C	0xDA49    BGE	L_MAX30100_FIFO_Read1
; HR end address is: 36 (R9)
; SPO2 end address is: 40 (R10)
;MAX10030_Exploring.c, 51 :: 		ir_15_8 = Soft_I2C_Read(1);
; SPO2 start address is: 40 (R10)
; HR start address is: 36 (R9)
0x071E	0x2001    MOVS	R0, #1
0x0720	0xF7FFFDE4  BL	_Soft_I2C_Read+0
0x0724	0x4B27    LDR	R3, [PC, #156]
0x0726	0x8018    STRH	R0, [R3, #0]
;MAX10030_Exploring.c, 52 :: 		ir_7_0 = Soft_I2C_Read(1);
0x0728	0x2001    MOVS	R0, #1
0x072A	0xF7FFFDDF  BL	_Soft_I2C_Read+0
0x072E	0x4B26    LDR	R3, [PC, #152]
0x0730	0x8018    STRH	R0, [R3, #0]
;MAX10030_Exploring.c, 53 :: 		red_15_8 = Soft_I2C_Read(1);
0x0732	0x2001    MOVS	R0, #1
0x0734	0xF7FFFDDA  BL	_Soft_I2C_Read+0
0x0738	0x4B24    LDR	R3, [PC, #144]
0x073A	0x8018    STRH	R0, [R3, #0]
;MAX10030_Exploring.c, 54 :: 		if(i!=count-1){
0x073C	0xF1A80401  SUB	R4, R8, #1
0x0740	0xB224    SXTH	R4, R4
0x0742	0x4B1F    LDR	R3, [PC, #124]
0x0744	0xF9B33000  LDRSH	R3, [R3, #0]
0x0748	0x42A3    CMP	R3, R4
0x074A	0xD005    BEQ	L_MAX30100_FIFO_Read3
;MAX10030_Exploring.c, 55 :: 		red_7_0 = Soft_I2C_Read(1);
0x074C	0x2001    MOVS	R0, #1
0x074E	0xF7FFFDCD  BL	_Soft_I2C_Read+0
0x0752	0x4B1F    LDR	R3, [PC, #124]
0x0754	0x8018    STRH	R0, [R3, #0]
;MAX10030_Exploring.c, 56 :: 		}else{
0x0756	0xE004    B	L_MAX30100_FIFO_Read4
L_MAX30100_FIFO_Read3:
;MAX10030_Exploring.c, 57 :: 		red_7_0 = Soft_I2C_Read(0);   //last byte should be NACK
0x0758	0x2000    MOVS	R0, #0
0x075A	0xF7FFFDC7  BL	_Soft_I2C_Read+0
0x075E	0x4B1C    LDR	R3, [PC, #112]
0x0760	0x8018    STRH	R0, [R3, #0]
;MAX10030_Exploring.c, 58 :: 		}
L_MAX30100_FIFO_Read4:
;MAX10030_Exploring.c, 60 :: 		*(SPO2+i) = ir_15_8<<8 | ir_7_0;
0x0762	0x4E17    LDR	R6, [PC, #92]
0x0764	0xF9B63000  LDRSH	R3, [R6, #0]
0x0768	0x005B    LSLS	R3, R3, #1
0x076A	0xEB0A0503  ADD	R5, R10, R3, LSL #0
0x076E	0x4B15    LDR	R3, [PC, #84]
0x0770	0xF9B33000  LDRSH	R3, [R3, #0]
0x0774	0x021C    LSLS	R4, R3, #8
0x0776	0xB224    SXTH	R4, R4
0x0778	0x4B13    LDR	R3, [PC, #76]
0x077A	0xF9B33000  LDRSH	R3, [R3, #0]
0x077E	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0782	0x802B    STRH	R3, [R5, #0]
;MAX10030_Exploring.c, 61 :: 		*(HR+i) = red_15_8<<8 | red_7_0;
0x0784	0x4633    MOV	R3, R6
0x0786	0xF9B33000  LDRSH	R3, [R3, #0]
0x078A	0x005B    LSLS	R3, R3, #1
0x078C	0xEB090503  ADD	R5, R9, R3, LSL #0
0x0790	0x4B0E    LDR	R3, [PC, #56]
0x0792	0xF9B33000  LDRSH	R3, [R3, #0]
0x0796	0x021C    LSLS	R4, R3, #8
0x0798	0xB224    SXTH	R4, R4
0x079A	0x4B0D    LDR	R3, [PC, #52]
0x079C	0xF9B33000  LDRSH	R3, [R3, #0]
0x07A0	0xEA440303  ORR	R3, R4, R3, LSL #0
0x07A4	0x802B    STRH	R3, [R5, #0]
;MAX10030_Exploring.c, 50 :: 		for(i=0 ; i<count; i++){
0x07A6	0x4633    MOV	R3, R6
0x07A8	0xF9B33000  LDRSH	R3, [R3, #0]
0x07AC	0x1C5B    ADDS	R3, R3, #1
0x07AE	0x8033    STRH	R3, [R6, #0]
;MAX10030_Exploring.c, 62 :: 		}
; count end address is: 32 (R8)
; HR end address is: 36 (R9)
; SPO2 end address is: 40 (R10)
0x07B0	0xE7B0    B	L_MAX30100_FIFO_Read0
L_MAX30100_FIFO_Read1:
;MAX10030_Exploring.c, 63 :: 		Soft_I2C_Stop();
0x07B2	0xF7FFFE15  BL	_Soft_I2C_Stop+0
;MAX10030_Exploring.c, 65 :: 		}
L_end_MAX30100_FIFO_Read:
0x07B6	0xF8DDE000  LDR	LR, [SP, #0]
0x07BA	0xB001    ADD	SP, SP, #4
0x07BC	0x4770    BX	LR
0x07BE	0xBF00    NOP
0x07C0	0x12042000  	_i+0
0x07C4	0x12062000  	_ir_15_8+0
0x07C8	0x12082000  	_ir_7_0+0
0x07CC	0x120A2000  	_red_15_8+0
0x07D0	0x120C2000  	_red_7_0+0
; end of _MAX30100_FIFO_Read
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x08D8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x08DA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x08DE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x08E2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x08E6	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x08E8	0xB001    ADD	SP, SP, #4
0x08EA	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x093C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x093E	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x0942	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0946	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x094A	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x094C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x0950	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x0952	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x0954	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x0956	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x095A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x095E	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x0960	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x0964	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x0966	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x0968	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x096C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x0970	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x0972	0xB001    ADD	SP, SP, #4
0x0974	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x0BE0	0xB082    SUB	SP, SP, #8
0x0BE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0BE6	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0BE8	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BEA	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x0BEC	0xF64B3080  MOVW	R0, #48000
0x0BF0	0x4281    CMP	R1, R0
0x0BF2	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x0BF4	0x4832    LDR	R0, [PC, #200]
0x0BF6	0x6800    LDR	R0, [R0, #0]
0x0BF8	0xF0400102  ORR	R1, R0, #2
0x0BFC	0x4830    LDR	R0, [PC, #192]
0x0BFE	0x6001    STR	R1, [R0, #0]
0x0C00	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C02	0xF64550C0  MOVW	R0, #24000
0x0C06	0x4281    CMP	R1, R0
0x0C08	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x0C0A	0x482D    LDR	R0, [PC, #180]
0x0C0C	0x6800    LDR	R0, [R0, #0]
0x0C0E	0xF0400101  ORR	R1, R0, #1
0x0C12	0x482B    LDR	R0, [PC, #172]
0x0C14	0x6001    STR	R1, [R0, #0]
0x0C16	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x0C18	0x4829    LDR	R0, [PC, #164]
0x0C1A	0x6801    LDR	R1, [R0, #0]
0x0C1C	0xF06F0007  MVN	R0, #7
0x0C20	0x4001    ANDS	R1, R0
0x0C22	0x4827    LDR	R0, [PC, #156]
0x0C24	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x0C26	0xF7FFFE61  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x0C2A	0x4826    LDR	R0, [PC, #152]
0x0C2C	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x0C2E	0x4826    LDR	R0, [PC, #152]
0x0C30	0xEA020100  AND	R1, R2, R0, LSL #0
0x0C34	0x4825    LDR	R0, [PC, #148]
0x0C36	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x0C38	0xF0020001  AND	R0, R2, #1
0x0C3C	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0C3E	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0C40	0x4822    LDR	R0, [PC, #136]
0x0C42	0x6800    LDR	R0, [R0, #0]
0x0C44	0xF0000002  AND	R0, R0, #2
0x0C48	0x2800    CMP	R0, #0
0x0C4A	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x0C4C	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0C4E	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x0C50	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0C52	0xF4023080  AND	R0, R2, #65536
0x0C56	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0C58	0x481C    LDR	R0, [PC, #112]
0x0C5A	0x6800    LDR	R0, [R0, #0]
0x0C5C	0xF4003000  AND	R0, R0, #131072
0x0C60	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x0C62	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x0C64	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0C66	0x460A    MOV	R2, R1
0x0C68	0x9901    LDR	R1, [SP, #4]
0x0C6A	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x0C6C	0x9101    STR	R1, [SP, #4]
0x0C6E	0x4611    MOV	R1, R2
0x0C70	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0C72	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0C76	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x0C78	0x4814    LDR	R0, [PC, #80]
0x0C7A	0x6800    LDR	R0, [R0, #0]
0x0C7C	0xF0407180  ORR	R1, R0, #16777216
0x0C80	0x4812    LDR	R0, [PC, #72]
0x0C82	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0C84	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x0C86	0x4811    LDR	R0, [PC, #68]
0x0C88	0x6800    LDR	R0, [R0, #0]
0x0C8A	0xF0007000  AND	R0, R0, #33554432
0x0C8E	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x0C90	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x0C92	0x460A    MOV	R2, R1
0x0C94	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x0C96	0x480B    LDR	R0, [PC, #44]
0x0C98	0x6800    LDR	R0, [R0, #0]
0x0C9A	0xF000010C  AND	R1, R0, #12
0x0C9E	0x0090    LSLS	R0, R2, #2
0x0CA0	0xF000000C  AND	R0, R0, #12
0x0CA4	0x4281    CMP	R1, R0
0x0CA6	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0CA8	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x0CAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0CAE	0xB002    ADD	SP, SP, #8
0x0CB0	0x4770    BX	LR
0x0CB2	0xBF00    NOP
0x0CB4	0x00810100  	#16777345
0x0CB8	0x00020008  	#524290
0x0CBC	0x3E800000  	#16000
0x0CC0	0x20004002  	FLASH_ACR+0
0x0CC4	0x10044002  	RCC_CFGR+0
0x0CC8	0xFFFF000F  	#1048575
0x0CCC	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x08EC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x08EE	0x480F    LDR	R0, [PC, #60]
0x08F0	0x6800    LDR	R0, [R0, #0]
0x08F2	0xF0400101  ORR	R1, R0, #1
0x08F6	0x480D    LDR	R0, [PC, #52]
0x08F8	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x08FA	0x490D    LDR	R1, [PC, #52]
0x08FC	0x480D    LDR	R0, [PC, #52]
0x08FE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x0900	0x480A    LDR	R0, [PC, #40]
0x0902	0x6801    LDR	R1, [R0, #0]
0x0904	0x480C    LDR	R0, [PC, #48]
0x0906	0x4001    ANDS	R1, R0
0x0908	0x4808    LDR	R0, [PC, #32]
0x090A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x090C	0x4807    LDR	R0, [PC, #28]
0x090E	0x6801    LDR	R1, [R0, #0]
0x0910	0xF46F2080  MVN	R0, #262144
0x0914	0x4001    ANDS	R1, R0
0x0916	0x4805    LDR	R0, [PC, #20]
0x0918	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x091A	0x4806    LDR	R0, [PC, #24]
0x091C	0x6801    LDR	R1, [R0, #0]
0x091E	0xF46F00FE  MVN	R0, #8323072
0x0922	0x4001    ANDS	R1, R0
0x0924	0x4803    LDR	R0, [PC, #12]
0x0926	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x0928	0xB001    ADD	SP, SP, #4
0x092A	0x4770    BX	LR
0x092C	0x10004002  	RCC_CR+0
0x0930	0x0000F8FF  	#-117506048
0x0934	0x10044002  	RCC_CFGR+0
0x0938	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x0B64	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x0B66	0x4902    LDR	R1, [PC, #8]
0x0B68	0x4802    LDR	R0, [PC, #8]
0x0B6A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x0B6C	0xB001    ADD	SP, SP, #4
0x0B6E	0x4770    BX	LR
0x0B70	0x3E800000  	#16000
0x0B74	0x12102000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x0B48	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x0B4A	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x0B4C	0xB001    ADD	SP, SP, #4
0x0B4E	0x4770    BX	LR
; end of ___GenExcept
0x0CD0	0xB500    PUSH	(R14)
0x0CD2	0xF8DFB014  LDR	R11, [PC, #20]
0x0CD6	0xF8DFA014  LDR	R10, [PC, #20]
0x0CDA	0xF8DFC014  LDR	R12, [PC, #20]
0x0CDE	0xF7FFFDFB  BL	2264
0x0CE2	0xBD00    POP	(R15)
0x0CE4	0x4770    BX	LR
0x0CE6	0xBF00    NOP
0x0CE8	0x00002000  	#536870912
0x0CEC	0x00022000  	#536870914
0x0CF0	0x014E0000  	#334
0x0D50	0xB500    PUSH	(R14)
0x0D52	0xF8DFB010  LDR	R11, [PC, #16]
0x0D56	0xF8DFA010  LDR	R10, [PC, #16]
0x0D5A	0xF7FFFDEF  BL	2364
0x0D5E	0xBD00    POP	(R15)
0x0D60	0x4770    BX	LR
0x0D62	0xBF00    NOP
0x0D64	0x00002000  	#536870912
0x0D68	0x12142000  	#536875540
_INTERRUPT:
;MAX10030_Exploring.c, 70 :: 		void INTERRUPT() iv IVT_INT_EXTI2 ics ICS_AUTO {
0x0B50	0xB081    SUB	SP, SP, #4
;MAX10030_Exploring.c, 71 :: 		EXTI_PR.B2 = 1;                     // clear flag
0x0B52	0x2101    MOVS	R1, #1
0x0B54	0xB249    SXTB	R1, R1
0x0B56	0x4802    LDR	R0, [PC, #8]
0x0B58	0x6001    STR	R1, [R0, #0]
;MAX10030_Exploring.c, 83 :: 		}
L_end_INTERRUPT:
0x0B5A	0xB001    ADD	SP, SP, #4
0x0B5C	0x4770    BX	LR
0x0B5E	0xBF00    NOP
0x0B60	0x82884220  	EXTI_PR+0
; end of _INTERRUPT
;MAX10030_Exploring.c,0 :: ?ICS_times [2]
0x014E	0x0000 ;?ICS_times+0
; end of ?ICS_times
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130      [30]    _Delay_1us
0x0150      [80]    _Soft_I2C_Start
0x01A0     [332]    _Soft_I2C_Write
0x02EC     [244]    _Soft_I2C_Read
0x03E0     [128]    _Soft_I2C_Stop
0x0460     [140]    _GPIO_Clk_Enable
0x04EC     [500]    _GPIO_Config
0x06E0     [244]    _MAX30100_FIFO_Read
0x07D4      [56]    _MAX30100_Read
0x080C      [14]    _EnableInterrupts
0x081C     [120]    _NVIC_IntEnable
0x0894      [24]    _GPIO_Digital_Input
0x08AC      [44]    _MAX30100_Write
0x08D8      [20]    ___CC2DW
0x08EC      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x093C      [58]    ___FillZeros
0x0978     [144]    _Soft_I2C_Init
0x0A08     [220]    _MAX30100_Init
0x0AE4     [100]    _Run
0x0B48       [8]    ___GenExcept
0x0B50      [20]    _INTERRUPT
0x0B64      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0B78     [104]    _main
0x0BE0     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    _times
0x20000002       [1]    _MAX30100_PARTID
0x20000003       [1]    _MAX30100_INTERRUPT_STATUS
0x20000004    [2304]    _SPO2_Table
0x20000904    [2304]    _HR_Table
0x20001204       [2]    _i
0x20001206       [2]    _ir_15_8
0x20001208       [2]    _ir_7_0
0x2000120A       [2]    _red_15_8
0x2000120C       [2]    _red_7_0
0x2000120E       [0]    __Lib_SoftI2C___StopWaiting
0x20001210       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x014E       [2]    ?ICS_times
