
*** Running vivado
    with args -log GapJunctionIP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source GapJunctionIP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source GapJunctionIP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2018/Vivado/2018.3/data/ip'.
Command: synth_design -top GapJunctionIP -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18564 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1390.445 ; gain = 49.906 ; free physical = 2357 ; free virtual = 10984
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'floating_point_v7_1_7' is not compiled in library floating_point_v7_1_7 [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_dadd_6_full_dsp_64.vhd:57]
WARNING: [Synth 8-1090] 'floating_point_v7_1_7' is not compiled in library floating_point_v7_1_7 [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_dmul_7_max_dsp_64.vhd:57]
WARNING: [Synth 8-1090] 'floating_point_v7_1_7' is not compiled in library floating_point_v7_1_7 [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd:57]
WARNING: [Synth 8-1090] 'floating_point_v7_1_7' is not compiled in library floating_point_v7_1_7 [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fexp_11_full_dsp_32.vhd:57]
WARNING: [Synth 8-1090] 'floating_point_v7_1_7' is not compiled in library floating_point_v7_1_7 [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fmul_2_max_dsp_32.vhd:57]
WARNING: [Synth 8-1090] 'floating_point_v7_1_7' is not compiled in library floating_point_v7_1_7 [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd:57]
WARNING: [Synth 8-1090] 'floating_point_v7_1_7' is not compiled in library floating_point_v7_1_7 [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd:57]
WARNING: [Synth 8-1090] 'floating_point_v7_1_7' is not compiled in library floating_point_v7_1_7 [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP.v:12]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP.v:86]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_AXILiteS_s_axi' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_SIZE_DATA_0 bound to: 6'b010000 
	Parameter ADDR_SIZE_CTRL bound to: 6'b010100 
	Parameter ADDR_FIRSTROW_DATA_0 bound to: 6'b011000 
	Parameter ADDR_FIRSTROW_CTRL bound to: 6'b011100 
	Parameter ADDR_LASTROW_DATA_0 bound to: 6'b100000 
	Parameter ADDR_LASTROW_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_AXILiteS_s_axi.v:210]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_AXILiteS_s_axi' (1#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'execute' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/execute.v:10]
INFO: [Synth 8-6157] synthesizing module 'execute_entry195' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/execute_entry195.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/execute_entry195.v:109]
INFO: [Synth 8-6155] done synthesizing module 'execute_entry195' (2#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/execute_entry195.v:10]
INFO: [Synth 8-6157] synthesizing module 'execute_Block_codeRe' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/execute_Block_codeRe.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/execute_Block_codeRe.v:45]
INFO: [Synth 8-6155] done synthesizing module 'execute_Block_codeRe' (3#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/execute_Block_codeRe.v:10]
INFO: [Synth 8-6157] synthesizing module 'blockControl' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/blockControl.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/blockControl.v:130]
INFO: [Synth 8-6157] synthesizing module 'getConductances' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/getConductances.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/getConductances.v:70]
INFO: [Synth 8-6155] done synthesizing module 'getConductances' (4#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/getConductances.v:10]
INFO: [Synth 8-6157] synthesizing module 'getVoltages' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/getVoltages.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/getVoltages.v:67]
INFO: [Synth 8-6155] done synthesizing module 'getVoltages' (5#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/getVoltages.v:10]
INFO: [Synth 8-6155] done synthesizing module 'blockControl' (6#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/blockControl.v:10]
INFO: [Synth 8-6157] synthesizing module 'V_read' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read.v:10]
INFO: [Synth 8-6157] synthesizing module 'V_read_voltagesBackup' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read_voltagesBackup.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10000 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'V_read_voltagesBackup_memcore' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read_voltagesBackup_memcore.v:61]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10000 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'V_read_voltagesBackup_memcore_ram' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read_voltagesBackup_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read_voltagesBackup_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'V_read_voltagesBackup_memcore_ram' (7#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read_voltagesBackup_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'V_read_voltagesBackup_memcore' (8#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read_voltagesBackup_memcore.v:61]
INFO: [Synth 8-6155] done synthesizing module 'V_read_voltagesBackup' (9#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read_voltagesBackup.v:11]
INFO: [Synth 8-6157] synthesizing module 'V_read_entry190203' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read_entry190203.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read_entry190203.v:129]
INFO: [Synth 8-6155] done synthesizing module 'V_read_entry190203' (10#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read_entry190203.v:10]
INFO: [Synth 8-6157] synthesizing module 'readVoltages' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/readVoltages.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/readVoltages.v:93]
INFO: [Synth 8-6155] done synthesizing module 'readVoltages' (11#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/readVoltages.v:10]
INFO: [Synth 8-6157] synthesizing module 'indexGeneration' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/indexGeneration.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/indexGeneration.v:106]
INFO: [Synth 8-6155] done synthesizing module 'indexGeneration' (12#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/indexGeneration.v:10]
INFO: [Synth 8-6157] synthesizing module 'writeV2calc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/writeV2calc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state15 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/writeV2calc.v:161]
INFO: [Synth 8-6155] done synthesizing module 'writeV2calc' (13#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/writeV2calc.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d2_A' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d2_A_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d2_A_shiftReg' (14#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d2_A' (15#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d3_A' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d3_A_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d3_A_shiftReg' (16#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d3_A' (17#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (18#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (19#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d1024_A' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d1024_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d1024_A' (20#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d1024_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_indexGeneration_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_indexGeneration_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_indexGeneration_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_indexGeneration_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_indexGeneration_U0_shiftReg' (21#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_indexGeneration_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_indexGeneration_U0' (22#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_indexGeneration_U0.v:45]
WARNING: [Synth 8-6014] Unused sequential element V_read_entry190203_U0_ap_ready_count_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read.v:777]
WARNING: [Synth 8-6014] Unused sequential element readVoltages_U0_ap_ready_count_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read.v:785]
INFO: [Synth 8-6155] done synthesizing module 'V_read' (23#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/V_read.v:10]
INFO: [Synth 8-6157] synthesizing module 'calc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/calc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state42 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/calc.v:153]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fsub_6_full_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fsub_6_full_dsp_32' (24#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1' (25#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fmul_2_max_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fmul_2_max_dsp_32' (26#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1' (27#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fexp_11_full_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fexp_11_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 11 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fexp_11_full_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fexp_11_full_dsp_32' (28#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fexp_11_full_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1' (29#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_mul_27ns_29ns_56_3_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 27 - type: integer 
	Parameter din1_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0' (30#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_mul_27ns_29ns_56_3_1' (31#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:34]
INFO: [Synth 8-6155] done synthesizing module 'calc' (32#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/calc.v:10]
INFO: [Synth 8-6157] synthesizing module 'acc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/acc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state38 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/acc.v:214]
INFO: [Synth 8-6157] synthesizing module 'readCalcData' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/readCalcData.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/readCalcData.v:122]
INFO: [Synth 8-6155] done synthesizing module 'readCalcData' (33#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/readCalcData.v:10]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fadd_6_full_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fadd_6_full_dsp_32' (34#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1' (35#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_mul_27ns_27ns_54_7_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:42]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 27 - type: integer 
	Parameter din1_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1' (36#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_mul_27ns_27ns_54_7_1' (37#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:42]
INFO: [Synth 8-6155] done synthesizing module 'acc' (38#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/acc.v:10]
INFO: [Synth 8-6157] synthesizing module 'I_calc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/I_calc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state22 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state23 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state24 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/I_calc.v:118]
INFO: [Synth 8-6157] synthesizing module 'I_calc_F_temp_data' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/I_calc_F_temp_data.v:59]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I_calc_F_temp_data_ram' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/I_calc_F_temp_data.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/I_calc_F_temp_data.v:26]
INFO: [Synth 8-6155] done synthesizing module 'I_calc_F_temp_data_ram' (39#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/I_calc_F_temp_data.v:9]
INFO: [Synth 8-6155] done synthesizing module 'I_calc_F_temp_data' (40#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/I_calc_F_temp_data.v:59]
INFO: [Synth 8-6157] synthesizing module 'getTotalCurrent' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/getTotalCurrent.v:10]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 22'b1000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/getTotalCurrent.v:82]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_fptrunc_64ns_32_2_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fptrunc_64ns_32_2_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fptrunc_0_no_dsp_64' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fptrunc_0_no_dsp_64' (41#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_fptrunc_64ns_32_2_1' (42#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fptrunc_64ns_32_2_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_fpext_32ns_64_1_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fpext_32ns_64_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fpext_0_no_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fpext_0_no_dsp_32' (43#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_fpext_32ns_64_1_1' (44#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fpext_32ns_64_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_dadd_6_full_dsp_64' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_dadd_6_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_dadd_6_full_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_dadd_6_full_dsp_64' (45#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_dadd_6_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1' (46#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_dmul_7_max_dsp_64' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_dmul_7_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'floating_point_v7_1_7' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_dmul_7_max_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_dmul_7_max_dsp_64' (47#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/ip/GapJunctionIP_ap_dmul_7_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1' (48#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'getTotalCurrent' (49#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/getTotalCurrent.v:10]
INFO: [Synth 8-6155] done synthesizing module 'I_calc' (50#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/I_calc.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d3_A_x' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d3_A_x.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d3_A_x_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d3_A_x.v:11]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d3_A_x_shiftReg' (51#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d3_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d3_A_x' (52#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d3_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d2_A_x' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d2_A_x.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d2_A_x_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d2_A_x.v:11]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d2_A_x_shiftReg' (53#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d2_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d2_A_x' (54#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d2_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_x' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w32_d2_A_x.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_x_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w32_d2_A_x.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_x_shiftReg' (55#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w32_d2_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_x' (56#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w32_d2_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d128_A' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w32_d128_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d128_A' (57#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w32_d128_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d128_A' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w1_d128_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d128_A_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w1_d128_A.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d128_A_shiftReg' (58#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w1_d128_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d128_A' (59#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w1_d128_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_execute_Block_codeRe_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_execute_Block_codeRe_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_execute_Block_codeRe_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_execute_Block_codeRe_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_execute_Block_codeRe_U0_shiftReg' (60#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_execute_Block_codeRe_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_execute_Block_codeRe_U0' (61#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_execute_Block_codeRe_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_acc_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_acc_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_acc_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_acc_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_acc_U0_shiftReg' (62#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_acc_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_acc_U0' (63#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_acc_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_calc_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_calc_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_calc_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_calc_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_calc_U0_shiftReg' (64#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_calc_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_calc_U0' (65#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_calc_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_I_calc_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_I_calc_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_I_calc_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_I_calc_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_I_calc_U0_shiftReg' (66#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_I_calc_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_I_calc_U0' (67#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/start_for_I_calc_U0.v:45]
WARNING: [Synth 8-6014] Unused sequential element blockControl_U0_ap_ready_count_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/execute.v:1443]
WARNING: [Synth 8-6014] Unused sequential element execute_entry195_U0_ap_ready_count_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/execute.v:1451]
INFO: [Synth 8-6155] done synthesizing module 'execute' (68#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/execute.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP.v:711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP.v:717]
INFO: [Synth 8-6155] done synthesizing module 'GapJunctionIP' (69#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP.v:12]
WARNING: [Synth 8-3331] design GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1 has unconnected port reset
WARNING: [Synth 8-3331] design GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1 has unconnected port reset
WARNING: [Synth 8-3331] design GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1 has unconnected port reset
WARNING: [Synth 8-3331] design GapJunctionIP_fptrunc_64ns_32_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design I_calc_F_temp_data has unconnected port reset
WARNING: [Synth 8-3331] design GapJunctionIP_mul_27ns_27ns_54_7_1 has unconnected port reset
WARNING: [Synth 8-3331] design GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1 has unconnected port reset
WARNING: [Synth 8-3331] design GapJunctionIP_mul_27ns_29ns_56_3_1 has unconnected port reset
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port reset
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[31]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[30]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[29]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[28]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[27]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[26]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[25]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[24]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[23]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[22]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[21]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[20]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[19]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[18]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[17]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[16]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[15]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[14]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[13]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[12]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[11]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[10]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[9]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[8]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[7]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[6]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[5]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[4]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[3]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[2]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[1]
WARNING: [Synth 8-3331] design GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 has unconnected port din0[0]
WARNING: [Synth 8-3331] design GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1 has unconnected port reset
WARNING: [Synth 8-3331] design calc has unconnected port fixedData_V_tlast_V_dout[0]
WARNING: [Synth 8-3331] design V_read_voltagesBackup_memcore has unconnected port reset
WARNING: [Synth 8-3331] design V_read has unconnected port V_SIZE_read_ap_vld
WARNING: [Synth 8-3331] design execute has unconnected port simConfig_rowBegin_V_2_ap_vld
WARNING: [Synth 8-3331] design execute has unconnected port simConfig_rowEnd_V_r_ap_vld
WARNING: [Synth 8-3331] design execute has unconnected port simConfig_rowsToSimu_ap_vld
WARNING: [Synth 8-3331] design execute has unconnected port simConfig_BLOCK_NUMB_ap_vld
WARNING: [Synth 8-3331] design execute has unconnected port size_ap_vld
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.320 ; gain = 133.781 ; free physical = 2167 ; free virtual = 10963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1474.320 ; gain = 133.781 ; free physical = 2112 ; free virtual = 10932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1482.324 ; gain = 141.785 ; free physical = 2112 ; free virtual = 10932
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'GapJunctionIP_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'GapJunctionIP_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_0_V_1_reg_429_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/writeV2calc.v:383]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_1_V_1_reg_434_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/writeV2calc.v:384]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_2_V_1_reg_439_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/writeV2calc.v:385]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_3_V_1_reg_444_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/writeV2calc.v:386]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_0_V_reg_360_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/writeV2calc.v:392]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_1_V_reg_365_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/writeV2calc.v:393]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_2_V_reg_370_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/writeV2calc.v:394]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_3_V_reg_375_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/writeV2calc.v:395]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w27_d1024_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:24]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:33]
WARNING: [Synth 8-6014] Unused sequential element buff1_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:34]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:33]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_i_fu_126_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i_i_fu_452_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_i_fu_452_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "F_temp_data_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w32_d128_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/fifo_w1_d128_A.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_361_reg' and it is trimmed from '32' to '29' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP.v:488]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'GapJunctionIP_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'GapJunctionIP_AXILiteS_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1612.465 ; gain = 271.926 ; free physical = 1552 ; free virtual = 10658
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |execute__GB0       |           1|     29384|
|2     |execute__GB1       |           1|     21935|
|3     |GapJunctionIP__GC0 |           1|      2381|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 8     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 24    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 87    
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 20    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 17    
	               56 Bit    Registers := 2     
	               54 Bit    Registers := 2     
	               48 Bit    Registers := 7     
	               32 Bit    Registers := 390   
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 70    
	               26 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 9     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 17    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 59    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 342   
+---RAMs : 
	             312K Bit         RAMs := 2     
	              27K Bit         RAMs := 8     
	               4K Bit         RAMs := 29    
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 137   
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 22    
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 1     
	  23 Input     22 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 13    
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 61    
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 63    
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 304   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GapJunctionIP 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               29 Bit    Registers := 1     
	               27 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_w32_d128_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module readCalcData 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               27 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 4     
Module acc 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 2     
	               32 Bit    Registers := 104   
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module I_calc_F_temp_data_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module I_calc_F_temp_data_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module GapJunctionIP_fptrunc_64ns_32_2_1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module getTotalCurrent 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  23 Input     22 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module I_calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 24    
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	  15 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w32_d128_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w27_d2_A_x_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module fifo_w27_d2_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w27_d2_A_x_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module fifo_w27_d2_A_x__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d128_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w27_d2_A_x_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module fifo_w27_d2_A_x__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w27_d2_A_x_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module fifo_w27_d2_A_x__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d128_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w1_d128_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d128_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w27_d2_A_x_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module fifo_w27_d2_A_x__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w27_d2_A_x_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module fifo_w27_d2_A_x__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d128_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d128_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w27_d3_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w27_d2_A_x_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module fifo_w27_d2_A_x__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w27_d3_A_x__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w27_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module fifo_w27_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w27_d3_A_x__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w27_d3_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 3     
Module calc 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 2     
	               32 Bit    Registers := 75    
	               27 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module V_read_voltagesBackup_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             312K Bit         RAMs := 1     
Module V_read_voltagesBackup_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             312K Bit         RAMs := 1     
Module V_read_voltagesBackup 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module V_read_entry190203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module readVoltages 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module indexGeneration 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module writeV2calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               14 Bit    Registers := 8     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 6     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w27_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module fifo_w27_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w27_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module fifo_w27_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w27_d3_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w27_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module fifo_w27_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w27_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w27_d1024_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              27K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w27_d1024_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              27K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w27_d1024_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              27K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w27_d1024_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              27K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w27_d1024_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              27K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w27_d1024_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              27K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w27_d1024_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              27K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w27_d1024_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              27K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_indexGeneration_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_indexGeneration_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module V_read 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module getConductances 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module getVoltages 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module blockControl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module execute_Block_codeRe 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module execute_entry195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_execute_Block_codeRe_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_execute_Block_codeRe_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_acc_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_calc_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_calc_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_I_calc_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_I_calc_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module execute 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GapJunctionIP_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v:35]
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff1_reg.
DSP Report: register GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff1_reg is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff1_reg.
DSP Report: register GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff0_reg is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff1_reg.
DSP Report: operator GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff1_reg.
DSP Report: operator GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register B is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff2_reg.
DSP Report: register GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff2_reg is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff2_reg.
DSP Report: register GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff1_reg is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff2_reg.
DSP Report: operator GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff2_reg.
DSP Report: operator GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg.
DSP Report: register B is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg.
DSP Report: register GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg.
DSP Report: register GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff2_reg is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg.
DSP Report: operator GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg.
DSP Report: operator GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg.
DSP Report: register B is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg.
DSP Report: register GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg.
DSP Report: register GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff3_reg is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg.
DSP Report: operator GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg.
DSP Report: operator GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg.
INFO: [Synth 8-4471] merging register 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/ce_r_reg' into 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/ce_r_reg' into 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1.v:53]
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_i_fu_452_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U121/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U121/din0_buf1_reg[31:0]' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din0_buf1_reg[31:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U122/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U122/din1_buf1_reg[31:0]' into 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U122/din0_buf1_reg[31:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:57]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U123/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U123/din1_buf1_reg[31:0]' into 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U123/din0_buf1_reg[31:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:57]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U125/din1_buf1_reg[31:0]' into 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[31:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:57]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U126/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1.v:48]
INFO: [Synth 8-4471] merging register 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U129/ce_r_reg' into 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r_reg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1.v:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '39' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '22' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/imports/ip/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v:23]
DSP Report: Generating DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product.
DSP Report: operator GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product.
DSP Report: operator GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product.
DSP Report: Generating DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg.
DSP Report: register GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg.
DSP Report: operator GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg.
DSP Report: operator GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product.
DSP Report: operator GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product.
DSP Report: operator GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product.
DSP Report: Generating DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg.
DSP Report: register GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg.
DSP Report: operator GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg.
DSP Report: operator GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/tmp_product is absorbed into DSP GapJunctionIP_mul_27ns_29ns_56_3_1_U130/GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U/buff0_reg.
INFO: [Synth 8-5546] ROM "fixedData_V_tlast_V_U/internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fixedData_V_tlast_V_U/internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal F_temp_data_U/I_calc_F_temp_data_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal V_temp_data_U/I_calc_F_temp_data_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 15 bits of RAM "mem_reg" due to constant propagation. Old ram width 27 bits, new ram width 12 bits.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (I_calc_U0/\grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/din1_buf1_reg[35] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_3_U/q_tmp_reg[0]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_3_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[14]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[15]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[16]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[17]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[18]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[19]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[20]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[21]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[22]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[23]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[24]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[25]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[26]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[14]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[15]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[16]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[17]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[18]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[19]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[20]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[21]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[22]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[23]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[24]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[25]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[26]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_0_U/q_tmp_reg[0]' (FDRE) to 'grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_0_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[0]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[1]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[2]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[3]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[4]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[5]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[6]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[7]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[8]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[9]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[10]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[11]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[12]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[13]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[14]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[15]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[16]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[17]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[18]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[19]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[20]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[21]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[22]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[23]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[24]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[25]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[26]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[27]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[28]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[29]' (FDE) to 'grp_execute_fu_148i_2/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/indexGeneration_U0/tmp_cast_i_i_reg_267_reg[26]' (FDE) to 'grp_execute_fu_148i_2/V_read_U0/indexGeneration_U0/tmp_cast_i_i_reg_267_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/blockControl_U0/grp_getConductances_fu_70/ret_V_reg_211_reg[0]' (FD) to 'grp_execute_fu_148i_2/blockControl_U0/grp_getConductances_fu_70/ret_V_reg_211_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/blockControl_U0/grp_getConductances_fu_70/ret_V_reg_211_reg[1]' (FD) to 'grp_execute_fu_148i_2/blockControl_U0/grp_getConductances_fu_70/ret_V_reg_211_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/blockControl_U0/grp_getConductances_fu_70/ret_V_reg_211_reg[2]' (FD) to 'grp_execute_fu_148i_2/blockControl_U0/grp_getConductances_fu_70/ret_V_reg_211_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_execute_fu_148i_2/V_read_U0/writeV2calc_U0/tmp_data_0_V_1_reg_429_reg[0]' (FDE) to 'grp_execute_fu_148i_2/V_read_U0/writeV2calc_U0/tmp_data_0_V_1_reg_429_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[0]' (FDE) to 'i_0/size_read_reg_345_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[1]' (FDE) to 'i_0/size_read_reg_345_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[2]' (FDE) to 'i_0/size_read_reg_345_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[3]' (FDE) to 'i_0/size_read_reg_345_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[4]' (FDE) to 'i_0/size_read_reg_345_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[5]' (FDE) to 'i_0/size_read_reg_345_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[6]' (FDE) to 'i_0/size_read_reg_345_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[7]' (FDE) to 'i_0/size_read_reg_345_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[8]' (FDE) to 'i_0/size_read_reg_345_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[9]' (FDE) to 'i_0/size_read_reg_345_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[10]' (FDE) to 'i_0/size_read_reg_345_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[11]' (FDE) to 'i_0/size_read_reg_345_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[12]' (FDE) to 'i_0/size_read_reg_345_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[13]' (FDE) to 'i_0/size_read_reg_345_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[14]' (FDE) to 'i_0/size_read_reg_345_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[15]' (FDE) to 'i_0/size_read_reg_345_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[16]' (FDE) to 'i_0/size_read_reg_345_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[17]' (FDE) to 'i_0/size_read_reg_345_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[18]' (FDE) to 'i_0/size_read_reg_345_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[19]' (FDE) to 'i_0/size_read_reg_345_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[20]' (FDE) to 'i_0/size_read_reg_345_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[21]' (FDE) to 'i_0/size_read_reg_345_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[22]' (FDE) to 'i_0/size_read_reg_345_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[23]' (FDE) to 'i_0/size_read_reg_345_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[24]' (FDE) to 'i_0/size_read_reg_345_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[25]' (FDE) to 'i_0/size_read_reg_345_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_11_reg_376_reg[0]' (FDE) to 'i_0/size_read_reg_345_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_9_reg_381_reg[26]' (FDE) to 'i_0/size_read_reg_345_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_6_reg_371_reg[0]' (FDE) to 'i_0/tmp_s_reg_361_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_6_reg_371_reg[1]' (FDE) to 'i_0/tmp_s_reg_361_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_6_reg_371_reg[2]' (FDE) to 'i_0/tmp_s_reg_361_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_6_reg_371_reg[3]' (FDE) to 'i_0/tmp_s_reg_361_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_6_reg_371_reg[4]' (FDE) to 'i_0/tmp_s_reg_361_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_6_reg_371_reg[5]' (FDE) to 'i_0/tmp_s_reg_361_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_6_reg_371_reg[6]' (FDE) to 'i_0/tmp_s_reg_361_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_6_reg_371_reg[7]' (FDE) to 'i_0/tmp_s_reg_361_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/tmp_6_reg_371_reg[8]' (FDE) to 'i_0/tmp_s_reg_361_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:46 . Memory (MB): peak = 1812.574 ; gain = 472.035 ; free physical = 2271 ; free virtual = 10411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|I_calc_F_temp_data_ram:            | ram_reg    | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W |   | Port A and B     | 0      | 1      | 
|I_calc_F_temp_data_ram:            | ram_reg    | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W |   | Port A and B     | 0      | 1      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|V_read_voltagesBackup_memcore_ram: | ram_reg    | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|V_read_voltagesBackup_memcore_ram: | ram_reg    | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|V_read_U0/Vj_idx_V_data_V_0_U      | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|acc         | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|acc         | (PCIN>>17)+(A''*B2)'  | 18     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|acc         | (PCIN+(A''*B'')')'    | 18     | 11     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|acc         | (PCIN>>17)+(A''*B'')' | 11     | 11     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|calc        | A''*B2                | 18     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B2      | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|calc        | A''*B''               | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A''*B2     | 18     | 13     | -      | -      | 39     | 2    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/V_acc_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/V_acc_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/V_acc_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/V_acc_V_data_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/F_acc_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/I_calc_U0/i_0/F_temp_data_U/I_calc_F_temp_data_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/I_calc_U0/i_1/V_temp_data_U/I_calc_F_temp_data_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/F_acc_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/F_acc_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/F_acc_V_data_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/F_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/F_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/F_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/F_V_data_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_1/V_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_data_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_data_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_data_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/C_data_V_data_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/C_data_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/C_data_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/C_data_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/fixedData_V_data_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/processedData_V_data_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/processedData_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/processedData_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/processedData_V_data_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_V_data_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_V_data_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_V_data_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_data_V_data_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_0/gen_buffer[0].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/voltagesBackup_U/i_1/gen_buffer[1].V_read_voltagesBackup_memcore_U/V_read_voltagesBackup_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/Vi_idx_V_data_V_0_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/Vi_idx_V_data_V_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/Vi_idx_V_data_V_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/Vi_idx_V_data_V_3_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance grp_execute_fu_148i_2/V_read_U0/Vj_idx_V_data_V_0_U/i_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |execute__GB0       |           1|     21594|
|2     |execute__GB1       |           1|     19152|
|3     |GapJunctionIP__GC0 |           1|      1878|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:46 . Memory (MB): peak = 1812.574 ; gain = 472.035 ; free physical = 2261 ; free virtual = 10401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|I_calc_F_temp_data_ram:            | ram_reg    | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W |   | Port A and B     | 0      | 1      | 
|I_calc_F_temp_data_ram:            | ram_reg    | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W |   | Port A and B     | 0      | 1      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d128_A:                   | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|V_read_voltagesBackup_memcore_ram: | ram_reg    | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|V_read_voltagesBackup_memcore_ram: | ram_reg    | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|V_read_U0/Vj_idx_V_data_V_0_U      | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w27_d1024_A:                  | mem_reg    | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |execute__GB0       |           1|     21594|
|2     |execute__GB1       |           1|     19152|
|3     |GapJunctionIP__GC0 |           1|      1878|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:21 ; elapsed = 00:03:03 . Memory (MB): peak = 1822.684 ; gain = 482.145 ; free physical = 2260 ; free virtual = 10420
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_execute_fu_148/I_calc_U0/simConfig_BLOCK_NUMB_reg_464_reg[26] is being inverted and renamed to grp_execute_fu_148/I_calc_U0/simConfig_BLOCK_NUMB_reg_464_reg[26]_inv.
INFO: [Synth 8-5365] Flop grp_execute_fu_148/V_read_U0/indexGeneration_U0/simConfig_BLOCK_NUMB_reg_257_reg[26] is being inverted and renamed to grp_execute_fu_148/V_read_U0/indexGeneration_U0/simConfig_BLOCK_NUMB_reg_257_reg[26]_inv.
INFO: [Synth 8-5365] Flop grp_execute_fu_148/blockControl_U0/simConfig_rowsToSimu_reg_107_reg[26] is being inverted and renamed to grp_execute_fu_148/blockControl_U0/simConfig_rowsToSimu_reg_107_reg[26]_inv.
INFO: [Synth 8-6064] Net \grp_execute_fu_148/V_read_U0/voltagesBackup_U/buf_we0[1]  is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_execute_fu_148/V_read_U0/voltagesBackup_U/buf_ce0[1]  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_execute_fu_148/V_read_U0/voltagesBackup_U/buf_we0[0]  is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_execute_fu_148/V_read_U0/voltagesBackup_U/buf_ce0[0]  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:03:09 . Memory (MB): peak = 1822.684 ; gain = 482.145 ; free physical = 2275 ; free virtual = 10444
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:03:09 . Memory (MB): peak = 1822.684 ; gain = 482.145 ; free physical = 2245 ; free virtual = 10414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:29 ; elapsed = 00:03:12 . Memory (MB): peak = 1822.684 ; gain = 482.145 ; free physical = 2250 ; free virtual = 10422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:29 ; elapsed = 00:03:12 . Memory (MB): peak = 1822.684 ; gain = 482.145 ; free physical = 2239 ; free virtual = 10411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:03:13 . Memory (MB): peak = 1822.684 ; gain = 482.145 ; free physical = 2266 ; free virtual = 10440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:30 ; elapsed = 00:03:13 . Memory (MB): peak = 1822.684 ; gain = 482.145 ; free physical = 2254 ; free virtual = 10428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|GapJunctionIP | grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[16] | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|GapJunctionIP | grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]                                                       | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|GapJunctionIP | grp_execute_fu_148/calc_U0/tmp_data_2_3_reg_354_pp0_iter15_reg_reg[31]                                                       | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|GapJunctionIP | grp_execute_fu_148/calc_U0/tmp_data_1_3_reg_346_pp0_iter14_reg_reg[31]                                                       | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|GapJunctionIP | grp_execute_fu_148/calc_U0/tmp_data_3_3_reg_362_pp0_iter15_reg_reg[31]                                                       | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|GapJunctionIP | grp_execute_fu_148/calc_U0/exitcond_flatten_reg_303_pp0_iter4_reg_reg[0]                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|GapJunctionIP | grp_execute_fu_148/calc_U0/exitcond_flatten_reg_303_pp0_iter14_reg_reg[0]                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|GapJunctionIP | grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter17_reg_reg[31]                                                       | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|GapJunctionIP | grp_execute_fu_148/calc_U0/tmp_data_1_3_reg_346_pp0_iter17_reg_reg[31]                                                       | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+--------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2]   | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2]   | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[127] | 1      | 1          | 0      | 4       | 2      | 1      | 0      | 
|dsrl__3     | SRL_SIG_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |floating_point_v7_1_7 |        24|
+------+----------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |floating_point_v7_1_7_bbox_10    |     1|
|2     |floating_point_v7_1_7_bbox_10__1 |     1|
|3     |floating_point_v7_1_7_bbox_10__2 |     1|
|4     |floating_point_v7_1_7_bbox_10__3 |     1|
|5     |floating_point_v7_1_7_bbox_11    |     1|
|6     |floating_point_v7_1_7_bbox_12    |     1|
|7     |floating_point_v7_1_7_bbox_12__1 |     1|
|8     |floating_point_v7_1_7_bbox_13    |     1|
|9     |floating_point_v7_1_7_bbox_14    |     1|
|10    |floating_point_v7_1_7_bbox_14__1 |     1|
|11    |floating_point_v7_1_7_bbox_7     |     1|
|12    |floating_point_v7_1_7_bbox_7__1  |     1|
|13    |floating_point_v7_1_7_bbox_8     |     1|
|14    |floating_point_v7_1_7_bbox_8__1  |     1|
|15    |floating_point_v7_1_7_bbox_8__2  |     1|
|16    |floating_point_v7_1_7_bbox_8__3  |     1|
|17    |floating_point_v7_1_7_bbox_8__4  |     1|
|18    |floating_point_v7_1_7_bbox_8__5  |     1|
|19    |floating_point_v7_1_7_bbox_8__6  |     1|
|20    |floating_point_v7_1_7_bbox_8__7  |     1|
|21    |floating_point_v7_1_7_bbox_8__8  |     1|
|22    |floating_point_v7_1_7_bbox_8__9  |     1|
|23    |floating_point_v7_1_7_bbox_9     |     1|
|24    |floating_point_v7_1_7_bbox_9__1  |     1|
|25    |BUFG                             |     1|
|26    |CARRY4                           |   307|
|27    |DSP48E1                          |     8|
|28    |LUT1                             |   272|
|29    |LUT2                             |   562|
|30    |LUT3                             |  3024|
|31    |LUT4                             |  1684|
|32    |LUT5                             |  1006|
|33    |LUT6                             |  1748|
|34    |MUXF7                            |     2|
|35    |RAMB18E1                         |    30|
|36    |RAMB36E1                         |    41|
|37    |SRL16E                           |   373|
|38    |FDRE                             | 14056|
|39    |FDSE                             |    79|
|40    |IBUF                             |   121|
|41    |OBUF                             |    77|
+------+---------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                                  |Module                                           |Cells |
+------+----------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                       |                                                 | 24487|
|2     |  GapJunctionIP_AXILiteS_s_axi_U                          |GapJunctionIP_AXILiteS_s_axi                     |   318|
|3     |  grp_execute_fu_148                                      |execute                                          | 23216|
|4     |    execute_Block_codeRe_U0                               |execute_Block_codeRe                             |    33|
|5     |    C_data_V_data_0_U                                     |fifo_w32_d128_A                                  |   159|
|6     |    C_data_V_data_1_U                                     |fifo_w32_d128_A_0                                |   158|
|7     |    C_data_V_data_2_U                                     |fifo_w32_d128_A_1                                |   190|
|8     |    C_data_V_data_3_U                                     |fifo_w32_d128_A_2                                |   190|
|9     |    F_V_data_0_U                                          |fifo_w32_d128_A_3                                |   159|
|10    |    F_V_data_1_U                                          |fifo_w32_d128_A_4                                |   158|
|11    |    F_V_data_2_U                                          |fifo_w32_d128_A_5                                |   158|
|12    |    F_V_data_3_U                                          |fifo_w32_d128_A_6                                |   159|
|13    |    F_acc_V_data_0_U                                      |fifo_w32_d128_A_7                                |   161|
|14    |    F_acc_V_data_1_U                                      |fifo_w32_d128_A_8                                |   160|
|15    |    F_acc_V_data_2_U                                      |fifo_w32_d128_A_9                                |   160|
|16    |    F_acc_V_data_3_U                                      |fifo_w32_d128_A_10                               |   160|
|17    |    I_calc_U0                                             |I_calc                                           |  3137|
|18    |      F_temp_data_U                                       |I_calc_F_temp_data                               |   105|
|19    |        I_calc_F_temp_data_ram_U                          |I_calc_F_temp_data_ram_100                       |   105|
|20    |      GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212   |GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_93  |   603|
|21    |        GapJunctionIP_ap_fadd_6_full_dsp_32_u             |GapJunctionIP_ap_fadd_6_full_dsp_32_99           |    39|
|22    |      V_temp_data_U                                       |I_calc_F_temp_data_94                            |    79|
|23    |        I_calc_F_temp_data_ram_U                          |I_calc_F_temp_data_ram                           |    79|
|24    |      grp_getTotalCurrent_fu_363                          |getTotalCurrent                                  |  1261|
|25    |        GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198 |GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1     |   199|
|26    |          GapJunctionIP_ap_dadd_6_full_dsp_64_u           |GapJunctionIP_ap_dadd_6_full_dsp_64              |    71|
|27    |        GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199  |GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1      |   135|
|28    |          GapJunctionIP_ap_dmul_7_max_dsp_64_u            |GapJunctionIP_ap_dmul_7_max_dsp_64_98            |    71|
|29    |        GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200  |GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_95   |   135|
|30    |          GapJunctionIP_ap_dmul_7_max_dsp_64_u            |GapJunctionIP_ap_dmul_7_max_dsp_64               |    71|
|31    |        GapJunctionIP_fpext_32ns_64_1_1_U196              |GapJunctionIP_fpext_32ns_64_1_1                  |    71|
|32    |          GapJunctionIP_ap_fpext_0_no_dsp_32_u            |GapJunctionIP_ap_fpext_0_no_dsp_32_97            |    71|
|33    |        GapJunctionIP_fpext_32ns_64_1_1_U197              |GapJunctionIP_fpext_32ns_64_1_1_96               |    71|
|34    |          GapJunctionIP_ap_fpext_0_no_dsp_32_u            |GapJunctionIP_ap_fpext_0_no_dsp_32               |    71|
|35    |        GapJunctionIP_fptrunc_64ns_32_2_1_U195            |GapJunctionIP_fptrunc_64ns_32_2_1                |   170|
|36    |          GapJunctionIP_ap_fptrunc_0_no_dsp_64_u          |GapJunctionIP_ap_fptrunc_0_no_dsp_64             |    39|
|37    |    V_V_data_0_U                                          |fifo_w32_d128_A_11                               |   160|
|38    |    V_V_data_1_U                                          |fifo_w32_d128_A_12                               |   158|
|39    |    V_V_data_2_U                                          |fifo_w32_d128_A_13                               |   159|
|40    |    V_V_data_3_U                                          |fifo_w32_d128_A_14                               |   158|
|41    |    V_acc_V_data_0_U                                      |fifo_w32_d128_A_15                               |   160|
|42    |    V_acc_V_data_1_U                                      |fifo_w32_d128_A_16                               |   160|
|43    |    V_acc_V_data_2_U                                      |fifo_w32_d128_A_17                               |   161|
|44    |    V_acc_V_data_3_U                                      |fifo_w32_d128_A_18                               |   160|
|45    |    V_data_V_data_0_U                                     |fifo_w32_d128_A_19                               |   158|
|46    |    V_data_V_data_1_U                                     |fifo_w32_d128_A_20                               |   160|
|47    |    V_data_V_data_2_U                                     |fifo_w32_d128_A_21                               |   158|
|48    |    V_data_V_data_3_U                                     |fifo_w32_d128_A_22                               |   158|
|49    |    V_read_U0                                             |V_read                                           |  3213|
|50    |      V_SIZE_c_i_U                                        |fifo_w32_d2_A                                    |   119|
|51    |        U_fifo_w32_d2_A_ram                               |fifo_w32_d2_A_shiftReg                           |    97|
|52    |      V_read_entry190203_U0                               |V_read_entry190203                               |     5|
|53    |      Vi_idx_V_data_V_0_U                                 |fifo_w27_d1024_A                                 |   131|
|54    |      Vi_idx_V_data_V_1_U                                 |fifo_w27_d1024_A_78                              |   129|
|55    |      Vi_idx_V_data_V_2_U                                 |fifo_w27_d1024_A_79                              |   130|
|56    |      Vi_idx_V_data_V_3_U                                 |fifo_w27_d1024_A_80                              |   131|
|57    |      Vj_idx_V_data_V_0_U                                 |fifo_w27_d1024_A_81                              |   123|
|58    |      Vj_idx_V_data_V_1_U                                 |fifo_w27_d1024_A_82                              |   128|
|59    |      Vj_idx_V_data_V_2_U                                 |fifo_w27_d1024_A_83                              |   128|
|60    |      Vj_idx_V_data_V_3_U                                 |fifo_w27_d1024_A_84                              |   128|
|61    |      indexGeneration_U0                                  |indexGeneration                                  |   205|
|62    |      readVoltages_U0                                     |readVoltages                                     |   402|
|63    |      simConfig_BLOCK_NUMB_6_U                            |fifo_w27_d2_A                                    |    92|
|64    |        U_fifo_w27_d2_A_ram                               |fifo_w27_d2_A_shiftReg_92                        |    82|
|65    |      simConfig_BLOCK_NUMB_U                              |fifo_w27_d3_A                                    |    42|
|66    |        U_fifo_w27_d3_A_ram                               |fifo_w27_d3_A_shiftReg_91                        |    30|
|67    |      simConfig_rowBegin_V_2_U                            |fifo_w27_d2_A_85                                 |    93|
|68    |        U_fifo_w27_d2_A_ram                               |fifo_w27_d2_A_shiftReg_90                        |    82|
|69    |      simConfig_rowEnd_V_c_U                              |fifo_w27_d2_A_86                                 |    93|
|70    |        U_fifo_w27_d2_A_ram                               |fifo_w27_d2_A_shiftReg                           |    82|
|71    |      simConfig_rowsToSimu_U                              |fifo_w27_d3_A_87                                 |    42|
|72    |        U_fifo_w27_d3_A_ram                               |fifo_w27_d3_A_shiftReg                           |    30|
|73    |      start_for_indexGeneration_U0_U                      |start_for_indexGeneration_U0                     |    10|
|74    |      voltagesBackup_U                                    |V_read_voltagesBackup                            |   116|
|75    |        \gen_buffer[0].V_read_voltagesBackup_memcore_U    |V_read_voltagesBackup_memcore                    |    20|
|76    |          V_read_voltagesBackup_memcore_ram_U             |V_read_voltagesBackup_memcore_ram_89             |    20|
|77    |        \gen_buffer[1].V_read_voltagesBackup_memcore_U    |V_read_voltagesBackup_memcore_88                 |    84|
|78    |          V_read_voltagesBackup_memcore_ram_U             |V_read_voltagesBackup_memcore_ram                |    84|
|79    |      writeV2calc_U0                                      |writeV2calc                                      |   962|
|80    |    acc_U0                                                |acc                                              |  6634|
|81    |      GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U161   |GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1     |   423|
|82    |        GapJunctionIP_ap_fadd_6_full_dsp_32_u             |GapJunctionIP_ap_fadd_6_full_dsp_32_77           |    39|
|83    |      GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U162   |GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_66  |   430|
|84    |        GapJunctionIP_ap_fadd_6_full_dsp_32_u             |GapJunctionIP_ap_fadd_6_full_dsp_32_76           |    39|
|85    |      GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163   |GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_67  |   378|
|86    |        GapJunctionIP_ap_fadd_6_full_dsp_32_u             |GapJunctionIP_ap_fadd_6_full_dsp_32              |    39|
|87    |      GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U164    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_68   |   397|
|88    |        GapJunctionIP_ap_fmul_2_max_dsp_32_u              |GapJunctionIP_ap_fmul_2_max_dsp_32_75            |    39|
|89    |      GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U165    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_69   |   391|
|90    |        GapJunctionIP_ap_fmul_2_max_dsp_32_u              |GapJunctionIP_ap_fmul_2_max_dsp_32_74            |    39|
|91    |      GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U166    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_70   |   391|
|92    |        GapJunctionIP_ap_fmul_2_max_dsp_32_u              |GapJunctionIP_ap_fmul_2_max_dsp_32_73            |    39|
|93    |      GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U167    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_71   |   393|
|94    |        GapJunctionIP_ap_fmul_2_max_dsp_32_u              |GapJunctionIP_ap_fmul_2_max_dsp_32_72            |    39|
|95    |      GapJunctionIP_mul_27ns_27ns_54_7_1_U168             |GapJunctionIP_mul_27ns_27ns_54_7_1               |    96|
|96    |        GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U      |GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1       |    96|
|97    |    blockControl_U0                                       |blockControl                                     |   543|
|98    |      grp_getConductances_fu_70                           |getConductances                                  |   271|
|99    |      grp_getVoltages_fu_86                               |getVoltages                                      |   173|
|100   |    calc_U0                                               |calc                                             |  3625|
|101   |      GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128  |GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1    |   167|
|102   |        GapJunctionIP_ap_fexp_11_full_dsp_32_u            |GapJunctionIP_ap_fexp_11_full_dsp_32_65          |    39|
|103   |      GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U129  |GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_52 |   167|
|104   |        GapJunctionIP_ap_fexp_11_full_dsp_32_u            |GapJunctionIP_ap_fexp_11_full_dsp_32             |    39|
|105   |      GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U122    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1      |   167|
|106   |        GapJunctionIP_ap_fmul_2_max_dsp_32_u              |GapJunctionIP_ap_fmul_2_max_dsp_32_64            |    39|
|107   |      GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U123    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_53   |   167|
|108   |        GapJunctionIP_ap_fmul_2_max_dsp_32_u              |GapJunctionIP_ap_fmul_2_max_dsp_32_63            |    39|
|109   |      GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_54   |   167|
|110   |        GapJunctionIP_ap_fmul_2_max_dsp_32_u              |GapJunctionIP_ap_fmul_2_max_dsp_32_62            |    39|
|111   |      GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U125    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_55   |   167|
|112   |        GapJunctionIP_ap_fmul_2_max_dsp_32_u              |GapJunctionIP_ap_fmul_2_max_dsp_32_61            |    39|
|113   |      GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U126    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_56   |   231|
|114   |        GapJunctionIP_ap_fmul_2_max_dsp_32_u              |GapJunctionIP_ap_fmul_2_max_dsp_32_60            |    39|
|115   |      GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U127    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_57   |   231|
|116   |        GapJunctionIP_ap_fmul_2_max_dsp_32_u              |GapJunctionIP_ap_fmul_2_max_dsp_32               |    39|
|117   |      GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120   |GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1     |   205|
|118   |        GapJunctionIP_ap_fsub_6_full_dsp_32_u             |GapJunctionIP_ap_fsub_6_full_dsp_32_59           |    39|
|119   |      GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U121   |GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_58  |   167|
|120   |        GapJunctionIP_ap_fsub_6_full_dsp_32_u             |GapJunctionIP_ap_fsub_6_full_dsp_32              |    39|
|121   |      GapJunctionIP_mul_27ns_29ns_56_3_1_U130             |GapJunctionIP_mul_27ns_29ns_56_3_1               |    88|
|122   |        GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0_U      |GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0       |    88|
|123   |    execute_entry195_U0                                   |execute_entry195                                 |     2|
|124   |    fixedData_V_data_U                                    |fifo_w32_d128_A_23                               |   157|
|125   |    fixedData_V_tlast_V_U                                 |fifo_w1_d128_A                                   |    27|
|126   |    processedData_V_data_1_U                              |fifo_w32_d128_A_24                               |   157|
|127   |    processedData_V_data_2_U                              |fifo_w32_d128_A_25                               |   158|
|128   |    processedData_V_data_3_U                              |fifo_w32_d128_A_26                               |   157|
|129   |    processedData_V_data_U                                |fifo_w32_d128_A_27                               |   158|
|130   |    simConfig_BLOCK_NUMB_1_U                              |fifo_w27_d2_A_x                                  |    92|
|131   |      U_fifo_w27_d2_A_x_ram                               |fifo_w27_d2_A_x_shiftReg_51                      |    82|
|132   |    simConfig_BLOCK_NUMB_2_U                              |fifo_w27_d2_A_x_28                               |    91|
|133   |      U_fifo_w27_d2_A_x_ram                               |fifo_w27_d2_A_x_shiftReg_50                      |    82|
|134   |    simConfig_BLOCK_NUMB_3_U                              |fifo_w27_d2_A_x_29                               |    94|
|135   |      U_fifo_w27_d2_A_x_ram                               |fifo_w27_d2_A_x_shiftReg_49                      |    82|
|136   |    simConfig_BLOCK_NUMB_4_U                              |fifo_w27_d3_A_x                                  |    42|
|137   |      U_fifo_w27_d3_A_x_ram                               |fifo_w27_d3_A_x_shiftReg_48                      |    30|
|138   |    simConfig_BLOCK_NUMB_5_U                              |fifo_w27_d2_A_x_30                               |    93|
|139   |      U_fifo_w27_d2_A_x_ram                               |fifo_w27_d2_A_x_shiftReg_47                      |    82|
|140   |    simConfig_rowBegin_V_U                                |fifo_w27_d3_A_x_31                               |    42|
|141   |      U_fifo_w27_d3_A_x_ram                               |fifo_w27_d3_A_x_shiftReg_46                      |    30|
|142   |    simConfig_rowEnd_V_c_U                                |fifo_w27_d3_A_x_32                               |    44|
|143   |      U_fifo_w27_d3_A_x_ram                               |fifo_w27_d3_A_x_shiftReg_45                      |    31|
|144   |    simConfig_rowsToSimu_1_U                              |fifo_w27_d2_A_x_33                               |    92|
|145   |      U_fifo_w27_d2_A_x_ram                               |fifo_w27_d2_A_x_shiftReg_44                      |    82|
|146   |    simConfig_rowsToSimu_2_U                              |fifo_w27_d2_A_x_34                               |    91|
|147   |      U_fifo_w27_d2_A_x_ram                               |fifo_w27_d2_A_x_shiftReg_43                      |    82|
|148   |    simConfig_rowsToSimu_3_U                              |fifo_w27_d2_A_x_35                               |    92|
|149   |      U_fifo_w27_d2_A_x_ram                               |fifo_w27_d2_A_x_shiftReg_42                      |    82|
|150   |    simConfig_rowsToSimu_4_U                              |fifo_w27_d3_A_x_36                               |    42|
|151   |      U_fifo_w27_d3_A_x_ram                               |fifo_w27_d3_A_x_shiftReg                         |    30|
|152   |    simConfig_rowsToSimu_5_U                              |fifo_w27_d2_A_x_37                               |    92|
|153   |      U_fifo_w27_d2_A_x_ram                               |fifo_w27_d2_A_x_shiftReg                         |    82|
|154   |    size_assign_channel_U                                 |fifo_w32_d2_A_x                                  |   108|
|155   |      U_fifo_w32_d2_A_x_ram                               |fifo_w32_d2_A_x_shiftReg_41                      |    97|
|156   |    size_c17_U                                            |fifo_w32_d2_A_x_38                               |   107|
|157   |      U_fifo_w32_d2_A_x_ram                               |fifo_w32_d2_A_x_shiftReg_40                      |    97|
|158   |    size_c_U                                              |fifo_w32_d2_A_x_39                               |   141|
|159   |      U_fifo_w32_d2_A_x_ram                               |fifo_w32_d2_A_x_shiftReg                         |   130|
|160   |    start_for_I_calc_U0_U                                 |start_for_I_calc_U0                              |    11|
|161   |    start_for_acc_U0_U                                    |start_for_acc_U0                                 |    19|
|162   |    start_for_calc_U0_U                                   |start_for_calc_U0                                |    10|
|163   |    start_for_execute_Block_codeRe_U0_U                   |start_for_execute_Block_codeRe_U0                |    28|
+------+----------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:30 ; elapsed = 00:03:14 . Memory (MB): peak = 1822.684 ; gain = 482.145 ; free physical = 2251 ; free virtual = 10424
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:30 ; elapsed = 00:03:14 . Memory (MB): peak = 1822.684 ; gain = 482.145 ; free physical = 2249 ; free virtual = 10423
Synthesis Optimization Complete : Time (s): cpu = 00:02:30 ; elapsed = 00:03:14 . Memory (MB): peak = 1822.691 ; gain = 482.145 ; free physical = 2249 ; free virtual = 10423
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1846.695 ; gain = 0.000 ; free physical = 2179 ; free virtual = 10369
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
567 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:03:29 . Memory (MB): peak = 1846.695 ; gain = 506.250 ; free physical = 2216 ; free virtual = 10408
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1846.695 ; gain = 0.000 ; free physical = 2236 ; free virtual = 10427
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.runs/synth_1/GapJunctionIP.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1870.707 ; gain = 24.012 ; free physical = 2197 ; free virtual = 10408
INFO: [runtcl-4] Executing : report_utilization -file GapJunctionIP_utilization_synth.rpt -pb GapJunctionIP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 00:13:51 2020...
