{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701310039041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701310039046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 21:07:18 2023 " "Processing started: Wed Nov 29 21:07:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701310039046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310039046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RO_trng -c RO_trng " "Command: quartus_map --read_settings_files=on --write_settings_files=off RO_trng -c RO_trng" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310039046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701310039506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701310039506 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "iclk.qsys " "Elaborating Platform Designer system entity \"iclk.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310045997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.21:07:28 Progress: Loading Part2/iclk.qsys " "2023.11.29.21:07:28 Progress: Loading Part2/iclk.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310048552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.21:07:29 Progress: Reading input file " "2023.11.29.21:07:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310049100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.21:07:29 Progress: Adding int_osc_0 \[altera_int_osc 20.1\] " "2023.11.29.21:07:29 Progress: Adding int_osc_0 \[altera_int_osc 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310049148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Int_osc_0: Used altera_int_osc 18.1 (instead of 20.1) " "Int_osc_0: Used altera_int_osc 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310049700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.21:07:29 Progress: Parameterizing module int_osc_0 " "2023.11.29.21:07:29 Progress: Parameterizing module int_osc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310049700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.21:07:29 Progress: Building connections " "2023.11.29.21:07:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310049701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.21:07:29 Progress: Parameterizing connections " "2023.11.29.21:07:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310049701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.21:07:29 Progress: Validating " "2023.11.29.21:07:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310049715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.21:07:29 Progress: Done reading input file " "2023.11.29.21:07:29 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310049749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Iclk: Generating iclk \"iclk\" for QUARTUS_SYNTH " "Iclk: Generating iclk \"iclk\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310050429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Int_osc_0: Generating top-level entity altera_int_osc. " "Int_osc_0: Generating top-level entity altera_int_osc." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310051209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Int_osc_0: \"iclk\" instantiated altera_int_osc \"int_osc_0\" " "Int_osc_0: \"iclk\" instantiated altera_int_osc \"int_osc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310051267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Iclk: Done \"iclk\" with 2 modules, 2 files " "Iclk: Done \"iclk\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310051268 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "iclk.qsys " "Finished elaborating Platform Designer system entity \"iclk.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310051968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ro_trng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ro_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RO_TRNG-Behavioral " "Found design unit 1: RO_TRNG-Behavioral" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310052254 ""} { "Info" "ISGN_ENTITY_NAME" "1 RO_TRNG " "Found entity 1: RO_TRNG" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310052254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/iclk/iclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/iclk/iclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 iclk " "Found entity 1: iclk" {  } { { "db/ip/iclk/iclk.v" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/db/ip/iclk/iclk.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310052258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/iclk/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/iclk/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "db/ip/iclk/submodules/altera_int_osc.v" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/db/ip/iclk/submodules/altera_int_osc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310052261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RO_trng " "Elaborating entity \"RO_trng\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701310052286 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[0\] RO_trng.vhd(36) " "Inferred latch for \"trn\[0\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[1\] RO_trng.vhd(36) " "Inferred latch for \"trn\[1\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[2\] RO_trng.vhd(36) " "Inferred latch for \"trn\[2\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[3\] RO_trng.vhd(36) " "Inferred latch for \"trn\[3\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[4\] RO_trng.vhd(36) " "Inferred latch for \"trn\[4\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[5\] RO_trng.vhd(36) " "Inferred latch for \"trn\[5\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[6\] RO_trng.vhd(36) " "Inferred latch for \"trn\[6\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[7\] RO_trng.vhd(36) " "Inferred latch for \"trn\[7\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[8\] RO_trng.vhd(36) " "Inferred latch for \"trn\[8\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[9\] RO_trng.vhd(36) " "Inferred latch for \"trn\[9\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[10\] RO_trng.vhd(36) " "Inferred latch for \"trn\[10\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[11\] RO_trng.vhd(36) " "Inferred latch for \"trn\[11\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[12\] RO_trng.vhd(36) " "Inferred latch for \"trn\[12\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[13\] RO_trng.vhd(36) " "Inferred latch for \"trn\[13\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[14\] RO_trng.vhd(36) " "Inferred latch for \"trn\[14\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[15\] RO_trng.vhd(36) " "Inferred latch for \"trn\[15\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[16\] RO_trng.vhd(36) " "Inferred latch for \"trn\[16\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[17\] RO_trng.vhd(36) " "Inferred latch for \"trn\[17\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[18\] RO_trng.vhd(36) " "Inferred latch for \"trn\[18\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[19\] RO_trng.vhd(36) " "Inferred latch for \"trn\[19\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trn\[20\] RO_trng.vhd(36) " "Inferred latch for \"trn\[20\]\" at RO_trng.vhd(36)" {  } { { "RO_trng.vhd" "" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052288 "|RO_trng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iclk iclk:u0 " "Elaborating entity \"iclk\" for hierarchy \"iclk:u0\"" {  } { { "RO_trng.vhd" "u0" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/RO_trng.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310052295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc iclk:u0\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"iclk:u0\|altera_int_osc:int_osc_0\"" {  } { { "db/ip/iclk/iclk.v" "int_osc_0" { Text "C:/Users/colli/OneDrive/Fall23/371/Labs/lab4/Part2/db/ip/iclk/iclk.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310052297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701310052623 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 0 0 0 " "Adding 1 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701310052816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310052816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701310052839 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701310052839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701310052839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701310052839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701310052853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 21:07:32 2023 " "Processing ended: Wed Nov 29 21:07:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701310052853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701310052853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701310052853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310052853 ""}
