<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <CopyW1_outft>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>6720</Latency>
                <AbsoluteTimeLatency>67200</AbsoluteTimeLatency>
                <IterationLatency>105</IterationLatency>
                <InstanceList/>
            </CopyW1_outft>
            <CopyW2_outft>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>2816</Latency>
                <AbsoluteTimeLatency>28160</AbsoluteTimeLatency>
                <IterationLatency>88</IterationLatency>
                <InstanceList/>
            </CopyW2_outft>
            <IT_h0>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <IT_w0>
                    <Slack>7.30</Slack>
                    <TripCount>32</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                </IT_w0>
            </IT_h0>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>236</BRAM_18K>
            <DSP>2991</DSP>
            <FF>322019</FF>
            <LUT>258744</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WSTRB</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWADDR</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWLEN</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWSIZE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWBURST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWLOCK</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWCACHE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWPROT</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWQOS</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWREGION</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WDATA</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WSTRB</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WLAST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARADDR</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARLEN</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARSIZE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARBURST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARLOCK</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARCACHE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARPROT</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARQOS</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARREGION</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RDATA</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RLAST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RRESP</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BRESP</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWADDR</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWLEN</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWSIZE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWBURST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWLOCK</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWCACHE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWPROT</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWQOS</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWREGION</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WDATA</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WSTRB</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WLAST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARADDR</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARLEN</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARSIZE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARBURST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARLOCK</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARCACHE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARPROT</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARQOS</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARREGION</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RDATA</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RLAST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RRESP</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BRESP</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWADDR</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWLEN</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWSIZE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWBURST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWLOCK</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWCACHE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWPROT</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWQOS</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWREGION</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WDATA</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WSTRB</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WLAST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARADDR</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARLEN</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARSIZE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARBURST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARLOCK</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARCACHE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARPROT</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARQOS</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARREGION</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RDATA</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RLAST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RRESP</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BRESP</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WSTRB</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1104</InstName>
                    <ModuleName>srcnn_Pipeline_CopyW1_ky_CopyW1_kx</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1104</ID>
                    <BindInstances>add_ln856_1_fu_1313_p2 add_ln856_3_fu_1325_p2 add_ln856_fu_1334_p2 add_ln856_2_fu_1366_p2 add_ln861_2_fu_1402_p2 add_ln859_fu_1428_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_CopyW2_inft_fu_1275</InstName>
                    <ModuleName>srcnn_Pipeline_CopyW2_inft</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1275</ID>
                    <BindInstances>add_ln871_fu_664_p2 add_ln877_1_fu_674_p2 add_ln877_fu_684_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1348</InstName>
                    <ModuleName>srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1348</ID>
                    <BindInstances>add_ln887_1_fu_1661_p2 add_ln887_fu_1719_p2 add_ln890_fu_1874_p2 add_ln893_fu_1901_p2 add_ln890_1_fu_1691_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dataflow_in_loop_IT_w0_1_fu_1555</InstName>
                    <ModuleName>dataflow_in_loop_IT_w0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1555</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2_U0</InstName>
                            <ModuleName>dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>790</ID>
                            <BindInstances>add_ln920_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>load_tile_to_stream3_U0</InstName>
                            <ModuleName>load_tile_to_stream3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>796</ID>
                            <BindInstances>add_ln917_fu_200_p2 add_ln103_fu_244_p2 add_ln104_fu_250_p2 add_ln110_fu_260_p2 add_ln103_1_fu_274_p2 py_2_fu_301_p2 iy_fu_311_p2 add_ln104_2_fu_316_p2 sub_ln113_fu_379_p2 px_1_fu_398_p2 ix_fu_408_p2 add_ln110_2_fu_413_p2 add_ln113_fu_464_p2 add_ln113_1_fu_473_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>conv1conv2_stream4_U0</InstName>
                            <ModuleName>conv1conv2_stream4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>814</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>entry_proc_U0</InstName>
                                    <ModuleName>entry_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>488</ID>
                                </Instance>
                                <Instance>
                                    <InstName>make_win97_U0</InstName>
                                    <ModuleName>make_win97</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>501</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_make_win97_Pipeline_win9x9_read_pix_fu_126</InstName>
                                            <ModuleName>make_win97_Pipeline_win9x9_read_pix</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>126</ID>
                                            <BindInstances>add_ln144_fu_732_p2 x_4_fu_916_p2 add_ln201_fu_927_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>lb1_U lb1_1_U lb1_2_U lb1_3_U lb1_4_U lb1_5_U lb1_6_U lb1_7_U add_ln917_fu_145_p2 PH_fu_181_p2 PW_fu_190_p2 mul_9ns_9ns_17_1_1_U254</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>conv1conv2_from_windows8_U0</InstName>
                                    <ModuleName>conv1conv2_from_windows8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>512</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases_fu_1552</InstName>
                                            <ModuleName>conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1552</ID>
                                            <BindInstances>add_ln339_fu_658_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps_fu_1592</InstName>
                                            <ModuleName>conv1conv2_from_windows8_Pipeline_Conv1_outftmaps</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1592</ID>
                                            <BindInstances>add_ln346_fu_4067_p2 fmul_32ns_32ns_32_3_max_dsp_1_U342 fadd_32ns_32ns_32_4_full_dsp_1_U304 fmul_32ns_32ns_32_3_max_dsp_1_U343 fadd_32ns_32ns_32_4_full_dsp_1_U304 fmul_32ns_32ns_32_3_max_dsp_1_U344 fadd_32ns_32ns_32_4_full_dsp_1_U304 fmul_32ns_32ns_32_3_max_dsp_1_U345 fadd_32ns_32ns_32_4_full_dsp_1_U305 fmul_32ns_32ns_32_3_max_dsp_1_U346 fadd_32ns_32ns_32_4_full_dsp_1_U305 fmul_32ns_32ns_32_3_max_dsp_1_U347 fadd_32ns_32ns_32_4_full_dsp_1_U305 fmul_32ns_32ns_32_3_max_dsp_1_U348 fadd_32ns_32ns_32_4_full_dsp_1_U306 fmul_32ns_32ns_32_3_max_dsp_1_U349 fadd_32ns_32ns_32_4_full_dsp_1_U306 fmul_32ns_32ns_32_3_max_dsp_1_U350 fadd_32ns_32ns_32_4_full_dsp_1_U306 fmul_32ns_32ns_32_3_max_dsp_1_U351 fadd_32ns_32ns_32_4_full_dsp_1_U307 fmul_32ns_32ns_32_3_max_dsp_1_U352 fadd_32ns_32ns_32_4_full_dsp_1_U307 fmul_32ns_32ns_32_3_max_dsp_1_U353 fadd_32ns_32ns_32_4_full_dsp_1_U307 fmul_32ns_32ns_32_3_max_dsp_1_U354 fadd_32ns_32ns_32_4_full_dsp_1_U308 fmul_32ns_32ns_32_3_max_dsp_1_U355 fadd_32ns_32ns_32_4_full_dsp_1_U308 fmul_32ns_32ns_32_3_max_dsp_1_U356 fadd_32ns_32ns_32_4_full_dsp_1_U308 fmul_32ns_32ns_32_3_max_dsp_1_U357 fadd_32ns_32ns_32_4_full_dsp_1_U309 fmul_32ns_32ns_32_3_max_dsp_1_U358 fadd_32ns_32ns_32_4_full_dsp_1_U309 fmul_32ns_32ns_32_3_max_dsp_1_U359 fadd_32ns_32ns_32_4_full_dsp_1_U309 fmul_32ns_32ns_32_3_max_dsp_1_U360 fadd_32ns_32ns_32_4_full_dsp_1_U310 fmul_32ns_32ns_32_3_max_dsp_1_U361 fadd_32ns_32ns_32_4_full_dsp_1_U310 fmul_32ns_32ns_32_3_max_dsp_1_U362 fadd_32ns_32ns_32_4_full_dsp_1_U310 fmul_32ns_32ns_32_3_max_dsp_1_U363 fadd_32ns_32ns_32_4_full_dsp_1_U311 fmul_32ns_32ns_32_3_max_dsp_1_U364 fadd_32ns_32ns_32_4_full_dsp_1_U311 fmul_32ns_32ns_32_3_max_dsp_1_U365 fadd_32ns_32ns_32_4_full_dsp_1_U311 fmul_32ns_32ns_32_3_max_dsp_1_U366 fadd_32ns_32ns_32_4_full_dsp_1_U312 fmul_32ns_32ns_32_3_max_dsp_1_U367 fadd_32ns_32ns_32_4_full_dsp_1_U312 fmul_32ns_32ns_32_3_max_dsp_1_U368 fadd_32ns_32ns_32_4_full_dsp_1_U312 fmul_32ns_32ns_32_3_max_dsp_1_U369 fadd_32ns_32ns_32_4_full_dsp_1_U313 fmul_32ns_32ns_32_3_max_dsp_1_U370 fadd_32ns_32ns_32_4_full_dsp_1_U313 fmul_32ns_32ns_32_3_max_dsp_1_U371 fadd_32ns_32ns_32_4_full_dsp_1_U313 fmul_32ns_32ns_32_3_max_dsp_1_U372 fadd_32ns_32ns_32_4_full_dsp_1_U314 fmul_32ns_32ns_32_3_max_dsp_1_U373 fadd_32ns_32ns_32_4_full_dsp_1_U314 fmul_32ns_32ns_32_3_max_dsp_1_U374 fadd_32ns_32ns_32_4_full_dsp_1_U314 fmul_32ns_32ns_32_3_max_dsp_1_U375 fadd_32ns_32ns_32_4_full_dsp_1_U315 fmul_32ns_32ns_32_3_max_dsp_1_U376 fadd_32ns_32ns_32_4_full_dsp_1_U315 fmul_32ns_32ns_32_3_max_dsp_1_U377 fadd_32ns_32ns_32_4_full_dsp_1_U315 fmul_32ns_32ns_32_3_max_dsp_1_U378 fadd_32ns_32ns_32_4_full_dsp_1_U316 fmul_32ns_32ns_32_3_max_dsp_1_U379 fadd_32ns_32ns_32_4_full_dsp_1_U316 fmul_32ns_32ns_32_3_max_dsp_1_U342 fadd_32ns_32ns_32_4_full_dsp_1_U316 fmul_32ns_32ns_32_3_max_dsp_1_U343 fadd_32ns_32ns_32_4_full_dsp_1_U317 fmul_32ns_32ns_32_3_max_dsp_1_U344 fadd_32ns_32ns_32_4_full_dsp_1_U317 fmul_32ns_32ns_32_3_max_dsp_1_U345 fadd_32ns_32ns_32_4_full_dsp_1_U317 fmul_32ns_32ns_32_3_max_dsp_1_U346 fadd_32ns_32ns_32_4_full_dsp_1_U318 fmul_32ns_32ns_32_3_max_dsp_1_U347 fadd_32ns_32ns_32_4_full_dsp_1_U318 fmul_32ns_32ns_32_3_max_dsp_1_U348 fadd_32ns_32ns_32_4_full_dsp_1_U318 fmul_32ns_32ns_32_3_max_dsp_1_U349 fadd_32ns_32ns_32_4_full_dsp_1_U319 fmul_32ns_32ns_32_3_max_dsp_1_U350 fadd_32ns_32ns_32_4_full_dsp_1_U319 fmul_32ns_32ns_32_3_max_dsp_1_U351 fadd_32ns_32ns_32_4_full_dsp_1_U319 fmul_32ns_32ns_32_3_max_dsp_1_U352 fadd_32ns_32ns_32_4_full_dsp_1_U320 fmul_32ns_32ns_32_3_max_dsp_1_U353 fadd_32ns_32ns_32_4_full_dsp_1_U320 fmul_32ns_32ns_32_3_max_dsp_1_U354 fadd_32ns_32ns_32_4_full_dsp_1_U320 fmul_32ns_32ns_32_3_max_dsp_1_U355 fadd_32ns_32ns_32_4_full_dsp_1_U321 fmul_32ns_32ns_32_3_max_dsp_1_U356 fadd_32ns_32ns_32_4_full_dsp_1_U321 fmul_32ns_32ns_32_3_max_dsp_1_U357 fadd_32ns_32ns_32_4_full_dsp_1_U321 fmul_32ns_32ns_32_3_max_dsp_1_U358 fadd_32ns_32ns_32_4_full_dsp_1_U322 fmul_32ns_32ns_32_3_max_dsp_1_U359 fadd_32ns_32ns_32_4_full_dsp_1_U322 fmul_32ns_32ns_32_3_max_dsp_1_U360 fadd_32ns_32ns_32_4_full_dsp_1_U322 fmul_32ns_32ns_32_3_max_dsp_1_U361 fadd_32ns_32ns_32_4_full_dsp_1_U323 fmul_32ns_32ns_32_3_max_dsp_1_U362 fadd_32ns_32ns_32_4_full_dsp_1_U323 fmul_32ns_32ns_32_3_max_dsp_1_U363 fadd_32ns_32ns_32_4_full_dsp_1_U323 fmul_32ns_32ns_32_3_max_dsp_1_U364 fadd_32ns_32ns_32_4_full_dsp_1_U324 fmul_32ns_32ns_32_3_max_dsp_1_U365 fadd_32ns_32ns_32_4_full_dsp_1_U324 fmul_32ns_32ns_32_3_max_dsp_1_U366 fadd_32ns_32ns_32_4_full_dsp_1_U324 fmul_32ns_32ns_32_3_max_dsp_1_U367 fadd_32ns_32ns_32_4_full_dsp_1_U325 fmul_32ns_32ns_32_3_max_dsp_1_U368 fadd_32ns_32ns_32_4_full_dsp_1_U325 fmul_32ns_32ns_32_3_max_dsp_1_U369 fadd_32ns_32ns_32_4_full_dsp_1_U325 fmul_32ns_32ns_32_3_max_dsp_1_U370 fadd_32ns_32ns_32_4_full_dsp_1_U326 fmul_32ns_32ns_32_3_max_dsp_1_U371 fadd_32ns_32ns_32_4_full_dsp_1_U326 fmul_32ns_32ns_32_3_max_dsp_1_U372 fadd_32ns_32ns_32_4_full_dsp_1_U326 fmul_32ns_32ns_32_3_max_dsp_1_U373 fadd_32ns_32ns_32_4_full_dsp_1_U327 fmul_32ns_32ns_32_3_max_dsp_1_U374 fadd_32ns_32ns_32_4_full_dsp_1_U327 fmul_32ns_32ns_32_3_max_dsp_1_U375 fadd_32ns_32ns_32_4_full_dsp_1_U327 fmul_32ns_32ns_32_3_max_dsp_1_U376 fadd_32ns_32ns_32_4_full_dsp_1_U328 fmul_32ns_32ns_32_3_max_dsp_1_U377 fadd_32ns_32ns_32_4_full_dsp_1_U328 fmul_32ns_32ns_32_3_max_dsp_1_U378 fadd_32ns_32ns_32_4_full_dsp_1_U328 fmul_32ns_32ns_32_3_max_dsp_1_U379 fadd_32ns_32ns_32_4_full_dsp_1_U329 fmul_32ns_32ns_32_3_max_dsp_1_U342 fadd_32ns_32ns_32_4_full_dsp_1_U329 fmul_32ns_32ns_32_3_max_dsp_1_U343 fadd_32ns_32ns_32_4_full_dsp_1_U329 fmul_32ns_32ns_32_3_max_dsp_1_U344 fadd_32ns_32ns_32_4_full_dsp_1_U330 fmul_32ns_32ns_32_3_max_dsp_1_U345 fadd_32ns_32ns_32_4_full_dsp_1_U330 fmul_32ns_32ns_32_3_max_dsp_1_U346 fadd_32ns_32ns_32_4_full_dsp_1_U330 fadd_32ns_32ns_32_4_full_dsp_1_U331 fmul_32ns_32ns_32_3_max_dsp_1_U347 fadd_32ns_32ns_32_4_full_dsp_1_U331 fmul_32ns_32ns_32_3_max_dsp_1_U348 fadd_32ns_32ns_32_4_full_dsp_1_U332 fmul_32ns_32ns_32_3_max_dsp_1_U349 fadd_32ns_32ns_32_4_full_dsp_1_U333 fmul_32ns_32ns_32_3_max_dsp_1_U350 fadd_32ns_32ns_32_4_full_dsp_1_U334 fmul_32ns_32ns_32_3_max_dsp_1_U351 fadd_32ns_32ns_32_4_full_dsp_1_U335 fmul_32ns_32ns_32_3_max_dsp_1_U352 fadd_32ns_32ns_32_4_full_dsp_1_U336 fmul_32ns_32ns_32_3_max_dsp_1_U353 fadd_32ns_32ns_32_4_full_dsp_1_U337 fmul_32ns_32ns_32_3_max_dsp_1_U354 fadd_32ns_32ns_32_4_full_dsp_1_U338 fmul_32ns_32ns_32_3_max_dsp_1_U355 fadd_32ns_32ns_32_4_full_dsp_1_U339 fmul_32ns_32ns_32_3_max_dsp_1_U356 fadd_32ns_32ns_32_4_full_dsp_1_U340 fmul_32ns_32ns_32_3_max_dsp_1_U357 fadd_32ns_32ns_32_4_full_dsp_1_U341 fmul_32ns_32ns_32_3_max_dsp_1_U358 fadd_32ns_32ns_32_4_full_dsp_1_U332 fmul_32ns_32ns_32_3_max_dsp_1_U359 fadd_32ns_32ns_32_4_full_dsp_1_U333 fmul_32ns_32ns_32_3_max_dsp_1_U360 fadd_32ns_32ns_32_4_full_dsp_1_U334 fmul_32ns_32ns_32_3_max_dsp_1_U361 fadd_32ns_32ns_32_4_full_dsp_1_U335 fmul_32ns_32ns_32_3_max_dsp_1_U362 fadd_32ns_32ns_32_4_full_dsp_1_U336 fmul_32ns_32ns_32_3_max_dsp_1_U363 fadd_32ns_32ns_32_4_full_dsp_1_U337 fmul_32ns_32ns_32_3_max_dsp_1_U364 fadd_32ns_32ns_32_4_full_dsp_1_U338 fmul_32ns_32ns_32_3_max_dsp_1_U365 fadd_32ns_32ns_32_4_full_dsp_1_U339 fmul_32ns_32ns_32_3_max_dsp_1_U366 fadd_32ns_32ns_32_4_full_dsp_1_U340 fmul_32ns_32ns_32_3_max_dsp_1_U367 fadd_32ns_32ns_32_4_full_dsp_1_U341 fmul_32ns_32ns_32_3_max_dsp_1_U368 fadd_32ns_32ns_32_4_full_dsp_1_U331 fmul_32ns_32ns_32_3_max_dsp_1_U369 fadd_32ns_32ns_32_4_full_dsp_1_U332 fmul_32ns_32ns_32_3_max_dsp_1_U370 fadd_32ns_32ns_32_4_full_dsp_1_U333 fmul_32ns_32ns_32_3_max_dsp_1_U371 fadd_32ns_32ns_32_4_full_dsp_1_U334 fmul_32ns_32ns_32_3_max_dsp_1_U372 fadd_32ns_32ns_32_4_full_dsp_1_U335 fmul_32ns_32ns_32_3_max_dsp_1_U373 fadd_32ns_32ns_32_4_full_dsp_1_U336 fmul_32ns_32ns_32_3_max_dsp_1_U374 fadd_32ns_32ns_32_4_full_dsp_1_U337 fmul_32ns_32ns_32_3_max_dsp_1_U375 fadd_32ns_32ns_32_4_full_dsp_1_U338 fmul_32ns_32ns_32_3_max_dsp_1_U376 fadd_32ns_32ns_32_4_full_dsp_1_U339 fmul_32ns_32ns_32_3_max_dsp_1_U377 fadd_32ns_32ns_32_4_full_dsp_1_U340 fmul_32ns_32ns_32_3_max_dsp_1_U378 fadd_32ns_32ns_32_4_full_dsp_1_U341</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out_fu_2039</InstName>
                                            <ModuleName>conv1conv2_from_windows8_Pipeline_Push_conv2pix_out</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2039</ID>
                                            <BindInstances>add_ln376_fu_193_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>acc2_U acc2_1_U acc2_2_U acc2_3_U outpix_U add_ln917_fu_2048_p2 am_addmul_8ns_3ns_9ns_18_4_1_U713 add_ln327_1_fu_2088_p2 am_addmul_8ns_3ns_9ns_18_4_1_U713 add_ln327_2_fu_2499_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>p_channel_U tw_eff_loc_i_c_U h0_c_U s_win_i_U tw_eff_loc_i_tmp_channel_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>conv3_stream5_U0</InstName>
                            <ModuleName>conv3_stream5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1242</ID>
                            <BindInstances>lb2_0_U lb2_1_U lb2_2_U lb2_3_U lb2_4_U lb2_5_U lb2_6_U lb2_7_U lb2_8_U lb2_9_U lb2_10_U lb2_11_U lb2_12_U lb2_13_U lb2_14_U lb2_15_U lb2_16_U lb2_17_U lb2_18_U lb2_19_U lb2_20_U lb2_21_U lb2_22_U lb2_23_U lb2_24_U lb2_25_U lb2_26_U lb2_27_U lb2_28_U lb2_29_U lb2_30_U lb2_31_U lb2_0_1_U lb2_1_1_U lb2_2_1_U lb2_3_1_U lb2_4_1_U lb2_5_1_U lb2_6_1_U lb2_7_1_U lb2_8_1_U lb2_9_1_U lb2_10_1_U lb2_11_1_U lb2_12_1_U lb2_13_1_U lb2_14_1_U lb2_15_1_U lb2_16_1_U lb2_17_1_U lb2_18_1_U lb2_19_1_U lb2_20_1_U lb2_21_1_U lb2_22_1_U lb2_23_1_U lb2_24_1_U lb2_25_1_U lb2_26_1_U lb2_27_1_U lb2_28_1_U lb2_29_1_U lb2_30_1_U lb2_31_1_U lb2_0_2_U lb2_1_2_U lb2_2_2_U lb2_3_2_U lb2_4_2_U lb2_5_2_U lb2_6_2_U lb2_7_2_U lb2_8_2_U lb2_9_2_U lb2_10_2_U lb2_11_2_U lb2_12_2_U lb2_13_2_U lb2_14_2_U lb2_15_2_U lb2_16_2_U lb2_17_2_U lb2_18_2_U lb2_19_2_U lb2_20_2_U lb2_21_2_U lb2_22_2_U lb2_23_2_U lb2_24_2_U lb2_25_2_U lb2_26_2_U lb2_27_2_U lb2_28_2_U lb2_29_2_U lb2_30_2_U lb2_31_2_U lb2_0_3_U lb2_1_3_U lb2_2_3_U lb2_3_3_U lb2_4_3_U lb2_5_3_U lb2_6_3_U lb2_7_3_U lb2_8_3_U lb2_9_3_U lb2_10_3_U lb2_11_3_U lb2_12_3_U lb2_13_3_U lb2_14_3_U lb2_15_3_U lb2_16_3_U lb2_17_3_U lb2_18_3_U lb2_19_3_U lb2_20_3_U lb2_21_3_U lb2_22_3_U lb2_23_3_U lb2_24_3_U lb2_25_3_U lb2_26_3_U lb2_27_3_U lb2_28_3_U lb2_29_3_U lb2_30_3_U lb2_31_3_U add_ln917_fu_13648_p2 C2H_fu_13696_p2 C2W_fu_13710_p2 mul_9ns_9ns_18_1_1_U2152 add75_neg_i_fu_13734_p2 add81_neg_i_fu_13744_p2 t_2_fu_15110_p2 lo_assign_fu_16239_p2 hi_assign_fu_16248_p2 lo_assign_1_fu_16254_p2 hi_assign_1_fu_16262_p2 add_ln85_fu_16282_p2 add_ln85_1_fu_16318_p2 fmul_32ns_32ns_32_3_max_dsp_1_U1352 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1353 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1354 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1355 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1356 fadd_32ns_32ns_32_4_full_dsp_1_U1153 fmul_32ns_32ns_32_3_max_dsp_1_U1357 fadd_32ns_32ns_32_4_full_dsp_1_U1153 fmul_32ns_32ns_32_3_max_dsp_1_U1358 fadd_32ns_32ns_32_4_full_dsp_1_U1153 fmul_32ns_32ns_32_3_max_dsp_1_U1359 fadd_32ns_32ns_32_4_full_dsp_1_U1153 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1360 fadd_32ns_32ns_32_4_full_dsp_1_U1154 fmul_32ns_32ns_32_3_max_dsp_1_U1361 fadd_32ns_32ns_32_4_full_dsp_1_U1154 fmul_32ns_32ns_32_3_max_dsp_1_U1362 fadd_32ns_32ns_32_4_full_dsp_1_U1154 fmul_32ns_32ns_32_3_max_dsp_1_U1363 fadd_32ns_32ns_32_4_full_dsp_1_U1154 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1364 fadd_32ns_32ns_32_4_full_dsp_1_U1155 fmul_32ns_32ns_32_3_max_dsp_1_U1365 fadd_32ns_32ns_32_4_full_dsp_1_U1155 fmul_32ns_32ns_32_3_max_dsp_1_U1366 fadd_32ns_32ns_32_4_full_dsp_1_U1155 fmul_32ns_32ns_32_3_max_dsp_1_U1367 fadd_32ns_32ns_32_4_full_dsp_1_U1155 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1368 fadd_32ns_32ns_32_4_full_dsp_1_U1156 fmul_32ns_32ns_32_3_max_dsp_1_U1369 fadd_32ns_32ns_32_4_full_dsp_1_U1156 fmul_32ns_32ns_32_3_max_dsp_1_U1370 fadd_32ns_32ns_32_4_full_dsp_1_U1156 fmul_32ns_32ns_32_3_max_dsp_1_U1371 fadd_32ns_32ns_32_4_full_dsp_1_U1156 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1372 fadd_32ns_32ns_32_4_full_dsp_1_U1157 fmul_32ns_32ns_32_3_max_dsp_1_U1373 fadd_32ns_32ns_32_4_full_dsp_1_U1157 fmul_32ns_32ns_32_3_max_dsp_1_U1374 fadd_32ns_32ns_32_4_full_dsp_1_U1157 fmul_32ns_32ns_32_3_max_dsp_1_U1375 fadd_32ns_32ns_32_4_full_dsp_1_U1157 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1376 fadd_32ns_32ns_32_4_full_dsp_1_U1158 fmul_32ns_32ns_32_3_max_dsp_1_U1377 fadd_32ns_32ns_32_4_full_dsp_1_U1158 fmul_32ns_32ns_32_3_max_dsp_1_U1378 fadd_32ns_32ns_32_4_full_dsp_1_U1158 fmul_32ns_32ns_32_3_max_dsp_1_U1379 fadd_32ns_32ns_32_4_full_dsp_1_U1158 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1380 fadd_32ns_32ns_32_4_full_dsp_1_U1159 fmul_32ns_32ns_32_3_max_dsp_1_U1381 fadd_32ns_32ns_32_4_full_dsp_1_U1159 fmul_32ns_32ns_32_3_max_dsp_1_U1382 fadd_32ns_32ns_32_4_full_dsp_1_U1159 fmul_32ns_32ns_32_3_max_dsp_1_U1383 fadd_32ns_32ns_32_4_full_dsp_1_U1159 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1384 fadd_32ns_32ns_32_4_full_dsp_1_U1160 fmul_32ns_32ns_32_3_max_dsp_1_U1385 fadd_32ns_32ns_32_4_full_dsp_1_U1160 fmul_32ns_32ns_32_3_max_dsp_1_U1386 fadd_32ns_32ns_32_4_full_dsp_1_U1160 fmul_32ns_32ns_32_3_max_dsp_1_U1387 fadd_32ns_32ns_32_4_full_dsp_1_U1160 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1388 fadd_32ns_32ns_32_4_full_dsp_1_U1161 fmul_32ns_32ns_32_3_max_dsp_1_U1389 fadd_32ns_32ns_32_4_full_dsp_1_U1161 fmul_32ns_32ns_32_3_max_dsp_1_U1390 fadd_32ns_32ns_32_4_full_dsp_1_U1161 fmul_32ns_32ns_32_3_max_dsp_1_U1391 fadd_32ns_32ns_32_4_full_dsp_1_U1161 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1392 fadd_32ns_32ns_32_4_full_dsp_1_U1162 fmul_32ns_32ns_32_3_max_dsp_1_U1393 fadd_32ns_32ns_32_4_full_dsp_1_U1162 fmul_32ns_32ns_32_3_max_dsp_1_U1394 fadd_32ns_32ns_32_4_full_dsp_1_U1162 fmul_32ns_32ns_32_3_max_dsp_1_U1395 fadd_32ns_32ns_32_4_full_dsp_1_U1162 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1396 fadd_32ns_32ns_32_4_full_dsp_1_U1163 fmul_32ns_32ns_32_3_max_dsp_1_U1397 fadd_32ns_32ns_32_4_full_dsp_1_U1163 fmul_32ns_32ns_32_3_max_dsp_1_U1398 fadd_32ns_32ns_32_4_full_dsp_1_U1163 fmul_32ns_32ns_32_3_max_dsp_1_U1399 fadd_32ns_32ns_32_4_full_dsp_1_U1163 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1400 fadd_32ns_32ns_32_4_full_dsp_1_U1164 fmul_32ns_32ns_32_3_max_dsp_1_U1401 fadd_32ns_32ns_32_4_full_dsp_1_U1164 fmul_32ns_32ns_32_3_max_dsp_1_U1402 fadd_32ns_32ns_32_4_full_dsp_1_U1164 fmul_32ns_32ns_32_3_max_dsp_1_U1403 fadd_32ns_32ns_32_4_full_dsp_1_U1164 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1404 fadd_32ns_32ns_32_4_full_dsp_1_U1165 fmul_32ns_32ns_32_3_max_dsp_1_U1405 fadd_32ns_32ns_32_4_full_dsp_1_U1165 fmul_32ns_32ns_32_3_max_dsp_1_U1406 fadd_32ns_32ns_32_4_full_dsp_1_U1165 fmul_32ns_32ns_32_3_max_dsp_1_U1407 fadd_32ns_32ns_32_4_full_dsp_1_U1165 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1408 fadd_32ns_32ns_32_4_full_dsp_1_U1166 fmul_32ns_32ns_32_3_max_dsp_1_U1409 fadd_32ns_32ns_32_4_full_dsp_1_U1166 fmul_32ns_32ns_32_3_max_dsp_1_U1410 fadd_32ns_32ns_32_4_full_dsp_1_U1166 fmul_32ns_32ns_32_3_max_dsp_1_U1411 fadd_32ns_32ns_32_4_full_dsp_1_U1166 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1412 fadd_32ns_32ns_32_4_full_dsp_1_U1167 fmul_32ns_32ns_32_3_max_dsp_1_U1413 fadd_32ns_32ns_32_4_full_dsp_1_U1167 fmul_32ns_32ns_32_3_max_dsp_1_U1414 fadd_32ns_32ns_32_4_full_dsp_1_U1167 fmul_32ns_32ns_32_3_max_dsp_1_U1415 fadd_32ns_32ns_32_4_full_dsp_1_U1167 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1416 fadd_32ns_32ns_32_4_full_dsp_1_U1168 fmul_32ns_32ns_32_3_max_dsp_1_U1417 fadd_32ns_32ns_32_4_full_dsp_1_U1168 fmul_32ns_32ns_32_3_max_dsp_1_U1418 fadd_32ns_32ns_32_4_full_dsp_1_U1168 fmul_32ns_32ns_32_3_max_dsp_1_U1419 fadd_32ns_32ns_32_4_full_dsp_1_U1168 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1420 fadd_32ns_32ns_32_4_full_dsp_1_U1169 fmul_32ns_32ns_32_3_max_dsp_1_U1421 fadd_32ns_32ns_32_4_full_dsp_1_U1169 fmul_32ns_32ns_32_3_max_dsp_1_U1422 fadd_32ns_32ns_32_4_full_dsp_1_U1169 fmul_32ns_32ns_32_3_max_dsp_1_U1423 fadd_32ns_32ns_32_4_full_dsp_1_U1169 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1424 fadd_32ns_32ns_32_4_full_dsp_1_U1170 fmul_32ns_32ns_32_3_max_dsp_1_U1425 fadd_32ns_32ns_32_4_full_dsp_1_U1170 fmul_32ns_32ns_32_3_max_dsp_1_U1426 fadd_32ns_32ns_32_4_full_dsp_1_U1170 fmul_32ns_32ns_32_3_max_dsp_1_U1427 fadd_32ns_32ns_32_4_full_dsp_1_U1170 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1428 fadd_32ns_32ns_32_4_full_dsp_1_U1171 fmul_32ns_32ns_32_3_max_dsp_1_U1429 fadd_32ns_32ns_32_4_full_dsp_1_U1171 fmul_32ns_32ns_32_3_max_dsp_1_U1430 fadd_32ns_32ns_32_4_full_dsp_1_U1171 fmul_32ns_32ns_32_3_max_dsp_1_U1431 fadd_32ns_32ns_32_4_full_dsp_1_U1171 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1432 fadd_32ns_32ns_32_4_full_dsp_1_U1172 fmul_32ns_32ns_32_3_max_dsp_1_U1433 fadd_32ns_32ns_32_4_full_dsp_1_U1172 fmul_32ns_32ns_32_3_max_dsp_1_U1434 fadd_32ns_32ns_32_4_full_dsp_1_U1172 fmul_32ns_32ns_32_3_max_dsp_1_U1435 fadd_32ns_32ns_32_4_full_dsp_1_U1172 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1436 fadd_32ns_32ns_32_4_full_dsp_1_U1173 fmul_32ns_32ns_32_3_max_dsp_1_U1437 fadd_32ns_32ns_32_4_full_dsp_1_U1173 fmul_32ns_32ns_32_3_max_dsp_1_U1438 fadd_32ns_32ns_32_4_full_dsp_1_U1173 fmul_32ns_32ns_32_3_max_dsp_1_U1439 fadd_32ns_32ns_32_4_full_dsp_1_U1173 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1440 fadd_32ns_32ns_32_4_full_dsp_1_U1174 fmul_32ns_32ns_32_3_max_dsp_1_U1441 fadd_32ns_32ns_32_4_full_dsp_1_U1174 fmul_32ns_32ns_32_3_max_dsp_1_U1442 fadd_32ns_32ns_32_4_full_dsp_1_U1174 fmul_32ns_32ns_32_3_max_dsp_1_U1443 fadd_32ns_32ns_32_4_full_dsp_1_U1174 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1444 fadd_32ns_32ns_32_4_full_dsp_1_U1175 fmul_32ns_32ns_32_3_max_dsp_1_U1445 fadd_32ns_32ns_32_4_full_dsp_1_U1175 fmul_32ns_32ns_32_3_max_dsp_1_U1446 fadd_32ns_32ns_32_4_full_dsp_1_U1175 fmul_32ns_32ns_32_3_max_dsp_1_U1447 fadd_32ns_32ns_32_4_full_dsp_1_U1175 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1448 fadd_32ns_32ns_32_4_full_dsp_1_U1176 fmul_32ns_32ns_32_3_max_dsp_1_U1449 fadd_32ns_32ns_32_4_full_dsp_1_U1176 fmul_32ns_32ns_32_3_max_dsp_1_U1450 fadd_32ns_32ns_32_4_full_dsp_1_U1176 fmul_32ns_32ns_32_3_max_dsp_1_U1451 fadd_32ns_32ns_32_4_full_dsp_1_U1176 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1452 fadd_32ns_32ns_32_4_full_dsp_1_U1177 fmul_32ns_32ns_32_3_max_dsp_1_U1453 fadd_32ns_32ns_32_4_full_dsp_1_U1177 fmul_32ns_32ns_32_3_max_dsp_1_U1454 fadd_32ns_32ns_32_4_full_dsp_1_U1177 fmul_32ns_32ns_32_3_max_dsp_1_U1455 fadd_32ns_32ns_32_4_full_dsp_1_U1177 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1456 fadd_32ns_32ns_32_4_full_dsp_1_U1178 fmul_32ns_32ns_32_3_max_dsp_1_U1457 fadd_32ns_32ns_32_4_full_dsp_1_U1178 fmul_32ns_32ns_32_3_max_dsp_1_U1458 fadd_32ns_32ns_32_4_full_dsp_1_U1178 fmul_32ns_32ns_32_3_max_dsp_1_U1459 fadd_32ns_32ns_32_4_full_dsp_1_U1178 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1460 fadd_32ns_32ns_32_4_full_dsp_1_U1179 fmul_32ns_32ns_32_3_max_dsp_1_U1461 fadd_32ns_32ns_32_4_full_dsp_1_U1179 fmul_32ns_32ns_32_3_max_dsp_1_U1462 fadd_32ns_32ns_32_4_full_dsp_1_U1179 fmul_32ns_32ns_32_3_max_dsp_1_U1463 fadd_32ns_32ns_32_4_full_dsp_1_U1179 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1464 fadd_32ns_32ns_32_4_full_dsp_1_U1180 fmul_32ns_32ns_32_3_max_dsp_1_U1465 fadd_32ns_32ns_32_4_full_dsp_1_U1180 fmul_32ns_32ns_32_3_max_dsp_1_U1466 fadd_32ns_32ns_32_4_full_dsp_1_U1180 fmul_32ns_32ns_32_3_max_dsp_1_U1467 fadd_32ns_32ns_32_4_full_dsp_1_U1180 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1468 fadd_32ns_32ns_32_4_full_dsp_1_U1181 fmul_32ns_32ns_32_3_max_dsp_1_U1469 fadd_32ns_32ns_32_4_full_dsp_1_U1181 fmul_32ns_32ns_32_3_max_dsp_1_U1470 fadd_32ns_32ns_32_4_full_dsp_1_U1181 fmul_32ns_32ns_32_3_max_dsp_1_U1471 fadd_32ns_32ns_32_4_full_dsp_1_U1181 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1472 fadd_32ns_32ns_32_4_full_dsp_1_U1182 fmul_32ns_32ns_32_3_max_dsp_1_U1473 fadd_32ns_32ns_32_4_full_dsp_1_U1182 fmul_32ns_32ns_32_3_max_dsp_1_U1474 fadd_32ns_32ns_32_4_full_dsp_1_U1182 fmul_32ns_32ns_32_3_max_dsp_1_U1475 fadd_32ns_32ns_32_4_full_dsp_1_U1182 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1476 fadd_32ns_32ns_32_4_full_dsp_1_U1183 fmul_32ns_32ns_32_3_max_dsp_1_U1477 fadd_32ns_32ns_32_4_full_dsp_1_U1183 fmul_32ns_32ns_32_3_max_dsp_1_U1478 fadd_32ns_32ns_32_4_full_dsp_1_U1183 fmul_32ns_32ns_32_3_max_dsp_1_U1479 fadd_32ns_32ns_32_4_full_dsp_1_U1183 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1480 fadd_32ns_32ns_32_4_full_dsp_1_U1184 fmul_32ns_32ns_32_3_max_dsp_1_U1481 fadd_32ns_32ns_32_4_full_dsp_1_U1184 fmul_32ns_32ns_32_3_max_dsp_1_U1482 fadd_32ns_32ns_32_4_full_dsp_1_U1184 fmul_32ns_32ns_32_3_max_dsp_1_U1483 fadd_32ns_32ns_32_4_full_dsp_1_U1184 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1484 fadd_32ns_32ns_32_4_full_dsp_1_U1185 fmul_32ns_32ns_32_3_max_dsp_1_U1485 fadd_32ns_32ns_32_4_full_dsp_1_U1185 fmul_32ns_32ns_32_3_max_dsp_1_U1486 fadd_32ns_32ns_32_4_full_dsp_1_U1185 fmul_32ns_32ns_32_3_max_dsp_1_U1487 fadd_32ns_32ns_32_4_full_dsp_1_U1185 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1488 fadd_32ns_32ns_32_4_full_dsp_1_U1186 fmul_32ns_32ns_32_3_max_dsp_1_U1489 fadd_32ns_32ns_32_4_full_dsp_1_U1186 fmul_32ns_32ns_32_3_max_dsp_1_U1490 fadd_32ns_32ns_32_4_full_dsp_1_U1186 fmul_32ns_32ns_32_3_max_dsp_1_U1491 fadd_32ns_32ns_32_4_full_dsp_1_U1186 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1492 fadd_32ns_32ns_32_4_full_dsp_1_U1187 fmul_32ns_32ns_32_3_max_dsp_1_U1493 fadd_32ns_32ns_32_4_full_dsp_1_U1187 fmul_32ns_32ns_32_3_max_dsp_1_U1494 fadd_32ns_32ns_32_4_full_dsp_1_U1187 fmul_32ns_32ns_32_3_max_dsp_1_U1495 fadd_32ns_32ns_32_4_full_dsp_1_U1187 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1496 fadd_32ns_32ns_32_4_full_dsp_1_U1188 fmul_32ns_32ns_32_3_max_dsp_1_U1497 fadd_32ns_32ns_32_4_full_dsp_1_U1188 fmul_32ns_32ns_32_3_max_dsp_1_U1498 fadd_32ns_32ns_32_4_full_dsp_1_U1188 fmul_32ns_32ns_32_3_max_dsp_1_U1499 fadd_32ns_32ns_32_4_full_dsp_1_U1188 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1500 fadd_32ns_32ns_32_4_full_dsp_1_U1189 fmul_32ns_32ns_32_3_max_dsp_1_U1501 fadd_32ns_32ns_32_4_full_dsp_1_U1189 fmul_32ns_32ns_32_3_max_dsp_1_U1502 fadd_32ns_32ns_32_4_full_dsp_1_U1189 fmul_32ns_32ns_32_3_max_dsp_1_U1503 fadd_32ns_32ns_32_4_full_dsp_1_U1189 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1504 fadd_32ns_32ns_32_4_full_dsp_1_U1190 fmul_32ns_32ns_32_3_max_dsp_1_U1505 fadd_32ns_32ns_32_4_full_dsp_1_U1190 fmul_32ns_32ns_32_3_max_dsp_1_U1506 fadd_32ns_32ns_32_4_full_dsp_1_U1190 fmul_32ns_32ns_32_3_max_dsp_1_U1507 fadd_32ns_32ns_32_4_full_dsp_1_U1190 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1508 fadd_32ns_32ns_32_4_full_dsp_1_U1191 fmul_32ns_32ns_32_3_max_dsp_1_U1509 fadd_32ns_32ns_32_4_full_dsp_1_U1191 fmul_32ns_32ns_32_3_max_dsp_1_U1510 fadd_32ns_32ns_32_4_full_dsp_1_U1191 fmul_32ns_32ns_32_3_max_dsp_1_U1511 fadd_32ns_32ns_32_4_full_dsp_1_U1191 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1512 fadd_32ns_32ns_32_4_full_dsp_1_U1192 fmul_32ns_32ns_32_3_max_dsp_1_U1513 fadd_32ns_32ns_32_4_full_dsp_1_U1192 fmul_32ns_32ns_32_3_max_dsp_1_U1514 fadd_32ns_32ns_32_4_full_dsp_1_U1192 fmul_32ns_32ns_32_3_max_dsp_1_U1515 fadd_32ns_32ns_32_4_full_dsp_1_U1192 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1516 fadd_32ns_32ns_32_4_full_dsp_1_U1193 fmul_32ns_32ns_32_3_max_dsp_1_U1517 fadd_32ns_32ns_32_4_full_dsp_1_U1193 fmul_32ns_32ns_32_3_max_dsp_1_U1518 fadd_32ns_32ns_32_4_full_dsp_1_U1193 fmul_32ns_32ns_32_3_max_dsp_1_U1519 fadd_32ns_32ns_32_4_full_dsp_1_U1193 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1520 fadd_32ns_32ns_32_4_full_dsp_1_U1194 fmul_32ns_32ns_32_3_max_dsp_1_U1521 fadd_32ns_32ns_32_4_full_dsp_1_U1194 fmul_32ns_32ns_32_3_max_dsp_1_U1522 fadd_32ns_32ns_32_4_full_dsp_1_U1194 fmul_32ns_32ns_32_3_max_dsp_1_U1523 fadd_32ns_32ns_32_4_full_dsp_1_U1194 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1524 fadd_32ns_32ns_32_4_full_dsp_1_U1195 fmul_32ns_32ns_32_3_max_dsp_1_U1525 fadd_32ns_32ns_32_4_full_dsp_1_U1195 fmul_32ns_32ns_32_3_max_dsp_1_U1526 fadd_32ns_32ns_32_4_full_dsp_1_U1195 fmul_32ns_32ns_32_3_max_dsp_1_U1527 fadd_32ns_32ns_32_4_full_dsp_1_U1195 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1528 fadd_32ns_32ns_32_4_full_dsp_1_U1196 fmul_32ns_32ns_32_3_max_dsp_1_U1529 fadd_32ns_32ns_32_4_full_dsp_1_U1196 fmul_32ns_32ns_32_3_max_dsp_1_U1530 fadd_32ns_32ns_32_4_full_dsp_1_U1196 fmul_32ns_32ns_32_3_max_dsp_1_U1531 fadd_32ns_32ns_32_4_full_dsp_1_U1196 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1532 fadd_32ns_32ns_32_4_full_dsp_1_U1197 fmul_32ns_32ns_32_3_max_dsp_1_U1533 fadd_32ns_32ns_32_4_full_dsp_1_U1197 fmul_32ns_32ns_32_3_max_dsp_1_U1534 fadd_32ns_32ns_32_4_full_dsp_1_U1197 fmul_32ns_32ns_32_3_max_dsp_1_U1535 fadd_32ns_32ns_32_4_full_dsp_1_U1197 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1536 fadd_32ns_32ns_32_4_full_dsp_1_U1198 fmul_32ns_32ns_32_3_max_dsp_1_U1537 fadd_32ns_32ns_32_4_full_dsp_1_U1198 fmul_32ns_32ns_32_3_max_dsp_1_U1538 fadd_32ns_32ns_32_4_full_dsp_1_U1198 fmul_32ns_32ns_32_3_max_dsp_1_U1539 fadd_32ns_32ns_32_4_full_dsp_1_U1198 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1540 fadd_32ns_32ns_32_4_full_dsp_1_U1199 fmul_32ns_32ns_32_3_max_dsp_1_U1541 fadd_32ns_32ns_32_4_full_dsp_1_U1199 fmul_32ns_32ns_32_3_max_dsp_1_U1542 fadd_32ns_32ns_32_4_full_dsp_1_U1199 fmul_32ns_32ns_32_3_max_dsp_1_U1543 fadd_32ns_32ns_32_4_full_dsp_1_U1199 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1544 fadd_32ns_32ns_32_4_full_dsp_1_U1200 fmul_32ns_32ns_32_3_max_dsp_1_U1545 fadd_32ns_32ns_32_4_full_dsp_1_U1200 fmul_32ns_32ns_32_3_max_dsp_1_U1546 fadd_32ns_32ns_32_4_full_dsp_1_U1200 fmul_32ns_32ns_32_3_max_dsp_1_U1547 fadd_32ns_32ns_32_4_full_dsp_1_U1200 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1548 fadd_32ns_32ns_32_4_full_dsp_1_U1201 fmul_32ns_32ns_32_3_max_dsp_1_U1549 fadd_32ns_32ns_32_4_full_dsp_1_U1201 fmul_32ns_32ns_32_3_max_dsp_1_U1550 fadd_32ns_32ns_32_4_full_dsp_1_U1201 fmul_32ns_32ns_32_3_max_dsp_1_U1551 fadd_32ns_32ns_32_4_full_dsp_1_U1201 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1552 fadd_32ns_32ns_32_4_full_dsp_1_U1202 fmul_32ns_32ns_32_3_max_dsp_1_U1553 fadd_32ns_32ns_32_4_full_dsp_1_U1202 fmul_32ns_32ns_32_3_max_dsp_1_U1554 fadd_32ns_32ns_32_4_full_dsp_1_U1202 fmul_32ns_32ns_32_3_max_dsp_1_U1555 fadd_32ns_32ns_32_4_full_dsp_1_U1202 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1556 fadd_32ns_32ns_32_4_full_dsp_1_U1203 fmul_32ns_32ns_32_3_max_dsp_1_U1557 fadd_32ns_32ns_32_4_full_dsp_1_U1203 fmul_32ns_32ns_32_3_max_dsp_1_U1558 fadd_32ns_32ns_32_4_full_dsp_1_U1203 fmul_32ns_32ns_32_3_max_dsp_1_U1559 fadd_32ns_32ns_32_4_full_dsp_1_U1203 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1560 fadd_32ns_32ns_32_4_full_dsp_1_U1204 fmul_32ns_32ns_32_3_max_dsp_1_U1561 fadd_32ns_32ns_32_4_full_dsp_1_U1204 fmul_32ns_32ns_32_3_max_dsp_1_U1562 fadd_32ns_32ns_32_4_full_dsp_1_U1204 fmul_32ns_32ns_32_3_max_dsp_1_U1563 fadd_32ns_32ns_32_4_full_dsp_1_U1204 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1564 fadd_32ns_32ns_32_4_full_dsp_1_U1205 fmul_32ns_32ns_32_3_max_dsp_1_U1565 fadd_32ns_32ns_32_4_full_dsp_1_U1205 fmul_32ns_32ns_32_3_max_dsp_1_U1566 fadd_32ns_32ns_32_4_full_dsp_1_U1205 fmul_32ns_32ns_32_3_max_dsp_1_U1567 fadd_32ns_32ns_32_4_full_dsp_1_U1205 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1568 fadd_32ns_32ns_32_4_full_dsp_1_U1206 fmul_32ns_32ns_32_3_max_dsp_1_U1569 fadd_32ns_32ns_32_4_full_dsp_1_U1206 fmul_32ns_32ns_32_3_max_dsp_1_U1570 fadd_32ns_32ns_32_4_full_dsp_1_U1206 fmul_32ns_32ns_32_3_max_dsp_1_U1571 fadd_32ns_32ns_32_4_full_dsp_1_U1206 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1572 fadd_32ns_32ns_32_4_full_dsp_1_U1207 fmul_32ns_32ns_32_3_max_dsp_1_U1573 fadd_32ns_32ns_32_4_full_dsp_1_U1207 fmul_32ns_32ns_32_3_max_dsp_1_U1574 fadd_32ns_32ns_32_4_full_dsp_1_U1207 fmul_32ns_32ns_32_3_max_dsp_1_U1575 fadd_32ns_32ns_32_4_full_dsp_1_U1207 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1576 fadd_32ns_32ns_32_4_full_dsp_1_U1208 fmul_32ns_32ns_32_3_max_dsp_1_U1577 fadd_32ns_32ns_32_4_full_dsp_1_U1208 fmul_32ns_32ns_32_3_max_dsp_1_U1578 fadd_32ns_32ns_32_4_full_dsp_1_U1208 fmul_32ns_32ns_32_3_max_dsp_1_U1579 fadd_32ns_32ns_32_4_full_dsp_1_U1208 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1580 fadd_32ns_32ns_32_4_full_dsp_1_U1209 fmul_32ns_32ns_32_3_max_dsp_1_U1581 fadd_32ns_32ns_32_4_full_dsp_1_U1209 fmul_32ns_32ns_32_3_max_dsp_1_U1582 fadd_32ns_32ns_32_4_full_dsp_1_U1209 fmul_32ns_32ns_32_3_max_dsp_1_U1583 fadd_32ns_32ns_32_4_full_dsp_1_U1209 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1584 fadd_32ns_32ns_32_4_full_dsp_1_U1210 fmul_32ns_32ns_32_3_max_dsp_1_U1585 fadd_32ns_32ns_32_4_full_dsp_1_U1210 fmul_32ns_32ns_32_3_max_dsp_1_U1586 fadd_32ns_32ns_32_4_full_dsp_1_U1210 fmul_32ns_32ns_32_3_max_dsp_1_U1587 fadd_32ns_32ns_32_4_full_dsp_1_U1210 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1588 fadd_32ns_32ns_32_4_full_dsp_1_U1211 fmul_32ns_32ns_32_3_max_dsp_1_U1589 fadd_32ns_32ns_32_4_full_dsp_1_U1211 fmul_32ns_32ns_32_3_max_dsp_1_U1590 fadd_32ns_32ns_32_4_full_dsp_1_U1211 fmul_32ns_32ns_32_3_max_dsp_1_U1591 fadd_32ns_32ns_32_4_full_dsp_1_U1211 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1592 fadd_32ns_32ns_32_4_full_dsp_1_U1212 fmul_32ns_32ns_32_3_max_dsp_1_U1593 fadd_32ns_32ns_32_4_full_dsp_1_U1212 fmul_32ns_32ns_32_3_max_dsp_1_U1594 fadd_32ns_32ns_32_4_full_dsp_1_U1212 fmul_32ns_32ns_32_3_max_dsp_1_U1595 fadd_32ns_32ns_32_4_full_dsp_1_U1212 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1596 fadd_32ns_32ns_32_4_full_dsp_1_U1213 fmul_32ns_32ns_32_3_max_dsp_1_U1597 fadd_32ns_32ns_32_4_full_dsp_1_U1213 fmul_32ns_32ns_32_3_max_dsp_1_U1598 fadd_32ns_32ns_32_4_full_dsp_1_U1213 fmul_32ns_32ns_32_3_max_dsp_1_U1599 fadd_32ns_32ns_32_4_full_dsp_1_U1213 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1600 fadd_32ns_32ns_32_4_full_dsp_1_U1214 fmul_32ns_32ns_32_3_max_dsp_1_U1601 fadd_32ns_32ns_32_4_full_dsp_1_U1214 fmul_32ns_32ns_32_3_max_dsp_1_U1602 fadd_32ns_32ns_32_4_full_dsp_1_U1214 fmul_32ns_32ns_32_3_max_dsp_1_U1603 fadd_32ns_32ns_32_4_full_dsp_1_U1214 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1604 fadd_32ns_32ns_32_4_full_dsp_1_U1215 fmul_32ns_32ns_32_3_max_dsp_1_U1605 fadd_32ns_32ns_32_4_full_dsp_1_U1215 fmul_32ns_32ns_32_3_max_dsp_1_U1606 fadd_32ns_32ns_32_4_full_dsp_1_U1215 fmul_32ns_32ns_32_3_max_dsp_1_U1607 fadd_32ns_32ns_32_4_full_dsp_1_U1215 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1608 fadd_32ns_32ns_32_4_full_dsp_1_U1216 fmul_32ns_32ns_32_3_max_dsp_1_U1609 fadd_32ns_32ns_32_4_full_dsp_1_U1216 fmul_32ns_32ns_32_3_max_dsp_1_U1610 fadd_32ns_32ns_32_4_full_dsp_1_U1216 fmul_32ns_32ns_32_3_max_dsp_1_U1611 fadd_32ns_32ns_32_4_full_dsp_1_U1216 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1612 fadd_32ns_32ns_32_4_full_dsp_1_U1217 fmul_32ns_32ns_32_3_max_dsp_1_U1613 fadd_32ns_32ns_32_4_full_dsp_1_U1217 fmul_32ns_32ns_32_3_max_dsp_1_U1614 fadd_32ns_32ns_32_4_full_dsp_1_U1217 fmul_32ns_32ns_32_3_max_dsp_1_U1615 fadd_32ns_32ns_32_4_full_dsp_1_U1217 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1616 fadd_32ns_32ns_32_4_full_dsp_1_U1218 fmul_32ns_32ns_32_3_max_dsp_1_U1617 fadd_32ns_32ns_32_4_full_dsp_1_U1218 fmul_32ns_32ns_32_3_max_dsp_1_U1618 fadd_32ns_32ns_32_4_full_dsp_1_U1218 fmul_32ns_32ns_32_3_max_dsp_1_U1619 fadd_32ns_32ns_32_4_full_dsp_1_U1218 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1620 fadd_32ns_32ns_32_4_full_dsp_1_U1219 fmul_32ns_32ns_32_3_max_dsp_1_U1621 fadd_32ns_32ns_32_4_full_dsp_1_U1219 fmul_32ns_32ns_32_3_max_dsp_1_U1622 fadd_32ns_32ns_32_4_full_dsp_1_U1219 fmul_32ns_32ns_32_3_max_dsp_1_U1623 fadd_32ns_32ns_32_4_full_dsp_1_U1219 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1624 fadd_32ns_32ns_32_4_full_dsp_1_U1220 fmul_32ns_32ns_32_3_max_dsp_1_U1625 fadd_32ns_32ns_32_4_full_dsp_1_U1220 fmul_32ns_32ns_32_3_max_dsp_1_U1626 fadd_32ns_32ns_32_4_full_dsp_1_U1220 fmul_32ns_32ns_32_3_max_dsp_1_U1627 fadd_32ns_32ns_32_4_full_dsp_1_U1220 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1628 fadd_32ns_32ns_32_4_full_dsp_1_U1221 fmul_32ns_32ns_32_3_max_dsp_1_U1629 fadd_32ns_32ns_32_4_full_dsp_1_U1221 fmul_32ns_32ns_32_3_max_dsp_1_U1630 fadd_32ns_32ns_32_4_full_dsp_1_U1221 fmul_32ns_32ns_32_3_max_dsp_1_U1631 fadd_32ns_32ns_32_4_full_dsp_1_U1221 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1632 fadd_32ns_32ns_32_4_full_dsp_1_U1222 fmul_32ns_32ns_32_3_max_dsp_1_U1633 fadd_32ns_32ns_32_4_full_dsp_1_U1222 fmul_32ns_32ns_32_3_max_dsp_1_U1634 fadd_32ns_32ns_32_4_full_dsp_1_U1222 fmul_32ns_32ns_32_3_max_dsp_1_U1635 fadd_32ns_32ns_32_4_full_dsp_1_U1222 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1636 fadd_32ns_32ns_32_4_full_dsp_1_U1223 fmul_32ns_32ns_32_3_max_dsp_1_U1637 fadd_32ns_32ns_32_4_full_dsp_1_U1223 fmul_32ns_32ns_32_3_max_dsp_1_U1638 fadd_32ns_32ns_32_4_full_dsp_1_U1223 fmul_32ns_32ns_32_3_max_dsp_1_U1639 fadd_32ns_32ns_32_4_full_dsp_1_U1223 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1640 fadd_32ns_32ns_32_4_full_dsp_1_U1224 fmul_32ns_32ns_32_3_max_dsp_1_U1641 fadd_32ns_32ns_32_4_full_dsp_1_U1224 fmul_32ns_32ns_32_3_max_dsp_1_U1642 fadd_32ns_32ns_32_4_full_dsp_1_U1224 fmul_32ns_32ns_32_3_max_dsp_1_U1643 fadd_32ns_32ns_32_4_full_dsp_1_U1224 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1644 fadd_32ns_32ns_32_4_full_dsp_1_U1225 fmul_32ns_32ns_32_3_max_dsp_1_U1645 fadd_32ns_32ns_32_4_full_dsp_1_U1225 fmul_32ns_32ns_32_3_max_dsp_1_U1646 fadd_32ns_32ns_32_4_full_dsp_1_U1225 fmul_32ns_32ns_32_3_max_dsp_1_U1647 fadd_32ns_32ns_32_4_full_dsp_1_U1225 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1648 fadd_32ns_32ns_32_4_full_dsp_1_U1226 fmul_32ns_32ns_32_3_max_dsp_1_U1649 fadd_32ns_32ns_32_4_full_dsp_1_U1226 fmul_32ns_32ns_32_3_max_dsp_1_U1650 fadd_32ns_32ns_32_4_full_dsp_1_U1226 fmul_32ns_32ns_32_3_max_dsp_1_U1651 fadd_32ns_32ns_32_4_full_dsp_1_U1226 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1652 fadd_32ns_32ns_32_4_full_dsp_1_U1227 fmul_32ns_32ns_32_3_max_dsp_1_U1653 fadd_32ns_32ns_32_4_full_dsp_1_U1227 fmul_32ns_32ns_32_3_max_dsp_1_U1654 fadd_32ns_32ns_32_4_full_dsp_1_U1227 fmul_32ns_32ns_32_3_max_dsp_1_U1655 fadd_32ns_32ns_32_4_full_dsp_1_U1227 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1656 fadd_32ns_32ns_32_4_full_dsp_1_U1228 fmul_32ns_32ns_32_3_max_dsp_1_U1657 fadd_32ns_32ns_32_4_full_dsp_1_U1228 fmul_32ns_32ns_32_3_max_dsp_1_U1658 fadd_32ns_32ns_32_4_full_dsp_1_U1228 fmul_32ns_32ns_32_3_max_dsp_1_U1659 fadd_32ns_32ns_32_4_full_dsp_1_U1228 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1660 fadd_32ns_32ns_32_4_full_dsp_1_U1229 fmul_32ns_32ns_32_3_max_dsp_1_U1661 fadd_32ns_32ns_32_4_full_dsp_1_U1229 fmul_32ns_32ns_32_3_max_dsp_1_U1662 fadd_32ns_32ns_32_4_full_dsp_1_U1229 fmul_32ns_32ns_32_3_max_dsp_1_U1663 fadd_32ns_32ns_32_4_full_dsp_1_U1229 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1664 fadd_32ns_32ns_32_4_full_dsp_1_U1230 fmul_32ns_32ns_32_3_max_dsp_1_U1665 fadd_32ns_32ns_32_4_full_dsp_1_U1230 fmul_32ns_32ns_32_3_max_dsp_1_U1666 fadd_32ns_32ns_32_4_full_dsp_1_U1230 fmul_32ns_32ns_32_3_max_dsp_1_U1667 fadd_32ns_32ns_32_4_full_dsp_1_U1230 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1668 fadd_32ns_32ns_32_4_full_dsp_1_U1231 fmul_32ns_32ns_32_3_max_dsp_1_U1669 fadd_32ns_32ns_32_4_full_dsp_1_U1231 fmul_32ns_32ns_32_3_max_dsp_1_U1670 fadd_32ns_32ns_32_4_full_dsp_1_U1231 fmul_32ns_32ns_32_3_max_dsp_1_U1671 fadd_32ns_32ns_32_4_full_dsp_1_U1231 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1672 fadd_32ns_32ns_32_4_full_dsp_1_U1232 fmul_32ns_32ns_32_3_max_dsp_1_U1673 fadd_32ns_32ns_32_4_full_dsp_1_U1232 fmul_32ns_32ns_32_3_max_dsp_1_U1674 fadd_32ns_32ns_32_4_full_dsp_1_U1232 fmul_32ns_32ns_32_3_max_dsp_1_U1675 fadd_32ns_32ns_32_4_full_dsp_1_U1232 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1676 fadd_32ns_32ns_32_4_full_dsp_1_U1233 fmul_32ns_32ns_32_3_max_dsp_1_U1677 fadd_32ns_32ns_32_4_full_dsp_1_U1233 fmul_32ns_32ns_32_3_max_dsp_1_U1678 fadd_32ns_32ns_32_4_full_dsp_1_U1233 fmul_32ns_32ns_32_3_max_dsp_1_U1679 fadd_32ns_32ns_32_4_full_dsp_1_U1233 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1680 fadd_32ns_32ns_32_4_full_dsp_1_U1234 fmul_32ns_32ns_32_3_max_dsp_1_U1681 fadd_32ns_32ns_32_4_full_dsp_1_U1234 fmul_32ns_32ns_32_3_max_dsp_1_U1682 fadd_32ns_32ns_32_4_full_dsp_1_U1234 fmul_32ns_32ns_32_3_max_dsp_1_U1683 fadd_32ns_32ns_32_4_full_dsp_1_U1234 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1684 fadd_32ns_32ns_32_4_full_dsp_1_U1235 fmul_32ns_32ns_32_3_max_dsp_1_U1685 fadd_32ns_32ns_32_4_full_dsp_1_U1235 fmul_32ns_32ns_32_3_max_dsp_1_U1686 fadd_32ns_32ns_32_4_full_dsp_1_U1235 fmul_32ns_32ns_32_3_max_dsp_1_U1687 fadd_32ns_32ns_32_4_full_dsp_1_U1235 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1688 fadd_32ns_32ns_32_4_full_dsp_1_U1236 fmul_32ns_32ns_32_3_max_dsp_1_U1689 fadd_32ns_32ns_32_4_full_dsp_1_U1236 fmul_32ns_32ns_32_3_max_dsp_1_U1690 fadd_32ns_32ns_32_4_full_dsp_1_U1236 fmul_32ns_32ns_32_3_max_dsp_1_U1691 fadd_32ns_32ns_32_4_full_dsp_1_U1236 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1692 fadd_32ns_32ns_32_4_full_dsp_1_U1237 fmul_32ns_32ns_32_3_max_dsp_1_U1693 fadd_32ns_32ns_32_4_full_dsp_1_U1237 fmul_32ns_32ns_32_3_max_dsp_1_U1694 fadd_32ns_32ns_32_4_full_dsp_1_U1237 fmul_32ns_32ns_32_3_max_dsp_1_U1695 fadd_32ns_32ns_32_4_full_dsp_1_U1237 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1696 fadd_32ns_32ns_32_4_full_dsp_1_U1238 fmul_32ns_32ns_32_3_max_dsp_1_U1697 fadd_32ns_32ns_32_4_full_dsp_1_U1238 fmul_32ns_32ns_32_3_max_dsp_1_U1698 fadd_32ns_32ns_32_4_full_dsp_1_U1238 fmul_32ns_32ns_32_3_max_dsp_1_U1699 fadd_32ns_32ns_32_4_full_dsp_1_U1238 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1700 fadd_32ns_32ns_32_4_full_dsp_1_U1239 fmul_32ns_32ns_32_3_max_dsp_1_U1701 fadd_32ns_32ns_32_4_full_dsp_1_U1239 fmul_32ns_32ns_32_3_max_dsp_1_U1702 fadd_32ns_32ns_32_4_full_dsp_1_U1239 fmul_32ns_32ns_32_3_max_dsp_1_U1703 fadd_32ns_32ns_32_4_full_dsp_1_U1239 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1704 fadd_32ns_32ns_32_4_full_dsp_1_U1240 fmul_32ns_32ns_32_3_max_dsp_1_U1705 fadd_32ns_32ns_32_4_full_dsp_1_U1240 fmul_32ns_32ns_32_3_max_dsp_1_U1706 fadd_32ns_32ns_32_4_full_dsp_1_U1240 fmul_32ns_32ns_32_3_max_dsp_1_U1707 fadd_32ns_32ns_32_4_full_dsp_1_U1240 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1708 fadd_32ns_32ns_32_4_full_dsp_1_U1241 fmul_32ns_32ns_32_3_max_dsp_1_U1709 fadd_32ns_32ns_32_4_full_dsp_1_U1241 fmul_32ns_32ns_32_3_max_dsp_1_U1710 fadd_32ns_32ns_32_4_full_dsp_1_U1241 fmul_32ns_32ns_32_3_max_dsp_1_U1711 fadd_32ns_32ns_32_4_full_dsp_1_U1241 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1712 fadd_32ns_32ns_32_4_full_dsp_1_U1242 fmul_32ns_32ns_32_3_max_dsp_1_U1713 fadd_32ns_32ns_32_4_full_dsp_1_U1242 fmul_32ns_32ns_32_3_max_dsp_1_U1714 fadd_32ns_32ns_32_4_full_dsp_1_U1242 fmul_32ns_32ns_32_3_max_dsp_1_U1715 fadd_32ns_32ns_32_4_full_dsp_1_U1242 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1716 fadd_32ns_32ns_32_4_full_dsp_1_U1243 fmul_32ns_32ns_32_3_max_dsp_1_U1717 fadd_32ns_32ns_32_4_full_dsp_1_U1243 fmul_32ns_32ns_32_3_max_dsp_1_U1718 fadd_32ns_32ns_32_4_full_dsp_1_U1243 fmul_32ns_32ns_32_3_max_dsp_1_U1719 fadd_32ns_32ns_32_4_full_dsp_1_U1243 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1720 fadd_32ns_32ns_32_4_full_dsp_1_U1244 fmul_32ns_32ns_32_3_max_dsp_1_U1721 fadd_32ns_32ns_32_4_full_dsp_1_U1244 fmul_32ns_32ns_32_3_max_dsp_1_U1722 fadd_32ns_32ns_32_4_full_dsp_1_U1244 fmul_32ns_32ns_32_3_max_dsp_1_U1723 fadd_32ns_32ns_32_4_full_dsp_1_U1244 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1724 fadd_32ns_32ns_32_4_full_dsp_1_U1245 fmul_32ns_32ns_32_3_max_dsp_1_U1725 fadd_32ns_32ns_32_4_full_dsp_1_U1245 fmul_32ns_32ns_32_3_max_dsp_1_U1726 fadd_32ns_32ns_32_4_full_dsp_1_U1245 fmul_32ns_32ns_32_3_max_dsp_1_U1727 fadd_32ns_32ns_32_4_full_dsp_1_U1245 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1728 fadd_32ns_32ns_32_4_full_dsp_1_U1246 fmul_32ns_32ns_32_3_max_dsp_1_U1729 fadd_32ns_32ns_32_4_full_dsp_1_U1246 fmul_32ns_32ns_32_3_max_dsp_1_U1730 fadd_32ns_32ns_32_4_full_dsp_1_U1246 fmul_32ns_32ns_32_3_max_dsp_1_U1731 fadd_32ns_32ns_32_4_full_dsp_1_U1246 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1732 fadd_32ns_32ns_32_4_full_dsp_1_U1247 fmul_32ns_32ns_32_3_max_dsp_1_U1733 fadd_32ns_32ns_32_4_full_dsp_1_U1247 fmul_32ns_32ns_32_3_max_dsp_1_U1734 fadd_32ns_32ns_32_4_full_dsp_1_U1247 fmul_32ns_32ns_32_3_max_dsp_1_U1735 fadd_32ns_32ns_32_4_full_dsp_1_U1247 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1736 fadd_32ns_32ns_32_4_full_dsp_1_U1248 fmul_32ns_32ns_32_3_max_dsp_1_U1737 fadd_32ns_32ns_32_4_full_dsp_1_U1248 fmul_32ns_32ns_32_3_max_dsp_1_U1738 fadd_32ns_32ns_32_4_full_dsp_1_U1248 fmul_32ns_32ns_32_3_max_dsp_1_U1739 fadd_32ns_32ns_32_4_full_dsp_1_U1248 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1740 fadd_32ns_32ns_32_4_full_dsp_1_U1249 fmul_32ns_32ns_32_3_max_dsp_1_U1741 fadd_32ns_32ns_32_4_full_dsp_1_U1249 fmul_32ns_32ns_32_3_max_dsp_1_U1742 fadd_32ns_32ns_32_4_full_dsp_1_U1249 fmul_32ns_32ns_32_3_max_dsp_1_U1743 fadd_32ns_32ns_32_4_full_dsp_1_U1249 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1744 fadd_32ns_32ns_32_4_full_dsp_1_U1250 fmul_32ns_32ns_32_3_max_dsp_1_U1745 fadd_32ns_32ns_32_4_full_dsp_1_U1250 fmul_32ns_32ns_32_3_max_dsp_1_U1746 fadd_32ns_32ns_32_4_full_dsp_1_U1250 fmul_32ns_32ns_32_3_max_dsp_1_U1747 fadd_32ns_32ns_32_4_full_dsp_1_U1250 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1748 fadd_32ns_32ns_32_4_full_dsp_1_U1251 fmul_32ns_32ns_32_3_max_dsp_1_U1749 fadd_32ns_32ns_32_4_full_dsp_1_U1251 fmul_32ns_32ns_32_3_max_dsp_1_U1750 fadd_32ns_32ns_32_4_full_dsp_1_U1251 fmul_32ns_32ns_32_3_max_dsp_1_U1751 fadd_32ns_32ns_32_4_full_dsp_1_U1251 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1752 fadd_32ns_32ns_32_4_full_dsp_1_U1252 fmul_32ns_32ns_32_3_max_dsp_1_U1753 fadd_32ns_32ns_32_4_full_dsp_1_U1252 fmul_32ns_32ns_32_3_max_dsp_1_U1754 fadd_32ns_32ns_32_4_full_dsp_1_U1252 fmul_32ns_32ns_32_3_max_dsp_1_U1755 fadd_32ns_32ns_32_4_full_dsp_1_U1252 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1756 fadd_32ns_32ns_32_4_full_dsp_1_U1253 fmul_32ns_32ns_32_3_max_dsp_1_U1757 fadd_32ns_32ns_32_4_full_dsp_1_U1253 fmul_32ns_32ns_32_3_max_dsp_1_U1758 fadd_32ns_32ns_32_4_full_dsp_1_U1253 fmul_32ns_32ns_32_3_max_dsp_1_U1759 fadd_32ns_32ns_32_4_full_dsp_1_U1253 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1760 fadd_32ns_32ns_32_4_full_dsp_1_U1254 fmul_32ns_32ns_32_3_max_dsp_1_U1761 fadd_32ns_32ns_32_4_full_dsp_1_U1254 fmul_32ns_32ns_32_3_max_dsp_1_U1762 fadd_32ns_32ns_32_4_full_dsp_1_U1254 fmul_32ns_32ns_32_3_max_dsp_1_U1763 fadd_32ns_32ns_32_4_full_dsp_1_U1254 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1764 fadd_32ns_32ns_32_4_full_dsp_1_U1255 fmul_32ns_32ns_32_3_max_dsp_1_U1765 fadd_32ns_32ns_32_4_full_dsp_1_U1255 fmul_32ns_32ns_32_3_max_dsp_1_U1766 fadd_32ns_32ns_32_4_full_dsp_1_U1255 fmul_32ns_32ns_32_3_max_dsp_1_U1767 fadd_32ns_32ns_32_4_full_dsp_1_U1255 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1768 fadd_32ns_32ns_32_4_full_dsp_1_U1256 fmul_32ns_32ns_32_3_max_dsp_1_U1769 fadd_32ns_32ns_32_4_full_dsp_1_U1256 fmul_32ns_32ns_32_3_max_dsp_1_U1770 fadd_32ns_32ns_32_4_full_dsp_1_U1256 fmul_32ns_32ns_32_3_max_dsp_1_U1771 fadd_32ns_32ns_32_4_full_dsp_1_U1256 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1772 fadd_32ns_32ns_32_4_full_dsp_1_U1257 fmul_32ns_32ns_32_3_max_dsp_1_U1773 fadd_32ns_32ns_32_4_full_dsp_1_U1257 fmul_32ns_32ns_32_3_max_dsp_1_U1774 fadd_32ns_32ns_32_4_full_dsp_1_U1257 fmul_32ns_32ns_32_3_max_dsp_1_U1775 fadd_32ns_32ns_32_4_full_dsp_1_U1257 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1776 fadd_32ns_32ns_32_4_full_dsp_1_U1258 fmul_32ns_32ns_32_3_max_dsp_1_U1777 fadd_32ns_32ns_32_4_full_dsp_1_U1258 fmul_32ns_32ns_32_3_max_dsp_1_U1778 fadd_32ns_32ns_32_4_full_dsp_1_U1258 fmul_32ns_32ns_32_3_max_dsp_1_U1779 fadd_32ns_32ns_32_4_full_dsp_1_U1258 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1780 fadd_32ns_32ns_32_4_full_dsp_1_U1259 fmul_32ns_32ns_32_3_max_dsp_1_U1781 fadd_32ns_32ns_32_4_full_dsp_1_U1259 fmul_32ns_32ns_32_3_max_dsp_1_U1782 fadd_32ns_32ns_32_4_full_dsp_1_U1259 fmul_32ns_32ns_32_3_max_dsp_1_U1783 fadd_32ns_32ns_32_4_full_dsp_1_U1259 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1784 fadd_32ns_32ns_32_4_full_dsp_1_U1260 fmul_32ns_32ns_32_3_max_dsp_1_U1785 fadd_32ns_32ns_32_4_full_dsp_1_U1260 fmul_32ns_32ns_32_3_max_dsp_1_U1786 fadd_32ns_32ns_32_4_full_dsp_1_U1260 fmul_32ns_32ns_32_3_max_dsp_1_U1787 fadd_32ns_32ns_32_4_full_dsp_1_U1260 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1788 fadd_32ns_32ns_32_4_full_dsp_1_U1261 fmul_32ns_32ns_32_3_max_dsp_1_U1789 fadd_32ns_32ns_32_4_full_dsp_1_U1261 fmul_32ns_32ns_32_3_max_dsp_1_U1790 fadd_32ns_32ns_32_4_full_dsp_1_U1261 fmul_32ns_32ns_32_3_max_dsp_1_U1791 fadd_32ns_32ns_32_4_full_dsp_1_U1261 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1792 fadd_32ns_32ns_32_4_full_dsp_1_U1262 fmul_32ns_32ns_32_3_max_dsp_1_U1793 fadd_32ns_32ns_32_4_full_dsp_1_U1262 fmul_32ns_32ns_32_3_max_dsp_1_U1794 fadd_32ns_32ns_32_4_full_dsp_1_U1262 fmul_32ns_32ns_32_3_max_dsp_1_U1795 fadd_32ns_32ns_32_4_full_dsp_1_U1262 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1796 fadd_32ns_32ns_32_4_full_dsp_1_U1263 fmul_32ns_32ns_32_3_max_dsp_1_U1797 fadd_32ns_32ns_32_4_full_dsp_1_U1263 fmul_32ns_32ns_32_3_max_dsp_1_U1798 fadd_32ns_32ns_32_4_full_dsp_1_U1263 fmul_32ns_32ns_32_3_max_dsp_1_U1799 fadd_32ns_32ns_32_4_full_dsp_1_U1263 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1800 fadd_32ns_32ns_32_4_full_dsp_1_U1264 fmul_32ns_32ns_32_3_max_dsp_1_U1801 fadd_32ns_32ns_32_4_full_dsp_1_U1264 fmul_32ns_32ns_32_3_max_dsp_1_U1802 fadd_32ns_32ns_32_4_full_dsp_1_U1264 fmul_32ns_32ns_32_3_max_dsp_1_U1803 fadd_32ns_32ns_32_4_full_dsp_1_U1264 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1804 fadd_32ns_32ns_32_4_full_dsp_1_U1265 fmul_32ns_32ns_32_3_max_dsp_1_U1805 fadd_32ns_32ns_32_4_full_dsp_1_U1265 fmul_32ns_32ns_32_3_max_dsp_1_U1806 fadd_32ns_32ns_32_4_full_dsp_1_U1265 fmul_32ns_32ns_32_3_max_dsp_1_U1807 fadd_32ns_32ns_32_4_full_dsp_1_U1265 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1808 fadd_32ns_32ns_32_4_full_dsp_1_U1266 fmul_32ns_32ns_32_3_max_dsp_1_U1809 fadd_32ns_32ns_32_4_full_dsp_1_U1266 fmul_32ns_32ns_32_3_max_dsp_1_U1810 fadd_32ns_32ns_32_4_full_dsp_1_U1266 fmul_32ns_32ns_32_3_max_dsp_1_U1811 fadd_32ns_32ns_32_4_full_dsp_1_U1266 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1812 fadd_32ns_32ns_32_4_full_dsp_1_U1267 fmul_32ns_32ns_32_3_max_dsp_1_U1813 fadd_32ns_32ns_32_4_full_dsp_1_U1267 fmul_32ns_32ns_32_3_max_dsp_1_U1814 fadd_32ns_32ns_32_4_full_dsp_1_U1267 fmul_32ns_32ns_32_3_max_dsp_1_U1815 fadd_32ns_32ns_32_4_full_dsp_1_U1267 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1816 fadd_32ns_32ns_32_4_full_dsp_1_U1268 fmul_32ns_32ns_32_3_max_dsp_1_U1817 fadd_32ns_32ns_32_4_full_dsp_1_U1268 fmul_32ns_32ns_32_3_max_dsp_1_U1818 fadd_32ns_32ns_32_4_full_dsp_1_U1268 fmul_32ns_32ns_32_3_max_dsp_1_U1819 fadd_32ns_32ns_32_4_full_dsp_1_U1268 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1820 fadd_32ns_32ns_32_4_full_dsp_1_U1269 fmul_32ns_32ns_32_3_max_dsp_1_U1821 fadd_32ns_32ns_32_4_full_dsp_1_U1269 fmul_32ns_32ns_32_3_max_dsp_1_U1822 fadd_32ns_32ns_32_4_full_dsp_1_U1269 fmul_32ns_32ns_32_3_max_dsp_1_U1823 fadd_32ns_32ns_32_4_full_dsp_1_U1269 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1824 fadd_32ns_32ns_32_4_full_dsp_1_U1270 fmul_32ns_32ns_32_3_max_dsp_1_U1825 fadd_32ns_32ns_32_4_full_dsp_1_U1270 fmul_32ns_32ns_32_3_max_dsp_1_U1826 fadd_32ns_32ns_32_4_full_dsp_1_U1270 fmul_32ns_32ns_32_3_max_dsp_1_U1827 fadd_32ns_32ns_32_4_full_dsp_1_U1270 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1828 fadd_32ns_32ns_32_4_full_dsp_1_U1271 fmul_32ns_32ns_32_3_max_dsp_1_U1829 fadd_32ns_32ns_32_4_full_dsp_1_U1271 fmul_32ns_32ns_32_3_max_dsp_1_U1830 fadd_32ns_32ns_32_4_full_dsp_1_U1271 fmul_32ns_32ns_32_3_max_dsp_1_U1831 fadd_32ns_32ns_32_4_full_dsp_1_U1271 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1832 fadd_32ns_32ns_32_4_full_dsp_1_U1272 fmul_32ns_32ns_32_3_max_dsp_1_U1833 fadd_32ns_32ns_32_4_full_dsp_1_U1272 fmul_32ns_32ns_32_3_max_dsp_1_U1834 fadd_32ns_32ns_32_4_full_dsp_1_U1272 fmul_32ns_32ns_32_3_max_dsp_1_U1835 fadd_32ns_32ns_32_4_full_dsp_1_U1272 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1836 fadd_32ns_32ns_32_4_full_dsp_1_U1273 fmul_32ns_32ns_32_3_max_dsp_1_U1837 fadd_32ns_32ns_32_4_full_dsp_1_U1273 fmul_32ns_32ns_32_3_max_dsp_1_U1838 fadd_32ns_32ns_32_4_full_dsp_1_U1273 fmul_32ns_32ns_32_3_max_dsp_1_U1839 fadd_32ns_32ns_32_4_full_dsp_1_U1273 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1840 fadd_32ns_32ns_32_4_full_dsp_1_U1274 fmul_32ns_32ns_32_3_max_dsp_1_U1841 fadd_32ns_32ns_32_4_full_dsp_1_U1274 fmul_32ns_32ns_32_3_max_dsp_1_U1842 fadd_32ns_32ns_32_4_full_dsp_1_U1274 fmul_32ns_32ns_32_3_max_dsp_1_U1843 fadd_32ns_32ns_32_4_full_dsp_1_U1274 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1844 fadd_32ns_32ns_32_4_full_dsp_1_U1275 fmul_32ns_32ns_32_3_max_dsp_1_U1845 fadd_32ns_32ns_32_4_full_dsp_1_U1275 fmul_32ns_32ns_32_3_max_dsp_1_U1846 fadd_32ns_32ns_32_4_full_dsp_1_U1275 fmul_32ns_32ns_32_3_max_dsp_1_U1847 fadd_32ns_32ns_32_4_full_dsp_1_U1275 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1848 fadd_32ns_32ns_32_4_full_dsp_1_U1276 fmul_32ns_32ns_32_3_max_dsp_1_U1849 fadd_32ns_32ns_32_4_full_dsp_1_U1276 fmul_32ns_32ns_32_3_max_dsp_1_U1850 fadd_32ns_32ns_32_4_full_dsp_1_U1276 fmul_32ns_32ns_32_3_max_dsp_1_U1851 fadd_32ns_32ns_32_4_full_dsp_1_U1276 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1852 fadd_32ns_32ns_32_4_full_dsp_1_U1277 fmul_32ns_32ns_32_3_max_dsp_1_U1853 fadd_32ns_32ns_32_4_full_dsp_1_U1277 fmul_32ns_32ns_32_3_max_dsp_1_U1854 fadd_32ns_32ns_32_4_full_dsp_1_U1277 fmul_32ns_32ns_32_3_max_dsp_1_U1855 fadd_32ns_32ns_32_4_full_dsp_1_U1277 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1856 fadd_32ns_32ns_32_4_full_dsp_1_U1278 fmul_32ns_32ns_32_3_max_dsp_1_U1857 fadd_32ns_32ns_32_4_full_dsp_1_U1278 fmul_32ns_32ns_32_3_max_dsp_1_U1858 fadd_32ns_32ns_32_4_full_dsp_1_U1278 fmul_32ns_32ns_32_3_max_dsp_1_U1859 fadd_32ns_32ns_32_4_full_dsp_1_U1278 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1860 fadd_32ns_32ns_32_4_full_dsp_1_U1279 fmul_32ns_32ns_32_3_max_dsp_1_U1861 fadd_32ns_32ns_32_4_full_dsp_1_U1279 fmul_32ns_32ns_32_3_max_dsp_1_U1862 fadd_32ns_32ns_32_4_full_dsp_1_U1279 fmul_32ns_32ns_32_3_max_dsp_1_U1863 fadd_32ns_32ns_32_4_full_dsp_1_U1279 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1864 fadd_32ns_32ns_32_4_full_dsp_1_U1280 fmul_32ns_32ns_32_3_max_dsp_1_U1865 fadd_32ns_32ns_32_4_full_dsp_1_U1280 fmul_32ns_32ns_32_3_max_dsp_1_U1866 fadd_32ns_32ns_32_4_full_dsp_1_U1280 fmul_32ns_32ns_32_3_max_dsp_1_U1867 fadd_32ns_32ns_32_4_full_dsp_1_U1280 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1868 fadd_32ns_32ns_32_4_full_dsp_1_U1281 fmul_32ns_32ns_32_3_max_dsp_1_U1869 fadd_32ns_32ns_32_4_full_dsp_1_U1281 fmul_32ns_32ns_32_3_max_dsp_1_U1870 fadd_32ns_32ns_32_4_full_dsp_1_U1281 fmul_32ns_32ns_32_3_max_dsp_1_U1871 fadd_32ns_32ns_32_4_full_dsp_1_U1281 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1872 fadd_32ns_32ns_32_4_full_dsp_1_U1282 fmul_32ns_32ns_32_3_max_dsp_1_U1873 fadd_32ns_32ns_32_4_full_dsp_1_U1282 fmul_32ns_32ns_32_3_max_dsp_1_U1874 fadd_32ns_32ns_32_4_full_dsp_1_U1282 fmul_32ns_32ns_32_3_max_dsp_1_U1875 fadd_32ns_32ns_32_4_full_dsp_1_U1282 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1876 fadd_32ns_32ns_32_4_full_dsp_1_U1283 fmul_32ns_32ns_32_3_max_dsp_1_U1877 fadd_32ns_32ns_32_4_full_dsp_1_U1283 fmul_32ns_32ns_32_3_max_dsp_1_U1878 fadd_32ns_32ns_32_4_full_dsp_1_U1283 fmul_32ns_32ns_32_3_max_dsp_1_U1879 fadd_32ns_32ns_32_4_full_dsp_1_U1283 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1880 fadd_32ns_32ns_32_4_full_dsp_1_U1284 fmul_32ns_32ns_32_3_max_dsp_1_U1881 fadd_32ns_32ns_32_4_full_dsp_1_U1284 fmul_32ns_32ns_32_3_max_dsp_1_U1882 fadd_32ns_32ns_32_4_full_dsp_1_U1284 fmul_32ns_32ns_32_3_max_dsp_1_U1883 fadd_32ns_32ns_32_4_full_dsp_1_U1284 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1884 fadd_32ns_32ns_32_4_full_dsp_1_U1285 fmul_32ns_32ns_32_3_max_dsp_1_U1885 fadd_32ns_32ns_32_4_full_dsp_1_U1285 fmul_32ns_32ns_32_3_max_dsp_1_U1886 fadd_32ns_32ns_32_4_full_dsp_1_U1285 fmul_32ns_32ns_32_3_max_dsp_1_U1887 fadd_32ns_32ns_32_4_full_dsp_1_U1285 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1888 fadd_32ns_32ns_32_4_full_dsp_1_U1286 fmul_32ns_32ns_32_3_max_dsp_1_U1889 fadd_32ns_32ns_32_4_full_dsp_1_U1286 fmul_32ns_32ns_32_3_max_dsp_1_U1890 fadd_32ns_32ns_32_4_full_dsp_1_U1286 fmul_32ns_32ns_32_3_max_dsp_1_U1891 fadd_32ns_32ns_32_4_full_dsp_1_U1286 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1892 fadd_32ns_32ns_32_4_full_dsp_1_U1287 fmul_32ns_32ns_32_3_max_dsp_1_U1893 fadd_32ns_32ns_32_4_full_dsp_1_U1287 fmul_32ns_32ns_32_3_max_dsp_1_U1894 fadd_32ns_32ns_32_4_full_dsp_1_U1287 fmul_32ns_32ns_32_3_max_dsp_1_U1895 fadd_32ns_32ns_32_4_full_dsp_1_U1287 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1896 fadd_32ns_32ns_32_4_full_dsp_1_U1288 fmul_32ns_32ns_32_3_max_dsp_1_U1897 fadd_32ns_32ns_32_4_full_dsp_1_U1288 fmul_32ns_32ns_32_3_max_dsp_1_U1898 fadd_32ns_32ns_32_4_full_dsp_1_U1288 fmul_32ns_32ns_32_3_max_dsp_1_U1899 fadd_32ns_32ns_32_4_full_dsp_1_U1288 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1900 fadd_32ns_32ns_32_4_full_dsp_1_U1289 fmul_32ns_32ns_32_3_max_dsp_1_U1901 fadd_32ns_32ns_32_4_full_dsp_1_U1289 fmul_32ns_32ns_32_3_max_dsp_1_U1902 fadd_32ns_32ns_32_4_full_dsp_1_U1289 fmul_32ns_32ns_32_3_max_dsp_1_U1903 fadd_32ns_32ns_32_4_full_dsp_1_U1289 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1904 fadd_32ns_32ns_32_4_full_dsp_1_U1290 fmul_32ns_32ns_32_3_max_dsp_1_U1905 fadd_32ns_32ns_32_4_full_dsp_1_U1290 fmul_32ns_32ns_32_3_max_dsp_1_U1906 fadd_32ns_32ns_32_4_full_dsp_1_U1290 fmul_32ns_32ns_32_3_max_dsp_1_U1907 fadd_32ns_32ns_32_4_full_dsp_1_U1290 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1908 fadd_32ns_32ns_32_4_full_dsp_1_U1291 fmul_32ns_32ns_32_3_max_dsp_1_U1909 fadd_32ns_32ns_32_4_full_dsp_1_U1291 fmul_32ns_32ns_32_3_max_dsp_1_U1910 fadd_32ns_32ns_32_4_full_dsp_1_U1291 fmul_32ns_32ns_32_3_max_dsp_1_U1911 fadd_32ns_32ns_32_4_full_dsp_1_U1291 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1912 fadd_32ns_32ns_32_4_full_dsp_1_U1292 fmul_32ns_32ns_32_3_max_dsp_1_U1913 fadd_32ns_32ns_32_4_full_dsp_1_U1292 fmul_32ns_32ns_32_3_max_dsp_1_U1914 fadd_32ns_32ns_32_4_full_dsp_1_U1292 fmul_32ns_32ns_32_3_max_dsp_1_U1915 fadd_32ns_32ns_32_4_full_dsp_1_U1292 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1916 fadd_32ns_32ns_32_4_full_dsp_1_U1293 fmul_32ns_32ns_32_3_max_dsp_1_U1917 fadd_32ns_32ns_32_4_full_dsp_1_U1293 fmul_32ns_32ns_32_3_max_dsp_1_U1918 fadd_32ns_32ns_32_4_full_dsp_1_U1293 fmul_32ns_32ns_32_3_max_dsp_1_U1919 fadd_32ns_32ns_32_4_full_dsp_1_U1293 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1920 fadd_32ns_32ns_32_4_full_dsp_1_U1294 fmul_32ns_32ns_32_3_max_dsp_1_U1921 fadd_32ns_32ns_32_4_full_dsp_1_U1294 fmul_32ns_32ns_32_3_max_dsp_1_U1922 fadd_32ns_32ns_32_4_full_dsp_1_U1294 fmul_32ns_32ns_32_3_max_dsp_1_U1923 fadd_32ns_32ns_32_4_full_dsp_1_U1294 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1924 fadd_32ns_32ns_32_4_full_dsp_1_U1295 fmul_32ns_32ns_32_3_max_dsp_1_U1925 fadd_32ns_32ns_32_4_full_dsp_1_U1295 fmul_32ns_32ns_32_3_max_dsp_1_U1926 fadd_32ns_32ns_32_4_full_dsp_1_U1295 fmul_32ns_32ns_32_3_max_dsp_1_U1927 fadd_32ns_32ns_32_4_full_dsp_1_U1295 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1928 fadd_32ns_32ns_32_4_full_dsp_1_U1296 fmul_32ns_32ns_32_3_max_dsp_1_U1929 fadd_32ns_32ns_32_4_full_dsp_1_U1296 fmul_32ns_32ns_32_3_max_dsp_1_U1930 fadd_32ns_32ns_32_4_full_dsp_1_U1296 fmul_32ns_32ns_32_3_max_dsp_1_U1931 fadd_32ns_32ns_32_4_full_dsp_1_U1296 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1932 fadd_32ns_32ns_32_4_full_dsp_1_U1297 fmul_32ns_32ns_32_3_max_dsp_1_U1933 fadd_32ns_32ns_32_4_full_dsp_1_U1297 fmul_32ns_32ns_32_3_max_dsp_1_U1934 fadd_32ns_32ns_32_4_full_dsp_1_U1297 fmul_32ns_32ns_32_3_max_dsp_1_U1935 fadd_32ns_32ns_32_4_full_dsp_1_U1297 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1936 fadd_32ns_32ns_32_4_full_dsp_1_U1298 fmul_32ns_32ns_32_3_max_dsp_1_U1937 fadd_32ns_32ns_32_4_full_dsp_1_U1298 fmul_32ns_32ns_32_3_max_dsp_1_U1938 fadd_32ns_32ns_32_4_full_dsp_1_U1298 fmul_32ns_32ns_32_3_max_dsp_1_U1939 fadd_32ns_32ns_32_4_full_dsp_1_U1298 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1940 fadd_32ns_32ns_32_4_full_dsp_1_U1299 fmul_32ns_32ns_32_3_max_dsp_1_U1941 fadd_32ns_32ns_32_4_full_dsp_1_U1299 fmul_32ns_32ns_32_3_max_dsp_1_U1942 fadd_32ns_32ns_32_4_full_dsp_1_U1299 fmul_32ns_32ns_32_3_max_dsp_1_U1943 fadd_32ns_32ns_32_4_full_dsp_1_U1299 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1944 fadd_32ns_32ns_32_4_full_dsp_1_U1300 fmul_32ns_32ns_32_3_max_dsp_1_U1945 fadd_32ns_32ns_32_4_full_dsp_1_U1300 fmul_32ns_32ns_32_3_max_dsp_1_U1946 fadd_32ns_32ns_32_4_full_dsp_1_U1300 fmul_32ns_32ns_32_3_max_dsp_1_U1947 fadd_32ns_32ns_32_4_full_dsp_1_U1300 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1948 fadd_32ns_32ns_32_4_full_dsp_1_U1301 fmul_32ns_32ns_32_3_max_dsp_1_U1949 fadd_32ns_32ns_32_4_full_dsp_1_U1301 fmul_32ns_32ns_32_3_max_dsp_1_U1950 fadd_32ns_32ns_32_4_full_dsp_1_U1301 fmul_32ns_32ns_32_3_max_dsp_1_U1951 fadd_32ns_32ns_32_4_full_dsp_1_U1301 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1952 fadd_32ns_32ns_32_4_full_dsp_1_U1302 fmul_32ns_32ns_32_3_max_dsp_1_U1953 fadd_32ns_32ns_32_4_full_dsp_1_U1302 fmul_32ns_32ns_32_3_max_dsp_1_U1954 fadd_32ns_32ns_32_4_full_dsp_1_U1302 fmul_32ns_32ns_32_3_max_dsp_1_U1955 fadd_32ns_32ns_32_4_full_dsp_1_U1302 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1956 fadd_32ns_32ns_32_4_full_dsp_1_U1303 fmul_32ns_32ns_32_3_max_dsp_1_U1957 fadd_32ns_32ns_32_4_full_dsp_1_U1303 fmul_32ns_32ns_32_3_max_dsp_1_U1958 fadd_32ns_32ns_32_4_full_dsp_1_U1303 fmul_32ns_32ns_32_3_max_dsp_1_U1959 fadd_32ns_32ns_32_4_full_dsp_1_U1303 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1960 fadd_32ns_32ns_32_4_full_dsp_1_U1304 fmul_32ns_32ns_32_3_max_dsp_1_U1961 fadd_32ns_32ns_32_4_full_dsp_1_U1304 fmul_32ns_32ns_32_3_max_dsp_1_U1962 fadd_32ns_32ns_32_4_full_dsp_1_U1304 fmul_32ns_32ns_32_3_max_dsp_1_U1963 fadd_32ns_32ns_32_4_full_dsp_1_U1304 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1964 fadd_32ns_32ns_32_4_full_dsp_1_U1305 fmul_32ns_32ns_32_3_max_dsp_1_U1965 fadd_32ns_32ns_32_4_full_dsp_1_U1305 fmul_32ns_32ns_32_3_max_dsp_1_U1966 fadd_32ns_32ns_32_4_full_dsp_1_U1305 fmul_32ns_32ns_32_3_max_dsp_1_U1967 fadd_32ns_32ns_32_4_full_dsp_1_U1305 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1968 fadd_32ns_32ns_32_4_full_dsp_1_U1306 fmul_32ns_32ns_32_3_max_dsp_1_U1969 fadd_32ns_32ns_32_4_full_dsp_1_U1306 fmul_32ns_32ns_32_3_max_dsp_1_U1970 fadd_32ns_32ns_32_4_full_dsp_1_U1306 fmul_32ns_32ns_32_3_max_dsp_1_U1971 fadd_32ns_32ns_32_4_full_dsp_1_U1306 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1972 fadd_32ns_32ns_32_4_full_dsp_1_U1307 fmul_32ns_32ns_32_3_max_dsp_1_U1973 fadd_32ns_32ns_32_4_full_dsp_1_U1307 fmul_32ns_32ns_32_3_max_dsp_1_U1974 fadd_32ns_32ns_32_4_full_dsp_1_U1307 fmul_32ns_32ns_32_3_max_dsp_1_U1975 fadd_32ns_32ns_32_4_full_dsp_1_U1307 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1976 fadd_32ns_32ns_32_4_full_dsp_1_U1308 fmul_32ns_32ns_32_3_max_dsp_1_U1977 fadd_32ns_32ns_32_4_full_dsp_1_U1308 fmul_32ns_32ns_32_3_max_dsp_1_U1978 fadd_32ns_32ns_32_4_full_dsp_1_U1308 fmul_32ns_32ns_32_3_max_dsp_1_U1979 fadd_32ns_32ns_32_4_full_dsp_1_U1308 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1980 fadd_32ns_32ns_32_4_full_dsp_1_U1309 fmul_32ns_32ns_32_3_max_dsp_1_U1981 fadd_32ns_32ns_32_4_full_dsp_1_U1309 fmul_32ns_32ns_32_3_max_dsp_1_U1982 fadd_32ns_32ns_32_4_full_dsp_1_U1309 fmul_32ns_32ns_32_3_max_dsp_1_U1983 fadd_32ns_32ns_32_4_full_dsp_1_U1309 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1984 fadd_32ns_32ns_32_4_full_dsp_1_U1310 fmul_32ns_32ns_32_3_max_dsp_1_U1985 fadd_32ns_32ns_32_4_full_dsp_1_U1310 fmul_32ns_32ns_32_3_max_dsp_1_U1986 fadd_32ns_32ns_32_4_full_dsp_1_U1310 fmul_32ns_32ns_32_3_max_dsp_1_U1987 fadd_32ns_32ns_32_4_full_dsp_1_U1310 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1988 fadd_32ns_32ns_32_4_full_dsp_1_U1311 fmul_32ns_32ns_32_3_max_dsp_1_U1989 fadd_32ns_32ns_32_4_full_dsp_1_U1311 fmul_32ns_32ns_32_3_max_dsp_1_U1990 fadd_32ns_32ns_32_4_full_dsp_1_U1311 fmul_32ns_32ns_32_3_max_dsp_1_U1991 fadd_32ns_32ns_32_4_full_dsp_1_U1311 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1992 fadd_32ns_32ns_32_4_full_dsp_1_U1312 fmul_32ns_32ns_32_3_max_dsp_1_U1993 fadd_32ns_32ns_32_4_full_dsp_1_U1312 fmul_32ns_32ns_32_3_max_dsp_1_U1994 fadd_32ns_32ns_32_4_full_dsp_1_U1312 fmul_32ns_32ns_32_3_max_dsp_1_U1995 fadd_32ns_32ns_32_4_full_dsp_1_U1312 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1996 fadd_32ns_32ns_32_4_full_dsp_1_U1313 fmul_32ns_32ns_32_3_max_dsp_1_U1997 fadd_32ns_32ns_32_4_full_dsp_1_U1313 fmul_32ns_32ns_32_3_max_dsp_1_U1998 fadd_32ns_32ns_32_4_full_dsp_1_U1313 fmul_32ns_32ns_32_3_max_dsp_1_U1999 fadd_32ns_32ns_32_4_full_dsp_1_U1313 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2000 fadd_32ns_32ns_32_4_full_dsp_1_U1314 fmul_32ns_32ns_32_3_max_dsp_1_U2001 fadd_32ns_32ns_32_4_full_dsp_1_U1314 fmul_32ns_32ns_32_3_max_dsp_1_U2002 fadd_32ns_32ns_32_4_full_dsp_1_U1314 fmul_32ns_32ns_32_3_max_dsp_1_U2003 fadd_32ns_32ns_32_4_full_dsp_1_U1314 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2004 fadd_32ns_32ns_32_4_full_dsp_1_U1315 fmul_32ns_32ns_32_3_max_dsp_1_U2005 fadd_32ns_32ns_32_4_full_dsp_1_U1315 fmul_32ns_32ns_32_3_max_dsp_1_U2006 fadd_32ns_32ns_32_4_full_dsp_1_U1315 fmul_32ns_32ns_32_3_max_dsp_1_U2007 fadd_32ns_32ns_32_4_full_dsp_1_U1315 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2008 fadd_32ns_32ns_32_4_full_dsp_1_U1316 fmul_32ns_32ns_32_3_max_dsp_1_U2009 fadd_32ns_32ns_32_4_full_dsp_1_U1316 fmul_32ns_32ns_32_3_max_dsp_1_U2010 fadd_32ns_32ns_32_4_full_dsp_1_U1316 fmul_32ns_32ns_32_3_max_dsp_1_U2011 fadd_32ns_32ns_32_4_full_dsp_1_U1316 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2012 fadd_32ns_32ns_32_4_full_dsp_1_U1317 fmul_32ns_32ns_32_3_max_dsp_1_U2013 fadd_32ns_32ns_32_4_full_dsp_1_U1317 fmul_32ns_32ns_32_3_max_dsp_1_U2014 fadd_32ns_32ns_32_4_full_dsp_1_U1317 fmul_32ns_32ns_32_3_max_dsp_1_U2015 fadd_32ns_32ns_32_4_full_dsp_1_U1317 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2016 fadd_32ns_32ns_32_4_full_dsp_1_U1318 fmul_32ns_32ns_32_3_max_dsp_1_U2017 fadd_32ns_32ns_32_4_full_dsp_1_U1318 fmul_32ns_32ns_32_3_max_dsp_1_U2018 fadd_32ns_32ns_32_4_full_dsp_1_U1318 fmul_32ns_32ns_32_3_max_dsp_1_U2019 fadd_32ns_32ns_32_4_full_dsp_1_U1318 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2020 fadd_32ns_32ns_32_4_full_dsp_1_U1319 fmul_32ns_32ns_32_3_max_dsp_1_U2021 fadd_32ns_32ns_32_4_full_dsp_1_U1319 fmul_32ns_32ns_32_3_max_dsp_1_U2022 fadd_32ns_32ns_32_4_full_dsp_1_U1319 fmul_32ns_32ns_32_3_max_dsp_1_U2023 fadd_32ns_32ns_32_4_full_dsp_1_U1319 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2024 fadd_32ns_32ns_32_4_full_dsp_1_U1320 fmul_32ns_32ns_32_3_max_dsp_1_U2025 fadd_32ns_32ns_32_4_full_dsp_1_U1320 fmul_32ns_32ns_32_3_max_dsp_1_U2026 fadd_32ns_32ns_32_4_full_dsp_1_U1320 fmul_32ns_32ns_32_3_max_dsp_1_U2027 fadd_32ns_32ns_32_4_full_dsp_1_U1320 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2028 fadd_32ns_32ns_32_4_full_dsp_1_U1321 fmul_32ns_32ns_32_3_max_dsp_1_U2029 fadd_32ns_32ns_32_4_full_dsp_1_U1321 fmul_32ns_32ns_32_3_max_dsp_1_U2030 fadd_32ns_32ns_32_4_full_dsp_1_U1321 fmul_32ns_32ns_32_3_max_dsp_1_U2031 fadd_32ns_32ns_32_4_full_dsp_1_U1321 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2032 fadd_32ns_32ns_32_4_full_dsp_1_U1322 fmul_32ns_32ns_32_3_max_dsp_1_U2033 fadd_32ns_32ns_32_4_full_dsp_1_U1322 fmul_32ns_32ns_32_3_max_dsp_1_U2034 fadd_32ns_32ns_32_4_full_dsp_1_U1322 fmul_32ns_32ns_32_3_max_dsp_1_U2035 fadd_32ns_32ns_32_4_full_dsp_1_U1322 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2036 fadd_32ns_32ns_32_4_full_dsp_1_U1323 fmul_32ns_32ns_32_3_max_dsp_1_U2037 fadd_32ns_32ns_32_4_full_dsp_1_U1323 fmul_32ns_32ns_32_3_max_dsp_1_U2038 fadd_32ns_32ns_32_4_full_dsp_1_U1323 fmul_32ns_32ns_32_3_max_dsp_1_U2039 fadd_32ns_32ns_32_4_full_dsp_1_U1323 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2040 fadd_32ns_32ns_32_4_full_dsp_1_U1324 fmul_32ns_32ns_32_3_max_dsp_1_U2041 fadd_32ns_32ns_32_4_full_dsp_1_U1324 fmul_32ns_32ns_32_3_max_dsp_1_U2042 fadd_32ns_32ns_32_4_full_dsp_1_U1324 fmul_32ns_32ns_32_3_max_dsp_1_U2043 fadd_32ns_32ns_32_4_full_dsp_1_U1324 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2044 fadd_32ns_32ns_32_4_full_dsp_1_U1325 fmul_32ns_32ns_32_3_max_dsp_1_U2045 fadd_32ns_32ns_32_4_full_dsp_1_U1325 fmul_32ns_32ns_32_3_max_dsp_1_U2046 fadd_32ns_32ns_32_4_full_dsp_1_U1325 fmul_32ns_32ns_32_3_max_dsp_1_U2047 fadd_32ns_32ns_32_4_full_dsp_1_U1325 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2048 fadd_32ns_32ns_32_4_full_dsp_1_U1326 fmul_32ns_32ns_32_3_max_dsp_1_U2049 fadd_32ns_32ns_32_4_full_dsp_1_U1326 fmul_32ns_32ns_32_3_max_dsp_1_U2050 fadd_32ns_32ns_32_4_full_dsp_1_U1326 fmul_32ns_32ns_32_3_max_dsp_1_U2051 fadd_32ns_32ns_32_4_full_dsp_1_U1326 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2052 fadd_32ns_32ns_32_4_full_dsp_1_U1327 fmul_32ns_32ns_32_3_max_dsp_1_U2053 fadd_32ns_32ns_32_4_full_dsp_1_U1327 fmul_32ns_32ns_32_3_max_dsp_1_U2054 fadd_32ns_32ns_32_4_full_dsp_1_U1327 fmul_32ns_32ns_32_3_max_dsp_1_U2055 fadd_32ns_32ns_32_4_full_dsp_1_U1327 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2056 fadd_32ns_32ns_32_4_full_dsp_1_U1328 fmul_32ns_32ns_32_3_max_dsp_1_U2057 fadd_32ns_32ns_32_4_full_dsp_1_U1328 fmul_32ns_32ns_32_3_max_dsp_1_U2058 fadd_32ns_32ns_32_4_full_dsp_1_U1328 fmul_32ns_32ns_32_3_max_dsp_1_U2059 fadd_32ns_32ns_32_4_full_dsp_1_U1328 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2060 fadd_32ns_32ns_32_4_full_dsp_1_U1329 fmul_32ns_32ns_32_3_max_dsp_1_U2061 fadd_32ns_32ns_32_4_full_dsp_1_U1329 fmul_32ns_32ns_32_3_max_dsp_1_U2062 fadd_32ns_32ns_32_4_full_dsp_1_U1329 fmul_32ns_32ns_32_3_max_dsp_1_U2063 fadd_32ns_32ns_32_4_full_dsp_1_U1329 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2064 fadd_32ns_32ns_32_4_full_dsp_1_U1330 fmul_32ns_32ns_32_3_max_dsp_1_U2065 fadd_32ns_32ns_32_4_full_dsp_1_U1330 fmul_32ns_32ns_32_3_max_dsp_1_U2066 fadd_32ns_32ns_32_4_full_dsp_1_U1330 fmul_32ns_32ns_32_3_max_dsp_1_U2067 fadd_32ns_32ns_32_4_full_dsp_1_U1330 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2068 fadd_32ns_32ns_32_4_full_dsp_1_U1331 fmul_32ns_32ns_32_3_max_dsp_1_U2069 fadd_32ns_32ns_32_4_full_dsp_1_U1331 fmul_32ns_32ns_32_3_max_dsp_1_U2070 fadd_32ns_32ns_32_4_full_dsp_1_U1331 fmul_32ns_32ns_32_3_max_dsp_1_U2071 fadd_32ns_32ns_32_4_full_dsp_1_U1331 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2072 fadd_32ns_32ns_32_4_full_dsp_1_U1332 fmul_32ns_32ns_32_3_max_dsp_1_U2073 fadd_32ns_32ns_32_4_full_dsp_1_U1332 fmul_32ns_32ns_32_3_max_dsp_1_U2074 fadd_32ns_32ns_32_4_full_dsp_1_U1332 fmul_32ns_32ns_32_3_max_dsp_1_U2075 fadd_32ns_32ns_32_4_full_dsp_1_U1332 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2076 fadd_32ns_32ns_32_4_full_dsp_1_U1333 fmul_32ns_32ns_32_3_max_dsp_1_U2077 fadd_32ns_32ns_32_4_full_dsp_1_U1333 fmul_32ns_32ns_32_3_max_dsp_1_U2078 fadd_32ns_32ns_32_4_full_dsp_1_U1333 fmul_32ns_32ns_32_3_max_dsp_1_U2079 fadd_32ns_32ns_32_4_full_dsp_1_U1333 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2080 fadd_32ns_32ns_32_4_full_dsp_1_U1334 fmul_32ns_32ns_32_3_max_dsp_1_U2081 fadd_32ns_32ns_32_4_full_dsp_1_U1334 fmul_32ns_32ns_32_3_max_dsp_1_U2082 fadd_32ns_32ns_32_4_full_dsp_1_U1334 fmul_32ns_32ns_32_3_max_dsp_1_U2083 fadd_32ns_32ns_32_4_full_dsp_1_U1334 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2084 fadd_32ns_32ns_32_4_full_dsp_1_U1335 fmul_32ns_32ns_32_3_max_dsp_1_U2085 fadd_32ns_32ns_32_4_full_dsp_1_U1335 fmul_32ns_32ns_32_3_max_dsp_1_U2086 fadd_32ns_32ns_32_4_full_dsp_1_U1335 fmul_32ns_32ns_32_3_max_dsp_1_U2087 fadd_32ns_32ns_32_4_full_dsp_1_U1335 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2088 fadd_32ns_32ns_32_4_full_dsp_1_U1336 fmul_32ns_32ns_32_3_max_dsp_1_U2089 fadd_32ns_32ns_32_4_full_dsp_1_U1336 fmul_32ns_32ns_32_3_max_dsp_1_U2090 fadd_32ns_32ns_32_4_full_dsp_1_U1336 fmul_32ns_32ns_32_3_max_dsp_1_U2091 fadd_32ns_32ns_32_4_full_dsp_1_U1336 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2092 fadd_32ns_32ns_32_4_full_dsp_1_U1337 fmul_32ns_32ns_32_3_max_dsp_1_U2093 fadd_32ns_32ns_32_4_full_dsp_1_U1337 fmul_32ns_32ns_32_3_max_dsp_1_U2094 fadd_32ns_32ns_32_4_full_dsp_1_U1337 fmul_32ns_32ns_32_3_max_dsp_1_U2095 fadd_32ns_32ns_32_4_full_dsp_1_U1337 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2096 fadd_32ns_32ns_32_4_full_dsp_1_U1338 fmul_32ns_32ns_32_3_max_dsp_1_U2097 fadd_32ns_32ns_32_4_full_dsp_1_U1338 fmul_32ns_32ns_32_3_max_dsp_1_U2098 fadd_32ns_32ns_32_4_full_dsp_1_U1338 fmul_32ns_32ns_32_3_max_dsp_1_U2099 fadd_32ns_32ns_32_4_full_dsp_1_U1338 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2100 fadd_32ns_32ns_32_4_full_dsp_1_U1339 fmul_32ns_32ns_32_3_max_dsp_1_U2101 fadd_32ns_32ns_32_4_full_dsp_1_U1339 fmul_32ns_32ns_32_3_max_dsp_1_U2102 fadd_32ns_32ns_32_4_full_dsp_1_U1339 fmul_32ns_32ns_32_3_max_dsp_1_U2103 fadd_32ns_32ns_32_4_full_dsp_1_U1339 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2104 fadd_32ns_32ns_32_4_full_dsp_1_U1340 fmul_32ns_32ns_32_3_max_dsp_1_U2105 fadd_32ns_32ns_32_4_full_dsp_1_U1340 fmul_32ns_32ns_32_3_max_dsp_1_U2106 fadd_32ns_32ns_32_4_full_dsp_1_U1340 fmul_32ns_32ns_32_3_max_dsp_1_U2107 fadd_32ns_32ns_32_4_full_dsp_1_U1340 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2108 fadd_32ns_32ns_32_4_full_dsp_1_U1341 fmul_32ns_32ns_32_3_max_dsp_1_U2109 fadd_32ns_32ns_32_4_full_dsp_1_U1341 fmul_32ns_32ns_32_3_max_dsp_1_U2110 fadd_32ns_32ns_32_4_full_dsp_1_U1341 fmul_32ns_32ns_32_3_max_dsp_1_U2111 fadd_32ns_32ns_32_4_full_dsp_1_U1341 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2112 fadd_32ns_32ns_32_4_full_dsp_1_U1342 fmul_32ns_32ns_32_3_max_dsp_1_U2113 fadd_32ns_32ns_32_4_full_dsp_1_U1342 fmul_32ns_32ns_32_3_max_dsp_1_U2114 fadd_32ns_32ns_32_4_full_dsp_1_U1342 fmul_32ns_32ns_32_3_max_dsp_1_U2115 fadd_32ns_32ns_32_4_full_dsp_1_U1342 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2116 fadd_32ns_32ns_32_4_full_dsp_1_U1343 fmul_32ns_32ns_32_3_max_dsp_1_U2117 fadd_32ns_32ns_32_4_full_dsp_1_U1343 fmul_32ns_32ns_32_3_max_dsp_1_U2118 fadd_32ns_32ns_32_4_full_dsp_1_U1343 fmul_32ns_32ns_32_3_max_dsp_1_U2119 fadd_32ns_32ns_32_4_full_dsp_1_U1343 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2120 fadd_32ns_32ns_32_4_full_dsp_1_U1344 fmul_32ns_32ns_32_3_max_dsp_1_U2121 fadd_32ns_32ns_32_4_full_dsp_1_U1344 fmul_32ns_32ns_32_3_max_dsp_1_U2122 fadd_32ns_32ns_32_4_full_dsp_1_U1344 fmul_32ns_32ns_32_3_max_dsp_1_U2123 fadd_32ns_32ns_32_4_full_dsp_1_U1344 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2124 fadd_32ns_32ns_32_4_full_dsp_1_U1345 fmul_32ns_32ns_32_3_max_dsp_1_U2125 fadd_32ns_32ns_32_4_full_dsp_1_U1345 fmul_32ns_32ns_32_3_max_dsp_1_U2126 fadd_32ns_32ns_32_4_full_dsp_1_U1345 fmul_32ns_32ns_32_3_max_dsp_1_U2127 fadd_32ns_32ns_32_4_full_dsp_1_U1345 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2128 fadd_32ns_32ns_32_4_full_dsp_1_U1346 fmul_32ns_32ns_32_3_max_dsp_1_U2129 fadd_32ns_32ns_32_4_full_dsp_1_U1346 fmul_32ns_32ns_32_3_max_dsp_1_U2130 fadd_32ns_32ns_32_4_full_dsp_1_U1346 fmul_32ns_32ns_32_3_max_dsp_1_U2131 fadd_32ns_32ns_32_4_full_dsp_1_U1346 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2132 fadd_32ns_32ns_32_4_full_dsp_1_U1347 fmul_32ns_32ns_32_3_max_dsp_1_U2133 fadd_32ns_32ns_32_4_full_dsp_1_U1347 fmul_32ns_32ns_32_3_max_dsp_1_U2134 fadd_32ns_32ns_32_4_full_dsp_1_U1347 fmul_32ns_32ns_32_3_max_dsp_1_U2135 fadd_32ns_32ns_32_4_full_dsp_1_U1347 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2136 fadd_32ns_32ns_32_4_full_dsp_1_U1348 fmul_32ns_32ns_32_3_max_dsp_1_U2137 fadd_32ns_32ns_32_4_full_dsp_1_U1348 fmul_32ns_32ns_32_3_max_dsp_1_U2138 fadd_32ns_32ns_32_4_full_dsp_1_U1348 fmul_32ns_32ns_32_3_max_dsp_1_U2139 fadd_32ns_32ns_32_4_full_dsp_1_U1348 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2140 fadd_32ns_32ns_32_4_full_dsp_1_U1349 fmul_32ns_32ns_32_3_max_dsp_1_U2141 fadd_32ns_32ns_32_4_full_dsp_1_U1349 fmul_32ns_32ns_32_3_max_dsp_1_U2142 fadd_32ns_32ns_32_4_full_dsp_1_U1349 fmul_32ns_32ns_32_3_max_dsp_1_U2143 fadd_32ns_32ns_32_4_full_dsp_1_U1349 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2144 fadd_32ns_32ns_32_4_full_dsp_1_U1350 fmul_32ns_32ns_32_3_max_dsp_1_U2145 fadd_32ns_32ns_32_4_full_dsp_1_U1350 fmul_32ns_32ns_32_3_max_dsp_1_U2146 fadd_32ns_32ns_32_4_full_dsp_1_U1350 fmul_32ns_32ns_32_3_max_dsp_1_U2147 fadd_32ns_32ns_32_4_full_dsp_1_U1350 fadd_32ns_32ns_32_4_full_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U2148 fadd_32ns_32ns_32_4_full_dsp_1_U1351 fmul_32ns_32ns_32_3_max_dsp_1_U2149 fadd_32ns_32ns_32_4_full_dsp_1_U1351 fmul_32ns_32ns_32_3_max_dsp_1_U2150 fadd_32ns_32ns_32_4_full_dsp_1_U1351 fmul_32ns_32ns_32_3_max_dsp_1_U2151 fadd_32ns_32ns_32_4_full_dsp_1_U1351 fadd_32ns_32ns_32_4_full_dsp_1_U1152 x_6_fu_40009_p2 y_5_fu_40020_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>entry_proc16_U0</InstName>
                            <ModuleName>entry_proc16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1456</ID>
                        </Instance>
                        <Instance>
                            <InstName>store_stream6_U0</InstName>
                            <ModuleName>store_stream6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1463</ID>
                            <BindInstances>add_ln917_fu_160_p2 add_ln722_fu_229_p2 empty_fu_235_p2 empty_65_fu_264_p2 tmp_fu_274_p2 empty_66_fu_283_p2 add_ln724_fu_313_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>output_ftmap_c_U h0_c6_U h0_c5_U h0_c_U w0_c4_U w0_c_U tw_eff_loc_i_c2_U tw_eff_loc_i_c1_U tw_eff_loc_i_c_U s_out_U s_f2_i_U s_pix_U tw_eff_loc_i_c3_channel_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln852_1_fu_2237_p2 add_ln852_fu_2249_p2 add_ln854_fu_2263_p2 add_ln867_fu_2710_p2 add_ln869_fu_2724_p2 h0_4_fu_3014_p2 add_ln920_fu_3031_p2 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_8_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_21_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_31_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>srcnn_Pipeline_CopyW1_ky_CopyW1_kx</Name>
            <Loops>
                <CopyW1_ky_CopyW1_kx/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>92</Best-caseLatency>
                    <Average-caseLatency>92</Average-caseLatency>
                    <Worst-caseLatency>92</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>92</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CopyW1_ky_CopyW1_kx>
                        <Name>CopyW1_ky_CopyW1_kx</Name>
                        <Slack>7.30</Slack>
                        <TripCount>81</TripCount>
                        <Latency>90</Latency>
                        <AbsoluteTimeLatency>0.900 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CopyW1_ky_CopyW1_kx>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>825</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>442</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_1_fu_1313_p2" SOURCE="src/srcnn.cpp:856" URAM="0" VARIABLE="add_ln856_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_3_fu_1325_p2" SOURCE="src/srcnn.cpp:856" URAM="0" VARIABLE="add_ln856_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_fu_1334_p2" SOURCE="src/srcnn.cpp:856" URAM="0" VARIABLE="add_ln856"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_2_fu_1366_p2" SOURCE="src/srcnn.cpp:856" URAM="0" VARIABLE="add_ln856_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln861_2_fu_1402_p2" SOURCE="src/srcnn.cpp:861" URAM="0" VARIABLE="add_ln861_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_fu_1428_p2" SOURCE="src/srcnn.cpp:859" URAM="0" VARIABLE="add_ln859"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_CopyW2_inft</Name>
            <Loops>
                <CopyW2_inft/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75</Best-caseLatency>
                    <Average-caseLatency>75</Average-caseLatency>
                    <Worst-caseLatency>75</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.750 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.750 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>75</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CopyW2_inft>
                        <Name>CopyW2_inft</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>73</Latency>
                        <AbsoluteTimeLatency>0.730 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CopyW2_inft>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>195</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>208</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln871_fu_664_p2" SOURCE="src/srcnn.cpp:871" URAM="0" VARIABLE="add_ln871"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln877_1_fu_674_p2" SOURCE="src/srcnn.cpp:877" URAM="0" VARIABLE="add_ln877_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln877_fu_684_p2" SOURCE="src/srcnn.cpp:877" URAM="0" VARIABLE="add_ln877"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx</Name>
            <Loops>
                <CopyW3_inft_CopyW3_ky_CopyW3_kx/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>803</Best-caseLatency>
                    <Average-caseLatency>803</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CopyW3_inft_CopyW3_ky_CopyW3_kx>
                        <Name>CopyW3_inft_CopyW3_ky_CopyW3_kx</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>801</Latency>
                        <AbsoluteTimeLatency>8.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CopyW3_inft_CopyW3_ky_CopyW3_kx>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>217</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln887_1_fu_1661_p2" SOURCE="src/srcnn.cpp:887" URAM="0" VARIABLE="add_ln887_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln887_fu_1719_p2" SOURCE="src/srcnn.cpp:887" URAM="0" VARIABLE="add_ln887"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln890_fu_1874_p2" SOURCE="src/srcnn.cpp:890" URAM="0" VARIABLE="add_ln890"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln893_fu_1901_p2" SOURCE="src/srcnn.cpp:893" URAM="0" VARIABLE="add_ln893"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln890_1_fu_1691_p2" SOURCE="src/srcnn.cpp:890" URAM="0" VARIABLE="add_ln890_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc16</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.885</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.158</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln920_fu_24_p2" SOURCE="src/srcnn.cpp:920" URAM="0" VARIABLE="add_ln920"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_tile_to_stream3</Name>
            <Loops>
                <InputTileHread>
                    <InputTileWread/>
                </InputTileHread>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InputTileHread>
                        <Name>InputTileHread</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>2939</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 2939</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <InputTileWread>
                            <Name>InputTileWread</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>267</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 2937</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 29.370 us</AbsoluteTimeLatency>
                            <IterationLatency>11</IterationLatency>
                            <PipelineDepth>11</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </InputTileWread>
                    </InputTileHread>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>224</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>573</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln917_fu_200_p2" SOURCE="src/srcnn.cpp:917" URAM="0" VARIABLE="add_ln917"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_244_p2" SOURCE="src/srcnn.cpp:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_250_p2" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_260_p2" SOURCE="src/srcnn.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_274_p2" SOURCE="src/srcnn.cpp:103" URAM="0" VARIABLE="add_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileHread" OPTYPE="add" PRAGMA="" RTLNAME="py_2_fu_301_p2" SOURCE="src/srcnn.cpp:103" URAM="0" VARIABLE="py_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileHread" OPTYPE="add" PRAGMA="" RTLNAME="iy_fu_311_p2" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="iy"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileHread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_2_fu_316_p2" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="add_ln104_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileHread" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln113_fu_379_p2" SOURCE="src/srcnn.cpp:113" URAM="0" VARIABLE="sub_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="px_1_fu_398_p2" SOURCE="src/srcnn.cpp:109" URAM="0" VARIABLE="px_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="ix_fu_408_p2" SOURCE="src/srcnn.cpp:110" URAM="0" VARIABLE="ix"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_2_fu_413_p2" SOURCE="src/srcnn.cpp:110" URAM="0" VARIABLE="add_ln110_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_464_p2" SOURCE="src/srcnn.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_473_p2" SOURCE="src/srcnn.cpp:113" URAM="0" VARIABLE="add_ln113_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>make_win97_Pipeline_win9x9_read_pix</Name>
            <Loops>
                <win9x9_read_pix/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.307</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>147</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>71292</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.470 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.713 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>147 ~ 71292</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <win9x9_read_pix>
                        <Name>win9x9_read_pix</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>144</min>
                                <max>71289</max>
                            </range>
                        </TripCount>
                        <Latency>145 ~ 71290</Latency>
                        <AbsoluteTimeLatency>1.450 us ~ 0.713 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </win9x9_read_pix>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3227</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1431</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win9x9_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_732_p2" SOURCE="src/srcnn.cpp:144" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win9x9_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="x_4_fu_916_p2" SOURCE="src/srcnn.cpp:199" URAM="0" VARIABLE="x_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win9x9_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_927_p2" SOURCE="src/srcnn.cpp:201" URAM="0" VARIABLE="add_ln201"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>make_win97</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>149</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>71294</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.713 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>149 ~ 71294</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3267</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1612</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_1_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_2_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_3_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_4_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_5_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_6_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_7_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln917_fu_145_p2" SOURCE="src/srcnn.cpp:917" URAM="0" VARIABLE="add_ln917"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="PH_fu_181_p2" SOURCE="src/srcnn.cpp:124" URAM="0" VARIABLE="PH"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="PW_fu_190_p2" SOURCE="src/srcnn.cpp:125" URAM="0" VARIABLE="PW"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_17_1_1_U254" SOURCE="src/srcnn.cpp:144" URAM="0" VARIABLE="mul_ln144"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases</Name>
            <Loops>
                <Init_Conv2Out_biases/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.666</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Init_Conv2Out_biases>
                        <Name>Init_Conv2Out_biases</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Init_Conv2Out_biases>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>620</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Init_Conv2Out_biases" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_fu_658_p2" SOURCE="src/srcnn.cpp:339" URAM="0" VARIABLE="add_ln339"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_from_windows8_Pipeline_Conv1_outftmaps</Name>
            <Loops>
                <Conv1_outftmaps/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>536</Best-caseLatency>
                    <Average-caseLatency>536</Average-caseLatency>
                    <Worst-caseLatency>536</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>536</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Conv1_outftmaps>
                        <Name>Conv1_outftmaps</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>534</Latency>
                        <AbsoluteTimeLatency>5.340 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>346</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Conv1_outftmaps>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>190</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>32017</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>21007</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_4067_p2" SOURCE="src/srcnn.cpp:346" URAM="0" VARIABLE="add_ln346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U342" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U304" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U343" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_i_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U304" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U344" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U304" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U345" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U305" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U346" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U305" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U347" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U305" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U348" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U306" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U349" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_14_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U306" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U350" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_15_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U306" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U351" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U307" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U352" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U307" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U353" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U307" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U354" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U308" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U355" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U308" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U356" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U308" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U357" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U309" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U358" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U309" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U359" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_1_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U309" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U360" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U310" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U361" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U310" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U362" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U310" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U363" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U311" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U364" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U311" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U365" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U311" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U366" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U312" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U367" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U312" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U368" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_2_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U312" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U369" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U313" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U370" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U313" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U371" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U313" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U372" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U314" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U373" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U314" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U374" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U314" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U375" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U315" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U376" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U315" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U377" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_3_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U315" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U378" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U316" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U379" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U316" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U342" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U316" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U343" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U317" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U344" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_4_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U317" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U345" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_4_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U317" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U346" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_4_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U318" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U347" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_4_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U318" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U348" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_4_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U318" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U349" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U319" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U350" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U319" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U351" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U319" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U352" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U320" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U353" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_5_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U320" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U354" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_5_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U320" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U355" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_5_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U321" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U356" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_5_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U321" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U357" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_5_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U321" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U358" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U322" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U359" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U322" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U360" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U322" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U361" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U323" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U362" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_6_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U323" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U363" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_6_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U323" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U364" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_6_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U324" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U365" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_6_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U324" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U366" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_6_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U324" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U367" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U325" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U368" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U325" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U369" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U325" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U370" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U326" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U371" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_7_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U326" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U372" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_7_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U326" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U373" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_7_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U327" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U374" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_7_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U327" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U375" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_7_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U327" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U376" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U328" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U377" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_8_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U328" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U378" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_8_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U328" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U379" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_8_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U329" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U342" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_8_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U329" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U343" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_8_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U329" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U344" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_8_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U330" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U345" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_8_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U330" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U346" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="mul_8_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U330" SOURCE="src/srcnn.cpp:358" URAM="0" VARIABLE="sum1_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U331" SOURCE="src/srcnn.cpp:362" URAM="0" VARIABLE="acc1_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U347" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U331" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U348" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U332" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U349" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U333" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U350" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U334" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U351" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U335" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U352" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U336" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U353" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U337" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U354" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U338" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U355" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U339" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U356" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U340" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U357" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U341" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U358" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U332" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U359" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U333" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U360" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U334" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U361" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U335" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U362" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_14_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U336" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_14_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U363" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_15_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U337" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_15_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U364" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_16_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U338" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_16_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U365" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_17_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U339" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_17_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U366" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_18_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U340" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_18_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U367" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_19_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U341" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_19_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U368" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_20_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U331" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_20_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U369" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_21_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U332" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_21_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U370" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_22_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U333" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_22_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U371" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_23_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U334" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_23_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U372" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_24_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U335" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_24_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U373" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_25_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U336" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_25_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U374" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_26_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U337" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_26_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U375" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_27_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U338" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_27_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U376" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_28_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U339" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_28_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U377" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_29_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U340" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_29_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U378" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="mul57_30_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U341" SOURCE="src/srcnn.cpp:369" URAM="0" VARIABLE="add60_30_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_from_windows8_Pipeline_Push_conv2pix_out</Name>
            <Loops>
                <Push_conv2pix_out/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Push_conv2pix_out>
                        <Name>Push_conv2pix_out</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Push_conv2pix_out>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>153</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>512</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_conv2pix_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_193_p2" SOURCE="src/srcnn.cpp:376" URAM="0" VARIABLE="add_ln376"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_from_windows8</Name>
            <Loops>
                <Conv12_oy_Conv12_ox/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9796</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>41053576</Worst-caseLatency>
                    <Best-caseRealTimeLatency>97.960 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.411 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9796 ~ 41053576</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Conv12_oy_Conv12_ox>
                        <Name>Conv12_oy_Conv12_ox</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>67081</max>
                            </range>
                        </TripCount>
                        <Latency>9792 ~ 41053572</Latency>
                        <AbsoluteTimeLatency>97.920 us ~ 0.411 sec</AbsoluteTimeLatency>
                        <IterationLatency>612</IterationLatency>
                        <PipelineDepth>612</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases_fu_1552</Instance>
                            <Instance>grp_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps_fu_1592</Instance>
                            <Instance>grp_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out_fu_2039</Instance>
                        </InstanceList>
                    </Conv12_oy_Conv12_ox>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>191</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>37084</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>23335</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_U" SOURCE="src/srcnn.cpp:334" URAM="0" VARIABLE="acc2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_1_U" SOURCE="src/srcnn.cpp:334" URAM="0" VARIABLE="acc2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_2_U" SOURCE="src/srcnn.cpp:334" URAM="0" VARIABLE="acc2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_3_U" SOURCE="src/srcnn.cpp:334" URAM="0" VARIABLE="acc2_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="outpix_U" SOURCE="src/srcnn.cpp:374" URAM="0" VARIABLE="outpix"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln917_fu_2048_p2" SOURCE="src/srcnn.cpp:917" URAM="0" VARIABLE="add_ln917"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8ns_3ns_9ns_18_4_1_U713" SOURCE="src/srcnn.cpp:327" URAM="0" VARIABLE="add_ln327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_1_fu_2088_p2" SOURCE="src/srcnn.cpp:327" URAM="0" VARIABLE="add_ln327_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8ns_3ns_9ns_18_4_1_U713" SOURCE="src/srcnn.cpp:327" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv12_oy_Conv12_ox" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_2_fu_2499_p2" SOURCE="src/srcnn.cpp:327" URAM="0" VARIABLE="add_ln327_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_stream4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9798</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>41053578</Worst-caseLatency>
                    <Best-caseRealTimeLatency>97.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.411 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>9797</min>
                            <max>41053577</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>9797 ~ 41053577</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>155</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>53</UTIL_BRAM>
                    <DSP>191</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>40925</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>17</UTIL_FF>
                    <LUT>25389</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_channel_U" SOURCE="" URAM="0" VARIABLE="p_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c_U" SOURCE="" URAM="0" VARIABLE="h0_c"/>
                <BindNode BINDTYPE="storage" BRAM="145" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_win_i_U" SOURCE="" URAM="0" VARIABLE="s_win_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_tmp_channel_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_tmp_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_stream5</Name>
            <Loops>
                <win5x5_read_pix/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.278</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>55140591</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.551 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>57 ~ 55140591</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <win5x5_read_pix>
                        <Name>win5x5_read_pix</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>67081</max>
                            </range>
                        </TripCount>
                        <Latency>48 ~ 55140582</Latency>
                        <AbsoluteTimeLatency>0.480 us ~ 0.551 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>3</min>
                                <max>822</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>3 ~ 822</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </win5x5_read_pix>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>2800</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>224</UTIL_DSP>
                    <FF>262272</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>111</UTIL_FF>
                    <LUT>213186</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>182</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_0_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_4_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_5_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_6_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_7_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_8_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_9_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_10_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_11_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_12_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_13_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_14_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_15_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_16_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_17_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_18_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_19_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_20_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_21_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_22_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_23_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_24_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_25_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_26_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_27_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_28_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_29_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_30_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_31_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_0_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_1_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_2_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_3_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_4_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_5_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_6_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_7_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_8_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_9_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_10_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_11_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_12_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_13_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_13_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_14_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_14_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_15_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_15_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_16_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_16_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_17_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_17_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_18_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_18_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_19_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_19_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_20_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_20_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_21_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_21_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_22_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_22_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_23_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_23_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_24_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_24_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_25_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_25_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_26_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_26_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_27_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_27_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_28_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_28_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_29_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_29_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_30_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_30_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_31_1_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_31_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_0_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_1_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_2_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_3_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_4_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_5_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_6_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_7_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_8_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_9_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_9_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_10_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_10_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_11_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_11_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_12_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_12_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_13_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_13_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_14_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_14_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_15_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_15_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_16_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_16_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_17_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_17_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_18_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_18_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_19_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_19_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_20_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_20_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_21_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_21_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_22_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_22_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_23_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_23_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_24_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_24_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_25_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_25_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_26_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_26_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_27_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_27_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_28_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_28_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_29_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_29_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_30_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_30_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_31_2_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_31_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_0_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_1_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_2_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_3_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_4_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_5_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_6_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_7_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_8_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_9_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_9_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_10_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_10_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_11_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_11_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_12_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_12_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_13_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_13_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_14_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_14_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_15_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_15_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_16_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_16_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_17_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_17_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_18_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_18_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_19_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_19_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_20_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_20_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_21_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_21_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_22_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_22_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_23_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_23_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_24_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_24_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_25_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_25_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_26_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_26_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_27_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_27_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_28_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_28_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_29_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_29_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_30_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_30_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lb2_31_3_U" SOURCE="src/srcnn.cpp:613" URAM="0" VARIABLE="lb2_31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln917_fu_13648_p2" SOURCE="src/srcnn.cpp:917" URAM="0" VARIABLE="add_ln917"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="C2H_fu_13696_p2" SOURCE="src/srcnn.cpp:602" URAM="0" VARIABLE="C2H"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="C2W_fu_13710_p2" SOURCE="src/srcnn.cpp:603" URAM="0" VARIABLE="C2W"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_18_1_1_U2152" SOURCE="src/srcnn.cpp:603" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="add75_neg_i_fu_13734_p2" SOURCE="" URAM="0" VARIABLE="add75_neg_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="add81_neg_i_fu_13744_p2" SOURCE="" URAM="0" VARIABLE="add81_neg_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="t_2_fu_15110_p2" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="t_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="sub" PRAGMA="" RTLNAME="lo_assign_fu_16239_p2" SOURCE="src/srcnn.cpp:661" URAM="0" VARIABLE="lo_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="hi_assign_fu_16248_p2" SOURCE="src/srcnn.cpp:661" URAM="0" VARIABLE="hi_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="sub" PRAGMA="" RTLNAME="lo_assign_1_fu_16254_p2" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="lo_assign_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="hi_assign_1_fu_16262_p2" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="hi_assign_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_16282_p2" SOURCE="src/srcnn.cpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_16318_p2" SOURCE="src/srcnn.cpp:85" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1352" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1353" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1354" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1355" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1356" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1153" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1357" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11358_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1153" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1358" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11358_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1153" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1359" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11358_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1153" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1360" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1154" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1361" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21368_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1154" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1362" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21368_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1154" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1363" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21368_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1154" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1364" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1155" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1365" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31378_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1155" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1366" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31378_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1155" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1367" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31378_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1155" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1368" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1156" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1369" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41388_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1156" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1370" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41388_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1156" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1371" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41388_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1156" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1372" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1157" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1373" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1157" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1374" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1157" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1375" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1157" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1376" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1158" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1377" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1158" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1378" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1158" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1379" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1158" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1380" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1159" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1381" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1159" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1382" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1159" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1383" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1159" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1384" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_14_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1160" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1385" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1160" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1386" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1160" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1387" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1160" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1388" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1161" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1389" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1161" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1390" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1161" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1391" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1161" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1392" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1162" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1393" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1162" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1394" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1162" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1395" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1162" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1396" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1163" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1397" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1163" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1398" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1163" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1399" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1163" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1400" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1164" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1401" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1164" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1402" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1164" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1403" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1164" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1404" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1165" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1405" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1165" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1406" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1165" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1407" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1165" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1408" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1166" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1409" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1166" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1410" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1166" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1411" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1166" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1412" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1167" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1413" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1167" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1414" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1167" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1415" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_11219_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1167" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1416" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_15_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1168" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1417" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1168" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1418" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1168" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1419" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1168" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1420" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1169" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1421" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1169" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1422" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1169" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1423" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1169" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1424" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1170" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1425" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1170" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1426" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1170" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1427" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1170" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1428" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1171" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1429" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1171" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1430" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1171" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1431" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1171" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1432" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1172" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1433" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1172" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1434" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1172" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1435" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1172" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1436" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1173" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1437" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1173" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1438" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1173" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1439" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1173" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1440" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1174" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1441" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1174" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1442" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1174" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1443" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1174" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1444" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1175" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1445" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1175" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1446" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1175" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1447" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_21230_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1175" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1448" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_16_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1176" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1449" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1176" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1450" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1176" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1451" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1176" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1452" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1177" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1453" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1177" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1454" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1177" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1455" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1177" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1456" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1178" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1457" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1178" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1458" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1178" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1459" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1178" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1460" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1179" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1461" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1179" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1462" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1179" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1463" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1179" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1464" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1180" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1465" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1180" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1466" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1180" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1467" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1180" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1468" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1181" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1469" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1181" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1470" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1181" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1471" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1181" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1472" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1182" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1473" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1182" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1474" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1182" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1475" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1182" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1476" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1183" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1477" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1183" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1478" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1183" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1479" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_31241_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1183" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1480" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_17_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1184" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1481" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1184" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1482" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1184" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1483" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1184" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1484" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1185" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1485" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1185" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1486" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1185" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1487" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1185" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1488" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1186" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1489" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1186" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1490" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1186" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1491" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1186" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1492" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1187" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1493" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1187" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1494" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1187" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1495" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1187" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1496" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1188" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1497" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1188" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1498" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1188" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1499" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1188" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1500" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1189" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1501" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1189" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1502" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1189" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1503" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1189" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1504" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1190" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1505" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1190" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1506" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1190" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1507" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1190" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1508" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1191" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1509" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1191" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1510" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1191" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1511" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_41252_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1191" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1512" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1192" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1513" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_i_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1192" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1514" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1192" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1515" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1192" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1516" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1193" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1517" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_11154_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1193" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1518" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_11154_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1193" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1519" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_11154_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1193" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1520" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1194" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1521" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_21164_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1194" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1522" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_21164_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1194" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1523" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_21164_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1194" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1524" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1195" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1525" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_31174_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1195" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1526" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_31174_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1195" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1527" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_31174_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1195" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1528" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1196" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1529" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_41184_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1196" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1530" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_41184_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1196" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1531" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_41184_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1196" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1532" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1197" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1533" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1197" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1534" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1197" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1535" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1197" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1536" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1198" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1537" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1198" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1538" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1198" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1539" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1198" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1540" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1199" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1541" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1199" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1542" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1199" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1543" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1199" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1544" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1200" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1545" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_i_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1200" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1546" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1200" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1547" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1200" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1548" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1201" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1549" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1201" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1550" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1201" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1551" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1201" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1552" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1202" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1553" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1202" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1554" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1202" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1555" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1202" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1556" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1203" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1557" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1203" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1558" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1203" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1559" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1203" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1560" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1204" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1561" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1204" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1562" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1204" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1563" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1204" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1564" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1205" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1565" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1205" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1566" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1205" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1567" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1205" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1568" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1206" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1569" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1206" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1570" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1206" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1571" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1206" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1572" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1207" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1573" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1207" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1574" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1207" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1575" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_1_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1207" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1576" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1208" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1577" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_i_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1208" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1578" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1208" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1579" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1208" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1580" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1209" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1581" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1209" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1582" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1209" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1583" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1209" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1584" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1210" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1585" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1210" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1586" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1210" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1587" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1210" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1588" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1211" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1589" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1211" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1590" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1211" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1591" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1211" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1592" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1212" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1593" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1212" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1594" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1212" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1595" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1212" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1596" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1213" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1597" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1213" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1598" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1213" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1599" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1213" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1600" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1214" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1601" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1214" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1602" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1214" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1603" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1214" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1604" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1215" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1605" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1215" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1606" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1215" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1607" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_2_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1215" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1608" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1216" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1609" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_i_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1216" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1610" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1216" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1611" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1216" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1612" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1217" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1613" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1217" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1614" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1217" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1615" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1217" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1616" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1218" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1617" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1218" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1618" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1218" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1619" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1218" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1620" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1219" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1621" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1219" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1622" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1219" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1623" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1219" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1624" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1220" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1625" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1220" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1626" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1220" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1627" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1220" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1628" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1221" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1629" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1221" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1630" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1221" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1631" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1221" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1632" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1222" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1633" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1222" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1634" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1222" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1635" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1222" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1636" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1223" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1637" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1223" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1638" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1223" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1639" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_3_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1223" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1640" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1224" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1641" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_i_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1224" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1642" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1224" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1643" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1224" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1644" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1225" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1645" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1225" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1646" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1225" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1647" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1225" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1648" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1226" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1649" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1226" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1650" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1226" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1651" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1226" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1652" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1227" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1653" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1227" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1654" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1227" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1655" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1227" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1656" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1228" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1657" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1228" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1658" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1228" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1659" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1228" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1660" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1229" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1661" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1229" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1662" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1229" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1663" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1229" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1664" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1230" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1665" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1230" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1666" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1230" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1667" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1230" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1668" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1231" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1669" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1231" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1670" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1231" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1671" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_1_4_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1231" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1672" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1232" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1673" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_i_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1232" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1674" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1232" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1675" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1232" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1676" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1233" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1677" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1994_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1233" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1678" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1994_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1233" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1679" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1994_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1233" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1680" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1234" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1681" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_21004_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1234" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1682" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_21004_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1234" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1683" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_21004_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1234" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1684" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1235" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1685" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_31014_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1235" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1686" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_31014_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1235" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1687" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_31014_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1235" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1688" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1236" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1689" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_41024_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1236" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1690" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_41024_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1236" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1691" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_41024_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1236" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1692" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1237" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1693" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1237" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1694" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1237" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1695" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1237" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1696" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1238" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1697" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1238" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1698" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1238" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1699" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1238" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1700" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1239" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1701" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1239" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1702" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1239" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1703" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1239" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1704" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1240" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1705" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_i_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1240" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1706" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1240" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1707" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1240" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1708" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1241" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1709" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1241" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1710" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1241" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1711" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1241" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1712" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1242" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1713" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1242" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1714" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1242" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1715" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1242" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1716" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1243" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1717" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1243" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1718" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1243" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1719" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1243" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1720" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1244" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1721" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1244" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1722" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1244" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1723" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1244" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1724" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1245" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1725" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1245" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1726" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1245" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1727" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1245" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1728" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1246" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1729" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1246" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1730" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1246" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1731" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1246" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1732" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1247" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1733" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1247" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1734" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1247" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1735" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_1_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1247" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1736" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1248" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1737" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_i_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1248" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1738" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1248" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1739" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1248" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1740" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1249" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1741" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1249" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1742" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1249" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1743" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1249" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1744" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1250" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1745" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1250" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1746" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1250" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1747" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1250" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1748" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1251" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1749" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1251" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1750" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1251" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1751" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1251" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1752" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1252" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1753" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1252" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1754" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1252" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1755" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1252" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1756" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1253" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1757" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1253" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1758" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1253" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1759" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1253" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1760" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1254" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1761" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1254" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1762" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1254" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1763" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1254" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1764" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1255" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1765" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1255" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1766" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1255" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1767" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_2_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1255" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1768" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1256" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1769" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_i_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1256" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1770" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1256" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1771" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1256" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1772" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1257" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1773" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1257" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1774" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1257" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1775" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1257" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1776" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1258" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1777" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1258" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1778" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1258" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1779" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1258" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1780" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1259" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1781" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1259" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1782" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1259" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1783" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1259" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1784" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1260" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1785" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1260" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1786" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1260" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1787" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1260" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1788" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1261" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1789" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1261" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1790" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1261" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1791" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1261" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1792" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1262" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1793" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1262" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1794" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1262" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1795" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1262" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1796" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1263" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1797" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1263" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1798" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1263" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1799" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_3_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1263" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1800" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1264" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1801" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_i_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1264" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1802" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1264" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1803" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1264" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1804" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1265" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1805" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1265" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1806" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1265" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1807" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1265" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1808" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1266" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1809" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1266" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1810" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1266" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1811" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1266" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1812" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1267" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1813" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1267" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1814" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1267" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1815" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1267" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1816" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1268" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1817" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1268" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1818" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1268" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1819" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1268" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1820" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1269" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1821" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1269" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1822" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1269" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1823" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1269" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1824" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1270" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1825" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1270" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1826" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1270" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1827" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1270" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1828" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1271" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1829" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1271" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1830" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1271" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1831" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_2_4_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1271" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1832" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1272" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1833" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_i_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1272" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1834" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1272" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1835" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1272" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1836" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1273" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1837" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1834_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1273" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1838" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1834_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1273" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1839" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1834_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1273" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1840" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1274" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1841" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2844_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1274" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1842" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2844_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1274" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1843" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2844_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1274" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1844" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1275" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1845" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3854_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1275" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1846" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3854_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1275" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1847" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3854_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1275" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1848" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1276" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1849" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4864_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1276" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1850" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4864_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1276" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1851" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4864_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1276" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1852" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1277" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1853" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1277" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1854" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1277" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1855" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1277" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1856" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1278" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1857" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1278" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1858" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1278" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1859" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1278" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1860" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1279" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1861" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1279" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1862" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1279" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1863" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1279" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1864" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1280" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1865" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_i_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1280" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1866" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1280" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1867" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1280" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1868" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1281" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1869" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1281" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1870" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1281" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1871" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1281" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1872" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1282" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1873" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1282" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1874" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1282" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1875" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1282" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1876" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1283" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1877" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1283" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1878" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1283" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1879" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1283" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1880" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1284" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1881" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1284" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1882" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1284" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1883" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1284" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1884" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1285" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1885" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1285" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1886" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1285" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1887" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1285" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1888" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1286" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1889" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1286" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1890" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1286" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1891" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1286" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1892" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1287" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1893" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1287" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1894" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1287" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1895" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_1_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1287" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1896" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1288" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1897" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_i_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1288" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1898" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1288" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1899" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1288" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1900" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1289" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1901" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1289" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1902" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1289" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1903" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1289" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1904" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1290" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1905" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1290" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1906" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1290" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1907" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1290" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1908" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1291" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1909" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1291" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1910" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1291" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1911" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1291" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1912" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1292" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1913" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1292" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1914" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1292" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1915" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1292" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1916" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1293" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1917" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1293" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1918" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1293" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1919" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1293" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1920" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1294" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1921" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1294" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1922" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1294" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1923" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1294" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1924" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1295" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1925" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1295" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1926" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1295" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1927" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_2_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1295" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1928" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1296" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1929" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_i_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1296" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1930" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1296" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1931" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1296" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1932" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1297" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1933" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1297" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1934" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1297" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1935" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1297" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1936" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1298" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1937" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1298" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1938" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1298" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1939" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1298" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1940" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1299" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1941" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1299" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1942" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1299" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1943" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1299" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1944" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1300" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1945" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1300" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1946" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1300" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1947" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1300" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1948" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1301" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1949" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1301" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1950" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1301" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1951" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1301" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1952" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1302" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_600"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1953" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1302" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1954" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1302" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1955" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1302" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1956" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1303" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1957" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1303" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1958" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1303" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1959" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_3_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1303" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1960" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1304" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1961" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_i_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1304" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1962" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1304" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1963" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1304" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1964" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1305" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1965" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1305" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1966" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1305" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1967" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1305" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1968" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1306" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1969" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1306" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1970" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1306" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1971" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1306" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1972" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1307" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1973" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1307" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1974" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1307" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1975" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1307" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1976" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1308" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_624"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1977" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1308" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1978" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1308" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1979" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1308" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_627"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1980" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1309" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1981" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1309" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_629"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1982" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1309" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1983" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1309" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1984" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1310" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1985" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1310" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1986" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1310" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1987" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1310" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1988" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1311" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_636"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1989" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1311" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1990" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1311" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1991" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_3_4_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1311" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1992" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1312" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1993" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_i_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1312" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_641"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1994" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1312" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_642"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1995" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1312" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1996" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1313" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_644"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1997" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1674_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1313" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_645"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1998" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1674_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1313" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_646"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1999" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1674_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1313" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_647"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2000" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1314" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2001" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2684_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1314" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2002" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2684_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1314" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_650"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2003" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2684_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1314" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2004" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1315" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_652"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2005" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3694_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1315" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2006" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3694_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1315" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2007" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3694_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1315" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2008" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1316" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_656"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2009" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4704_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1316" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2010" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4704_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1316" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2011" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4704_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1316" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2012" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1317" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_660"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2013" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1317" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2014" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1317" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2015" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1317" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2016" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1318" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_664"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2017" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1318" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2018" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1318" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2019" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1318" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2020" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1319" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2021" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1319" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_669"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2022" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1319" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2023" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1319" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_671"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2024" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1320" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_672"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2025" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_i_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1320" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2026" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1320" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2027" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1320" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_675"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2028" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1321" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2029" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1321" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2030" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1321" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2031" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1321" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2032" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1322" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_680"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2033" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1322" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_681"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2034" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1322" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2035" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1322" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2036" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1323" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_684"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2037" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1323" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2038" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1323" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_686"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2039" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1323" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2040" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1324" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2041" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1324" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2042" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1324" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2043" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1324" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2044" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1325" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2045" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1325" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_693"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2046" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1325" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2047" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1325" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2048" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1326" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2049" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1326" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2050" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1326" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2051" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1326" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_699"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2052" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1327" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2053" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1327" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_701"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2054" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1327" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_702"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2055" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_1_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1327" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2056" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1328" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_704"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2057" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_i_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1328" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2058" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1328" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2059" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1328" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_707"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2060" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1329" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_708"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2061" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1329" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2062" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1329" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_710"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2063" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1329" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_711"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2064" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1330" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2065" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1330" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_713"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2066" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1330" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_714"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2067" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1330" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2068" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1331" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2069" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1331" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2070" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1331" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2071" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1331" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_719"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2072" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1332" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2073" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1332" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2074" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1332" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2075" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1332" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2076" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1333" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2077" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1333" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2078" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1333" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_726"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2079" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1333" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2080" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1334" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_728"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2081" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1334" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2082" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1334" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2083" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1334" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_731"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2084" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1335" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2085" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1335" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2086" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1335" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_734"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2087" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_2_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1335" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_735"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2088" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1336" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2089" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_i_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1336" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2090" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1336" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_738"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2091" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1336" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2092" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1337" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_740"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2093" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1337" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_741"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2094" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1337" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_742"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2095" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1337" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2096" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1338" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_744"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2097" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1338" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_745"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2098" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1338" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_746"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2099" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1338" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_747"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2100" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1339" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2101" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1339" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_749"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2102" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1339" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_750"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2103" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1339" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2104" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1340" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2105" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1340" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2106" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1340" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2107" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1340" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_755"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2108" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1341" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_756"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2109" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1341" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2110" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1341" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2111" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1341" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_759"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2112" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1342" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2113" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1342" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2114" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1342" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_762"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2115" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1342" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2116" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1343" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2117" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1343" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2118" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1343" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2119" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_3_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1343" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2120" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1344" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_768"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2121" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_i_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1344" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2122" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1344" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_770"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2123" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1344" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_771"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2124" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1345" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_772"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2125" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1345" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_773"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2126" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1345" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_774"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2127" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1345" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_775"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2128" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1346" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_776"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2129" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1346" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_777"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2130" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1346" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2131" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1346" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_779"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2132" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1347" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_780"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2133" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1347" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2134" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1347" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_782"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2135" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1347" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_783"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2136" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1348" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_784"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2137" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1348" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_785"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2138" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1348" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_786"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2139" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1348" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_787"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2140" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1349" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_788"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2141" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1349" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_789"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2142" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1349" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_790"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2143" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1349" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_791"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2144" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1350" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_792"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2145" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1350" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2146" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1350" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_794"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2147" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1350" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_795"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2148" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1351" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_796"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2149" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1351" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_797"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2150" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1351" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_798"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2151" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="mul104_4_4_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1351" SOURCE="src/srcnn.cpp:684" URAM="0" VARIABLE="ps_799"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1152" SOURCE="src/srcnn.cpp:686" URAM="0" VARIABLE="acc_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="x_6_fu_40009_p2" SOURCE="src/srcnn.cpp:693" URAM="0" VARIABLE="x_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="y_5_fu_40020_p2" SOURCE="src/srcnn.cpp:697" URAM="0" VARIABLE="y_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_stream6</Name>
            <Loops>
                <Out_writey>
                    <Out_writex/>
                </Out_writey>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_writey>
                        <Name>Out_writey</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>8</min>
                                <max>518</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>8 ~ 518</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <Out_writex>
                            <Name>Out_writex</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>255</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 510</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 5.100 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </Out_writex>
                    </Out_writey>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>244</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>399</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln917_fu_160_p2" SOURCE="src/srcnn.cpp:917" URAM="0" VARIABLE="add_ln917"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="add" PRAGMA="" RTLNAME="add_ln722_fu_229_p2" SOURCE="src/srcnn.cpp:722" URAM="0" VARIABLE="add_ln722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_235_p2" SOURCE="src/srcnn.cpp:722" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="sub" PRAGMA="" RTLNAME="empty_65_fu_264_p2" SOURCE="src/srcnn.cpp:722" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_274_p2" SOURCE="src/srcnn.cpp:722" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_283_p2" SOURCE="src/srcnn.cpp:722" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writex" OPTYPE="add" PRAGMA="" RTLNAME="add_ln724_fu_313_p2" SOURCE="src/srcnn.cpp:724" URAM="0" VARIABLE="add_ln724"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_IT_w0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>216</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>75</UTIL_BRAM>
                    <DSP>2991</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>239</UTIL_DSP>
                    <FF>305156</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>130</UTIL_FF>
                    <LUT>240542</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>205</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="output_ftmap_c_U" SOURCE="" URAM="0" VARIABLE="output_ftmap_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c6_U" SOURCE="" URAM="0" VARIABLE="h0_c6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c5_U" SOURCE="" URAM="0" VARIABLE="h0_c5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c_U" SOURCE="" URAM="0" VARIABLE="h0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="w0_c4_U" SOURCE="" URAM="0" VARIABLE="w0_c4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="w0_c_U" SOURCE="" URAM="0" VARIABLE="w0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c2_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c1_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_out_U" SOURCE="src/srcnn.cpp:924" URAM="0" VARIABLE="s_out"/>
                <BindNode BINDTYPE="storage" BRAM="57" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_f2_i_U" SOURCE="" URAM="0" VARIABLE="s_f2_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_pix_U" SOURCE="src/srcnn.cpp:922" URAM="0" VARIABLE="s_pix"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c3_channel_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c3_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <Loops>
                <CopyW1_outft/>
                <CopyW2_outft/>
                <IT_h0>
                    <IT_w0/>
                </IT_h0>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CopyW1_outft>
                        <Name>CopyW1_outft</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>6720</Latency>
                        <AbsoluteTimeLatency>67.200 us</AbsoluteTimeLatency>
                        <IterationLatency>105</IterationLatency>
                        <PipelineDepth>105</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1104</Instance>
                        </InstanceList>
                    </CopyW1_outft>
                    <CopyW2_outft>
                        <Name>CopyW2_outft</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>2816</Latency>
                        <AbsoluteTimeLatency>28.160 us</AbsoluteTimeLatency>
                        <IterationLatency>88</IterationLatency>
                        <PipelineDepth>88</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_srcnn_Pipeline_CopyW2_inft_fu_1275</Instance>
                        </InstanceList>
                    </CopyW2_outft>
                    <IT_h0>
                        <Name>IT_h0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <IT_w0>
                            <Name>IT_w0</Name>
                            <Slack>7.30</Slack>
                            <TripCount>32</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_dataflow_in_loop_IT_w0_1_fu_1555</Instance>
                            </InstanceList>
                        </IT_w0>
                    </IT_h0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>236</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>81</UTIL_BRAM>
                    <DSP>2991</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>239</UTIL_DSP>
                    <FF>322019</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>137</UTIL_FF>
                    <LUT>258744</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>220</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln852_1_fu_2237_p2" SOURCE="src/srcnn.cpp:852" URAM="0" VARIABLE="add_ln852_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln852_fu_2249_p2" SOURCE="src/srcnn.cpp:852" URAM="0" VARIABLE="add_ln852"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln854_fu_2263_p2" SOURCE="src/srcnn.cpp:854" URAM="0" VARIABLE="add_ln854"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln867_fu_2710_p2" SOURCE="src/srcnn.cpp:867" URAM="0" VARIABLE="add_ln867"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln869_fu_2724_p2" SOURCE="src/srcnn.cpp:869" URAM="0" VARIABLE="add_ln869"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IT_h0" OPTYPE="add" PRAGMA="" RTLNAME="h0_4_fu_3014_p2" SOURCE="src/srcnn.cpp:917" URAM="0" VARIABLE="h0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IT_w0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln920_fu_3031_p2" SOURCE="src/srcnn.cpp:920" URAM="0" VARIABLE="add_ln920"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_0_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_1_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_2_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_3_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_4_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_5_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_6_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_7_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_8_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_0_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_1_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_2_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_3_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_4_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_5_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_6_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_7_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_8_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_0_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_1_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_2_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_3_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_4_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_5_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_6_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_7_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_8_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_0_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_1_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_2_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_3_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_4_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_5_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_6_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_7_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_8_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_0_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_1_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_2_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_3_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_4_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_5_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_6_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_7_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_8_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_0_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_1_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_2_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_3_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_4_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_5_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_6_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_7_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_8_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_0_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_1_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_2_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_3_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_4_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_5_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_6_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_7_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_8_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_0_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_1_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_2_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_3_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_4_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_5_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_6_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_7_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_8_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_0_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_1_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_2_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_3_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_4_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_5_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_6_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_7_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_8_U" SOURCE="src/srcnn.cpp:809" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_21_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_31_U" SOURCE="src/srcnn.cpp:813" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_3_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_2_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_1_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_U" SOURCE="src/srcnn.cpp:818" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>s_win_i_U</Name>
            <ParentInst>conv1conv2_stream4_U0</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_pix_U</Name>
            <ParentInst>grp_dataflow_in_loop_IT_w0_1_fu_1555</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_f2_i_U</Name>
            <ParentInst>grp_dataflow_in_loop_IT_w0_1_fu_1555</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_out_U</Name>
            <ParentInst>grp_dataflow_in_loop_IT_w0_1_fu_1555</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_in" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="input_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="input_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="7" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_out" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="reload_weights" index="8" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="reload_weights" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_ftmap_1" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 31 to 0 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_ftmap_2" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 63 to 32 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_weights_1" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights_2" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 63 to 32 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_biases_1" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 31 to 0 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_biases_2" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 63 to 32 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv2_weights_1" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv2_weights_2" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 63 to 32 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_biases_1" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 31 to 0 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_biases_2" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 63 to 32 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x4c" name="conv3_weights_1" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x50" name="conv3_weights_2" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 63 to 32 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x58" name="conv3_biases_1" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 31 to 0 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x5c" name="conv3_biases_2" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 63 to 32 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x64" name="output_ftmap_1" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 31 to 0 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x68" name="output_ftmap_2" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 63 to 32 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x70" name="reload_weights" access="W" description="Data signal of reload_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="reload_weights" access="W" description="Bit 31 to 0 of reload_weights"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="conv3_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="reload_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl:m_axi_gmem_in:m_axi_gmem_w1:m_axi_gmem_w2:m_axi_gmem_w3:m_axi_gmem_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_in" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_in_" paramPrefix="C_M_AXI_GMEM_IN_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_in_ARADDR</port>
                <port>m_axi_gmem_in_ARBURST</port>
                <port>m_axi_gmem_in_ARCACHE</port>
                <port>m_axi_gmem_in_ARID</port>
                <port>m_axi_gmem_in_ARLEN</port>
                <port>m_axi_gmem_in_ARLOCK</port>
                <port>m_axi_gmem_in_ARPROT</port>
                <port>m_axi_gmem_in_ARQOS</port>
                <port>m_axi_gmem_in_ARREADY</port>
                <port>m_axi_gmem_in_ARREGION</port>
                <port>m_axi_gmem_in_ARSIZE</port>
                <port>m_axi_gmem_in_ARUSER</port>
                <port>m_axi_gmem_in_ARVALID</port>
                <port>m_axi_gmem_in_AWADDR</port>
                <port>m_axi_gmem_in_AWBURST</port>
                <port>m_axi_gmem_in_AWCACHE</port>
                <port>m_axi_gmem_in_AWID</port>
                <port>m_axi_gmem_in_AWLEN</port>
                <port>m_axi_gmem_in_AWLOCK</port>
                <port>m_axi_gmem_in_AWPROT</port>
                <port>m_axi_gmem_in_AWQOS</port>
                <port>m_axi_gmem_in_AWREADY</port>
                <port>m_axi_gmem_in_AWREGION</port>
                <port>m_axi_gmem_in_AWSIZE</port>
                <port>m_axi_gmem_in_AWUSER</port>
                <port>m_axi_gmem_in_AWVALID</port>
                <port>m_axi_gmem_in_BID</port>
                <port>m_axi_gmem_in_BREADY</port>
                <port>m_axi_gmem_in_BRESP</port>
                <port>m_axi_gmem_in_BUSER</port>
                <port>m_axi_gmem_in_BVALID</port>
                <port>m_axi_gmem_in_RDATA</port>
                <port>m_axi_gmem_in_RID</port>
                <port>m_axi_gmem_in_RLAST</port>
                <port>m_axi_gmem_in_RREADY</port>
                <port>m_axi_gmem_in_RRESP</port>
                <port>m_axi_gmem_in_RUSER</port>
                <port>m_axi_gmem_in_RVALID</port>
                <port>m_axi_gmem_in_WDATA</port>
                <port>m_axi_gmem_in_WID</port>
                <port>m_axi_gmem_in_WLAST</port>
                <port>m_axi_gmem_in_WREADY</port>
                <port>m_axi_gmem_in_WSTRB</port>
                <port>m_axi_gmem_in_WUSER</port>
                <port>m_axi_gmem_in_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_w1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_w1_" paramPrefix="C_M_AXI_GMEM_W1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_w1_ARADDR</port>
                <port>m_axi_gmem_w1_ARBURST</port>
                <port>m_axi_gmem_w1_ARCACHE</port>
                <port>m_axi_gmem_w1_ARID</port>
                <port>m_axi_gmem_w1_ARLEN</port>
                <port>m_axi_gmem_w1_ARLOCK</port>
                <port>m_axi_gmem_w1_ARPROT</port>
                <port>m_axi_gmem_w1_ARQOS</port>
                <port>m_axi_gmem_w1_ARREADY</port>
                <port>m_axi_gmem_w1_ARREGION</port>
                <port>m_axi_gmem_w1_ARSIZE</port>
                <port>m_axi_gmem_w1_ARUSER</port>
                <port>m_axi_gmem_w1_ARVALID</port>
                <port>m_axi_gmem_w1_AWADDR</port>
                <port>m_axi_gmem_w1_AWBURST</port>
                <port>m_axi_gmem_w1_AWCACHE</port>
                <port>m_axi_gmem_w1_AWID</port>
                <port>m_axi_gmem_w1_AWLEN</port>
                <port>m_axi_gmem_w1_AWLOCK</port>
                <port>m_axi_gmem_w1_AWPROT</port>
                <port>m_axi_gmem_w1_AWQOS</port>
                <port>m_axi_gmem_w1_AWREADY</port>
                <port>m_axi_gmem_w1_AWREGION</port>
                <port>m_axi_gmem_w1_AWSIZE</port>
                <port>m_axi_gmem_w1_AWUSER</port>
                <port>m_axi_gmem_w1_AWVALID</port>
                <port>m_axi_gmem_w1_BID</port>
                <port>m_axi_gmem_w1_BREADY</port>
                <port>m_axi_gmem_w1_BRESP</port>
                <port>m_axi_gmem_w1_BUSER</port>
                <port>m_axi_gmem_w1_BVALID</port>
                <port>m_axi_gmem_w1_RDATA</port>
                <port>m_axi_gmem_w1_RID</port>
                <port>m_axi_gmem_w1_RLAST</port>
                <port>m_axi_gmem_w1_RREADY</port>
                <port>m_axi_gmem_w1_RRESP</port>
                <port>m_axi_gmem_w1_RUSER</port>
                <port>m_axi_gmem_w1_RVALID</port>
                <port>m_axi_gmem_w1_WDATA</port>
                <port>m_axi_gmem_w1_WID</port>
                <port>m_axi_gmem_w1_WLAST</port>
                <port>m_axi_gmem_w1_WREADY</port>
                <port>m_axi_gmem_w1_WSTRB</port>
                <port>m_axi_gmem_w1_WUSER</port>
                <port>m_axi_gmem_w1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_w2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_w2_" paramPrefix="C_M_AXI_GMEM_W2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_w2_ARADDR</port>
                <port>m_axi_gmem_w2_ARBURST</port>
                <port>m_axi_gmem_w2_ARCACHE</port>
                <port>m_axi_gmem_w2_ARID</port>
                <port>m_axi_gmem_w2_ARLEN</port>
                <port>m_axi_gmem_w2_ARLOCK</port>
                <port>m_axi_gmem_w2_ARPROT</port>
                <port>m_axi_gmem_w2_ARQOS</port>
                <port>m_axi_gmem_w2_ARREADY</port>
                <port>m_axi_gmem_w2_ARREGION</port>
                <port>m_axi_gmem_w2_ARSIZE</port>
                <port>m_axi_gmem_w2_ARUSER</port>
                <port>m_axi_gmem_w2_ARVALID</port>
                <port>m_axi_gmem_w2_AWADDR</port>
                <port>m_axi_gmem_w2_AWBURST</port>
                <port>m_axi_gmem_w2_AWCACHE</port>
                <port>m_axi_gmem_w2_AWID</port>
                <port>m_axi_gmem_w2_AWLEN</port>
                <port>m_axi_gmem_w2_AWLOCK</port>
                <port>m_axi_gmem_w2_AWPROT</port>
                <port>m_axi_gmem_w2_AWQOS</port>
                <port>m_axi_gmem_w2_AWREADY</port>
                <port>m_axi_gmem_w2_AWREGION</port>
                <port>m_axi_gmem_w2_AWSIZE</port>
                <port>m_axi_gmem_w2_AWUSER</port>
                <port>m_axi_gmem_w2_AWVALID</port>
                <port>m_axi_gmem_w2_BID</port>
                <port>m_axi_gmem_w2_BREADY</port>
                <port>m_axi_gmem_w2_BRESP</port>
                <port>m_axi_gmem_w2_BUSER</port>
                <port>m_axi_gmem_w2_BVALID</port>
                <port>m_axi_gmem_w2_RDATA</port>
                <port>m_axi_gmem_w2_RID</port>
                <port>m_axi_gmem_w2_RLAST</port>
                <port>m_axi_gmem_w2_RREADY</port>
                <port>m_axi_gmem_w2_RRESP</port>
                <port>m_axi_gmem_w2_RUSER</port>
                <port>m_axi_gmem_w2_RVALID</port>
                <port>m_axi_gmem_w2_WDATA</port>
                <port>m_axi_gmem_w2_WID</port>
                <port>m_axi_gmem_w2_WLAST</port>
                <port>m_axi_gmem_w2_WREADY</port>
                <port>m_axi_gmem_w2_WSTRB</port>
                <port>m_axi_gmem_w2_WUSER</port>
                <port>m_axi_gmem_w2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_w3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_w3_" paramPrefix="C_M_AXI_GMEM_W3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_w3_ARADDR</port>
                <port>m_axi_gmem_w3_ARBURST</port>
                <port>m_axi_gmem_w3_ARCACHE</port>
                <port>m_axi_gmem_w3_ARID</port>
                <port>m_axi_gmem_w3_ARLEN</port>
                <port>m_axi_gmem_w3_ARLOCK</port>
                <port>m_axi_gmem_w3_ARPROT</port>
                <port>m_axi_gmem_w3_ARQOS</port>
                <port>m_axi_gmem_w3_ARREADY</port>
                <port>m_axi_gmem_w3_ARREGION</port>
                <port>m_axi_gmem_w3_ARSIZE</port>
                <port>m_axi_gmem_w3_ARUSER</port>
                <port>m_axi_gmem_w3_ARVALID</port>
                <port>m_axi_gmem_w3_AWADDR</port>
                <port>m_axi_gmem_w3_AWBURST</port>
                <port>m_axi_gmem_w3_AWCACHE</port>
                <port>m_axi_gmem_w3_AWID</port>
                <port>m_axi_gmem_w3_AWLEN</port>
                <port>m_axi_gmem_w3_AWLOCK</port>
                <port>m_axi_gmem_w3_AWPROT</port>
                <port>m_axi_gmem_w3_AWQOS</port>
                <port>m_axi_gmem_w3_AWREADY</port>
                <port>m_axi_gmem_w3_AWREGION</port>
                <port>m_axi_gmem_w3_AWSIZE</port>
                <port>m_axi_gmem_w3_AWUSER</port>
                <port>m_axi_gmem_w3_AWVALID</port>
                <port>m_axi_gmem_w3_BID</port>
                <port>m_axi_gmem_w3_BREADY</port>
                <port>m_axi_gmem_w3_BRESP</port>
                <port>m_axi_gmem_w3_BUSER</port>
                <port>m_axi_gmem_w3_BVALID</port>
                <port>m_axi_gmem_w3_RDATA</port>
                <port>m_axi_gmem_w3_RID</port>
                <port>m_axi_gmem_w3_RLAST</port>
                <port>m_axi_gmem_w3_RREADY</port>
                <port>m_axi_gmem_w3_RRESP</port>
                <port>m_axi_gmem_w3_RUSER</port>
                <port>m_axi_gmem_w3_RVALID</port>
                <port>m_axi_gmem_w3_WDATA</port>
                <port>m_axi_gmem_w3_WID</port>
                <port>m_axi_gmem_w3_WLAST</port>
                <port>m_axi_gmem_w3_WREADY</port>
                <port>m_axi_gmem_w3_WSTRB</port>
                <port>m_axi_gmem_w3_WUSER</port>
                <port>m_axi_gmem_w3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_out" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_out_" paramPrefix="C_M_AXI_GMEM_OUT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_out_ARADDR</port>
                <port>m_axi_gmem_out_ARBURST</port>
                <port>m_axi_gmem_out_ARCACHE</port>
                <port>m_axi_gmem_out_ARID</port>
                <port>m_axi_gmem_out_ARLEN</port>
                <port>m_axi_gmem_out_ARLOCK</port>
                <port>m_axi_gmem_out_ARPROT</port>
                <port>m_axi_gmem_out_ARQOS</port>
                <port>m_axi_gmem_out_ARREADY</port>
                <port>m_axi_gmem_out_ARREGION</port>
                <port>m_axi_gmem_out_ARSIZE</port>
                <port>m_axi_gmem_out_ARUSER</port>
                <port>m_axi_gmem_out_ARVALID</port>
                <port>m_axi_gmem_out_AWADDR</port>
                <port>m_axi_gmem_out_AWBURST</port>
                <port>m_axi_gmem_out_AWCACHE</port>
                <port>m_axi_gmem_out_AWID</port>
                <port>m_axi_gmem_out_AWLEN</port>
                <port>m_axi_gmem_out_AWLOCK</port>
                <port>m_axi_gmem_out_AWPROT</port>
                <port>m_axi_gmem_out_AWQOS</port>
                <port>m_axi_gmem_out_AWREADY</port>
                <port>m_axi_gmem_out_AWREGION</port>
                <port>m_axi_gmem_out_AWSIZE</port>
                <port>m_axi_gmem_out_AWUSER</port>
                <port>m_axi_gmem_out_AWVALID</port>
                <port>m_axi_gmem_out_BID</port>
                <port>m_axi_gmem_out_BREADY</port>
                <port>m_axi_gmem_out_BRESP</port>
                <port>m_axi_gmem_out_BUSER</port>
                <port>m_axi_gmem_out_BVALID</port>
                <port>m_axi_gmem_out_RDATA</port>
                <port>m_axi_gmem_out_RID</port>
                <port>m_axi_gmem_out_RLAST</port>
                <port>m_axi_gmem_out_RREADY</port>
                <port>m_axi_gmem_out_RRESP</port>
                <port>m_axi_gmem_out_RUSER</port>
                <port>m_axi_gmem_out_RVALID</port>
                <port>m_axi_gmem_out_WDATA</port>
                <port>m_axi_gmem_out_WID</port>
                <port>m_axi_gmem_out_WLAST</port>
                <port>m_axi_gmem_out_WREADY</port>
                <port>m_axi_gmem_out_WSTRB</port>
                <port>m_axi_gmem_out_WUSER</port>
                <port>m_axi_gmem_out_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem_in">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_out">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_w1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_w2">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_w3">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ctrl">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_ctrl">input_ftmap_1, 0x10, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_ctrl">input_ftmap_2, 0x14, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_ctrl">conv1_weights_1, 0x1c, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_ctrl">conv1_weights_2, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_ctrl">conv1_biases_1, 0x28, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_ctrl">conv1_biases_2, 0x2c, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_ctrl">conv2_weights_1, 0x34, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_ctrl">conv2_weights_2, 0x38, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_ctrl">conv2_biases_1, 0x40, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_ctrl">conv2_biases_2, 0x44, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_ctrl">conv3_weights_1, 0x4c, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_ctrl">conv3_weights_2, 0x50, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_ctrl">conv3_biases_1, 0x58, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_ctrl">conv3_biases_2, 0x5c, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_ctrl">output_ftmap_1, 0x64, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_ctrl">output_ftmap_2, 0x68, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_ctrl">reload_weights, 0x70, 32, W, Data signal of reload_weights, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">out, float*</column>
                    <column name="reload_weights">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_ftmap">m_axi_gmem_in, interface, , </column>
                    <column name="input_ftmap">s_axi_ctrl, register, offset, name=input_ftmap_1 offset=0x10 range=32</column>
                    <column name="input_ftmap">s_axi_ctrl, register, offset, name=input_ftmap_2 offset=0x14 range=32</column>
                    <column name="conv1_weights">m_axi_gmem_w1, interface, , </column>
                    <column name="conv1_weights">s_axi_ctrl, register, offset, name=conv1_weights_1 offset=0x1c range=32</column>
                    <column name="conv1_weights">s_axi_ctrl, register, offset, name=conv1_weights_2 offset=0x20 range=32</column>
                    <column name="conv1_biases">m_axi_gmem_w1, interface, , </column>
                    <column name="conv1_biases">s_axi_ctrl, register, offset, name=conv1_biases_1 offset=0x28 range=32</column>
                    <column name="conv1_biases">s_axi_ctrl, register, offset, name=conv1_biases_2 offset=0x2c range=32</column>
                    <column name="conv2_weights">m_axi_gmem_w2, interface, , </column>
                    <column name="conv2_weights">s_axi_ctrl, register, offset, name=conv2_weights_1 offset=0x34 range=32</column>
                    <column name="conv2_weights">s_axi_ctrl, register, offset, name=conv2_weights_2 offset=0x38 range=32</column>
                    <column name="conv2_biases">m_axi_gmem_w2, interface, , </column>
                    <column name="conv2_biases">s_axi_ctrl, register, offset, name=conv2_biases_1 offset=0x40 range=32</column>
                    <column name="conv2_biases">s_axi_ctrl, register, offset, name=conv2_biases_2 offset=0x44 range=32</column>
                    <column name="conv3_weights">m_axi_gmem_w3, interface, , </column>
                    <column name="conv3_weights">s_axi_ctrl, register, offset, name=conv3_weights_1 offset=0x4c range=32</column>
                    <column name="conv3_weights">s_axi_ctrl, register, offset, name=conv3_weights_2 offset=0x50 range=32</column>
                    <column name="conv3_biases">m_axi_gmem_w3, interface, , </column>
                    <column name="conv3_biases">s_axi_ctrl, register, offset, name=conv3_biases_1 offset=0x58 range=32</column>
                    <column name="conv3_biases">s_axi_ctrl, register, offset, name=conv3_biases_2 offset=0x5c range=32</column>
                    <column name="output_ftmap">m_axi_gmem_out, interface, , </column>
                    <column name="output_ftmap">s_axi_ctrl, register, offset, name=output_ftmap_1 offset=0x64 range=32</column>
                    <column name="output_ftmap">s_axi_ctrl, register, offset, name=output_ftmap_2 offset=0x68 range=32</column>
                    <column name="reload_weights">s_axi_ctrl, register, , name=reload_weights offset=0x70 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem_out">write, variable, 32, Out_writex, src/srcnn.cpp:724:5</column>
                    <column name="m_axi_gmem_w3">read, 800, 32, CopyW3_inft, src/srcnn.cpp:887:5</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem_in">in, src/srcnn.cpp:113:13, read, Fail, , InputTileWread, src/srcnn.cpp:109:5, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_out">out, src/srcnn.cpp:725:26, write, Widen Fail, , Out_writex, src/srcnn.cpp:724:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_out">out, src/srcnn.cpp:725:26, write, Fail, , Out_writey, src/srcnn.cpp:722:3, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_out">out, src/srcnn.cpp:725:26, write, Inferred, variable, Out_writex, src/srcnn.cpp:724:5, , </column>
                    <column name="m_axi_gmem_w1">, src/srcnn.cpp:852:5, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem_w1">conv1_biases, src/srcnn.cpp:854:20, read, Widen Fail, , CopyW1_outft, src/srcnn.cpp:852:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w1">conv1_biases, src/srcnn.cpp:854:20, read, Inferred, 64, CopyW1_outft, src/srcnn.cpp:852:5, , </column>
                    <column name="m_axi_gmem_w1">conv1_weights, src/srcnn.cpp:861:35, read, Widen Fail, , CopyW1_kx, src/srcnn.cpp:859:9, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w1">conv1_weights, src/srcnn.cpp:861:35, read, Inferred, 5184, CopyW1_outft, src/srcnn.cpp:852:5, , </column>
                    <column name="m_axi_gmem_w2">, src/srcnn.cpp:867:5, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem_w2">conv2_biases, src/srcnn.cpp:869:15, read, Widen Fail, , CopyW2_outft, src/srcnn.cpp:867:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w2">conv2_biases, src/srcnn.cpp:869:15, read, Inferred, 32, CopyW2_outft, src/srcnn.cpp:867:5, , </column>
                    <column name="m_axi_gmem_w2">conv2_weights, src/srcnn.cpp:877:38, read, Widen Fail, , CopyW2_inft, src/srcnn.cpp:871:7, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w2">conv2_weights, src/srcnn.cpp:877:38, read, Inferred, 2048, CopyW2_outft, src/srcnn.cpp:867:5, , </column>
                    <column name="m_axi_gmem_w3">conv3_weights, src/srcnn.cpp:895:37, read, Widen Fail, , CopyW3_kx, src/srcnn.cpp:893:9, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w3">conv3_weights, src/srcnn.cpp:895:37, read, Inferred, 800, CopyW3_inft, src/srcnn.cpp:887:5, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="src/srcnn.cpp:96" status="valid" parentFunction="load_tile_to_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:97" status="valid" parentFunction="load_tile_to_stream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="stream" location="src/srcnn.cpp:98" status="valid" parentFunction="load_tile_to_stream" variable="s_pix" isDirective="0" options="variable=s_pix depth=1024"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:132" status="valid" parentFunction="make_win9" variable="lb1" isDirective="0" options="variable=lb1 type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:133" status="valid" parentFunction="make_win9" variable="lb1" isDirective="0" options="variable=lb1 complete dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:137" status="valid" parentFunction="make_win9" variable="win1" isDirective="0" options="variable=win1 complete dim=0"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:145" status="valid" parentFunction="make_win9" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="src/srcnn.cpp:152" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:155" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:163" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:172" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/srcnn.cpp:181" status="valid" parentFunction="make_win9" variable="w.a" isDirective="0" options="variable=w.a complete dim=0"/>
        <Pragma type="unroll" location="src/srcnn.cpp:183" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:185" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/srcnn.cpp:316" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="off"/>
        <Pragma type="allocation" location="src/srcnn.cpp:321" status="invalid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="instances=mul">
            <Msg msg_id="207-5559" msg_severity="WARNING" msg_body="unexpected pragma argument 'mul', expects function/operation"/>
        </Pragma>
        <Pragma type="allocation" location="src/srcnn.cpp:322" status="invalid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="instances=fmul">
            <Msg msg_id="207-5559" msg_severity="WARNING" msg_body="unexpected pragma argument 'fmul', expects function/operation"/>
        </Pragma>
        <Pragma type="array_partition" location="src/srcnn.cpp:335" status="valid" parentFunction="conv1conv2_from_windows" variable="acc2" isDirective="0" options="variable=acc2 cyclic factor=4 dim=1"/>
        <Pragma type="unroll" location="src/srcnn.cpp:340" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:347" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="II=3"/>
        <Pragma type="unroll" location="src/srcnn.cpp:354" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:357" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:368" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:377" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="II=4"/>
        <Pragma type="unroll" location="src/srcnn.cpp:378" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="inline" location="src/srcnn.cpp:397" status="valid" parentFunction="conv1conv2_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="src/srcnn.cpp:398" status="valid" parentFunction="conv1conv2_stream" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/srcnn.cpp:401" status="valid" parentFunction="conv1conv2_stream" variable="s_win" isDirective="0" options="variable=s_win depth=64"/>
        <Pragma type="stream" location="src/srcnn.cpp:403" status="valid" parentFunction="conv1conv2_stream" variable="s_c1" isDirective="0" options="variable=s_c1 depth=64"/>
        <Pragma type="inline" location="src/srcnn.cpp:599" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:600" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="stream" location="src/srcnn.cpp:601" status="valid" parentFunction="conv3_stream" variable="s_out" isDirective="0" options="variable=s_out depth=1024"/>
        <Pragma type="allocation" location="src/srcnn.cpp:605" status="invalid" parentFunction="conv3_stream" variable="" isDirective="0" options="instances=mul">
            <Msg msg_id="207-5559" msg_severity="WARNING" msg_body="unexpected pragma argument 'mul', expects function/operation"/>
        </Pragma>
        <Pragma type="allocation" location="src/srcnn.cpp:606" status="invalid" parentFunction="conv3_stream" variable="" isDirective="0" options="instances=fmul">
            <Msg msg_id="207-5559" msg_severity="WARNING" msg_body="unexpected pragma argument 'fmul', expects function/operation"/>
        </Pragma>
        <Pragma type="array_partition" location="src/srcnn.cpp:616" status="valid" parentFunction="conv3_stream" variable="lb2" isDirective="0" options="variable=lb2 complete dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:619" status="valid" parentFunction="conv3_stream" variable="win2" isDirective="0" options="variable=win2 complete dim=0"/>
        <Pragma type="unroll" location="src/srcnn.cpp:631" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:634" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:642" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:652" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:668" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:671" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:675" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:679" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/srcnn.cpp:718" status="valid" parentFunction="store_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:719" status="valid" parentFunction="store_stream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:754" status="valid" parentFunction="srcnn" variable="return" isDirective="0" options="s_axilite port=return bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:756" status="valid" parentFunction="srcnn" variable="reload_weights" isDirective="0" options="s_axilite port=reload_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:759" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="m_axi port=input_ftmap bundle=gmem_in offset=slave depth=(1*255*255)"/>
        <Pragma type="interface" location="src/srcnn.cpp:760" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="s_axilite port=input_ftmap bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:761" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="m_axi port=output_ftmap bundle=gmem_out offset=slave depth=(1*255*255)"/>
        <Pragma type="interface" location="src/srcnn.cpp:762" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="s_axilite port=output_ftmap bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:765" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights bundle=gmem_w1 offset=slave depth=(64*1*9*9)"/>
        <Pragma type="interface" location="src/srcnn.cpp:766" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="s_axilite port=conv1_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:767" status="valid" parentFunction="srcnn" variable="conv1_biases" isDirective="0" options="m_axi port=conv1_biases bundle=gmem_w1 offset=slave depth=(64)"/>
        <Pragma type="interface" location="src/srcnn.cpp:768" status="valid" parentFunction="srcnn" variable="conv1_biases" isDirective="0" options="s_axilite port=conv1_biases bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:770" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights bundle=gmem_w2 offset=slave depth=(32*64*1*1)"/>
        <Pragma type="interface" location="src/srcnn.cpp:771" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="s_axilite port=conv2_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:772" status="valid" parentFunction="srcnn" variable="conv2_biases" isDirective="0" options="m_axi port=conv2_biases bundle=gmem_w2 offset=slave depth=(32)"/>
        <Pragma type="interface" location="src/srcnn.cpp:773" status="valid" parentFunction="srcnn" variable="conv2_biases" isDirective="0" options="s_axilite port=conv2_biases bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:775" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights bundle=gmem_w3 offset=slave depth=(1*32*5*5)"/>
        <Pragma type="interface" location="src/srcnn.cpp:776" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="s_axilite port=conv3_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:777" status="valid" parentFunction="srcnn" variable="conv3_biases" isDirective="0" options="m_axi port=conv3_biases bundle=gmem_w3 offset=slave depth=(1)"/>
        <Pragma type="interface" location="src/srcnn.cpp:778" status="valid" parentFunction="srcnn" variable="conv3_biases" isDirective="0" options="s_axilite port=conv3_biases bundle=ctrl"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:786" status="valid" parentFunction="srcnn" variable="inbuf" isDirective="0" options="variable=inbuf type=ram_2p impl=bram"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:787" status="valid" parentFunction="srcnn" variable="outbuf" isDirective="0" options="variable=outbuf type=ram_2p impl=bram"/>
        <Pragma type="dependence" location="src/srcnn.cpp:789" status="valid" parentFunction="srcnn" variable="inbuf" isDirective="0" options="variable=inbuf inter false"/>
        <Pragma type="dependence" location="src/srcnn.cpp:790" status="valid" parentFunction="srcnn" variable="outbuf" isDirective="0" options="variable=outbuf inter false"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:807" status="valid" parentFunction="srcnn" variable="w1_loc" isDirective="0" options="variable=w1_loc complete dim=3"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:808" status="valid" parentFunction="srcnn" variable="w1_loc" isDirective="0" options="variable=w1_loc complete dim=4"/>
        <Pragma type="resource" location="src/srcnn.cpp:809" status="warning" parentFunction="srcnn" variable="w1_loc" isDirective="0" options="variable=w1_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/srcnn.cpp:813" status="warning" parentFunction="srcnn" variable="w2_loc" isDirective="0" options="variable=w2_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="src/srcnn.cpp:815" status="valid" parentFunction="srcnn" variable="w2_loc" isDirective="0" options="variable=w2_loc complete dim=1"/>
        <Pragma type="resource" location="src/srcnn.cpp:818" status="warning" parentFunction="srcnn" variable="w3_loc" isDirective="0" options="variable=w3_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="src/srcnn.cpp:820" status="valid" parentFunction="srcnn" variable="w3_loc" isDirective="0" options="variable=w3_loc complete dim=3"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:821" status="valid" parentFunction="srcnn" variable="w3_loc" isDirective="0" options="variable=w3_loc complete dim=4"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:822" status="valid" parentFunction="srcnn" variable="w3_loc" isDirective="0" options="variable=w3_loc cyclic factor=4 dim=2"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:825" status="valid" parentFunction="srcnn" variable="b1_loc" isDirective="0" options="variable=b1_loc complete dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:826" status="valid" parentFunction="srcnn" variable="b2_loc" isDirective="0" options="variable=b2_loc complete dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:827" status="valid" parentFunction="srcnn" variable="b3_loc" isDirective="0" options="variable=b3_loc complete dim=1"/>
        <Pragma type="resource" location="src/srcnn.cpp:828" status="warning" parentFunction="srcnn" variable="b1_loc" isDirective="0" options="variable=b1_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it."/>
        </Pragma>
        <Pragma type="resource" location="src/srcnn.cpp:829" status="warning" parentFunction="srcnn" variable="b2_loc" isDirective="0" options="variable=b2_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it."/>
        </Pragma>
        <Pragma type="resource" location="src/srcnn.cpp:830" status="warning" parentFunction="srcnn" variable="b3_loc" isDirective="0" options="variable=b3_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it."/>
        </Pragma>
        <Pragma type="reset" location="src/srcnn.cpp:846" status="valid" parentFunction="srcnn" variable="weights_loaded" isDirective="0" options="variable=weights_loaded"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:868" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:872" status="valid" parentFunction="srcnn" variable="" isDirective="0" options=""/>
        <Pragma type="stable" location="src/srcnn.cpp:904" status="valid" parentFunction="srcnn" variable="w1_loc" isDirective="0" options="variable=w1_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:905" status="valid" parentFunction="srcnn" variable="b1_loc" isDirective="0" options="variable=b1_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:906" status="valid" parentFunction="srcnn" variable="w2_loc" isDirective="0" options="variable=w2_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:907" status="valid" parentFunction="srcnn" variable="b2_loc" isDirective="0" options="variable=b2_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:908" status="valid" parentFunction="srcnn" variable="w3_loc" isDirective="0" options="variable=w3_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:909" status="valid" parentFunction="srcnn" variable="b3_loc" isDirective="0" options="variable=b3_loc"/>
        <Pragma type="stream" location="src/srcnn.cpp:930" status="valid" parentFunction="srcnn" variable="s_pix" isDirective="0" options="variable=s_pix depth=512"/>
        <Pragma type="stream" location="src/srcnn.cpp:931" status="valid" parentFunction="srcnn" variable="s_f2" isDirective="0" options="variable=s_f2 depth=128"/>
        <Pragma type="stream" location="src/srcnn.cpp:932" status="valid" parentFunction="srcnn" variable="s_out" isDirective="0" options="variable=s_out depth=256"/>
        <Pragma type="dataflow" location="src/srcnn.cpp:936" status="valid" parentFunction="srcnn" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

