// Seed: 1673526118
module module_0 (
    id_1
);
  output wire id_1;
  id_2(
      -1
  );
  assign module_2.id_1 = 0;
  tri id_3 = -1'h0 + -1;
endmodule
module module_1;
  wire id_1, id_2;
  module_0 modCall_1 (id_2);
  wire id_3;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_4 = 1;
  assign id_1 = 1;
  module_0 modCall_1 (id_3);
endmodule
macromodule module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_12;
  always begin : LABEL_0
    id_11 <= id_10;
  end
  module_0 modCall_1 (id_5);
  wire id_13, id_14;
  assign id_13 = id_3;
endmodule
