#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 27 22:12:55 2024
# Process ID: 17952
# Current directory: C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15824 C:\Users\Zoe\OneDrive\Documents\ece\8thsemester\dvlsi\Lab6\DEBAYERING\DEBAYERING.xpr
# Log file: C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/vivado.log
# Journal file: C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/zoege/OneDrive/Documents/ece/8th semester/dvlsi/Lab6/DEBAYERING' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 782.355 ; gain = 157.633
file mkdir C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new
close [ open C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/calculation.vhd w ]
add_files C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/calculation.vhd
close [ open C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd w ]
add_files C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd
close [ open C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/debayering.vhd w ]
add_files C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/debayering.vhd
close [ open C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/controller.vhd w ]
add_files C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/controller.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_1/new/s2p_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_1/new/s2p_tb.vhd
update_compile_order -fileset sim_1
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
file mkdir C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_2/new
close [ open C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_2/new/calculation_tb.vhd w ]
add_files -fileset sim_2 C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_2/new/calculation_tb.vhd
update_compile_order -fileset sim_2
create_fileset -simset sim_3
set_property SOURCE_SET sources_1 [get_filesets sim_3]
file mkdir C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_3/new
close [ open C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_3/new/controller_tb.vhd w ]
add_files -fileset sim_3 C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_3/new/controller_tb.vhd
update_compile_order -fileset sim_3
create_fileset -simset sim_4
set_property SOURCE_SET sources_1 [get_filesets sim_4]
file mkdir C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_4/new
close [ open C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_4/new/debayering_tb.vhd w ]
add_files -fileset sim_4 C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_4/new/debayering_tb.vhd
update_compile_order -fileset sim_4
update_compile_order -fileset sim_4
current_fileset -simset [ get_filesets sim_4 ]
set_property top controller_tb [get_filesets sim_3]
set_property top_lib xil_defaultlib [get_filesets sim_3]
set_property top calculation_tb [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
update_compile_order -fileset sim_3
update_compile_order -fileset sim_2
set_property top s2p_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'debayering_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj debayering_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calculation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/debayering.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debayering'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 's2p'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_4/new/debayering_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debayering_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd4b8947823c489da3ad585d10e31371 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debayering_tb_behav xil_defaultlib.debayering_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'fifo_generator_0' remains a black-box since it has no binding entity [C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd:64]
WARNING: [VRFC 10-3009] 'fifo_generator_0' remains a black-box since it has no binding entity [C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd:78]
WARNING: [VRFC 10-3009] 'fifo_generator_0' remains a black-box since it has no binding entity [C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.controller [\controller(n=16)\]
Compiling architecture behavioral of entity xil_defaultlib.calculation [calculation_default]
Compiling architecture behavioral of entity xil_defaultlib.s2p [s2p_default]
Compiling architecture behavioral of entity xil_defaultlib.debayering [debayering_default]
Compiling architecture behavioral of entity xil_defaultlib.debayering_tb
Built simulation snapshot debayering_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim/xsim.dir/debayering_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 27 22:26:36 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 825.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debayering_tb_behav -key {Behavioral:sim_4:Functional:debayering_tb} -tclbatch {debayering_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source debayering_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 877.918 ; gain = 52.113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debayering_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 877.918 ; gain = 52.113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'debayering_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj debayering_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calculation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/debayering.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debayering'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 's2p'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sim_4/new/debayering_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debayering_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd4b8947823c489da3ad585d10e31371 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot debayering_tb_behav xil_defaultlib.debayering_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'fifo_generator_0' remains a black-box since it has no binding entity [C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd:64]
WARNING: [VRFC 10-3009] 'fifo_generator_0' remains a black-box since it has no binding entity [C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd:78]
WARNING: [VRFC 10-3009] 'fifo_generator_0' remains a black-box since it has no binding entity [C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.calculation [calculation_default]
Compiling architecture behavioral of entity xil_defaultlib.s2p [s2p_default]
Compiling architecture behavioral of entity xil_defaultlib.debayering [debayering_default]
Compiling architecture behavioral of entity xil_defaultlib.debayering_tb
Built simulation snapshot debayering_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 888.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debayering_tb_behav -key {Behavioral:sim_4:Functional:debayering_tb} -tclbatch {debayering_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source debayering_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debayering_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 888.004 ; gain = 0.000
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir c:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip
set_property -dict [list CONFIG.Input_Data_Width {8} CONFIG.Output_Data_Width {8} CONFIG.Data_Count {true}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files c:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
generate_target all [get_files  c:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files c:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 4 fifo_generator_0_synth_1
[Sat Apr 27 22:30:33 2024] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.ip_user_files -ipstatic_source_dir C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.cache/compile_simlib/modelsim} {questa=C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.cache/compile_simlib/questa} {riviera=C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.cache/compile_simlib/riviera} {activehdl=C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'debayering_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj debayering_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj debayering_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 's2p'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 937.844 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd4b8947823c489da3ad585d10e31371 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot debayering_tb_behav xil_defaultlib.debayering_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <valid> does not exist in entity <fifo_generator_0>.  Please compare the definition of block <fifo_generator_0> to its component declaration and its instantion to detect the mismatch. [C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd:39]
ERROR: [VRFC 10-664] expression has 4 elements ; expected 10 [C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 937.844 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property -dict [list CONFIG.Valid_Flag {true}] [get_ips fifo_generator_0]
delete_ip_run [get_files -of_objects [get_fileset fifo_generator_0] c:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [Project 1-386] Moving file 'c:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' from fileset 'fifo_generator_0' to fileset 'sources_1'.
set_property generate_synth_checkpoint false [get_files  c:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target all [get_files  c:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
export_ip_user_files -of_objects [get_files c:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.ip_user_files -ipstatic_source_dir C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.cache/compile_simlib/modelsim} {questa=C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.cache/compile_simlib/questa} {riviera=C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.cache/compile_simlib/riviera} {activehdl=C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_4 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'debayering_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj debayering_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
"xvhdl --incr --relax -prj debayering_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.srcs/sources_1/new/s2p.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 's2p'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd4b8947823c489da3ad585d10e31371 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot debayering_tb_behav xil_defaultlib.debayering_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.calculation [calculation_default]
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture behavioral of entity xil_defaultlib.s2p [\s2p(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.debayering [debayering_default]
Compiling architecture behavioral of entity xil_defaultlib.debayering_tb
Built simulation snapshot debayering_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Zoe/OneDrive/Documents/ece/8thsemester/dvlsi/Lab6/DEBAYERING/DEBAYERING.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debayering_tb_behav -key {Behavioral:sim_4:Functional:debayering_tb} -tclbatch {debayering_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source debayering_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debayering_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1084.820 ; gain = 8.676
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 22:36:00 2024...
