

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_22_14_5_3_0_6u_config2_s'
================================================================
* Date:           Tue Nov  4 16:14:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.371 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln281_shift_line_buffer_array_ap_fixed_8_4_5_3_0_1u_config2_s_fu_128        |shift_line_buffer_array_ap_fixed_8_4_5_3_0_1u_config2_s               |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_22_14_5_3_0_config2_mult_s_fu_192  |dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_22_14_5_3_0_config2_mult_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     511|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     697|    4148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|     500|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1197|    4742|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_22_14_5_3_0_config2_mult_s_fu_192  |dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_22_14_5_3_0_config2_mult_s  |        0|   0|  440|  3840|    0|
    |call_ln281_shift_line_buffer_array_ap_fixed_8_4_5_3_0_1u_config2_s_fu_128        |shift_line_buffer_array_ap_fixed_8_4_5_3_0_1u_config2_s               |        0|   0|  257|   308|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                            |                                                                      |        0|   0|  697|  4148|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln303_fu_318_p2                      |         +|   0|  0|  39|          32|           1|
    |add_ln307_fu_368_p2                      |         +|   0|  0|  39|          32|           1|
    |add_ln313_fu_392_p2                      |         +|   0|  0|  39|          32|           1|
    |add_ln318_fu_336_p2                      |         +|   0|  0|  39|          32|           1|
    |and_ln284_1_fu_312_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln284_fu_306_p2                      |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp6  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1         |       and|   0|  0|   2|           1|           1|
    |ap_condition_289                         |       and|   0|  0|   2|           1|           1|
    |ap_condition_418                         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op22_call_state2            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_call_state3            |       and|   0|  0|   2|           1|           1|
    |icmp_ln284_1_fu_268_p2                   |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln284_4_fu_284_p2                   |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln284_5_fu_300_p2                   |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln284_fu_250_p2                     |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln303_fu_324_p2                     |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln307_fu_374_p2                     |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln313_fu_386_p2                     |      icmp|   0|  0|  39|          32|           3|
    |ap_block_pp0_stage0_subdone              |        or|   0|  0|   2|           1|           1|
    |select_ln313_fu_398_p3                   |    select|   0|  0|  32|           1|           3|
    |select_ln318_fu_342_p3                   |    select|   0|  0|  32|           1|           3|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 511|         361|          43|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_storemerge_reg_117  |   9|          2|   32|         64|
    |layer2_out_blk_n                         |   9|          2|    1|          2|
    |pX_2                                     |   9|          2|   32|         64|
    |pY_2                                     |   9|          2|   32|         64|
    |sX_2                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  83|         18|  132|        266|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln284_1_reg_457                                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                                             |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_117                                               |  32|   0|   32|          0|
    |icmp_ln284_reg_453                                                                    |   1|   0|    1|          0|
    |icmp_ln303_reg_461                                                                    |   1|   0|    1|          0|
    |pX_2                                                                                  |  32|   0|   32|          0|
    |pY_2                                                                                  |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a     |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10  |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11  |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12  |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13  |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14  |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8   |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9   |   8|   0|    8|          0|
    |res_out_1_reg_478                                                                     |  22|   0|   22|          0|
    |res_out_2_reg_483                                                                     |  22|   0|   22|          0|
    |res_out_3_reg_488                                                                     |  22|   0|   22|          0|
    |res_out_4_reg_493                                                                     |  22|   0|   22|          0|
    |res_out_5_reg_498                                                                     |  22|   0|   22|          0|
    |res_out_reg_473                                                                       |  22|   0|   22|          0|
    |sX_2                                                                                  |  32|   0|   32|          0|
    |sY_2                                                                                  |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig             |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8           |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9           |   8|   0|    8|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 500|   0|  500|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|ap_ce                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|layer2_out_blk_n           |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2>|  return value|
|in_elem_0_0_0_0_0_val      |   in|    8|     ap_none|                                                    in_elem_0_0_0_0_0_val|        scalar|
|layer2_out_din             |  out|  132|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|   11|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|   11|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_full_n          |   in|    1|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_write           |  out|    1|     ap_fifo|                                                               layer2_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %in_elem_0_0_0_0_0_val"   --->   Operation 5 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.86ns)   --->   "%call_ln281 = call void @shift_line_buffer<array<ap_fixed<8, 4, 5, 3, 0>, 1u>, config2>, i8 %in_elem_0_0_0_0_0_val_read, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a, i8 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_3, i8 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2, i8 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i8 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 6 'call' 'call_ln281' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i132 %layer2_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%sX_2_load = load i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 8 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.01ns)   --->   "%icmp_ln284 = icmp_eq  i32 %sX_2_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 9 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sY_2_load = load i32 %sY_2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 10 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%pY_2_load = load i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 11 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%pX_2_load = load i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 12 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 13 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.01ns)   --->   "%icmp_ln284_1 = icmp_eq  i32 %sY_2_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 14 'icmp' 'icmp_ln284_1' <Predicate = (icmp_ln284)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pY_2_load, i32 2, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 15 'partselect' 'tmp_368' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.99ns)   --->   "%icmp_ln284_4 = icmp_sgt  i30 %tmp_368, i30 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 16 'icmp' 'icmp_ln284_4' <Predicate = (icmp_ln284)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pX_2_load, i32 2, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 17 'partselect' 'tmp_369' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.99ns)   --->   "%icmp_ln284_5 = icmp_sgt  i30 %tmp_369, i30 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 18 'icmp' 'icmp_ln284_5' <Predicate = (icmp_ln284)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%and_ln284 = and i1 %icmp_ln284_4, i1 %icmp_ln284_5" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 19 'and' 'and_ln284' <Predicate = (icmp_ln284)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %and_ln284, i1 %icmp_ln284_1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 20 'and' 'and_ln284_1' <Predicate = (icmp_ln284)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %and_ln284_1, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 21 'br' 'br_ln284' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%tmp = call i132 @dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<22, 14, 5, 3, 0>, config2_mult>, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 22 'call' 'tmp' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln303 = add i32 %pX_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 23 'add' 'add_ln303' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.01ns)   --->   "%icmp_ln303 = icmp_eq  i32 %add_ln303, i32 28" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 24 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %if.else20, void %if.then9" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 25 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln316 = store i32 %add_ln303, i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 26 'store' 'store_ln316' <Predicate = (!icmp_ln303)> <Delay = 0.42>
ST_2 : Operation 27 [1/1] (1.01ns)   --->   "%add_ln318 = add i32 %sX_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 27 'add' 'add_ln318' <Predicate = (!icmp_ln303)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.44ns)   --->   "%select_ln318 = select i1 %icmp_ln284, i32 4, i32 %add_ln318" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 28 'select' 'select_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln318 = store i32 %select_ln318, i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 29 'store' 'store_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.42>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln305 = store i32 0, i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:305]   --->   Operation 31 'store' 'store_ln305' <Predicate = (icmp_ln303)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln306 = store i32 0, i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:306]   --->   Operation 32 'store' 'store_ln306' <Predicate = (icmp_ln303)> <Delay = 0.42>
ST_2 : Operation 33 [1/1] (1.01ns)   --->   "%add_ln307 = add i32 %pY_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 33 'add' 'add_ln307' <Predicate = (icmp_ln303)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.01ns)   --->   "%icmp_ln307 = icmp_eq  i32 %add_ln307, i32 28" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 34 'icmp' 'icmp_ln307' <Predicate = (icmp_ln303)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln307 = br i1 %icmp_ln307, void %if.else, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 35 'br' 'br_ln307' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln311 = store i32 %add_ln307, i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 36 'store' 'store_ln311' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (1.01ns)   --->   "%icmp_ln313 = icmp_eq  i32 %sY_2_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 37 'icmp' 'icmp_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.01ns)   --->   "%add_ln313 = add i32 %sY_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 38 'add' 'add_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.44ns)   --->   "%select_ln313 = select i1 %icmp_ln313, i32 4, i32 %add_ln313" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 39 'select' 'select_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.42>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln308 = store i32 0, i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:308]   --->   Operation 41 'store' 'store_ln308' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 0.42>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%br_ln310 = br void %if.end19" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 42 'br' 'br_ln310' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 43 [1/2] (3.32ns)   --->   "%tmp = call i132 @dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<22, 14, 5, 3, 0>, config2_mult>, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 43 'call' 'tmp' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%res_out = extractvalue i132 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 44 'extractvalue' 'res_out' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%res_out_1 = extractvalue i132 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 45 'extractvalue' 'res_out_1' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%res_out_2 = extractvalue i132 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 46 'extractvalue' 'res_out_2' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%res_out_3 = extractvalue i132 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 47 'extractvalue' 'res_out_3' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i132 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 48 'extractvalue' 'res_out_4' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%res_out_5 = extractvalue i132 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 49 'extractvalue' 'res_out_5' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln313, void %if.else, i32 0, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 50 'phi' 'storemerge' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln309 = store i32 %storemerge, i32 %sY_2" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 51 'store' 'store_ln309' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln315 = br void %if.end31" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 52 'br' 'br_ln315' <Predicate = (icmp_ln303)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i132 @_ssdm_op_BitConcatenate.i132.i22.i22.i22.i22.i22.i22, i22 %res_out_5, i22 %res_out_4, i22 %res_out_3, i22 %res_out_2, i22 %res_out_1, i22 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 53 'bitconcatenate' 'p_0' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.78ns)   --->   "%write_ln299 = write void @_ssdm_op_Write.ap_fifo.volatile.i132P0A, i132 %layer2_out, i132 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 54 'write' 'write_ln299' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 1.78> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.78> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 132> <Depth = 576> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln300 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:300]   --->   Operation 55 'br' 'br_ln300' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln320 = ret" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 56 'ret' 'ret_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_0_0_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_0_0_0_0_0_val_read (read          ) [ 00000]
call_ln281                 (call          ) [ 00000]
specinterface_ln0          (specinterface ) [ 00000]
sX_2_load                  (load          ) [ 00000]
icmp_ln284                 (icmp          ) [ 01111]
sY_2_load                  (load          ) [ 00000]
pY_2_load                  (load          ) [ 00000]
pX_2_load                  (load          ) [ 00000]
br_ln284                   (br            ) [ 00000]
icmp_ln284_1               (icmp          ) [ 00000]
tmp_368                    (partselect    ) [ 00000]
icmp_ln284_4               (icmp          ) [ 00000]
tmp_369                    (partselect    ) [ 00000]
icmp_ln284_5               (icmp          ) [ 00000]
and_ln284                  (and           ) [ 00000]
and_ln284_1                (and           ) [ 01111]
br_ln284                   (br            ) [ 00000]
add_ln303                  (add           ) [ 00000]
icmp_ln303                 (icmp          ) [ 00110]
br_ln303                   (br            ) [ 00000]
store_ln316                (store         ) [ 00000]
add_ln318                  (add           ) [ 00000]
select_ln318               (select        ) [ 00000]
store_ln318                (store         ) [ 00000]
br_ln0                     (br            ) [ 00000]
store_ln305                (store         ) [ 00000]
store_ln306                (store         ) [ 00000]
add_ln307                  (add           ) [ 00000]
icmp_ln307                 (icmp          ) [ 00100]
br_ln307                   (br            ) [ 00000]
store_ln311                (store         ) [ 00000]
icmp_ln313                 (icmp          ) [ 00000]
add_ln313                  (add           ) [ 00000]
select_ln313               (select        ) [ 00110]
br_ln0                     (br            ) [ 00110]
store_ln308                (store         ) [ 00000]
br_ln310                   (br            ) [ 00110]
tmp                        (call          ) [ 00000]
res_out                    (extractvalue  ) [ 01001]
res_out_1                  (extractvalue  ) [ 01001]
res_out_2                  (extractvalue  ) [ 01001]
res_out_3                  (extractvalue  ) [ 01001]
res_out_4                  (extractvalue  ) [ 01001]
res_out_5                  (extractvalue  ) [ 01001]
storemerge                 (phi           ) [ 00010]
store_ln309                (store         ) [ 00000]
br_ln315                   (br            ) [ 00000]
p_0                        (bitconcatenate) [ 00000]
write_ln299                (write         ) [ 00000]
br_ln300                   (br            ) [ 00000]
ret_ln320                  (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_0_0_0_0_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="sX_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="sY_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="pY_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="pX_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<8, 4, 5, 3, 0>, 1u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<22, 14, 5, 3, 0>, config2_mult>"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i132.i22.i22.i22.i22.i22.i22"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i132P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="in_elem_0_0_0_0_0_val_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_0_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln299_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="132" slack="0"/>
<pin id="113" dir="0" index="2" bw="132" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln299/4 "/>
</bind>
</comp>

<comp id="117" class="1005" name="storemerge_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="storemerge_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="call_ln281_shift_line_buffer_array_ap_fixed_8_4_5_3_0_1u_config2_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="0" index="3" bw="8" slack="0"/>
<pin id="133" dir="0" index="4" bw="8" slack="0"/>
<pin id="134" dir="0" index="5" bw="8" slack="0"/>
<pin id="135" dir="0" index="6" bw="8" slack="0"/>
<pin id="136" dir="0" index="7" bw="8" slack="0"/>
<pin id="137" dir="0" index="8" bw="8" slack="0"/>
<pin id="138" dir="0" index="9" bw="8" slack="0"/>
<pin id="139" dir="0" index="10" bw="8" slack="0"/>
<pin id="140" dir="0" index="11" bw="8" slack="0"/>
<pin id="141" dir="0" index="12" bw="8" slack="0"/>
<pin id="142" dir="0" index="13" bw="8" slack="0"/>
<pin id="143" dir="0" index="14" bw="8" slack="0"/>
<pin id="144" dir="0" index="15" bw="8" slack="0"/>
<pin id="145" dir="0" index="16" bw="8" slack="0"/>
<pin id="146" dir="0" index="17" bw="8" slack="0"/>
<pin id="147" dir="0" index="18" bw="8" slack="0"/>
<pin id="148" dir="0" index="19" bw="8" slack="0"/>
<pin id="149" dir="0" index="20" bw="8" slack="0"/>
<pin id="150" dir="0" index="21" bw="8" slack="0"/>
<pin id="151" dir="0" index="22" bw="8" slack="0"/>
<pin id="152" dir="0" index="23" bw="8" slack="0"/>
<pin id="153" dir="0" index="24" bw="8" slack="0"/>
<pin id="154" dir="0" index="25" bw="8" slack="0"/>
<pin id="155" dir="0" index="26" bw="8" slack="0"/>
<pin id="156" dir="0" index="27" bw="8" slack="0"/>
<pin id="157" dir="0" index="28" bw="8" slack="0"/>
<pin id="158" dir="0" index="29" bw="8" slack="0"/>
<pin id="159" dir="0" index="30" bw="8" slack="0"/>
<pin id="160" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln281/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_22_14_5_3_0_config2_mult_s_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="132" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="0" index="3" bw="8" slack="0"/>
<pin id="197" dir="0" index="4" bw="8" slack="0"/>
<pin id="198" dir="0" index="5" bw="8" slack="0"/>
<pin id="199" dir="0" index="6" bw="8" slack="0"/>
<pin id="200" dir="0" index="7" bw="8" slack="0"/>
<pin id="201" dir="0" index="8" bw="8" slack="0"/>
<pin id="202" dir="0" index="9" bw="8" slack="0"/>
<pin id="203" dir="0" index="10" bw="8" slack="0"/>
<pin id="204" dir="0" index="11" bw="8" slack="0"/>
<pin id="205" dir="0" index="12" bw="8" slack="0"/>
<pin id="206" dir="0" index="13" bw="8" slack="0"/>
<pin id="207" dir="0" index="14" bw="8" slack="0"/>
<pin id="208" dir="0" index="15" bw="8" slack="0"/>
<pin id="209" dir="0" index="16" bw="8" slack="0"/>
<pin id="210" dir="0" index="17" bw="8" slack="0"/>
<pin id="211" dir="0" index="18" bw="8" slack="0"/>
<pin id="212" dir="0" index="19" bw="8" slack="0"/>
<pin id="213" dir="0" index="20" bw="8" slack="0"/>
<pin id="214" dir="0" index="21" bw="8" slack="0"/>
<pin id="215" dir="0" index="22" bw="8" slack="0"/>
<pin id="216" dir="0" index="23" bw="8" slack="0"/>
<pin id="217" dir="0" index="24" bw="8" slack="0"/>
<pin id="218" dir="0" index="25" bw="8" slack="0"/>
<pin id="219" dir="1" index="26" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sX_2_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_2_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln284_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sY_2_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_2_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="pY_2_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_2_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="pX_2_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_2_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln284_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_368_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="30" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_368/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln284_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="30" slack="0"/>
<pin id="286" dir="0" index="1" bw="30" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_4/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_369_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="30" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="3" slack="0"/>
<pin id="294" dir="0" index="3" bw="6" slack="0"/>
<pin id="295" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_369/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln284_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="30" slack="0"/>
<pin id="302" dir="0" index="1" bw="30" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_5/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="and_ln284_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="and_ln284_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln303_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln303_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln316_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln318_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln318_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="32" slack="0"/>
<pin id="346" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln318/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln318_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln305_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln306_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln307_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln307/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln307_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln307/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln311_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln313_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln313_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln313_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln313/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln308_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="res_out_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="132" slack="0"/>
<pin id="414" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="res_out_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="132" slack="0"/>
<pin id="418" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_1/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="res_out_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="132" slack="0"/>
<pin id="422" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_2/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="res_out_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="132" slack="0"/>
<pin id="426" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_3/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="res_out_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="132" slack="0"/>
<pin id="430" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_4/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="res_out_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="132" slack="0"/>
<pin id="434" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_5/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln309_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_0_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="132" slack="0"/>
<pin id="444" dir="0" index="1" bw="22" slack="1"/>
<pin id="445" dir="0" index="2" bw="22" slack="1"/>
<pin id="446" dir="0" index="3" bw="22" slack="1"/>
<pin id="447" dir="0" index="4" bw="22" slack="1"/>
<pin id="448" dir="0" index="5" bw="22" slack="1"/>
<pin id="449" dir="0" index="6" bw="22" slack="1"/>
<pin id="450" dir="1" index="7" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="453" class="1005" name="icmp_ln284_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="457" class="1005" name="and_ln284_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_1 "/>
</bind>
</comp>

<comp id="461" class="1005" name="icmp_ln303_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln303 "/>
</bind>
</comp>

<comp id="468" class="1005" name="select_ln313_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln313 "/>
</bind>
</comp>

<comp id="473" class="1005" name="res_out_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="22" slack="1"/>
<pin id="475" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="res_out "/>
</bind>
</comp>

<comp id="478" class="1005" name="res_out_1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="22" slack="1"/>
<pin id="480" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="res_out_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="res_out_2_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="22" slack="1"/>
<pin id="485" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="res_out_2 "/>
</bind>
</comp>

<comp id="488" class="1005" name="res_out_3_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="22" slack="1"/>
<pin id="490" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="res_out_3 "/>
</bind>
</comp>

<comp id="493" class="1005" name="res_out_4_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="22" slack="1"/>
<pin id="495" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="res_out_4 "/>
</bind>
</comp>

<comp id="498" class="1005" name="res_out_5_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="22" slack="1"/>
<pin id="500" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="res_out_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="70" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="102" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="78" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="161"><net_src comp="72" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="162"><net_src comp="104" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="128" pin=6"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="128" pin=8"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="128" pin=9"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="128" pin=10"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="128" pin=11"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="128" pin=12"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="128" pin=13"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="128" pin=14"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="128" pin=15"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="128" pin=16"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="128" pin=17"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="128" pin=18"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="128" pin=19"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="128" pin=20"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="128" pin=21"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="128" pin=22"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="128" pin=23"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="128" pin=24"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="128" pin=25"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="128" pin=26"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="128" pin=27"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="128" pin=28"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="128" pin=29"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="128" pin=30"/></net>

<net id="220"><net_src comp="94" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="192" pin=5"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="192" pin=6"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="192" pin=7"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="192" pin=8"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="192" pin=9"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="192" pin=10"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="192" pin=11"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="192" pin=12"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="192" pin=13"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="192" pin=14"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="192" pin=15"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="192" pin=16"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="192" pin=17"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="192" pin=18"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="192" pin=19"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="192" pin=20"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="192" pin=21"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="192" pin=22"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="192" pin=23"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="192" pin=24"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="192" pin=25"/></net>

<net id="249"><net_src comp="62" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="84" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="64" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="256" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="84" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="86" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="260" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="88" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="90" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="288"><net_src comp="274" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="92" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="86" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="264" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="88" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="90" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="304"><net_src comp="290" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="92" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="284" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="268" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="264" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="96" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="98" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="318" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="246" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="96" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="250" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="84" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="336" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="62" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="78" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="78" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="260" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="96" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="98" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="368" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="66" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="256" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="256" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="96" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="386" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="84" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="392" pin="2"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="78" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="66" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="192" pin="26"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="192" pin="26"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="192" pin="26"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="192" pin="26"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="192" pin="26"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="192" pin="26"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="121" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="64" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="451"><net_src comp="100" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="7"/><net_sink comp="110" pin=2"/></net>

<net id="456"><net_src comp="250" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="312" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="324" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="398" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="476"><net_src comp="412" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="442" pin=6"/></net>

<net id="481"><net_src comp="416" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="442" pin=5"/></net>

<net id="486"><net_src comp="420" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="442" pin=4"/></net>

<net id="491"><net_src comp="424" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="442" pin=3"/></net>

<net id="496"><net_src comp="428" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="501"><net_src comp="432" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="442" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_elem_0_0_0_0_0_val | {}
	Port: layer2_out | {4 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a | {1 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_3 | {1 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2 | {1 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
	Port: sX_2 | {2 }
	Port: sY_2 | {3 }
	Port: pY_2 | {2 }
	Port: pX_2 | {2 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : in_elem_0_0_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : layer2_out | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : sX_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : sY_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : pY_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<22,14,5,3,0>,6u>,config2> : pX_2 | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln284 : 1
		br_ln284 : 2
		icmp_ln284_1 : 1
		tmp_368 : 1
		icmp_ln284_4 : 2
		tmp_369 : 1
		icmp_ln284_5 : 2
		and_ln284 : 3
		and_ln284_1 : 3
		br_ln284 : 3
		add_ln303 : 1
		icmp_ln303 : 2
		br_ln303 : 3
		store_ln316 : 2
		add_ln318 : 1
		select_ln318 : 2
		store_ln318 : 3
		add_ln307 : 1
		icmp_ln307 : 2
		br_ln307 : 3
		store_ln311 : 2
		icmp_ln313 : 1
		add_ln313 : 1
		select_ln313 : 2
	State 3
		res_out : 1
		res_out_1 : 1
		res_out_2 : 1
		res_out_3 : 1
		res_out_4 : 1
		res_out_5 : 1
		store_ln309 : 1
	State 4
		write_ln299 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   call   |    call_ln281_shift_line_buffer_array_ap_fixed_8_4_5_3_0_1u_config2_s_fu_128    |    0    |    0    |    0    |
|          | grp_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_22_14_5_3_0_config2_mult_s_fu_192 |    0    |   319   |   3683  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                icmp_ln284_fu_250                                |    0    |    0    |    39   |
|          |                               icmp_ln284_1_fu_268                               |    0    |    0    |    39   |
|          |                               icmp_ln284_4_fu_284                               |    0    |    0    |    37   |
|   icmp   |                               icmp_ln284_5_fu_300                               |    0    |    0    |    37   |
|          |                                icmp_ln303_fu_324                                |    0    |    0    |    39   |
|          |                                icmp_ln307_fu_374                                |    0    |    0    |    39   |
|          |                                icmp_ln313_fu_386                                |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 add_ln303_fu_318                                |    0    |    0    |    39   |
|    add   |                                 add_ln318_fu_336                                |    0    |    0    |    39   |
|          |                                 add_ln307_fu_368                                |    0    |    0    |    39   |
|          |                                 add_ln313_fu_392                                |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                               select_ln318_fu_342                               |    0    |    0    |    32   |
|          |                               select_ln313_fu_398                               |    0    |    0    |    32   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|    and   |                                 and_ln284_fu_306                                |    0    |    0    |    2    |
|          |                                and_ln284_1_fu_312                               |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                      in_elem_0_0_0_0_0_val_read_read_fu_104                     |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                             write_ln299_write_fu_110                            |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                  tmp_368_fu_274                                 |    0    |    0    |    0    |
|          |                                  tmp_369_fu_290                                 |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                  res_out_fu_412                                 |    0    |    0    |    0    |
|          |                                 res_out_1_fu_416                                |    0    |    0    |    0    |
|extractvalue|                                 res_out_2_fu_420                                |    0    |    0    |    0    |
|          |                                 res_out_3_fu_424                                |    0    |    0    |    0    |
|          |                                 res_out_4_fu_428                                |    0    |    0    |    0    |
|          |                                 res_out_5_fu_432                                |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                    p_0_fu_442                                   |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                 |    0    |   319   |   4176  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| and_ln284_1_reg_457|    1   |
| icmp_ln284_reg_453 |    1   |
| icmp_ln303_reg_461 |    1   |
|  res_out_1_reg_478 |   22   |
|  res_out_2_reg_483 |   22   |
|  res_out_3_reg_488 |   22   |
|  res_out_4_reg_493 |   22   |
|  res_out_5_reg_498 |   22   |
|   res_out_reg_473  |   22   |
|select_ln313_reg_468|   32   |
| storemerge_reg_117 |   32   |
+--------------------+--------+
|        Total       |   199  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   319  |  4176  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   518  |  4176  |
+-----------+--------+--------+--------+
