
WeatherBox_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf18  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  0800bfd8  0800bfd8  0001bfd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c438  0800c438  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800c438  0800c438  0001c438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c440  0800c440  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c440  0800c440  0001c440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c444  0800c444  0001c444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800c448  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  200001ec  0800c634  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d8  0800c634  000203d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014a2e  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000026b4  00000000  00000000  00034c42  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001448  00000000  00000000  000372f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013a0  00000000  00000000  00038740  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016584  00000000  00000000  00039ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000de53  00000000  00000000  00050064  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00088e28  00000000  00000000  0005deb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e6cdf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005920  00000000  00000000  000e6d5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001ec 	.word	0x200001ec
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800bfc0 	.word	0x0800bfc0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f0 	.word	0x200001f0
 8000104:	0800bfc0 	.word	0x0800bfc0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdrcmple>:
 8000230:	4684      	mov	ip, r0
 8000232:	1c10      	adds	r0, r2, #0
 8000234:	4662      	mov	r2, ip
 8000236:	468c      	mov	ip, r1
 8000238:	1c19      	adds	r1, r3, #0
 800023a:	4663      	mov	r3, ip
 800023c:	e000      	b.n	8000240 <__aeabi_cdcmpeq>
 800023e:	46c0      	nop			; (mov r8, r8)

08000240 <__aeabi_cdcmpeq>:
 8000240:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000242:	f001 fa97 	bl	8001774 <__ledf2>
 8000246:	2800      	cmp	r0, #0
 8000248:	d401      	bmi.n	800024e <__aeabi_cdcmpeq+0xe>
 800024a:	2100      	movs	r1, #0
 800024c:	42c8      	cmn	r0, r1
 800024e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000250 <__aeabi_dcmpeq>:
 8000250:	b510      	push	{r4, lr}
 8000252:	f001 f9ef 	bl	8001634 <__eqdf2>
 8000256:	4240      	negs	r0, r0
 8000258:	3001      	adds	r0, #1
 800025a:	bd10      	pop	{r4, pc}

0800025c <__aeabi_dcmplt>:
 800025c:	b510      	push	{r4, lr}
 800025e:	f001 fa89 	bl	8001774 <__ledf2>
 8000262:	2800      	cmp	r0, #0
 8000264:	db01      	blt.n	800026a <__aeabi_dcmplt+0xe>
 8000266:	2000      	movs	r0, #0
 8000268:	bd10      	pop	{r4, pc}
 800026a:	2001      	movs	r0, #1
 800026c:	bd10      	pop	{r4, pc}
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_dcmple>:
 8000270:	b510      	push	{r4, lr}
 8000272:	f001 fa7f 	bl	8001774 <__ledf2>
 8000276:	2800      	cmp	r0, #0
 8000278:	dd01      	ble.n	800027e <__aeabi_dcmple+0xe>
 800027a:	2000      	movs	r0, #0
 800027c:	bd10      	pop	{r4, pc}
 800027e:	2001      	movs	r0, #1
 8000280:	bd10      	pop	{r4, pc}
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_dcmpgt>:
 8000284:	b510      	push	{r4, lr}
 8000286:	f001 fa11 	bl	80016ac <__gedf2>
 800028a:	2800      	cmp	r0, #0
 800028c:	dc01      	bgt.n	8000292 <__aeabi_dcmpgt+0xe>
 800028e:	2000      	movs	r0, #0
 8000290:	bd10      	pop	{r4, pc}
 8000292:	2001      	movs	r0, #1
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			; (mov r8, r8)

08000298 <__aeabi_dcmpge>:
 8000298:	b510      	push	{r4, lr}
 800029a:	f001 fa07 	bl	80016ac <__gedf2>
 800029e:	2800      	cmp	r0, #0
 80002a0:	da01      	bge.n	80002a6 <__aeabi_dcmpge+0xe>
 80002a2:	2000      	movs	r0, #0
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	2001      	movs	r0, #1
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	46c0      	nop			; (mov r8, r8)

080002ac <__aeabi_cfrcmple>:
 80002ac:	4684      	mov	ip, r0
 80002ae:	1c08      	adds	r0, r1, #0
 80002b0:	4661      	mov	r1, ip
 80002b2:	e7ff      	b.n	80002b4 <__aeabi_cfcmpeq>

080002b4 <__aeabi_cfcmpeq>:
 80002b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80002b6:	f000 f98b 	bl	80005d0 <__lesf2>
 80002ba:	2800      	cmp	r0, #0
 80002bc:	d401      	bmi.n	80002c2 <__aeabi_cfcmpeq+0xe>
 80002be:	2100      	movs	r1, #0
 80002c0:	42c8      	cmn	r0, r1
 80002c2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080002c4 <__aeabi_fcmpeq>:
 80002c4:	b510      	push	{r4, lr}
 80002c6:	f000 f90d 	bl	80004e4 <__eqsf2>
 80002ca:	4240      	negs	r0, r0
 80002cc:	3001      	adds	r0, #1
 80002ce:	bd10      	pop	{r4, pc}

080002d0 <__aeabi_fcmplt>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	f000 f97d 	bl	80005d0 <__lesf2>
 80002d6:	2800      	cmp	r0, #0
 80002d8:	db01      	blt.n	80002de <__aeabi_fcmplt+0xe>
 80002da:	2000      	movs	r0, #0
 80002dc:	bd10      	pop	{r4, pc}
 80002de:	2001      	movs	r0, #1
 80002e0:	bd10      	pop	{r4, pc}
 80002e2:	46c0      	nop			; (mov r8, r8)

080002e4 <__aeabi_fcmple>:
 80002e4:	b510      	push	{r4, lr}
 80002e6:	f000 f973 	bl	80005d0 <__lesf2>
 80002ea:	2800      	cmp	r0, #0
 80002ec:	dd01      	ble.n	80002f2 <__aeabi_fcmple+0xe>
 80002ee:	2000      	movs	r0, #0
 80002f0:	bd10      	pop	{r4, pc}
 80002f2:	2001      	movs	r0, #1
 80002f4:	bd10      	pop	{r4, pc}
 80002f6:	46c0      	nop			; (mov r8, r8)

080002f8 <__aeabi_fcmpgt>:
 80002f8:	b510      	push	{r4, lr}
 80002fa:	f000 f91b 	bl	8000534 <__gesf2>
 80002fe:	2800      	cmp	r0, #0
 8000300:	dc01      	bgt.n	8000306 <__aeabi_fcmpgt+0xe>
 8000302:	2000      	movs	r0, #0
 8000304:	bd10      	pop	{r4, pc}
 8000306:	2001      	movs	r0, #1
 8000308:	bd10      	pop	{r4, pc}
 800030a:	46c0      	nop			; (mov r8, r8)

0800030c <__aeabi_fcmpge>:
 800030c:	b510      	push	{r4, lr}
 800030e:	f000 f911 	bl	8000534 <__gesf2>
 8000312:	2800      	cmp	r0, #0
 8000314:	da01      	bge.n	800031a <__aeabi_fcmpge+0xe>
 8000316:	2000      	movs	r0, #0
 8000318:	bd10      	pop	{r4, pc}
 800031a:	2001      	movs	r0, #1
 800031c:	bd10      	pop	{r4, pc}
 800031e:	46c0      	nop			; (mov r8, r8)

08000320 <__aeabi_uldivmod>:
 8000320:	2b00      	cmp	r3, #0
 8000322:	d111      	bne.n	8000348 <__aeabi_uldivmod+0x28>
 8000324:	2a00      	cmp	r2, #0
 8000326:	d10f      	bne.n	8000348 <__aeabi_uldivmod+0x28>
 8000328:	2900      	cmp	r1, #0
 800032a:	d100      	bne.n	800032e <__aeabi_uldivmod+0xe>
 800032c:	2800      	cmp	r0, #0
 800032e:	d002      	beq.n	8000336 <__aeabi_uldivmod+0x16>
 8000330:	2100      	movs	r1, #0
 8000332:	43c9      	mvns	r1, r1
 8000334:	1c08      	adds	r0, r1, #0
 8000336:	b407      	push	{r0, r1, r2}
 8000338:	4802      	ldr	r0, [pc, #8]	; (8000344 <__aeabi_uldivmod+0x24>)
 800033a:	a102      	add	r1, pc, #8	; (adr r1, 8000344 <__aeabi_uldivmod+0x24>)
 800033c:	1840      	adds	r0, r0, r1
 800033e:	9002      	str	r0, [sp, #8]
 8000340:	bd03      	pop	{r0, r1, pc}
 8000342:	46c0      	nop			; (mov r8, r8)
 8000344:	fffffee9 	.word	0xfffffee9
 8000348:	b403      	push	{r0, r1}
 800034a:	4668      	mov	r0, sp
 800034c:	b501      	push	{r0, lr}
 800034e:	9802      	ldr	r0, [sp, #8]
 8000350:	f000 f806 	bl	8000360 <__udivmoddi4>
 8000354:	9b01      	ldr	r3, [sp, #4]
 8000356:	469e      	mov	lr, r3
 8000358:	b002      	add	sp, #8
 800035a:	bc0c      	pop	{r2, r3}
 800035c:	4770      	bx	lr
 800035e:	46c0      	nop			; (mov r8, r8)

08000360 <__udivmoddi4>:
 8000360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000362:	464f      	mov	r7, r9
 8000364:	4646      	mov	r6, r8
 8000366:	46d6      	mov	lr, sl
 8000368:	b5c0      	push	{r6, r7, lr}
 800036a:	0004      	movs	r4, r0
 800036c:	b082      	sub	sp, #8
 800036e:	000d      	movs	r5, r1
 8000370:	4691      	mov	r9, r2
 8000372:	4698      	mov	r8, r3
 8000374:	428b      	cmp	r3, r1
 8000376:	d82f      	bhi.n	80003d8 <__udivmoddi4+0x78>
 8000378:	d02c      	beq.n	80003d4 <__udivmoddi4+0x74>
 800037a:	4641      	mov	r1, r8
 800037c:	4648      	mov	r0, r9
 800037e:	f002 f9cd 	bl	800271c <__clzdi2>
 8000382:	0029      	movs	r1, r5
 8000384:	0006      	movs	r6, r0
 8000386:	0020      	movs	r0, r4
 8000388:	f002 f9c8 	bl	800271c <__clzdi2>
 800038c:	1a33      	subs	r3, r6, r0
 800038e:	469c      	mov	ip, r3
 8000390:	3b20      	subs	r3, #32
 8000392:	469a      	mov	sl, r3
 8000394:	d500      	bpl.n	8000398 <__udivmoddi4+0x38>
 8000396:	e076      	b.n	8000486 <__udivmoddi4+0x126>
 8000398:	464b      	mov	r3, r9
 800039a:	4652      	mov	r2, sl
 800039c:	4093      	lsls	r3, r2
 800039e:	001f      	movs	r7, r3
 80003a0:	464b      	mov	r3, r9
 80003a2:	4662      	mov	r2, ip
 80003a4:	4093      	lsls	r3, r2
 80003a6:	001e      	movs	r6, r3
 80003a8:	42af      	cmp	r7, r5
 80003aa:	d828      	bhi.n	80003fe <__udivmoddi4+0x9e>
 80003ac:	d025      	beq.n	80003fa <__udivmoddi4+0x9a>
 80003ae:	4653      	mov	r3, sl
 80003b0:	1ba4      	subs	r4, r4, r6
 80003b2:	41bd      	sbcs	r5, r7
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	da00      	bge.n	80003ba <__udivmoddi4+0x5a>
 80003b8:	e07b      	b.n	80004b2 <__udivmoddi4+0x152>
 80003ba:	2200      	movs	r2, #0
 80003bc:	2300      	movs	r3, #0
 80003be:	9200      	str	r2, [sp, #0]
 80003c0:	9301      	str	r3, [sp, #4]
 80003c2:	2301      	movs	r3, #1
 80003c4:	4652      	mov	r2, sl
 80003c6:	4093      	lsls	r3, r2
 80003c8:	9301      	str	r3, [sp, #4]
 80003ca:	2301      	movs	r3, #1
 80003cc:	4662      	mov	r2, ip
 80003ce:	4093      	lsls	r3, r2
 80003d0:	9300      	str	r3, [sp, #0]
 80003d2:	e018      	b.n	8000406 <__udivmoddi4+0xa6>
 80003d4:	4282      	cmp	r2, r0
 80003d6:	d9d0      	bls.n	800037a <__udivmoddi4+0x1a>
 80003d8:	2200      	movs	r2, #0
 80003da:	2300      	movs	r3, #0
 80003dc:	9200      	str	r2, [sp, #0]
 80003de:	9301      	str	r3, [sp, #4]
 80003e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <__udivmoddi4+0x8a>
 80003e6:	601c      	str	r4, [r3, #0]
 80003e8:	605d      	str	r5, [r3, #4]
 80003ea:	9800      	ldr	r0, [sp, #0]
 80003ec:	9901      	ldr	r1, [sp, #4]
 80003ee:	b002      	add	sp, #8
 80003f0:	bc1c      	pop	{r2, r3, r4}
 80003f2:	4690      	mov	r8, r2
 80003f4:	4699      	mov	r9, r3
 80003f6:	46a2      	mov	sl, r4
 80003f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003fa:	42a3      	cmp	r3, r4
 80003fc:	d9d7      	bls.n	80003ae <__udivmoddi4+0x4e>
 80003fe:	2200      	movs	r2, #0
 8000400:	2300      	movs	r3, #0
 8000402:	9200      	str	r2, [sp, #0]
 8000404:	9301      	str	r3, [sp, #4]
 8000406:	4663      	mov	r3, ip
 8000408:	2b00      	cmp	r3, #0
 800040a:	d0e9      	beq.n	80003e0 <__udivmoddi4+0x80>
 800040c:	07fb      	lsls	r3, r7, #31
 800040e:	4698      	mov	r8, r3
 8000410:	4641      	mov	r1, r8
 8000412:	0872      	lsrs	r2, r6, #1
 8000414:	430a      	orrs	r2, r1
 8000416:	087b      	lsrs	r3, r7, #1
 8000418:	4666      	mov	r6, ip
 800041a:	e00e      	b.n	800043a <__udivmoddi4+0xda>
 800041c:	42ab      	cmp	r3, r5
 800041e:	d101      	bne.n	8000424 <__udivmoddi4+0xc4>
 8000420:	42a2      	cmp	r2, r4
 8000422:	d80c      	bhi.n	800043e <__udivmoddi4+0xde>
 8000424:	1aa4      	subs	r4, r4, r2
 8000426:	419d      	sbcs	r5, r3
 8000428:	2001      	movs	r0, #1
 800042a:	1924      	adds	r4, r4, r4
 800042c:	416d      	adcs	r5, r5
 800042e:	2100      	movs	r1, #0
 8000430:	3e01      	subs	r6, #1
 8000432:	1824      	adds	r4, r4, r0
 8000434:	414d      	adcs	r5, r1
 8000436:	2e00      	cmp	r6, #0
 8000438:	d006      	beq.n	8000448 <__udivmoddi4+0xe8>
 800043a:	42ab      	cmp	r3, r5
 800043c:	d9ee      	bls.n	800041c <__udivmoddi4+0xbc>
 800043e:	3e01      	subs	r6, #1
 8000440:	1924      	adds	r4, r4, r4
 8000442:	416d      	adcs	r5, r5
 8000444:	2e00      	cmp	r6, #0
 8000446:	d1f8      	bne.n	800043a <__udivmoddi4+0xda>
 8000448:	9800      	ldr	r0, [sp, #0]
 800044a:	9901      	ldr	r1, [sp, #4]
 800044c:	4653      	mov	r3, sl
 800044e:	1900      	adds	r0, r0, r4
 8000450:	4169      	adcs	r1, r5
 8000452:	2b00      	cmp	r3, #0
 8000454:	db23      	blt.n	800049e <__udivmoddi4+0x13e>
 8000456:	002b      	movs	r3, r5
 8000458:	4652      	mov	r2, sl
 800045a:	40d3      	lsrs	r3, r2
 800045c:	002a      	movs	r2, r5
 800045e:	4664      	mov	r4, ip
 8000460:	40e2      	lsrs	r2, r4
 8000462:	001c      	movs	r4, r3
 8000464:	4653      	mov	r3, sl
 8000466:	0015      	movs	r5, r2
 8000468:	2b00      	cmp	r3, #0
 800046a:	db2d      	blt.n	80004c8 <__udivmoddi4+0x168>
 800046c:	0026      	movs	r6, r4
 800046e:	4657      	mov	r7, sl
 8000470:	40be      	lsls	r6, r7
 8000472:	0033      	movs	r3, r6
 8000474:	0026      	movs	r6, r4
 8000476:	4667      	mov	r7, ip
 8000478:	40be      	lsls	r6, r7
 800047a:	0032      	movs	r2, r6
 800047c:	1a80      	subs	r0, r0, r2
 800047e:	4199      	sbcs	r1, r3
 8000480:	9000      	str	r0, [sp, #0]
 8000482:	9101      	str	r1, [sp, #4]
 8000484:	e7ac      	b.n	80003e0 <__udivmoddi4+0x80>
 8000486:	4662      	mov	r2, ip
 8000488:	2320      	movs	r3, #32
 800048a:	1a9b      	subs	r3, r3, r2
 800048c:	464a      	mov	r2, r9
 800048e:	40da      	lsrs	r2, r3
 8000490:	4661      	mov	r1, ip
 8000492:	0013      	movs	r3, r2
 8000494:	4642      	mov	r2, r8
 8000496:	408a      	lsls	r2, r1
 8000498:	0017      	movs	r7, r2
 800049a:	431f      	orrs	r7, r3
 800049c:	e780      	b.n	80003a0 <__udivmoddi4+0x40>
 800049e:	4662      	mov	r2, ip
 80004a0:	2320      	movs	r3, #32
 80004a2:	1a9b      	subs	r3, r3, r2
 80004a4:	002a      	movs	r2, r5
 80004a6:	4666      	mov	r6, ip
 80004a8:	409a      	lsls	r2, r3
 80004aa:	0023      	movs	r3, r4
 80004ac:	40f3      	lsrs	r3, r6
 80004ae:	4313      	orrs	r3, r2
 80004b0:	e7d4      	b.n	800045c <__udivmoddi4+0xfc>
 80004b2:	4662      	mov	r2, ip
 80004b4:	2320      	movs	r3, #32
 80004b6:	2100      	movs	r1, #0
 80004b8:	1a9b      	subs	r3, r3, r2
 80004ba:	2200      	movs	r2, #0
 80004bc:	9100      	str	r1, [sp, #0]
 80004be:	9201      	str	r2, [sp, #4]
 80004c0:	2201      	movs	r2, #1
 80004c2:	40da      	lsrs	r2, r3
 80004c4:	9201      	str	r2, [sp, #4]
 80004c6:	e780      	b.n	80003ca <__udivmoddi4+0x6a>
 80004c8:	2320      	movs	r3, #32
 80004ca:	4662      	mov	r2, ip
 80004cc:	0026      	movs	r6, r4
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	40de      	lsrs	r6, r3
 80004d2:	002f      	movs	r7, r5
 80004d4:	46b0      	mov	r8, r6
 80004d6:	4666      	mov	r6, ip
 80004d8:	40b7      	lsls	r7, r6
 80004da:	4646      	mov	r6, r8
 80004dc:	003b      	movs	r3, r7
 80004de:	4333      	orrs	r3, r6
 80004e0:	e7c8      	b.n	8000474 <__udivmoddi4+0x114>
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__eqsf2>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	0042      	lsls	r2, r0, #1
 80004e8:	024e      	lsls	r6, r1, #9
 80004ea:	004c      	lsls	r4, r1, #1
 80004ec:	0245      	lsls	r5, r0, #9
 80004ee:	0a6d      	lsrs	r5, r5, #9
 80004f0:	0e12      	lsrs	r2, r2, #24
 80004f2:	0fc3      	lsrs	r3, r0, #31
 80004f4:	0a76      	lsrs	r6, r6, #9
 80004f6:	0e24      	lsrs	r4, r4, #24
 80004f8:	0fc9      	lsrs	r1, r1, #31
 80004fa:	2aff      	cmp	r2, #255	; 0xff
 80004fc:	d00f      	beq.n	800051e <__eqsf2+0x3a>
 80004fe:	2cff      	cmp	r4, #255	; 0xff
 8000500:	d011      	beq.n	8000526 <__eqsf2+0x42>
 8000502:	2001      	movs	r0, #1
 8000504:	42a2      	cmp	r2, r4
 8000506:	d000      	beq.n	800050a <__eqsf2+0x26>
 8000508:	bd70      	pop	{r4, r5, r6, pc}
 800050a:	42b5      	cmp	r5, r6
 800050c:	d1fc      	bne.n	8000508 <__eqsf2+0x24>
 800050e:	428b      	cmp	r3, r1
 8000510:	d00d      	beq.n	800052e <__eqsf2+0x4a>
 8000512:	2a00      	cmp	r2, #0
 8000514:	d1f8      	bne.n	8000508 <__eqsf2+0x24>
 8000516:	0028      	movs	r0, r5
 8000518:	1e45      	subs	r5, r0, #1
 800051a:	41a8      	sbcs	r0, r5
 800051c:	e7f4      	b.n	8000508 <__eqsf2+0x24>
 800051e:	2001      	movs	r0, #1
 8000520:	2d00      	cmp	r5, #0
 8000522:	d1f1      	bne.n	8000508 <__eqsf2+0x24>
 8000524:	e7eb      	b.n	80004fe <__eqsf2+0x1a>
 8000526:	2001      	movs	r0, #1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d1ed      	bne.n	8000508 <__eqsf2+0x24>
 800052c:	e7e9      	b.n	8000502 <__eqsf2+0x1e>
 800052e:	2000      	movs	r0, #0
 8000530:	e7ea      	b.n	8000508 <__eqsf2+0x24>
 8000532:	46c0      	nop			; (mov r8, r8)

08000534 <__gesf2>:
 8000534:	b570      	push	{r4, r5, r6, lr}
 8000536:	004a      	lsls	r2, r1, #1
 8000538:	024e      	lsls	r6, r1, #9
 800053a:	0245      	lsls	r5, r0, #9
 800053c:	0044      	lsls	r4, r0, #1
 800053e:	0a6d      	lsrs	r5, r5, #9
 8000540:	0e24      	lsrs	r4, r4, #24
 8000542:	0fc3      	lsrs	r3, r0, #31
 8000544:	0a76      	lsrs	r6, r6, #9
 8000546:	0e12      	lsrs	r2, r2, #24
 8000548:	0fc9      	lsrs	r1, r1, #31
 800054a:	2cff      	cmp	r4, #255	; 0xff
 800054c:	d015      	beq.n	800057a <__gesf2+0x46>
 800054e:	2aff      	cmp	r2, #255	; 0xff
 8000550:	d00e      	beq.n	8000570 <__gesf2+0x3c>
 8000552:	2c00      	cmp	r4, #0
 8000554:	d115      	bne.n	8000582 <__gesf2+0x4e>
 8000556:	2a00      	cmp	r2, #0
 8000558:	d101      	bne.n	800055e <__gesf2+0x2a>
 800055a:	2e00      	cmp	r6, #0
 800055c:	d01c      	beq.n	8000598 <__gesf2+0x64>
 800055e:	2d00      	cmp	r5, #0
 8000560:	d014      	beq.n	800058c <__gesf2+0x58>
 8000562:	428b      	cmp	r3, r1
 8000564:	d027      	beq.n	80005b6 <__gesf2+0x82>
 8000566:	2002      	movs	r0, #2
 8000568:	3b01      	subs	r3, #1
 800056a:	4018      	ands	r0, r3
 800056c:	3801      	subs	r0, #1
 800056e:	bd70      	pop	{r4, r5, r6, pc}
 8000570:	2e00      	cmp	r6, #0
 8000572:	d0ee      	beq.n	8000552 <__gesf2+0x1e>
 8000574:	2002      	movs	r0, #2
 8000576:	4240      	negs	r0, r0
 8000578:	e7f9      	b.n	800056e <__gesf2+0x3a>
 800057a:	2d00      	cmp	r5, #0
 800057c:	d1fa      	bne.n	8000574 <__gesf2+0x40>
 800057e:	2aff      	cmp	r2, #255	; 0xff
 8000580:	d00e      	beq.n	80005a0 <__gesf2+0x6c>
 8000582:	2a00      	cmp	r2, #0
 8000584:	d10e      	bne.n	80005a4 <__gesf2+0x70>
 8000586:	2e00      	cmp	r6, #0
 8000588:	d0ed      	beq.n	8000566 <__gesf2+0x32>
 800058a:	e00b      	b.n	80005a4 <__gesf2+0x70>
 800058c:	2301      	movs	r3, #1
 800058e:	3901      	subs	r1, #1
 8000590:	4399      	bics	r1, r3
 8000592:	0008      	movs	r0, r1
 8000594:	3001      	adds	r0, #1
 8000596:	e7ea      	b.n	800056e <__gesf2+0x3a>
 8000598:	2000      	movs	r0, #0
 800059a:	2d00      	cmp	r5, #0
 800059c:	d0e7      	beq.n	800056e <__gesf2+0x3a>
 800059e:	e7e2      	b.n	8000566 <__gesf2+0x32>
 80005a0:	2e00      	cmp	r6, #0
 80005a2:	d1e7      	bne.n	8000574 <__gesf2+0x40>
 80005a4:	428b      	cmp	r3, r1
 80005a6:	d1de      	bne.n	8000566 <__gesf2+0x32>
 80005a8:	4294      	cmp	r4, r2
 80005aa:	dd05      	ble.n	80005b8 <__gesf2+0x84>
 80005ac:	2102      	movs	r1, #2
 80005ae:	1e58      	subs	r0, r3, #1
 80005b0:	4008      	ands	r0, r1
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7db      	b.n	800056e <__gesf2+0x3a>
 80005b6:	2400      	movs	r4, #0
 80005b8:	42a2      	cmp	r2, r4
 80005ba:	dc04      	bgt.n	80005c6 <__gesf2+0x92>
 80005bc:	42b5      	cmp	r5, r6
 80005be:	d8d2      	bhi.n	8000566 <__gesf2+0x32>
 80005c0:	2000      	movs	r0, #0
 80005c2:	42b5      	cmp	r5, r6
 80005c4:	d2d3      	bcs.n	800056e <__gesf2+0x3a>
 80005c6:	1e58      	subs	r0, r3, #1
 80005c8:	2301      	movs	r3, #1
 80005ca:	4398      	bics	r0, r3
 80005cc:	3001      	adds	r0, #1
 80005ce:	e7ce      	b.n	800056e <__gesf2+0x3a>

080005d0 <__lesf2>:
 80005d0:	b530      	push	{r4, r5, lr}
 80005d2:	0042      	lsls	r2, r0, #1
 80005d4:	0244      	lsls	r4, r0, #9
 80005d6:	024d      	lsls	r5, r1, #9
 80005d8:	0fc3      	lsrs	r3, r0, #31
 80005da:	0048      	lsls	r0, r1, #1
 80005dc:	0a64      	lsrs	r4, r4, #9
 80005de:	0e12      	lsrs	r2, r2, #24
 80005e0:	0a6d      	lsrs	r5, r5, #9
 80005e2:	0e00      	lsrs	r0, r0, #24
 80005e4:	0fc9      	lsrs	r1, r1, #31
 80005e6:	2aff      	cmp	r2, #255	; 0xff
 80005e8:	d012      	beq.n	8000610 <__lesf2+0x40>
 80005ea:	28ff      	cmp	r0, #255	; 0xff
 80005ec:	d00c      	beq.n	8000608 <__lesf2+0x38>
 80005ee:	2a00      	cmp	r2, #0
 80005f0:	d112      	bne.n	8000618 <__lesf2+0x48>
 80005f2:	2800      	cmp	r0, #0
 80005f4:	d119      	bne.n	800062a <__lesf2+0x5a>
 80005f6:	2d00      	cmp	r5, #0
 80005f8:	d117      	bne.n	800062a <__lesf2+0x5a>
 80005fa:	2c00      	cmp	r4, #0
 80005fc:	d02b      	beq.n	8000656 <__lesf2+0x86>
 80005fe:	2002      	movs	r0, #2
 8000600:	3b01      	subs	r3, #1
 8000602:	4018      	ands	r0, r3
 8000604:	3801      	subs	r0, #1
 8000606:	e026      	b.n	8000656 <__lesf2+0x86>
 8000608:	2d00      	cmp	r5, #0
 800060a:	d0f0      	beq.n	80005ee <__lesf2+0x1e>
 800060c:	2002      	movs	r0, #2
 800060e:	e022      	b.n	8000656 <__lesf2+0x86>
 8000610:	2c00      	cmp	r4, #0
 8000612:	d1fb      	bne.n	800060c <__lesf2+0x3c>
 8000614:	28ff      	cmp	r0, #255	; 0xff
 8000616:	d01f      	beq.n	8000658 <__lesf2+0x88>
 8000618:	2800      	cmp	r0, #0
 800061a:	d11f      	bne.n	800065c <__lesf2+0x8c>
 800061c:	2d00      	cmp	r5, #0
 800061e:	d11d      	bne.n	800065c <__lesf2+0x8c>
 8000620:	2002      	movs	r0, #2
 8000622:	3b01      	subs	r3, #1
 8000624:	4018      	ands	r0, r3
 8000626:	3801      	subs	r0, #1
 8000628:	e015      	b.n	8000656 <__lesf2+0x86>
 800062a:	2c00      	cmp	r4, #0
 800062c:	d00e      	beq.n	800064c <__lesf2+0x7c>
 800062e:	428b      	cmp	r3, r1
 8000630:	d1e5      	bne.n	80005fe <__lesf2+0x2e>
 8000632:	2200      	movs	r2, #0
 8000634:	4290      	cmp	r0, r2
 8000636:	dc04      	bgt.n	8000642 <__lesf2+0x72>
 8000638:	42ac      	cmp	r4, r5
 800063a:	d8e0      	bhi.n	80005fe <__lesf2+0x2e>
 800063c:	2000      	movs	r0, #0
 800063e:	42ac      	cmp	r4, r5
 8000640:	d209      	bcs.n	8000656 <__lesf2+0x86>
 8000642:	1e58      	subs	r0, r3, #1
 8000644:	2301      	movs	r3, #1
 8000646:	4398      	bics	r0, r3
 8000648:	3001      	adds	r0, #1
 800064a:	e004      	b.n	8000656 <__lesf2+0x86>
 800064c:	2301      	movs	r3, #1
 800064e:	3901      	subs	r1, #1
 8000650:	4399      	bics	r1, r3
 8000652:	0008      	movs	r0, r1
 8000654:	3001      	adds	r0, #1
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	2d00      	cmp	r5, #0
 800065a:	d1d7      	bne.n	800060c <__lesf2+0x3c>
 800065c:	428b      	cmp	r3, r1
 800065e:	d1ce      	bne.n	80005fe <__lesf2+0x2e>
 8000660:	4282      	cmp	r2, r0
 8000662:	dde7      	ble.n	8000634 <__lesf2+0x64>
 8000664:	2102      	movs	r1, #2
 8000666:	1e58      	subs	r0, r3, #1
 8000668:	4008      	ands	r0, r1
 800066a:	3801      	subs	r0, #1
 800066c:	e7f3      	b.n	8000656 <__lesf2+0x86>
 800066e:	46c0      	nop			; (mov r8, r8)

08000670 <__aeabi_fsub>:
 8000670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000672:	4647      	mov	r7, r8
 8000674:	46ce      	mov	lr, r9
 8000676:	0044      	lsls	r4, r0, #1
 8000678:	0fc2      	lsrs	r2, r0, #31
 800067a:	b580      	push	{r7, lr}
 800067c:	0247      	lsls	r7, r0, #9
 800067e:	0248      	lsls	r0, r1, #9
 8000680:	0a40      	lsrs	r0, r0, #9
 8000682:	4684      	mov	ip, r0
 8000684:	4666      	mov	r6, ip
 8000686:	0048      	lsls	r0, r1, #1
 8000688:	0a7f      	lsrs	r7, r7, #9
 800068a:	0e24      	lsrs	r4, r4, #24
 800068c:	00f6      	lsls	r6, r6, #3
 800068e:	0025      	movs	r5, r4
 8000690:	4690      	mov	r8, r2
 8000692:	00fb      	lsls	r3, r7, #3
 8000694:	0e00      	lsrs	r0, r0, #24
 8000696:	0fc9      	lsrs	r1, r1, #31
 8000698:	46b1      	mov	r9, r6
 800069a:	28ff      	cmp	r0, #255	; 0xff
 800069c:	d100      	bne.n	80006a0 <__aeabi_fsub+0x30>
 800069e:	e085      	b.n	80007ac <__aeabi_fsub+0x13c>
 80006a0:	2601      	movs	r6, #1
 80006a2:	4071      	eors	r1, r6
 80006a4:	1a26      	subs	r6, r4, r0
 80006a6:	4291      	cmp	r1, r2
 80006a8:	d057      	beq.n	800075a <__aeabi_fsub+0xea>
 80006aa:	2e00      	cmp	r6, #0
 80006ac:	dd43      	ble.n	8000736 <__aeabi_fsub+0xc6>
 80006ae:	2800      	cmp	r0, #0
 80006b0:	d000      	beq.n	80006b4 <__aeabi_fsub+0x44>
 80006b2:	e07f      	b.n	80007b4 <__aeabi_fsub+0x144>
 80006b4:	4649      	mov	r1, r9
 80006b6:	2900      	cmp	r1, #0
 80006b8:	d100      	bne.n	80006bc <__aeabi_fsub+0x4c>
 80006ba:	e0aa      	b.n	8000812 <__aeabi_fsub+0x1a2>
 80006bc:	3e01      	subs	r6, #1
 80006be:	2e00      	cmp	r6, #0
 80006c0:	d000      	beq.n	80006c4 <__aeabi_fsub+0x54>
 80006c2:	e0f7      	b.n	80008b4 <__aeabi_fsub+0x244>
 80006c4:	1a5b      	subs	r3, r3, r1
 80006c6:	015a      	lsls	r2, r3, #5
 80006c8:	d400      	bmi.n	80006cc <__aeabi_fsub+0x5c>
 80006ca:	e08b      	b.n	80007e4 <__aeabi_fsub+0x174>
 80006cc:	019b      	lsls	r3, r3, #6
 80006ce:	099c      	lsrs	r4, r3, #6
 80006d0:	0020      	movs	r0, r4
 80006d2:	f002 f805 	bl	80026e0 <__clzsi2>
 80006d6:	3805      	subs	r0, #5
 80006d8:	4084      	lsls	r4, r0
 80006da:	4285      	cmp	r5, r0
 80006dc:	dd00      	ble.n	80006e0 <__aeabi_fsub+0x70>
 80006de:	e0d3      	b.n	8000888 <__aeabi_fsub+0x218>
 80006e0:	1b45      	subs	r5, r0, r5
 80006e2:	0023      	movs	r3, r4
 80006e4:	2020      	movs	r0, #32
 80006e6:	3501      	adds	r5, #1
 80006e8:	40eb      	lsrs	r3, r5
 80006ea:	1b45      	subs	r5, r0, r5
 80006ec:	40ac      	lsls	r4, r5
 80006ee:	1e62      	subs	r2, r4, #1
 80006f0:	4194      	sbcs	r4, r2
 80006f2:	4323      	orrs	r3, r4
 80006f4:	2407      	movs	r4, #7
 80006f6:	2500      	movs	r5, #0
 80006f8:	401c      	ands	r4, r3
 80006fa:	2201      	movs	r2, #1
 80006fc:	4641      	mov	r1, r8
 80006fe:	400a      	ands	r2, r1
 8000700:	2c00      	cmp	r4, #0
 8000702:	d004      	beq.n	800070e <__aeabi_fsub+0x9e>
 8000704:	210f      	movs	r1, #15
 8000706:	4019      	ands	r1, r3
 8000708:	2904      	cmp	r1, #4
 800070a:	d000      	beq.n	800070e <__aeabi_fsub+0x9e>
 800070c:	3304      	adds	r3, #4
 800070e:	0159      	lsls	r1, r3, #5
 8000710:	d400      	bmi.n	8000714 <__aeabi_fsub+0xa4>
 8000712:	e080      	b.n	8000816 <__aeabi_fsub+0x1a6>
 8000714:	3501      	adds	r5, #1
 8000716:	b2ec      	uxtb	r4, r5
 8000718:	2dff      	cmp	r5, #255	; 0xff
 800071a:	d000      	beq.n	800071e <__aeabi_fsub+0xae>
 800071c:	e0a3      	b.n	8000866 <__aeabi_fsub+0x1f6>
 800071e:	24ff      	movs	r4, #255	; 0xff
 8000720:	2300      	movs	r3, #0
 8000722:	025b      	lsls	r3, r3, #9
 8000724:	05e4      	lsls	r4, r4, #23
 8000726:	0a58      	lsrs	r0, r3, #9
 8000728:	07d2      	lsls	r2, r2, #31
 800072a:	4320      	orrs	r0, r4
 800072c:	4310      	orrs	r0, r2
 800072e:	bc0c      	pop	{r2, r3}
 8000730:	4690      	mov	r8, r2
 8000732:	4699      	mov	r9, r3
 8000734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000736:	2e00      	cmp	r6, #0
 8000738:	d174      	bne.n	8000824 <__aeabi_fsub+0x1b4>
 800073a:	1c60      	adds	r0, r4, #1
 800073c:	b2c0      	uxtb	r0, r0
 800073e:	2801      	cmp	r0, #1
 8000740:	dc00      	bgt.n	8000744 <__aeabi_fsub+0xd4>
 8000742:	e0a7      	b.n	8000894 <__aeabi_fsub+0x224>
 8000744:	464a      	mov	r2, r9
 8000746:	1a9c      	subs	r4, r3, r2
 8000748:	0162      	lsls	r2, r4, #5
 800074a:	d500      	bpl.n	800074e <__aeabi_fsub+0xde>
 800074c:	e0b6      	b.n	80008bc <__aeabi_fsub+0x24c>
 800074e:	2c00      	cmp	r4, #0
 8000750:	d1be      	bne.n	80006d0 <__aeabi_fsub+0x60>
 8000752:	2200      	movs	r2, #0
 8000754:	2400      	movs	r4, #0
 8000756:	2300      	movs	r3, #0
 8000758:	e7e3      	b.n	8000722 <__aeabi_fsub+0xb2>
 800075a:	2e00      	cmp	r6, #0
 800075c:	dc00      	bgt.n	8000760 <__aeabi_fsub+0xf0>
 800075e:	e085      	b.n	800086c <__aeabi_fsub+0x1fc>
 8000760:	2800      	cmp	r0, #0
 8000762:	d046      	beq.n	80007f2 <__aeabi_fsub+0x182>
 8000764:	2cff      	cmp	r4, #255	; 0xff
 8000766:	d049      	beq.n	80007fc <__aeabi_fsub+0x18c>
 8000768:	2280      	movs	r2, #128	; 0x80
 800076a:	4648      	mov	r0, r9
 800076c:	04d2      	lsls	r2, r2, #19
 800076e:	4310      	orrs	r0, r2
 8000770:	4681      	mov	r9, r0
 8000772:	2201      	movs	r2, #1
 8000774:	2e1b      	cmp	r6, #27
 8000776:	dc09      	bgt.n	800078c <__aeabi_fsub+0x11c>
 8000778:	2020      	movs	r0, #32
 800077a:	464c      	mov	r4, r9
 800077c:	1b80      	subs	r0, r0, r6
 800077e:	4084      	lsls	r4, r0
 8000780:	464a      	mov	r2, r9
 8000782:	0020      	movs	r0, r4
 8000784:	40f2      	lsrs	r2, r6
 8000786:	1e44      	subs	r4, r0, #1
 8000788:	41a0      	sbcs	r0, r4
 800078a:	4302      	orrs	r2, r0
 800078c:	189b      	adds	r3, r3, r2
 800078e:	015a      	lsls	r2, r3, #5
 8000790:	d528      	bpl.n	80007e4 <__aeabi_fsub+0x174>
 8000792:	3501      	adds	r5, #1
 8000794:	2dff      	cmp	r5, #255	; 0xff
 8000796:	d100      	bne.n	800079a <__aeabi_fsub+0x12a>
 8000798:	e0a8      	b.n	80008ec <__aeabi_fsub+0x27c>
 800079a:	2201      	movs	r2, #1
 800079c:	2407      	movs	r4, #7
 800079e:	4994      	ldr	r1, [pc, #592]	; (80009f0 <__aeabi_fsub+0x380>)
 80007a0:	401a      	ands	r2, r3
 80007a2:	085b      	lsrs	r3, r3, #1
 80007a4:	400b      	ands	r3, r1
 80007a6:	4313      	orrs	r3, r2
 80007a8:	401c      	ands	r4, r3
 80007aa:	e7a6      	b.n	80006fa <__aeabi_fsub+0x8a>
 80007ac:	2e00      	cmp	r6, #0
 80007ae:	d000      	beq.n	80007b2 <__aeabi_fsub+0x142>
 80007b0:	e778      	b.n	80006a4 <__aeabi_fsub+0x34>
 80007b2:	e775      	b.n	80006a0 <__aeabi_fsub+0x30>
 80007b4:	2cff      	cmp	r4, #255	; 0xff
 80007b6:	d054      	beq.n	8000862 <__aeabi_fsub+0x1f2>
 80007b8:	2280      	movs	r2, #128	; 0x80
 80007ba:	4649      	mov	r1, r9
 80007bc:	04d2      	lsls	r2, r2, #19
 80007be:	4311      	orrs	r1, r2
 80007c0:	4689      	mov	r9, r1
 80007c2:	2201      	movs	r2, #1
 80007c4:	2e1b      	cmp	r6, #27
 80007c6:	dc09      	bgt.n	80007dc <__aeabi_fsub+0x16c>
 80007c8:	2120      	movs	r1, #32
 80007ca:	4648      	mov	r0, r9
 80007cc:	1b89      	subs	r1, r1, r6
 80007ce:	4088      	lsls	r0, r1
 80007d0:	464a      	mov	r2, r9
 80007d2:	0001      	movs	r1, r0
 80007d4:	40f2      	lsrs	r2, r6
 80007d6:	1e48      	subs	r0, r1, #1
 80007d8:	4181      	sbcs	r1, r0
 80007da:	430a      	orrs	r2, r1
 80007dc:	1a9b      	subs	r3, r3, r2
 80007de:	015a      	lsls	r2, r3, #5
 80007e0:	d500      	bpl.n	80007e4 <__aeabi_fsub+0x174>
 80007e2:	e773      	b.n	80006cc <__aeabi_fsub+0x5c>
 80007e4:	2201      	movs	r2, #1
 80007e6:	4641      	mov	r1, r8
 80007e8:	400a      	ands	r2, r1
 80007ea:	0759      	lsls	r1, r3, #29
 80007ec:	d000      	beq.n	80007f0 <__aeabi_fsub+0x180>
 80007ee:	e789      	b.n	8000704 <__aeabi_fsub+0x94>
 80007f0:	e011      	b.n	8000816 <__aeabi_fsub+0x1a6>
 80007f2:	4648      	mov	r0, r9
 80007f4:	2800      	cmp	r0, #0
 80007f6:	d158      	bne.n	80008aa <__aeabi_fsub+0x23a>
 80007f8:	2cff      	cmp	r4, #255	; 0xff
 80007fa:	d10c      	bne.n	8000816 <__aeabi_fsub+0x1a6>
 80007fc:	08db      	lsrs	r3, r3, #3
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d100      	bne.n	8000804 <__aeabi_fsub+0x194>
 8000802:	e78c      	b.n	800071e <__aeabi_fsub+0xae>
 8000804:	2080      	movs	r0, #128	; 0x80
 8000806:	03c0      	lsls	r0, r0, #15
 8000808:	4303      	orrs	r3, r0
 800080a:	025b      	lsls	r3, r3, #9
 800080c:	0a5b      	lsrs	r3, r3, #9
 800080e:	24ff      	movs	r4, #255	; 0xff
 8000810:	e787      	b.n	8000722 <__aeabi_fsub+0xb2>
 8000812:	2cff      	cmp	r4, #255	; 0xff
 8000814:	d025      	beq.n	8000862 <__aeabi_fsub+0x1f2>
 8000816:	08db      	lsrs	r3, r3, #3
 8000818:	2dff      	cmp	r5, #255	; 0xff
 800081a:	d0f0      	beq.n	80007fe <__aeabi_fsub+0x18e>
 800081c:	025b      	lsls	r3, r3, #9
 800081e:	0a5b      	lsrs	r3, r3, #9
 8000820:	b2ec      	uxtb	r4, r5
 8000822:	e77e      	b.n	8000722 <__aeabi_fsub+0xb2>
 8000824:	2c00      	cmp	r4, #0
 8000826:	d04d      	beq.n	80008c4 <__aeabi_fsub+0x254>
 8000828:	28ff      	cmp	r0, #255	; 0xff
 800082a:	d018      	beq.n	800085e <__aeabi_fsub+0x1ee>
 800082c:	2480      	movs	r4, #128	; 0x80
 800082e:	04e4      	lsls	r4, r4, #19
 8000830:	4272      	negs	r2, r6
 8000832:	4323      	orrs	r3, r4
 8000834:	2a1b      	cmp	r2, #27
 8000836:	dd00      	ble.n	800083a <__aeabi_fsub+0x1ca>
 8000838:	e0c4      	b.n	80009c4 <__aeabi_fsub+0x354>
 800083a:	001c      	movs	r4, r3
 800083c:	2520      	movs	r5, #32
 800083e:	40d4      	lsrs	r4, r2
 8000840:	1aaa      	subs	r2, r5, r2
 8000842:	4093      	lsls	r3, r2
 8000844:	1e5a      	subs	r2, r3, #1
 8000846:	4193      	sbcs	r3, r2
 8000848:	4323      	orrs	r3, r4
 800084a:	464a      	mov	r2, r9
 800084c:	0005      	movs	r5, r0
 800084e:	1ad3      	subs	r3, r2, r3
 8000850:	4688      	mov	r8, r1
 8000852:	e738      	b.n	80006c6 <__aeabi_fsub+0x56>
 8000854:	1c72      	adds	r2, r6, #1
 8000856:	d0f8      	beq.n	800084a <__aeabi_fsub+0x1da>
 8000858:	43f2      	mvns	r2, r6
 800085a:	28ff      	cmp	r0, #255	; 0xff
 800085c:	d1ea      	bne.n	8000834 <__aeabi_fsub+0x1c4>
 800085e:	000a      	movs	r2, r1
 8000860:	464b      	mov	r3, r9
 8000862:	25ff      	movs	r5, #255	; 0xff
 8000864:	e7d7      	b.n	8000816 <__aeabi_fsub+0x1a6>
 8000866:	019b      	lsls	r3, r3, #6
 8000868:	0a5b      	lsrs	r3, r3, #9
 800086a:	e75a      	b.n	8000722 <__aeabi_fsub+0xb2>
 800086c:	2e00      	cmp	r6, #0
 800086e:	d141      	bne.n	80008f4 <__aeabi_fsub+0x284>
 8000870:	1c65      	adds	r5, r4, #1
 8000872:	b2e9      	uxtb	r1, r5
 8000874:	2901      	cmp	r1, #1
 8000876:	dd45      	ble.n	8000904 <__aeabi_fsub+0x294>
 8000878:	2dff      	cmp	r5, #255	; 0xff
 800087a:	d100      	bne.n	800087e <__aeabi_fsub+0x20e>
 800087c:	e74f      	b.n	800071e <__aeabi_fsub+0xae>
 800087e:	2407      	movs	r4, #7
 8000880:	444b      	add	r3, r9
 8000882:	085b      	lsrs	r3, r3, #1
 8000884:	401c      	ands	r4, r3
 8000886:	e738      	b.n	80006fa <__aeabi_fsub+0x8a>
 8000888:	2207      	movs	r2, #7
 800088a:	4b5a      	ldr	r3, [pc, #360]	; (80009f4 <__aeabi_fsub+0x384>)
 800088c:	1a2d      	subs	r5, r5, r0
 800088e:	4023      	ands	r3, r4
 8000890:	4014      	ands	r4, r2
 8000892:	e732      	b.n	80006fa <__aeabi_fsub+0x8a>
 8000894:	2c00      	cmp	r4, #0
 8000896:	d11d      	bne.n	80008d4 <__aeabi_fsub+0x264>
 8000898:	2b00      	cmp	r3, #0
 800089a:	d17a      	bne.n	8000992 <__aeabi_fsub+0x322>
 800089c:	464b      	mov	r3, r9
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d100      	bne.n	80008a4 <__aeabi_fsub+0x234>
 80008a2:	e091      	b.n	80009c8 <__aeabi_fsub+0x358>
 80008a4:	000a      	movs	r2, r1
 80008a6:	2500      	movs	r5, #0
 80008a8:	e7b5      	b.n	8000816 <__aeabi_fsub+0x1a6>
 80008aa:	3e01      	subs	r6, #1
 80008ac:	2e00      	cmp	r6, #0
 80008ae:	d119      	bne.n	80008e4 <__aeabi_fsub+0x274>
 80008b0:	444b      	add	r3, r9
 80008b2:	e76c      	b.n	800078e <__aeabi_fsub+0x11e>
 80008b4:	2cff      	cmp	r4, #255	; 0xff
 80008b6:	d184      	bne.n	80007c2 <__aeabi_fsub+0x152>
 80008b8:	25ff      	movs	r5, #255	; 0xff
 80008ba:	e7ac      	b.n	8000816 <__aeabi_fsub+0x1a6>
 80008bc:	464a      	mov	r2, r9
 80008be:	4688      	mov	r8, r1
 80008c0:	1ad4      	subs	r4, r2, r3
 80008c2:	e705      	b.n	80006d0 <__aeabi_fsub+0x60>
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d1c5      	bne.n	8000854 <__aeabi_fsub+0x1e4>
 80008c8:	000a      	movs	r2, r1
 80008ca:	28ff      	cmp	r0, #255	; 0xff
 80008cc:	d0c8      	beq.n	8000860 <__aeabi_fsub+0x1f0>
 80008ce:	0005      	movs	r5, r0
 80008d0:	464b      	mov	r3, r9
 80008d2:	e7a0      	b.n	8000816 <__aeabi_fsub+0x1a6>
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d149      	bne.n	800096c <__aeabi_fsub+0x2fc>
 80008d8:	464b      	mov	r3, r9
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d077      	beq.n	80009ce <__aeabi_fsub+0x35e>
 80008de:	000a      	movs	r2, r1
 80008e0:	25ff      	movs	r5, #255	; 0xff
 80008e2:	e798      	b.n	8000816 <__aeabi_fsub+0x1a6>
 80008e4:	2cff      	cmp	r4, #255	; 0xff
 80008e6:	d000      	beq.n	80008ea <__aeabi_fsub+0x27a>
 80008e8:	e743      	b.n	8000772 <__aeabi_fsub+0x102>
 80008ea:	e787      	b.n	80007fc <__aeabi_fsub+0x18c>
 80008ec:	000a      	movs	r2, r1
 80008ee:	24ff      	movs	r4, #255	; 0xff
 80008f0:	2300      	movs	r3, #0
 80008f2:	e716      	b.n	8000722 <__aeabi_fsub+0xb2>
 80008f4:	2c00      	cmp	r4, #0
 80008f6:	d115      	bne.n	8000924 <__aeabi_fsub+0x2b4>
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d157      	bne.n	80009ac <__aeabi_fsub+0x33c>
 80008fc:	28ff      	cmp	r0, #255	; 0xff
 80008fe:	d1e6      	bne.n	80008ce <__aeabi_fsub+0x25e>
 8000900:	464b      	mov	r3, r9
 8000902:	e77b      	b.n	80007fc <__aeabi_fsub+0x18c>
 8000904:	2c00      	cmp	r4, #0
 8000906:	d120      	bne.n	800094a <__aeabi_fsub+0x2da>
 8000908:	2b00      	cmp	r3, #0
 800090a:	d057      	beq.n	80009bc <__aeabi_fsub+0x34c>
 800090c:	4649      	mov	r1, r9
 800090e:	2900      	cmp	r1, #0
 8000910:	d053      	beq.n	80009ba <__aeabi_fsub+0x34a>
 8000912:	444b      	add	r3, r9
 8000914:	015a      	lsls	r2, r3, #5
 8000916:	d568      	bpl.n	80009ea <__aeabi_fsub+0x37a>
 8000918:	2407      	movs	r4, #7
 800091a:	4a36      	ldr	r2, [pc, #216]	; (80009f4 <__aeabi_fsub+0x384>)
 800091c:	401c      	ands	r4, r3
 800091e:	2501      	movs	r5, #1
 8000920:	4013      	ands	r3, r2
 8000922:	e6ea      	b.n	80006fa <__aeabi_fsub+0x8a>
 8000924:	28ff      	cmp	r0, #255	; 0xff
 8000926:	d0eb      	beq.n	8000900 <__aeabi_fsub+0x290>
 8000928:	2280      	movs	r2, #128	; 0x80
 800092a:	04d2      	lsls	r2, r2, #19
 800092c:	4276      	negs	r6, r6
 800092e:	4313      	orrs	r3, r2
 8000930:	2e1b      	cmp	r6, #27
 8000932:	dc53      	bgt.n	80009dc <__aeabi_fsub+0x36c>
 8000934:	2520      	movs	r5, #32
 8000936:	1bad      	subs	r5, r5, r6
 8000938:	001a      	movs	r2, r3
 800093a:	40ab      	lsls	r3, r5
 800093c:	40f2      	lsrs	r2, r6
 800093e:	1e5c      	subs	r4, r3, #1
 8000940:	41a3      	sbcs	r3, r4
 8000942:	4313      	orrs	r3, r2
 8000944:	444b      	add	r3, r9
 8000946:	0005      	movs	r5, r0
 8000948:	e721      	b.n	800078e <__aeabi_fsub+0x11e>
 800094a:	2b00      	cmp	r3, #0
 800094c:	d0d8      	beq.n	8000900 <__aeabi_fsub+0x290>
 800094e:	4649      	mov	r1, r9
 8000950:	2900      	cmp	r1, #0
 8000952:	d100      	bne.n	8000956 <__aeabi_fsub+0x2e6>
 8000954:	e752      	b.n	80007fc <__aeabi_fsub+0x18c>
 8000956:	2180      	movs	r1, #128	; 0x80
 8000958:	03c9      	lsls	r1, r1, #15
 800095a:	420f      	tst	r7, r1
 800095c:	d100      	bne.n	8000960 <__aeabi_fsub+0x2f0>
 800095e:	e74d      	b.n	80007fc <__aeabi_fsub+0x18c>
 8000960:	4660      	mov	r0, ip
 8000962:	4208      	tst	r0, r1
 8000964:	d000      	beq.n	8000968 <__aeabi_fsub+0x2f8>
 8000966:	e749      	b.n	80007fc <__aeabi_fsub+0x18c>
 8000968:	464b      	mov	r3, r9
 800096a:	e747      	b.n	80007fc <__aeabi_fsub+0x18c>
 800096c:	4648      	mov	r0, r9
 800096e:	25ff      	movs	r5, #255	; 0xff
 8000970:	2800      	cmp	r0, #0
 8000972:	d100      	bne.n	8000976 <__aeabi_fsub+0x306>
 8000974:	e74f      	b.n	8000816 <__aeabi_fsub+0x1a6>
 8000976:	2280      	movs	r2, #128	; 0x80
 8000978:	03d2      	lsls	r2, r2, #15
 800097a:	4217      	tst	r7, r2
 800097c:	d004      	beq.n	8000988 <__aeabi_fsub+0x318>
 800097e:	4660      	mov	r0, ip
 8000980:	4210      	tst	r0, r2
 8000982:	d101      	bne.n	8000988 <__aeabi_fsub+0x318>
 8000984:	464b      	mov	r3, r9
 8000986:	4688      	mov	r8, r1
 8000988:	2201      	movs	r2, #1
 800098a:	4641      	mov	r1, r8
 800098c:	25ff      	movs	r5, #255	; 0xff
 800098e:	400a      	ands	r2, r1
 8000990:	e741      	b.n	8000816 <__aeabi_fsub+0x1a6>
 8000992:	4648      	mov	r0, r9
 8000994:	2800      	cmp	r0, #0
 8000996:	d01f      	beq.n	80009d8 <__aeabi_fsub+0x368>
 8000998:	1a1a      	subs	r2, r3, r0
 800099a:	0150      	lsls	r0, r2, #5
 800099c:	d520      	bpl.n	80009e0 <__aeabi_fsub+0x370>
 800099e:	464a      	mov	r2, r9
 80009a0:	2407      	movs	r4, #7
 80009a2:	1ad3      	subs	r3, r2, r3
 80009a4:	401c      	ands	r4, r3
 80009a6:	4688      	mov	r8, r1
 80009a8:	2500      	movs	r5, #0
 80009aa:	e6a6      	b.n	80006fa <__aeabi_fsub+0x8a>
 80009ac:	1c74      	adds	r4, r6, #1
 80009ae:	d0c9      	beq.n	8000944 <__aeabi_fsub+0x2d4>
 80009b0:	43f6      	mvns	r6, r6
 80009b2:	28ff      	cmp	r0, #255	; 0xff
 80009b4:	d1bc      	bne.n	8000930 <__aeabi_fsub+0x2c0>
 80009b6:	464b      	mov	r3, r9
 80009b8:	e720      	b.n	80007fc <__aeabi_fsub+0x18c>
 80009ba:	4699      	mov	r9, r3
 80009bc:	464b      	mov	r3, r9
 80009be:	2500      	movs	r5, #0
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	e72b      	b.n	800081c <__aeabi_fsub+0x1ac>
 80009c4:	2301      	movs	r3, #1
 80009c6:	e740      	b.n	800084a <__aeabi_fsub+0x1da>
 80009c8:	2200      	movs	r2, #0
 80009ca:	2300      	movs	r3, #0
 80009cc:	e6a9      	b.n	8000722 <__aeabi_fsub+0xb2>
 80009ce:	2380      	movs	r3, #128	; 0x80
 80009d0:	2200      	movs	r2, #0
 80009d2:	03db      	lsls	r3, r3, #15
 80009d4:	24ff      	movs	r4, #255	; 0xff
 80009d6:	e6a4      	b.n	8000722 <__aeabi_fsub+0xb2>
 80009d8:	2500      	movs	r5, #0
 80009da:	e71c      	b.n	8000816 <__aeabi_fsub+0x1a6>
 80009dc:	2301      	movs	r3, #1
 80009de:	e7b1      	b.n	8000944 <__aeabi_fsub+0x2d4>
 80009e0:	2a00      	cmp	r2, #0
 80009e2:	d0f1      	beq.n	80009c8 <__aeabi_fsub+0x358>
 80009e4:	0013      	movs	r3, r2
 80009e6:	2500      	movs	r5, #0
 80009e8:	e6fc      	b.n	80007e4 <__aeabi_fsub+0x174>
 80009ea:	2500      	movs	r5, #0
 80009ec:	e6fa      	b.n	80007e4 <__aeabi_fsub+0x174>
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	7dffffff 	.word	0x7dffffff
 80009f4:	fbffffff 	.word	0xfbffffff

080009f8 <__aeabi_dadd>:
 80009f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009fa:	464f      	mov	r7, r9
 80009fc:	4646      	mov	r6, r8
 80009fe:	46d6      	mov	lr, sl
 8000a00:	000c      	movs	r4, r1
 8000a02:	0309      	lsls	r1, r1, #12
 8000a04:	b5c0      	push	{r6, r7, lr}
 8000a06:	0a49      	lsrs	r1, r1, #9
 8000a08:	0f47      	lsrs	r7, r0, #29
 8000a0a:	005e      	lsls	r6, r3, #1
 8000a0c:	4339      	orrs	r1, r7
 8000a0e:	031f      	lsls	r7, r3, #12
 8000a10:	0fdb      	lsrs	r3, r3, #31
 8000a12:	469c      	mov	ip, r3
 8000a14:	0065      	lsls	r5, r4, #1
 8000a16:	0a7b      	lsrs	r3, r7, #9
 8000a18:	0f57      	lsrs	r7, r2, #29
 8000a1a:	431f      	orrs	r7, r3
 8000a1c:	0d6d      	lsrs	r5, r5, #21
 8000a1e:	0fe4      	lsrs	r4, r4, #31
 8000a20:	0d76      	lsrs	r6, r6, #21
 8000a22:	46a1      	mov	r9, r4
 8000a24:	00c0      	lsls	r0, r0, #3
 8000a26:	46b8      	mov	r8, r7
 8000a28:	00d2      	lsls	r2, r2, #3
 8000a2a:	1bab      	subs	r3, r5, r6
 8000a2c:	4564      	cmp	r4, ip
 8000a2e:	d07b      	beq.n	8000b28 <__aeabi_dadd+0x130>
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	dd5f      	ble.n	8000af4 <__aeabi_dadd+0xfc>
 8000a34:	2e00      	cmp	r6, #0
 8000a36:	d000      	beq.n	8000a3a <__aeabi_dadd+0x42>
 8000a38:	e0a4      	b.n	8000b84 <__aeabi_dadd+0x18c>
 8000a3a:	003e      	movs	r6, r7
 8000a3c:	4316      	orrs	r6, r2
 8000a3e:	d100      	bne.n	8000a42 <__aeabi_dadd+0x4a>
 8000a40:	e112      	b.n	8000c68 <__aeabi_dadd+0x270>
 8000a42:	1e5e      	subs	r6, r3, #1
 8000a44:	2e00      	cmp	r6, #0
 8000a46:	d000      	beq.n	8000a4a <__aeabi_dadd+0x52>
 8000a48:	e19e      	b.n	8000d88 <__aeabi_dadd+0x390>
 8000a4a:	1a87      	subs	r7, r0, r2
 8000a4c:	4643      	mov	r3, r8
 8000a4e:	42b8      	cmp	r0, r7
 8000a50:	4180      	sbcs	r0, r0
 8000a52:	2501      	movs	r5, #1
 8000a54:	1ac9      	subs	r1, r1, r3
 8000a56:	4240      	negs	r0, r0
 8000a58:	1a09      	subs	r1, r1, r0
 8000a5a:	020b      	lsls	r3, r1, #8
 8000a5c:	d400      	bmi.n	8000a60 <__aeabi_dadd+0x68>
 8000a5e:	e131      	b.n	8000cc4 <__aeabi_dadd+0x2cc>
 8000a60:	0249      	lsls	r1, r1, #9
 8000a62:	0a4e      	lsrs	r6, r1, #9
 8000a64:	2e00      	cmp	r6, #0
 8000a66:	d100      	bne.n	8000a6a <__aeabi_dadd+0x72>
 8000a68:	e16e      	b.n	8000d48 <__aeabi_dadd+0x350>
 8000a6a:	0030      	movs	r0, r6
 8000a6c:	f001 fe38 	bl	80026e0 <__clzsi2>
 8000a70:	0003      	movs	r3, r0
 8000a72:	3b08      	subs	r3, #8
 8000a74:	2b1f      	cmp	r3, #31
 8000a76:	dd00      	ble.n	8000a7a <__aeabi_dadd+0x82>
 8000a78:	e161      	b.n	8000d3e <__aeabi_dadd+0x346>
 8000a7a:	2220      	movs	r2, #32
 8000a7c:	0039      	movs	r1, r7
 8000a7e:	1ad2      	subs	r2, r2, r3
 8000a80:	409e      	lsls	r6, r3
 8000a82:	40d1      	lsrs	r1, r2
 8000a84:	409f      	lsls	r7, r3
 8000a86:	430e      	orrs	r6, r1
 8000a88:	429d      	cmp	r5, r3
 8000a8a:	dd00      	ble.n	8000a8e <__aeabi_dadd+0x96>
 8000a8c:	e151      	b.n	8000d32 <__aeabi_dadd+0x33a>
 8000a8e:	1b5d      	subs	r5, r3, r5
 8000a90:	1c6b      	adds	r3, r5, #1
 8000a92:	2b1f      	cmp	r3, #31
 8000a94:	dd00      	ble.n	8000a98 <__aeabi_dadd+0xa0>
 8000a96:	e17c      	b.n	8000d92 <__aeabi_dadd+0x39a>
 8000a98:	2120      	movs	r1, #32
 8000a9a:	1ac9      	subs	r1, r1, r3
 8000a9c:	003d      	movs	r5, r7
 8000a9e:	0030      	movs	r0, r6
 8000aa0:	408f      	lsls	r7, r1
 8000aa2:	4088      	lsls	r0, r1
 8000aa4:	40dd      	lsrs	r5, r3
 8000aa6:	1e79      	subs	r1, r7, #1
 8000aa8:	418f      	sbcs	r7, r1
 8000aaa:	0031      	movs	r1, r6
 8000aac:	2207      	movs	r2, #7
 8000aae:	4328      	orrs	r0, r5
 8000ab0:	40d9      	lsrs	r1, r3
 8000ab2:	2500      	movs	r5, #0
 8000ab4:	4307      	orrs	r7, r0
 8000ab6:	403a      	ands	r2, r7
 8000ab8:	2a00      	cmp	r2, #0
 8000aba:	d009      	beq.n	8000ad0 <__aeabi_dadd+0xd8>
 8000abc:	230f      	movs	r3, #15
 8000abe:	403b      	ands	r3, r7
 8000ac0:	2b04      	cmp	r3, #4
 8000ac2:	d005      	beq.n	8000ad0 <__aeabi_dadd+0xd8>
 8000ac4:	1d3b      	adds	r3, r7, #4
 8000ac6:	42bb      	cmp	r3, r7
 8000ac8:	41bf      	sbcs	r7, r7
 8000aca:	427f      	negs	r7, r7
 8000acc:	19c9      	adds	r1, r1, r7
 8000ace:	001f      	movs	r7, r3
 8000ad0:	020b      	lsls	r3, r1, #8
 8000ad2:	d400      	bmi.n	8000ad6 <__aeabi_dadd+0xde>
 8000ad4:	e226      	b.n	8000f24 <__aeabi_dadd+0x52c>
 8000ad6:	1c6a      	adds	r2, r5, #1
 8000ad8:	4bc6      	ldr	r3, [pc, #792]	; (8000df4 <__aeabi_dadd+0x3fc>)
 8000ada:	0555      	lsls	r5, r2, #21
 8000adc:	0d6d      	lsrs	r5, r5, #21
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	d100      	bne.n	8000ae4 <__aeabi_dadd+0xec>
 8000ae2:	e106      	b.n	8000cf2 <__aeabi_dadd+0x2fa>
 8000ae4:	4ac4      	ldr	r2, [pc, #784]	; (8000df8 <__aeabi_dadd+0x400>)
 8000ae6:	08ff      	lsrs	r7, r7, #3
 8000ae8:	400a      	ands	r2, r1
 8000aea:	0753      	lsls	r3, r2, #29
 8000aec:	0252      	lsls	r2, r2, #9
 8000aee:	433b      	orrs	r3, r7
 8000af0:	0b12      	lsrs	r2, r2, #12
 8000af2:	e08e      	b.n	8000c12 <__aeabi_dadd+0x21a>
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d000      	beq.n	8000afa <__aeabi_dadd+0x102>
 8000af8:	e0b8      	b.n	8000c6c <__aeabi_dadd+0x274>
 8000afa:	1c6b      	adds	r3, r5, #1
 8000afc:	055b      	lsls	r3, r3, #21
 8000afe:	0d5b      	lsrs	r3, r3, #21
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	dc00      	bgt.n	8000b06 <__aeabi_dadd+0x10e>
 8000b04:	e130      	b.n	8000d68 <__aeabi_dadd+0x370>
 8000b06:	1a87      	subs	r7, r0, r2
 8000b08:	4643      	mov	r3, r8
 8000b0a:	42b8      	cmp	r0, r7
 8000b0c:	41b6      	sbcs	r6, r6
 8000b0e:	1acb      	subs	r3, r1, r3
 8000b10:	4276      	negs	r6, r6
 8000b12:	1b9e      	subs	r6, r3, r6
 8000b14:	0233      	lsls	r3, r6, #8
 8000b16:	d500      	bpl.n	8000b1a <__aeabi_dadd+0x122>
 8000b18:	e14c      	b.n	8000db4 <__aeabi_dadd+0x3bc>
 8000b1a:	003b      	movs	r3, r7
 8000b1c:	4333      	orrs	r3, r6
 8000b1e:	d1a1      	bne.n	8000a64 <__aeabi_dadd+0x6c>
 8000b20:	2200      	movs	r2, #0
 8000b22:	2400      	movs	r4, #0
 8000b24:	2500      	movs	r5, #0
 8000b26:	e070      	b.n	8000c0a <__aeabi_dadd+0x212>
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	dc00      	bgt.n	8000b2e <__aeabi_dadd+0x136>
 8000b2c:	e0e5      	b.n	8000cfa <__aeabi_dadd+0x302>
 8000b2e:	2e00      	cmp	r6, #0
 8000b30:	d100      	bne.n	8000b34 <__aeabi_dadd+0x13c>
 8000b32:	e083      	b.n	8000c3c <__aeabi_dadd+0x244>
 8000b34:	4eaf      	ldr	r6, [pc, #700]	; (8000df4 <__aeabi_dadd+0x3fc>)
 8000b36:	42b5      	cmp	r5, r6
 8000b38:	d060      	beq.n	8000bfc <__aeabi_dadd+0x204>
 8000b3a:	2680      	movs	r6, #128	; 0x80
 8000b3c:	0436      	lsls	r6, r6, #16
 8000b3e:	4337      	orrs	r7, r6
 8000b40:	46b8      	mov	r8, r7
 8000b42:	2b38      	cmp	r3, #56	; 0x38
 8000b44:	dc00      	bgt.n	8000b48 <__aeabi_dadd+0x150>
 8000b46:	e13e      	b.n	8000dc6 <__aeabi_dadd+0x3ce>
 8000b48:	4643      	mov	r3, r8
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	001f      	movs	r7, r3
 8000b4e:	1e7a      	subs	r2, r7, #1
 8000b50:	4197      	sbcs	r7, r2
 8000b52:	183f      	adds	r7, r7, r0
 8000b54:	4287      	cmp	r7, r0
 8000b56:	4180      	sbcs	r0, r0
 8000b58:	4240      	negs	r0, r0
 8000b5a:	1809      	adds	r1, r1, r0
 8000b5c:	020b      	lsls	r3, r1, #8
 8000b5e:	d400      	bmi.n	8000b62 <__aeabi_dadd+0x16a>
 8000b60:	e0b0      	b.n	8000cc4 <__aeabi_dadd+0x2cc>
 8000b62:	4ba4      	ldr	r3, [pc, #656]	; (8000df4 <__aeabi_dadd+0x3fc>)
 8000b64:	3501      	adds	r5, #1
 8000b66:	429d      	cmp	r5, r3
 8000b68:	d100      	bne.n	8000b6c <__aeabi_dadd+0x174>
 8000b6a:	e0c3      	b.n	8000cf4 <__aeabi_dadd+0x2fc>
 8000b6c:	4aa2      	ldr	r2, [pc, #648]	; (8000df8 <__aeabi_dadd+0x400>)
 8000b6e:	087b      	lsrs	r3, r7, #1
 8000b70:	400a      	ands	r2, r1
 8000b72:	2101      	movs	r1, #1
 8000b74:	400f      	ands	r7, r1
 8000b76:	431f      	orrs	r7, r3
 8000b78:	0851      	lsrs	r1, r2, #1
 8000b7a:	07d3      	lsls	r3, r2, #31
 8000b7c:	2207      	movs	r2, #7
 8000b7e:	431f      	orrs	r7, r3
 8000b80:	403a      	ands	r2, r7
 8000b82:	e799      	b.n	8000ab8 <__aeabi_dadd+0xc0>
 8000b84:	4e9b      	ldr	r6, [pc, #620]	; (8000df4 <__aeabi_dadd+0x3fc>)
 8000b86:	42b5      	cmp	r5, r6
 8000b88:	d038      	beq.n	8000bfc <__aeabi_dadd+0x204>
 8000b8a:	2680      	movs	r6, #128	; 0x80
 8000b8c:	0436      	lsls	r6, r6, #16
 8000b8e:	4337      	orrs	r7, r6
 8000b90:	46b8      	mov	r8, r7
 8000b92:	2b38      	cmp	r3, #56	; 0x38
 8000b94:	dd00      	ble.n	8000b98 <__aeabi_dadd+0x1a0>
 8000b96:	e0dc      	b.n	8000d52 <__aeabi_dadd+0x35a>
 8000b98:	2b1f      	cmp	r3, #31
 8000b9a:	dc00      	bgt.n	8000b9e <__aeabi_dadd+0x1a6>
 8000b9c:	e130      	b.n	8000e00 <__aeabi_dadd+0x408>
 8000b9e:	001e      	movs	r6, r3
 8000ba0:	4647      	mov	r7, r8
 8000ba2:	3e20      	subs	r6, #32
 8000ba4:	40f7      	lsrs	r7, r6
 8000ba6:	46bc      	mov	ip, r7
 8000ba8:	2b20      	cmp	r3, #32
 8000baa:	d004      	beq.n	8000bb6 <__aeabi_dadd+0x1be>
 8000bac:	2640      	movs	r6, #64	; 0x40
 8000bae:	1af3      	subs	r3, r6, r3
 8000bb0:	4646      	mov	r6, r8
 8000bb2:	409e      	lsls	r6, r3
 8000bb4:	4332      	orrs	r2, r6
 8000bb6:	0017      	movs	r7, r2
 8000bb8:	4663      	mov	r3, ip
 8000bba:	1e7a      	subs	r2, r7, #1
 8000bbc:	4197      	sbcs	r7, r2
 8000bbe:	431f      	orrs	r7, r3
 8000bc0:	e0cc      	b.n	8000d5c <__aeabi_dadd+0x364>
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_dadd+0x1d0>
 8000bc6:	e204      	b.n	8000fd2 <__aeabi_dadd+0x5da>
 8000bc8:	4643      	mov	r3, r8
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_dadd+0x1d8>
 8000bce:	e159      	b.n	8000e84 <__aeabi_dadd+0x48c>
 8000bd0:	074b      	lsls	r3, r1, #29
 8000bd2:	08c0      	lsrs	r0, r0, #3
 8000bd4:	4318      	orrs	r0, r3
 8000bd6:	2380      	movs	r3, #128	; 0x80
 8000bd8:	08c9      	lsrs	r1, r1, #3
 8000bda:	031b      	lsls	r3, r3, #12
 8000bdc:	4219      	tst	r1, r3
 8000bde:	d008      	beq.n	8000bf2 <__aeabi_dadd+0x1fa>
 8000be0:	4645      	mov	r5, r8
 8000be2:	08ed      	lsrs	r5, r5, #3
 8000be4:	421d      	tst	r5, r3
 8000be6:	d104      	bne.n	8000bf2 <__aeabi_dadd+0x1fa>
 8000be8:	4643      	mov	r3, r8
 8000bea:	08d0      	lsrs	r0, r2, #3
 8000bec:	0759      	lsls	r1, r3, #29
 8000bee:	4308      	orrs	r0, r1
 8000bf0:	0029      	movs	r1, r5
 8000bf2:	0f42      	lsrs	r2, r0, #29
 8000bf4:	00c9      	lsls	r1, r1, #3
 8000bf6:	4d7f      	ldr	r5, [pc, #508]	; (8000df4 <__aeabi_dadd+0x3fc>)
 8000bf8:	4311      	orrs	r1, r2
 8000bfa:	00c0      	lsls	r0, r0, #3
 8000bfc:	074b      	lsls	r3, r1, #29
 8000bfe:	08ca      	lsrs	r2, r1, #3
 8000c00:	497c      	ldr	r1, [pc, #496]	; (8000df4 <__aeabi_dadd+0x3fc>)
 8000c02:	08c0      	lsrs	r0, r0, #3
 8000c04:	4303      	orrs	r3, r0
 8000c06:	428d      	cmp	r5, r1
 8000c08:	d068      	beq.n	8000cdc <__aeabi_dadd+0x2e4>
 8000c0a:	0312      	lsls	r2, r2, #12
 8000c0c:	056d      	lsls	r5, r5, #21
 8000c0e:	0b12      	lsrs	r2, r2, #12
 8000c10:	0d6d      	lsrs	r5, r5, #21
 8000c12:	2100      	movs	r1, #0
 8000c14:	0312      	lsls	r2, r2, #12
 8000c16:	0018      	movs	r0, r3
 8000c18:	0b13      	lsrs	r3, r2, #12
 8000c1a:	0d0a      	lsrs	r2, r1, #20
 8000c1c:	0512      	lsls	r2, r2, #20
 8000c1e:	431a      	orrs	r2, r3
 8000c20:	4b76      	ldr	r3, [pc, #472]	; (8000dfc <__aeabi_dadd+0x404>)
 8000c22:	052d      	lsls	r5, r5, #20
 8000c24:	4013      	ands	r3, r2
 8000c26:	432b      	orrs	r3, r5
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	07e4      	lsls	r4, r4, #31
 8000c2c:	085b      	lsrs	r3, r3, #1
 8000c2e:	4323      	orrs	r3, r4
 8000c30:	0019      	movs	r1, r3
 8000c32:	bc1c      	pop	{r2, r3, r4}
 8000c34:	4690      	mov	r8, r2
 8000c36:	4699      	mov	r9, r3
 8000c38:	46a2      	mov	sl, r4
 8000c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c3c:	003e      	movs	r6, r7
 8000c3e:	4316      	orrs	r6, r2
 8000c40:	d012      	beq.n	8000c68 <__aeabi_dadd+0x270>
 8000c42:	1e5e      	subs	r6, r3, #1
 8000c44:	2e00      	cmp	r6, #0
 8000c46:	d000      	beq.n	8000c4a <__aeabi_dadd+0x252>
 8000c48:	e100      	b.n	8000e4c <__aeabi_dadd+0x454>
 8000c4a:	1887      	adds	r7, r0, r2
 8000c4c:	4287      	cmp	r7, r0
 8000c4e:	4180      	sbcs	r0, r0
 8000c50:	4441      	add	r1, r8
 8000c52:	4240      	negs	r0, r0
 8000c54:	1809      	adds	r1, r1, r0
 8000c56:	2501      	movs	r5, #1
 8000c58:	020b      	lsls	r3, r1, #8
 8000c5a:	d533      	bpl.n	8000cc4 <__aeabi_dadd+0x2cc>
 8000c5c:	2502      	movs	r5, #2
 8000c5e:	e785      	b.n	8000b6c <__aeabi_dadd+0x174>
 8000c60:	4664      	mov	r4, ip
 8000c62:	0033      	movs	r3, r6
 8000c64:	4641      	mov	r1, r8
 8000c66:	0010      	movs	r0, r2
 8000c68:	001d      	movs	r5, r3
 8000c6a:	e7c7      	b.n	8000bfc <__aeabi_dadd+0x204>
 8000c6c:	2d00      	cmp	r5, #0
 8000c6e:	d000      	beq.n	8000c72 <__aeabi_dadd+0x27a>
 8000c70:	e0da      	b.n	8000e28 <__aeabi_dadd+0x430>
 8000c72:	000c      	movs	r4, r1
 8000c74:	4304      	orrs	r4, r0
 8000c76:	d0f3      	beq.n	8000c60 <__aeabi_dadd+0x268>
 8000c78:	1c5c      	adds	r4, r3, #1
 8000c7a:	d100      	bne.n	8000c7e <__aeabi_dadd+0x286>
 8000c7c:	e19f      	b.n	8000fbe <__aeabi_dadd+0x5c6>
 8000c7e:	4c5d      	ldr	r4, [pc, #372]	; (8000df4 <__aeabi_dadd+0x3fc>)
 8000c80:	42a6      	cmp	r6, r4
 8000c82:	d100      	bne.n	8000c86 <__aeabi_dadd+0x28e>
 8000c84:	e12f      	b.n	8000ee6 <__aeabi_dadd+0x4ee>
 8000c86:	43db      	mvns	r3, r3
 8000c88:	2b38      	cmp	r3, #56	; 0x38
 8000c8a:	dd00      	ble.n	8000c8e <__aeabi_dadd+0x296>
 8000c8c:	e166      	b.n	8000f5c <__aeabi_dadd+0x564>
 8000c8e:	2b1f      	cmp	r3, #31
 8000c90:	dd00      	ble.n	8000c94 <__aeabi_dadd+0x29c>
 8000c92:	e183      	b.n	8000f9c <__aeabi_dadd+0x5a4>
 8000c94:	2420      	movs	r4, #32
 8000c96:	0005      	movs	r5, r0
 8000c98:	1ae4      	subs	r4, r4, r3
 8000c9a:	000f      	movs	r7, r1
 8000c9c:	40dd      	lsrs	r5, r3
 8000c9e:	40d9      	lsrs	r1, r3
 8000ca0:	40a0      	lsls	r0, r4
 8000ca2:	4643      	mov	r3, r8
 8000ca4:	40a7      	lsls	r7, r4
 8000ca6:	1a5b      	subs	r3, r3, r1
 8000ca8:	1e44      	subs	r4, r0, #1
 8000caa:	41a0      	sbcs	r0, r4
 8000cac:	4698      	mov	r8, r3
 8000cae:	432f      	orrs	r7, r5
 8000cb0:	4338      	orrs	r0, r7
 8000cb2:	1a17      	subs	r7, r2, r0
 8000cb4:	42ba      	cmp	r2, r7
 8000cb6:	4192      	sbcs	r2, r2
 8000cb8:	4643      	mov	r3, r8
 8000cba:	4252      	negs	r2, r2
 8000cbc:	1a99      	subs	r1, r3, r2
 8000cbe:	4664      	mov	r4, ip
 8000cc0:	0035      	movs	r5, r6
 8000cc2:	e6ca      	b.n	8000a5a <__aeabi_dadd+0x62>
 8000cc4:	2207      	movs	r2, #7
 8000cc6:	403a      	ands	r2, r7
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	d000      	beq.n	8000cce <__aeabi_dadd+0x2d6>
 8000ccc:	e6f6      	b.n	8000abc <__aeabi_dadd+0xc4>
 8000cce:	074b      	lsls	r3, r1, #29
 8000cd0:	08ca      	lsrs	r2, r1, #3
 8000cd2:	4948      	ldr	r1, [pc, #288]	; (8000df4 <__aeabi_dadd+0x3fc>)
 8000cd4:	08ff      	lsrs	r7, r7, #3
 8000cd6:	433b      	orrs	r3, r7
 8000cd8:	428d      	cmp	r5, r1
 8000cda:	d196      	bne.n	8000c0a <__aeabi_dadd+0x212>
 8000cdc:	0019      	movs	r1, r3
 8000cde:	4311      	orrs	r1, r2
 8000ce0:	d100      	bne.n	8000ce4 <__aeabi_dadd+0x2ec>
 8000ce2:	e19e      	b.n	8001022 <__aeabi_dadd+0x62a>
 8000ce4:	2180      	movs	r1, #128	; 0x80
 8000ce6:	0309      	lsls	r1, r1, #12
 8000ce8:	430a      	orrs	r2, r1
 8000cea:	0312      	lsls	r2, r2, #12
 8000cec:	0b12      	lsrs	r2, r2, #12
 8000cee:	4d41      	ldr	r5, [pc, #260]	; (8000df4 <__aeabi_dadd+0x3fc>)
 8000cf0:	e78f      	b.n	8000c12 <__aeabi_dadd+0x21a>
 8000cf2:	0015      	movs	r5, r2
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	e78b      	b.n	8000c12 <__aeabi_dadd+0x21a>
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d000      	beq.n	8000d00 <__aeabi_dadd+0x308>
 8000cfe:	e0c7      	b.n	8000e90 <__aeabi_dadd+0x498>
 8000d00:	1c6b      	adds	r3, r5, #1
 8000d02:	055f      	lsls	r7, r3, #21
 8000d04:	0d7f      	lsrs	r7, r7, #21
 8000d06:	2f01      	cmp	r7, #1
 8000d08:	dc00      	bgt.n	8000d0c <__aeabi_dadd+0x314>
 8000d0a:	e0f1      	b.n	8000ef0 <__aeabi_dadd+0x4f8>
 8000d0c:	4d39      	ldr	r5, [pc, #228]	; (8000df4 <__aeabi_dadd+0x3fc>)
 8000d0e:	42ab      	cmp	r3, r5
 8000d10:	d100      	bne.n	8000d14 <__aeabi_dadd+0x31c>
 8000d12:	e0b9      	b.n	8000e88 <__aeabi_dadd+0x490>
 8000d14:	1885      	adds	r5, r0, r2
 8000d16:	000a      	movs	r2, r1
 8000d18:	4285      	cmp	r5, r0
 8000d1a:	4189      	sbcs	r1, r1
 8000d1c:	4442      	add	r2, r8
 8000d1e:	4249      	negs	r1, r1
 8000d20:	1851      	adds	r1, r2, r1
 8000d22:	2207      	movs	r2, #7
 8000d24:	07cf      	lsls	r7, r1, #31
 8000d26:	086d      	lsrs	r5, r5, #1
 8000d28:	432f      	orrs	r7, r5
 8000d2a:	0849      	lsrs	r1, r1, #1
 8000d2c:	403a      	ands	r2, r7
 8000d2e:	001d      	movs	r5, r3
 8000d30:	e6c2      	b.n	8000ab8 <__aeabi_dadd+0xc0>
 8000d32:	2207      	movs	r2, #7
 8000d34:	4930      	ldr	r1, [pc, #192]	; (8000df8 <__aeabi_dadd+0x400>)
 8000d36:	1aed      	subs	r5, r5, r3
 8000d38:	4031      	ands	r1, r6
 8000d3a:	403a      	ands	r2, r7
 8000d3c:	e6bc      	b.n	8000ab8 <__aeabi_dadd+0xc0>
 8000d3e:	003e      	movs	r6, r7
 8000d40:	3828      	subs	r0, #40	; 0x28
 8000d42:	4086      	lsls	r6, r0
 8000d44:	2700      	movs	r7, #0
 8000d46:	e69f      	b.n	8000a88 <__aeabi_dadd+0x90>
 8000d48:	0038      	movs	r0, r7
 8000d4a:	f001 fcc9 	bl	80026e0 <__clzsi2>
 8000d4e:	3020      	adds	r0, #32
 8000d50:	e68e      	b.n	8000a70 <__aeabi_dadd+0x78>
 8000d52:	4643      	mov	r3, r8
 8000d54:	4313      	orrs	r3, r2
 8000d56:	001f      	movs	r7, r3
 8000d58:	1e7a      	subs	r2, r7, #1
 8000d5a:	4197      	sbcs	r7, r2
 8000d5c:	1bc7      	subs	r7, r0, r7
 8000d5e:	42b8      	cmp	r0, r7
 8000d60:	4180      	sbcs	r0, r0
 8000d62:	4240      	negs	r0, r0
 8000d64:	1a09      	subs	r1, r1, r0
 8000d66:	e678      	b.n	8000a5a <__aeabi_dadd+0x62>
 8000d68:	000e      	movs	r6, r1
 8000d6a:	003b      	movs	r3, r7
 8000d6c:	4306      	orrs	r6, r0
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	2d00      	cmp	r5, #0
 8000d72:	d161      	bne.n	8000e38 <__aeabi_dadd+0x440>
 8000d74:	2e00      	cmp	r6, #0
 8000d76:	d000      	beq.n	8000d7a <__aeabi_dadd+0x382>
 8000d78:	e0f4      	b.n	8000f64 <__aeabi_dadd+0x56c>
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d100      	bne.n	8000d80 <__aeabi_dadd+0x388>
 8000d7e:	e11b      	b.n	8000fb8 <__aeabi_dadd+0x5c0>
 8000d80:	4664      	mov	r4, ip
 8000d82:	0039      	movs	r1, r7
 8000d84:	0010      	movs	r0, r2
 8000d86:	e739      	b.n	8000bfc <__aeabi_dadd+0x204>
 8000d88:	4f1a      	ldr	r7, [pc, #104]	; (8000df4 <__aeabi_dadd+0x3fc>)
 8000d8a:	42bb      	cmp	r3, r7
 8000d8c:	d07a      	beq.n	8000e84 <__aeabi_dadd+0x48c>
 8000d8e:	0033      	movs	r3, r6
 8000d90:	e6ff      	b.n	8000b92 <__aeabi_dadd+0x19a>
 8000d92:	0030      	movs	r0, r6
 8000d94:	3d1f      	subs	r5, #31
 8000d96:	40e8      	lsrs	r0, r5
 8000d98:	2b20      	cmp	r3, #32
 8000d9a:	d003      	beq.n	8000da4 <__aeabi_dadd+0x3ac>
 8000d9c:	2140      	movs	r1, #64	; 0x40
 8000d9e:	1acb      	subs	r3, r1, r3
 8000da0:	409e      	lsls	r6, r3
 8000da2:	4337      	orrs	r7, r6
 8000da4:	1e7b      	subs	r3, r7, #1
 8000da6:	419f      	sbcs	r7, r3
 8000da8:	2207      	movs	r2, #7
 8000daa:	4307      	orrs	r7, r0
 8000dac:	403a      	ands	r2, r7
 8000dae:	2100      	movs	r1, #0
 8000db0:	2500      	movs	r5, #0
 8000db2:	e789      	b.n	8000cc8 <__aeabi_dadd+0x2d0>
 8000db4:	1a17      	subs	r7, r2, r0
 8000db6:	4643      	mov	r3, r8
 8000db8:	42ba      	cmp	r2, r7
 8000dba:	41b6      	sbcs	r6, r6
 8000dbc:	1a59      	subs	r1, r3, r1
 8000dbe:	4276      	negs	r6, r6
 8000dc0:	1b8e      	subs	r6, r1, r6
 8000dc2:	4664      	mov	r4, ip
 8000dc4:	e64e      	b.n	8000a64 <__aeabi_dadd+0x6c>
 8000dc6:	2b1f      	cmp	r3, #31
 8000dc8:	dd00      	ble.n	8000dcc <__aeabi_dadd+0x3d4>
 8000dca:	e0ad      	b.n	8000f28 <__aeabi_dadd+0x530>
 8000dcc:	2620      	movs	r6, #32
 8000dce:	4647      	mov	r7, r8
 8000dd0:	1af6      	subs	r6, r6, r3
 8000dd2:	40b7      	lsls	r7, r6
 8000dd4:	46b9      	mov	r9, r7
 8000dd6:	0017      	movs	r7, r2
 8000dd8:	46b2      	mov	sl, r6
 8000dda:	40df      	lsrs	r7, r3
 8000ddc:	464e      	mov	r6, r9
 8000dde:	433e      	orrs	r6, r7
 8000de0:	0037      	movs	r7, r6
 8000de2:	4656      	mov	r6, sl
 8000de4:	40b2      	lsls	r2, r6
 8000de6:	1e56      	subs	r6, r2, #1
 8000de8:	41b2      	sbcs	r2, r6
 8000dea:	4317      	orrs	r7, r2
 8000dec:	4642      	mov	r2, r8
 8000dee:	40da      	lsrs	r2, r3
 8000df0:	1889      	adds	r1, r1, r2
 8000df2:	e6ae      	b.n	8000b52 <__aeabi_dadd+0x15a>
 8000df4:	000007ff 	.word	0x000007ff
 8000df8:	ff7fffff 	.word	0xff7fffff
 8000dfc:	800fffff 	.word	0x800fffff
 8000e00:	2620      	movs	r6, #32
 8000e02:	4647      	mov	r7, r8
 8000e04:	1af6      	subs	r6, r6, r3
 8000e06:	40b7      	lsls	r7, r6
 8000e08:	46b9      	mov	r9, r7
 8000e0a:	0017      	movs	r7, r2
 8000e0c:	46b2      	mov	sl, r6
 8000e0e:	40df      	lsrs	r7, r3
 8000e10:	464e      	mov	r6, r9
 8000e12:	433e      	orrs	r6, r7
 8000e14:	0037      	movs	r7, r6
 8000e16:	4656      	mov	r6, sl
 8000e18:	40b2      	lsls	r2, r6
 8000e1a:	1e56      	subs	r6, r2, #1
 8000e1c:	41b2      	sbcs	r2, r6
 8000e1e:	4317      	orrs	r7, r2
 8000e20:	4642      	mov	r2, r8
 8000e22:	40da      	lsrs	r2, r3
 8000e24:	1a89      	subs	r1, r1, r2
 8000e26:	e799      	b.n	8000d5c <__aeabi_dadd+0x364>
 8000e28:	4c7f      	ldr	r4, [pc, #508]	; (8001028 <__aeabi_dadd+0x630>)
 8000e2a:	42a6      	cmp	r6, r4
 8000e2c:	d05b      	beq.n	8000ee6 <__aeabi_dadd+0x4ee>
 8000e2e:	2480      	movs	r4, #128	; 0x80
 8000e30:	0424      	lsls	r4, r4, #16
 8000e32:	425b      	negs	r3, r3
 8000e34:	4321      	orrs	r1, r4
 8000e36:	e727      	b.n	8000c88 <__aeabi_dadd+0x290>
 8000e38:	2e00      	cmp	r6, #0
 8000e3a:	d10c      	bne.n	8000e56 <__aeabi_dadd+0x45e>
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_dadd+0x44a>
 8000e40:	e0cb      	b.n	8000fda <__aeabi_dadd+0x5e2>
 8000e42:	4664      	mov	r4, ip
 8000e44:	0039      	movs	r1, r7
 8000e46:	0010      	movs	r0, r2
 8000e48:	4d77      	ldr	r5, [pc, #476]	; (8001028 <__aeabi_dadd+0x630>)
 8000e4a:	e6d7      	b.n	8000bfc <__aeabi_dadd+0x204>
 8000e4c:	4f76      	ldr	r7, [pc, #472]	; (8001028 <__aeabi_dadd+0x630>)
 8000e4e:	42bb      	cmp	r3, r7
 8000e50:	d018      	beq.n	8000e84 <__aeabi_dadd+0x48c>
 8000e52:	0033      	movs	r3, r6
 8000e54:	e675      	b.n	8000b42 <__aeabi_dadd+0x14a>
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d014      	beq.n	8000e84 <__aeabi_dadd+0x48c>
 8000e5a:	074b      	lsls	r3, r1, #29
 8000e5c:	08c0      	lsrs	r0, r0, #3
 8000e5e:	4318      	orrs	r0, r3
 8000e60:	2380      	movs	r3, #128	; 0x80
 8000e62:	08c9      	lsrs	r1, r1, #3
 8000e64:	031b      	lsls	r3, r3, #12
 8000e66:	4219      	tst	r1, r3
 8000e68:	d007      	beq.n	8000e7a <__aeabi_dadd+0x482>
 8000e6a:	08fc      	lsrs	r4, r7, #3
 8000e6c:	421c      	tst	r4, r3
 8000e6e:	d104      	bne.n	8000e7a <__aeabi_dadd+0x482>
 8000e70:	0779      	lsls	r1, r7, #29
 8000e72:	08d0      	lsrs	r0, r2, #3
 8000e74:	4308      	orrs	r0, r1
 8000e76:	46e1      	mov	r9, ip
 8000e78:	0021      	movs	r1, r4
 8000e7a:	464c      	mov	r4, r9
 8000e7c:	0f42      	lsrs	r2, r0, #29
 8000e7e:	00c9      	lsls	r1, r1, #3
 8000e80:	4311      	orrs	r1, r2
 8000e82:	00c0      	lsls	r0, r0, #3
 8000e84:	4d68      	ldr	r5, [pc, #416]	; (8001028 <__aeabi_dadd+0x630>)
 8000e86:	e6b9      	b.n	8000bfc <__aeabi_dadd+0x204>
 8000e88:	001d      	movs	r5, r3
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	e6c0      	b.n	8000c12 <__aeabi_dadd+0x21a>
 8000e90:	2d00      	cmp	r5, #0
 8000e92:	d15b      	bne.n	8000f4c <__aeabi_dadd+0x554>
 8000e94:	000d      	movs	r5, r1
 8000e96:	4305      	orrs	r5, r0
 8000e98:	d100      	bne.n	8000e9c <__aeabi_dadd+0x4a4>
 8000e9a:	e6e2      	b.n	8000c62 <__aeabi_dadd+0x26a>
 8000e9c:	1c5d      	adds	r5, r3, #1
 8000e9e:	d100      	bne.n	8000ea2 <__aeabi_dadd+0x4aa>
 8000ea0:	e0b0      	b.n	8001004 <__aeabi_dadd+0x60c>
 8000ea2:	4d61      	ldr	r5, [pc, #388]	; (8001028 <__aeabi_dadd+0x630>)
 8000ea4:	42ae      	cmp	r6, r5
 8000ea6:	d01f      	beq.n	8000ee8 <__aeabi_dadd+0x4f0>
 8000ea8:	43db      	mvns	r3, r3
 8000eaa:	2b38      	cmp	r3, #56	; 0x38
 8000eac:	dc71      	bgt.n	8000f92 <__aeabi_dadd+0x59a>
 8000eae:	2b1f      	cmp	r3, #31
 8000eb0:	dd00      	ble.n	8000eb4 <__aeabi_dadd+0x4bc>
 8000eb2:	e096      	b.n	8000fe2 <__aeabi_dadd+0x5ea>
 8000eb4:	2520      	movs	r5, #32
 8000eb6:	000f      	movs	r7, r1
 8000eb8:	1aed      	subs	r5, r5, r3
 8000eba:	40af      	lsls	r7, r5
 8000ebc:	46b9      	mov	r9, r7
 8000ebe:	0007      	movs	r7, r0
 8000ec0:	46aa      	mov	sl, r5
 8000ec2:	40df      	lsrs	r7, r3
 8000ec4:	464d      	mov	r5, r9
 8000ec6:	433d      	orrs	r5, r7
 8000ec8:	002f      	movs	r7, r5
 8000eca:	4655      	mov	r5, sl
 8000ecc:	40a8      	lsls	r0, r5
 8000ece:	40d9      	lsrs	r1, r3
 8000ed0:	1e45      	subs	r5, r0, #1
 8000ed2:	41a8      	sbcs	r0, r5
 8000ed4:	4488      	add	r8, r1
 8000ed6:	4307      	orrs	r7, r0
 8000ed8:	18bf      	adds	r7, r7, r2
 8000eda:	4297      	cmp	r7, r2
 8000edc:	4192      	sbcs	r2, r2
 8000ede:	4251      	negs	r1, r2
 8000ee0:	4441      	add	r1, r8
 8000ee2:	0035      	movs	r5, r6
 8000ee4:	e63a      	b.n	8000b5c <__aeabi_dadd+0x164>
 8000ee6:	4664      	mov	r4, ip
 8000ee8:	0035      	movs	r5, r6
 8000eea:	4641      	mov	r1, r8
 8000eec:	0010      	movs	r0, r2
 8000eee:	e685      	b.n	8000bfc <__aeabi_dadd+0x204>
 8000ef0:	000b      	movs	r3, r1
 8000ef2:	4303      	orrs	r3, r0
 8000ef4:	2d00      	cmp	r5, #0
 8000ef6:	d000      	beq.n	8000efa <__aeabi_dadd+0x502>
 8000ef8:	e663      	b.n	8000bc2 <__aeabi_dadd+0x1ca>
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d0f5      	beq.n	8000eea <__aeabi_dadd+0x4f2>
 8000efe:	4643      	mov	r3, r8
 8000f00:	4313      	orrs	r3, r2
 8000f02:	d100      	bne.n	8000f06 <__aeabi_dadd+0x50e>
 8000f04:	e67a      	b.n	8000bfc <__aeabi_dadd+0x204>
 8000f06:	1887      	adds	r7, r0, r2
 8000f08:	4287      	cmp	r7, r0
 8000f0a:	4180      	sbcs	r0, r0
 8000f0c:	2207      	movs	r2, #7
 8000f0e:	4441      	add	r1, r8
 8000f10:	4240      	negs	r0, r0
 8000f12:	1809      	adds	r1, r1, r0
 8000f14:	403a      	ands	r2, r7
 8000f16:	020b      	lsls	r3, r1, #8
 8000f18:	d400      	bmi.n	8000f1c <__aeabi_dadd+0x524>
 8000f1a:	e6d5      	b.n	8000cc8 <__aeabi_dadd+0x2d0>
 8000f1c:	4b43      	ldr	r3, [pc, #268]	; (800102c <__aeabi_dadd+0x634>)
 8000f1e:	3501      	adds	r5, #1
 8000f20:	4019      	ands	r1, r3
 8000f22:	e5c9      	b.n	8000ab8 <__aeabi_dadd+0xc0>
 8000f24:	0038      	movs	r0, r7
 8000f26:	e669      	b.n	8000bfc <__aeabi_dadd+0x204>
 8000f28:	001e      	movs	r6, r3
 8000f2a:	4647      	mov	r7, r8
 8000f2c:	3e20      	subs	r6, #32
 8000f2e:	40f7      	lsrs	r7, r6
 8000f30:	46bc      	mov	ip, r7
 8000f32:	2b20      	cmp	r3, #32
 8000f34:	d004      	beq.n	8000f40 <__aeabi_dadd+0x548>
 8000f36:	2640      	movs	r6, #64	; 0x40
 8000f38:	1af3      	subs	r3, r6, r3
 8000f3a:	4646      	mov	r6, r8
 8000f3c:	409e      	lsls	r6, r3
 8000f3e:	4332      	orrs	r2, r6
 8000f40:	0017      	movs	r7, r2
 8000f42:	4663      	mov	r3, ip
 8000f44:	1e7a      	subs	r2, r7, #1
 8000f46:	4197      	sbcs	r7, r2
 8000f48:	431f      	orrs	r7, r3
 8000f4a:	e602      	b.n	8000b52 <__aeabi_dadd+0x15a>
 8000f4c:	4d36      	ldr	r5, [pc, #216]	; (8001028 <__aeabi_dadd+0x630>)
 8000f4e:	42ae      	cmp	r6, r5
 8000f50:	d0ca      	beq.n	8000ee8 <__aeabi_dadd+0x4f0>
 8000f52:	2580      	movs	r5, #128	; 0x80
 8000f54:	042d      	lsls	r5, r5, #16
 8000f56:	425b      	negs	r3, r3
 8000f58:	4329      	orrs	r1, r5
 8000f5a:	e7a6      	b.n	8000eaa <__aeabi_dadd+0x4b2>
 8000f5c:	4308      	orrs	r0, r1
 8000f5e:	1e41      	subs	r1, r0, #1
 8000f60:	4188      	sbcs	r0, r1
 8000f62:	e6a6      	b.n	8000cb2 <__aeabi_dadd+0x2ba>
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d100      	bne.n	8000f6a <__aeabi_dadd+0x572>
 8000f68:	e648      	b.n	8000bfc <__aeabi_dadd+0x204>
 8000f6a:	1a87      	subs	r7, r0, r2
 8000f6c:	4643      	mov	r3, r8
 8000f6e:	42b8      	cmp	r0, r7
 8000f70:	41b6      	sbcs	r6, r6
 8000f72:	1acb      	subs	r3, r1, r3
 8000f74:	4276      	negs	r6, r6
 8000f76:	1b9e      	subs	r6, r3, r6
 8000f78:	0233      	lsls	r3, r6, #8
 8000f7a:	d54b      	bpl.n	8001014 <__aeabi_dadd+0x61c>
 8000f7c:	1a17      	subs	r7, r2, r0
 8000f7e:	4643      	mov	r3, r8
 8000f80:	42ba      	cmp	r2, r7
 8000f82:	4192      	sbcs	r2, r2
 8000f84:	1a59      	subs	r1, r3, r1
 8000f86:	4252      	negs	r2, r2
 8000f88:	1a89      	subs	r1, r1, r2
 8000f8a:	2207      	movs	r2, #7
 8000f8c:	4664      	mov	r4, ip
 8000f8e:	403a      	ands	r2, r7
 8000f90:	e592      	b.n	8000ab8 <__aeabi_dadd+0xc0>
 8000f92:	4301      	orrs	r1, r0
 8000f94:	000f      	movs	r7, r1
 8000f96:	1e79      	subs	r1, r7, #1
 8000f98:	418f      	sbcs	r7, r1
 8000f9a:	e79d      	b.n	8000ed8 <__aeabi_dadd+0x4e0>
 8000f9c:	001c      	movs	r4, r3
 8000f9e:	000f      	movs	r7, r1
 8000fa0:	3c20      	subs	r4, #32
 8000fa2:	40e7      	lsrs	r7, r4
 8000fa4:	2b20      	cmp	r3, #32
 8000fa6:	d003      	beq.n	8000fb0 <__aeabi_dadd+0x5b8>
 8000fa8:	2440      	movs	r4, #64	; 0x40
 8000faa:	1ae3      	subs	r3, r4, r3
 8000fac:	4099      	lsls	r1, r3
 8000fae:	4308      	orrs	r0, r1
 8000fb0:	1e41      	subs	r1, r0, #1
 8000fb2:	4188      	sbcs	r0, r1
 8000fb4:	4338      	orrs	r0, r7
 8000fb6:	e67c      	b.n	8000cb2 <__aeabi_dadd+0x2ba>
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2400      	movs	r4, #0
 8000fbc:	e625      	b.n	8000c0a <__aeabi_dadd+0x212>
 8000fbe:	1a17      	subs	r7, r2, r0
 8000fc0:	4643      	mov	r3, r8
 8000fc2:	42ba      	cmp	r2, r7
 8000fc4:	4192      	sbcs	r2, r2
 8000fc6:	1a59      	subs	r1, r3, r1
 8000fc8:	4252      	negs	r2, r2
 8000fca:	1a89      	subs	r1, r1, r2
 8000fcc:	4664      	mov	r4, ip
 8000fce:	0035      	movs	r5, r6
 8000fd0:	e543      	b.n	8000a5a <__aeabi_dadd+0x62>
 8000fd2:	4641      	mov	r1, r8
 8000fd4:	0010      	movs	r0, r2
 8000fd6:	4d14      	ldr	r5, [pc, #80]	; (8001028 <__aeabi_dadd+0x630>)
 8000fd8:	e610      	b.n	8000bfc <__aeabi_dadd+0x204>
 8000fda:	2280      	movs	r2, #128	; 0x80
 8000fdc:	2400      	movs	r4, #0
 8000fde:	0312      	lsls	r2, r2, #12
 8000fe0:	e680      	b.n	8000ce4 <__aeabi_dadd+0x2ec>
 8000fe2:	001d      	movs	r5, r3
 8000fe4:	000f      	movs	r7, r1
 8000fe6:	3d20      	subs	r5, #32
 8000fe8:	40ef      	lsrs	r7, r5
 8000fea:	46bc      	mov	ip, r7
 8000fec:	2b20      	cmp	r3, #32
 8000fee:	d003      	beq.n	8000ff8 <__aeabi_dadd+0x600>
 8000ff0:	2540      	movs	r5, #64	; 0x40
 8000ff2:	1aeb      	subs	r3, r5, r3
 8000ff4:	4099      	lsls	r1, r3
 8000ff6:	4308      	orrs	r0, r1
 8000ff8:	0007      	movs	r7, r0
 8000ffa:	4663      	mov	r3, ip
 8000ffc:	1e78      	subs	r0, r7, #1
 8000ffe:	4187      	sbcs	r7, r0
 8001000:	431f      	orrs	r7, r3
 8001002:	e769      	b.n	8000ed8 <__aeabi_dadd+0x4e0>
 8001004:	1887      	adds	r7, r0, r2
 8001006:	4297      	cmp	r7, r2
 8001008:	419b      	sbcs	r3, r3
 800100a:	4441      	add	r1, r8
 800100c:	425b      	negs	r3, r3
 800100e:	18c9      	adds	r1, r1, r3
 8001010:	0035      	movs	r5, r6
 8001012:	e5a3      	b.n	8000b5c <__aeabi_dadd+0x164>
 8001014:	003b      	movs	r3, r7
 8001016:	4333      	orrs	r3, r6
 8001018:	d0ce      	beq.n	8000fb8 <__aeabi_dadd+0x5c0>
 800101a:	2207      	movs	r2, #7
 800101c:	0031      	movs	r1, r6
 800101e:	403a      	ands	r2, r7
 8001020:	e652      	b.n	8000cc8 <__aeabi_dadd+0x2d0>
 8001022:	2300      	movs	r3, #0
 8001024:	001a      	movs	r2, r3
 8001026:	e5f4      	b.n	8000c12 <__aeabi_dadd+0x21a>
 8001028:	000007ff 	.word	0x000007ff
 800102c:	ff7fffff 	.word	0xff7fffff

08001030 <__aeabi_ddiv>:
 8001030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001032:	4657      	mov	r7, sl
 8001034:	46de      	mov	lr, fp
 8001036:	464e      	mov	r6, r9
 8001038:	4645      	mov	r5, r8
 800103a:	b5e0      	push	{r5, r6, r7, lr}
 800103c:	4683      	mov	fp, r0
 800103e:	0007      	movs	r7, r0
 8001040:	030e      	lsls	r6, r1, #12
 8001042:	0048      	lsls	r0, r1, #1
 8001044:	b085      	sub	sp, #20
 8001046:	4692      	mov	sl, r2
 8001048:	001c      	movs	r4, r3
 800104a:	0b36      	lsrs	r6, r6, #12
 800104c:	0d40      	lsrs	r0, r0, #21
 800104e:	0fcd      	lsrs	r5, r1, #31
 8001050:	2800      	cmp	r0, #0
 8001052:	d100      	bne.n	8001056 <__aeabi_ddiv+0x26>
 8001054:	e09d      	b.n	8001192 <__aeabi_ddiv+0x162>
 8001056:	4b95      	ldr	r3, [pc, #596]	; (80012ac <__aeabi_ddiv+0x27c>)
 8001058:	4298      	cmp	r0, r3
 800105a:	d039      	beq.n	80010d0 <__aeabi_ddiv+0xa0>
 800105c:	2380      	movs	r3, #128	; 0x80
 800105e:	00f6      	lsls	r6, r6, #3
 8001060:	041b      	lsls	r3, r3, #16
 8001062:	431e      	orrs	r6, r3
 8001064:	4a92      	ldr	r2, [pc, #584]	; (80012b0 <__aeabi_ddiv+0x280>)
 8001066:	0f7b      	lsrs	r3, r7, #29
 8001068:	4333      	orrs	r3, r6
 800106a:	4699      	mov	r9, r3
 800106c:	4694      	mov	ip, r2
 800106e:	0003      	movs	r3, r0
 8001070:	4463      	add	r3, ip
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	2300      	movs	r3, #0
 8001076:	2600      	movs	r6, #0
 8001078:	00ff      	lsls	r7, r7, #3
 800107a:	9302      	str	r3, [sp, #8]
 800107c:	0323      	lsls	r3, r4, #12
 800107e:	0b1b      	lsrs	r3, r3, #12
 8001080:	4698      	mov	r8, r3
 8001082:	0063      	lsls	r3, r4, #1
 8001084:	0fe4      	lsrs	r4, r4, #31
 8001086:	4652      	mov	r2, sl
 8001088:	0d5b      	lsrs	r3, r3, #21
 800108a:	9401      	str	r4, [sp, #4]
 800108c:	d100      	bne.n	8001090 <__aeabi_ddiv+0x60>
 800108e:	e0b3      	b.n	80011f8 <__aeabi_ddiv+0x1c8>
 8001090:	4986      	ldr	r1, [pc, #536]	; (80012ac <__aeabi_ddiv+0x27c>)
 8001092:	428b      	cmp	r3, r1
 8001094:	d100      	bne.n	8001098 <__aeabi_ddiv+0x68>
 8001096:	e09e      	b.n	80011d6 <__aeabi_ddiv+0x1a6>
 8001098:	4642      	mov	r2, r8
 800109a:	00d1      	lsls	r1, r2, #3
 800109c:	2280      	movs	r2, #128	; 0x80
 800109e:	0412      	lsls	r2, r2, #16
 80010a0:	430a      	orrs	r2, r1
 80010a2:	4651      	mov	r1, sl
 80010a4:	0f49      	lsrs	r1, r1, #29
 80010a6:	4311      	orrs	r1, r2
 80010a8:	468b      	mov	fp, r1
 80010aa:	4981      	ldr	r1, [pc, #516]	; (80012b0 <__aeabi_ddiv+0x280>)
 80010ac:	4652      	mov	r2, sl
 80010ae:	468c      	mov	ip, r1
 80010b0:	9900      	ldr	r1, [sp, #0]
 80010b2:	4463      	add	r3, ip
 80010b4:	1acb      	subs	r3, r1, r3
 80010b6:	2100      	movs	r1, #0
 80010b8:	00d2      	lsls	r2, r2, #3
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	002b      	movs	r3, r5
 80010be:	4063      	eors	r3, r4
 80010c0:	469a      	mov	sl, r3
 80010c2:	2e0f      	cmp	r6, #15
 80010c4:	d900      	bls.n	80010c8 <__aeabi_ddiv+0x98>
 80010c6:	e105      	b.n	80012d4 <__aeabi_ddiv+0x2a4>
 80010c8:	4b7a      	ldr	r3, [pc, #488]	; (80012b4 <__aeabi_ddiv+0x284>)
 80010ca:	00b6      	lsls	r6, r6, #2
 80010cc:	599b      	ldr	r3, [r3, r6]
 80010ce:	469f      	mov	pc, r3
 80010d0:	465b      	mov	r3, fp
 80010d2:	4333      	orrs	r3, r6
 80010d4:	4699      	mov	r9, r3
 80010d6:	d000      	beq.n	80010da <__aeabi_ddiv+0xaa>
 80010d8:	e0b8      	b.n	800124c <__aeabi_ddiv+0x21c>
 80010da:	2302      	movs	r3, #2
 80010dc:	2608      	movs	r6, #8
 80010de:	2700      	movs	r7, #0
 80010e0:	9000      	str	r0, [sp, #0]
 80010e2:	9302      	str	r3, [sp, #8]
 80010e4:	e7ca      	b.n	800107c <__aeabi_ddiv+0x4c>
 80010e6:	46cb      	mov	fp, r9
 80010e8:	003a      	movs	r2, r7
 80010ea:	9902      	ldr	r1, [sp, #8]
 80010ec:	9501      	str	r5, [sp, #4]
 80010ee:	9b01      	ldr	r3, [sp, #4]
 80010f0:	469a      	mov	sl, r3
 80010f2:	2902      	cmp	r1, #2
 80010f4:	d027      	beq.n	8001146 <__aeabi_ddiv+0x116>
 80010f6:	2903      	cmp	r1, #3
 80010f8:	d100      	bne.n	80010fc <__aeabi_ddiv+0xcc>
 80010fa:	e280      	b.n	80015fe <__aeabi_ddiv+0x5ce>
 80010fc:	2901      	cmp	r1, #1
 80010fe:	d044      	beq.n	800118a <__aeabi_ddiv+0x15a>
 8001100:	496d      	ldr	r1, [pc, #436]	; (80012b8 <__aeabi_ddiv+0x288>)
 8001102:	9b00      	ldr	r3, [sp, #0]
 8001104:	468c      	mov	ip, r1
 8001106:	4463      	add	r3, ip
 8001108:	001c      	movs	r4, r3
 800110a:	2c00      	cmp	r4, #0
 800110c:	dd38      	ble.n	8001180 <__aeabi_ddiv+0x150>
 800110e:	0753      	lsls	r3, r2, #29
 8001110:	d000      	beq.n	8001114 <__aeabi_ddiv+0xe4>
 8001112:	e213      	b.n	800153c <__aeabi_ddiv+0x50c>
 8001114:	08d2      	lsrs	r2, r2, #3
 8001116:	465b      	mov	r3, fp
 8001118:	01db      	lsls	r3, r3, #7
 800111a:	d509      	bpl.n	8001130 <__aeabi_ddiv+0x100>
 800111c:	4659      	mov	r1, fp
 800111e:	4b67      	ldr	r3, [pc, #412]	; (80012bc <__aeabi_ddiv+0x28c>)
 8001120:	4019      	ands	r1, r3
 8001122:	468b      	mov	fp, r1
 8001124:	2180      	movs	r1, #128	; 0x80
 8001126:	00c9      	lsls	r1, r1, #3
 8001128:	468c      	mov	ip, r1
 800112a:	9b00      	ldr	r3, [sp, #0]
 800112c:	4463      	add	r3, ip
 800112e:	001c      	movs	r4, r3
 8001130:	4b63      	ldr	r3, [pc, #396]	; (80012c0 <__aeabi_ddiv+0x290>)
 8001132:	429c      	cmp	r4, r3
 8001134:	dc07      	bgt.n	8001146 <__aeabi_ddiv+0x116>
 8001136:	465b      	mov	r3, fp
 8001138:	0564      	lsls	r4, r4, #21
 800113a:	075f      	lsls	r7, r3, #29
 800113c:	025b      	lsls	r3, r3, #9
 800113e:	4317      	orrs	r7, r2
 8001140:	0b1b      	lsrs	r3, r3, #12
 8001142:	0d62      	lsrs	r2, r4, #21
 8001144:	e002      	b.n	800114c <__aeabi_ddiv+0x11c>
 8001146:	2300      	movs	r3, #0
 8001148:	2700      	movs	r7, #0
 800114a:	4a58      	ldr	r2, [pc, #352]	; (80012ac <__aeabi_ddiv+0x27c>)
 800114c:	2100      	movs	r1, #0
 800114e:	031b      	lsls	r3, r3, #12
 8001150:	0b1c      	lsrs	r4, r3, #12
 8001152:	0d0b      	lsrs	r3, r1, #20
 8001154:	051b      	lsls	r3, r3, #20
 8001156:	4323      	orrs	r3, r4
 8001158:	0514      	lsls	r4, r2, #20
 800115a:	4a5a      	ldr	r2, [pc, #360]	; (80012c4 <__aeabi_ddiv+0x294>)
 800115c:	0038      	movs	r0, r7
 800115e:	4013      	ands	r3, r2
 8001160:	431c      	orrs	r4, r3
 8001162:	4653      	mov	r3, sl
 8001164:	0064      	lsls	r4, r4, #1
 8001166:	07db      	lsls	r3, r3, #31
 8001168:	0864      	lsrs	r4, r4, #1
 800116a:	431c      	orrs	r4, r3
 800116c:	0021      	movs	r1, r4
 800116e:	b005      	add	sp, #20
 8001170:	bc3c      	pop	{r2, r3, r4, r5}
 8001172:	4690      	mov	r8, r2
 8001174:	4699      	mov	r9, r3
 8001176:	46a2      	mov	sl, r4
 8001178:	46ab      	mov	fp, r5
 800117a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800117c:	2201      	movs	r2, #1
 800117e:	4252      	negs	r2, r2
 8001180:	2301      	movs	r3, #1
 8001182:	1b1b      	subs	r3, r3, r4
 8001184:	2b38      	cmp	r3, #56	; 0x38
 8001186:	dc00      	bgt.n	800118a <__aeabi_ddiv+0x15a>
 8001188:	e1ad      	b.n	80014e6 <__aeabi_ddiv+0x4b6>
 800118a:	2200      	movs	r2, #0
 800118c:	2300      	movs	r3, #0
 800118e:	2700      	movs	r7, #0
 8001190:	e7dc      	b.n	800114c <__aeabi_ddiv+0x11c>
 8001192:	465b      	mov	r3, fp
 8001194:	4333      	orrs	r3, r6
 8001196:	4699      	mov	r9, r3
 8001198:	d05e      	beq.n	8001258 <__aeabi_ddiv+0x228>
 800119a:	2e00      	cmp	r6, #0
 800119c:	d100      	bne.n	80011a0 <__aeabi_ddiv+0x170>
 800119e:	e18a      	b.n	80014b6 <__aeabi_ddiv+0x486>
 80011a0:	0030      	movs	r0, r6
 80011a2:	f001 fa9d 	bl	80026e0 <__clzsi2>
 80011a6:	0003      	movs	r3, r0
 80011a8:	3b0b      	subs	r3, #11
 80011aa:	2b1c      	cmp	r3, #28
 80011ac:	dd00      	ble.n	80011b0 <__aeabi_ddiv+0x180>
 80011ae:	e17b      	b.n	80014a8 <__aeabi_ddiv+0x478>
 80011b0:	221d      	movs	r2, #29
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	465a      	mov	r2, fp
 80011b6:	0001      	movs	r1, r0
 80011b8:	40da      	lsrs	r2, r3
 80011ba:	3908      	subs	r1, #8
 80011bc:	408e      	lsls	r6, r1
 80011be:	0013      	movs	r3, r2
 80011c0:	465f      	mov	r7, fp
 80011c2:	4333      	orrs	r3, r6
 80011c4:	4699      	mov	r9, r3
 80011c6:	408f      	lsls	r7, r1
 80011c8:	4b3f      	ldr	r3, [pc, #252]	; (80012c8 <__aeabi_ddiv+0x298>)
 80011ca:	2600      	movs	r6, #0
 80011cc:	1a1b      	subs	r3, r3, r0
 80011ce:	9300      	str	r3, [sp, #0]
 80011d0:	2300      	movs	r3, #0
 80011d2:	9302      	str	r3, [sp, #8]
 80011d4:	e752      	b.n	800107c <__aeabi_ddiv+0x4c>
 80011d6:	4641      	mov	r1, r8
 80011d8:	4653      	mov	r3, sl
 80011da:	430b      	orrs	r3, r1
 80011dc:	493b      	ldr	r1, [pc, #236]	; (80012cc <__aeabi_ddiv+0x29c>)
 80011de:	469b      	mov	fp, r3
 80011e0:	468c      	mov	ip, r1
 80011e2:	9b00      	ldr	r3, [sp, #0]
 80011e4:	4463      	add	r3, ip
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	465b      	mov	r3, fp
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d13b      	bne.n	8001266 <__aeabi_ddiv+0x236>
 80011ee:	2302      	movs	r3, #2
 80011f0:	2200      	movs	r2, #0
 80011f2:	431e      	orrs	r6, r3
 80011f4:	2102      	movs	r1, #2
 80011f6:	e761      	b.n	80010bc <__aeabi_ddiv+0x8c>
 80011f8:	4643      	mov	r3, r8
 80011fa:	4313      	orrs	r3, r2
 80011fc:	469b      	mov	fp, r3
 80011fe:	d037      	beq.n	8001270 <__aeabi_ddiv+0x240>
 8001200:	4643      	mov	r3, r8
 8001202:	2b00      	cmp	r3, #0
 8001204:	d100      	bne.n	8001208 <__aeabi_ddiv+0x1d8>
 8001206:	e162      	b.n	80014ce <__aeabi_ddiv+0x49e>
 8001208:	4640      	mov	r0, r8
 800120a:	f001 fa69 	bl	80026e0 <__clzsi2>
 800120e:	0003      	movs	r3, r0
 8001210:	3b0b      	subs	r3, #11
 8001212:	2b1c      	cmp	r3, #28
 8001214:	dd00      	ble.n	8001218 <__aeabi_ddiv+0x1e8>
 8001216:	e153      	b.n	80014c0 <__aeabi_ddiv+0x490>
 8001218:	0002      	movs	r2, r0
 800121a:	4641      	mov	r1, r8
 800121c:	3a08      	subs	r2, #8
 800121e:	4091      	lsls	r1, r2
 8001220:	4688      	mov	r8, r1
 8001222:	211d      	movs	r1, #29
 8001224:	1acb      	subs	r3, r1, r3
 8001226:	4651      	mov	r1, sl
 8001228:	40d9      	lsrs	r1, r3
 800122a:	000b      	movs	r3, r1
 800122c:	4641      	mov	r1, r8
 800122e:	430b      	orrs	r3, r1
 8001230:	469b      	mov	fp, r3
 8001232:	4653      	mov	r3, sl
 8001234:	4093      	lsls	r3, r2
 8001236:	001a      	movs	r2, r3
 8001238:	9b00      	ldr	r3, [sp, #0]
 800123a:	4925      	ldr	r1, [pc, #148]	; (80012d0 <__aeabi_ddiv+0x2a0>)
 800123c:	469c      	mov	ip, r3
 800123e:	4460      	add	r0, ip
 8001240:	0003      	movs	r3, r0
 8001242:	468c      	mov	ip, r1
 8001244:	4463      	add	r3, ip
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	2100      	movs	r1, #0
 800124a:	e737      	b.n	80010bc <__aeabi_ddiv+0x8c>
 800124c:	2303      	movs	r3, #3
 800124e:	46b1      	mov	r9, r6
 8001250:	9000      	str	r0, [sp, #0]
 8001252:	260c      	movs	r6, #12
 8001254:	9302      	str	r3, [sp, #8]
 8001256:	e711      	b.n	800107c <__aeabi_ddiv+0x4c>
 8001258:	2300      	movs	r3, #0
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	3301      	adds	r3, #1
 800125e:	2604      	movs	r6, #4
 8001260:	2700      	movs	r7, #0
 8001262:	9302      	str	r3, [sp, #8]
 8001264:	e70a      	b.n	800107c <__aeabi_ddiv+0x4c>
 8001266:	2303      	movs	r3, #3
 8001268:	46c3      	mov	fp, r8
 800126a:	431e      	orrs	r6, r3
 800126c:	2103      	movs	r1, #3
 800126e:	e725      	b.n	80010bc <__aeabi_ddiv+0x8c>
 8001270:	3301      	adds	r3, #1
 8001272:	431e      	orrs	r6, r3
 8001274:	2200      	movs	r2, #0
 8001276:	2101      	movs	r1, #1
 8001278:	e720      	b.n	80010bc <__aeabi_ddiv+0x8c>
 800127a:	2300      	movs	r3, #0
 800127c:	469a      	mov	sl, r3
 800127e:	2380      	movs	r3, #128	; 0x80
 8001280:	2700      	movs	r7, #0
 8001282:	031b      	lsls	r3, r3, #12
 8001284:	4a09      	ldr	r2, [pc, #36]	; (80012ac <__aeabi_ddiv+0x27c>)
 8001286:	e761      	b.n	800114c <__aeabi_ddiv+0x11c>
 8001288:	2380      	movs	r3, #128	; 0x80
 800128a:	4649      	mov	r1, r9
 800128c:	031b      	lsls	r3, r3, #12
 800128e:	4219      	tst	r1, r3
 8001290:	d100      	bne.n	8001294 <__aeabi_ddiv+0x264>
 8001292:	e0e2      	b.n	800145a <__aeabi_ddiv+0x42a>
 8001294:	4659      	mov	r1, fp
 8001296:	4219      	tst	r1, r3
 8001298:	d000      	beq.n	800129c <__aeabi_ddiv+0x26c>
 800129a:	e0de      	b.n	800145a <__aeabi_ddiv+0x42a>
 800129c:	430b      	orrs	r3, r1
 800129e:	031b      	lsls	r3, r3, #12
 80012a0:	0017      	movs	r7, r2
 80012a2:	0b1b      	lsrs	r3, r3, #12
 80012a4:	46a2      	mov	sl, r4
 80012a6:	4a01      	ldr	r2, [pc, #4]	; (80012ac <__aeabi_ddiv+0x27c>)
 80012a8:	e750      	b.n	800114c <__aeabi_ddiv+0x11c>
 80012aa:	46c0      	nop			; (mov r8, r8)
 80012ac:	000007ff 	.word	0x000007ff
 80012b0:	fffffc01 	.word	0xfffffc01
 80012b4:	0800c140 	.word	0x0800c140
 80012b8:	000003ff 	.word	0x000003ff
 80012bc:	feffffff 	.word	0xfeffffff
 80012c0:	000007fe 	.word	0x000007fe
 80012c4:	800fffff 	.word	0x800fffff
 80012c8:	fffffc0d 	.word	0xfffffc0d
 80012cc:	fffff801 	.word	0xfffff801
 80012d0:	000003f3 	.word	0x000003f3
 80012d4:	45d9      	cmp	r9, fp
 80012d6:	d900      	bls.n	80012da <__aeabi_ddiv+0x2aa>
 80012d8:	e0cb      	b.n	8001472 <__aeabi_ddiv+0x442>
 80012da:	d100      	bne.n	80012de <__aeabi_ddiv+0x2ae>
 80012dc:	e0c6      	b.n	800146c <__aeabi_ddiv+0x43c>
 80012de:	003c      	movs	r4, r7
 80012e0:	4648      	mov	r0, r9
 80012e2:	2700      	movs	r7, #0
 80012e4:	9b00      	ldr	r3, [sp, #0]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	465b      	mov	r3, fp
 80012ec:	0e16      	lsrs	r6, r2, #24
 80012ee:	021b      	lsls	r3, r3, #8
 80012f0:	431e      	orrs	r6, r3
 80012f2:	0213      	lsls	r3, r2, #8
 80012f4:	4698      	mov	r8, r3
 80012f6:	0433      	lsls	r3, r6, #16
 80012f8:	0c1b      	lsrs	r3, r3, #16
 80012fa:	4699      	mov	r9, r3
 80012fc:	0c31      	lsrs	r1, r6, #16
 80012fe:	9101      	str	r1, [sp, #4]
 8001300:	f7fe ff90 	bl	8000224 <__aeabi_uidivmod>
 8001304:	464a      	mov	r2, r9
 8001306:	4342      	muls	r2, r0
 8001308:	040b      	lsls	r3, r1, #16
 800130a:	0c21      	lsrs	r1, r4, #16
 800130c:	0005      	movs	r5, r0
 800130e:	4319      	orrs	r1, r3
 8001310:	428a      	cmp	r2, r1
 8001312:	d907      	bls.n	8001324 <__aeabi_ddiv+0x2f4>
 8001314:	1989      	adds	r1, r1, r6
 8001316:	3d01      	subs	r5, #1
 8001318:	428e      	cmp	r6, r1
 800131a:	d803      	bhi.n	8001324 <__aeabi_ddiv+0x2f4>
 800131c:	428a      	cmp	r2, r1
 800131e:	d901      	bls.n	8001324 <__aeabi_ddiv+0x2f4>
 8001320:	1e85      	subs	r5, r0, #2
 8001322:	1989      	adds	r1, r1, r6
 8001324:	1a88      	subs	r0, r1, r2
 8001326:	9901      	ldr	r1, [sp, #4]
 8001328:	f7fe ff7c 	bl	8000224 <__aeabi_uidivmod>
 800132c:	0409      	lsls	r1, r1, #16
 800132e:	468c      	mov	ip, r1
 8001330:	464a      	mov	r2, r9
 8001332:	0421      	lsls	r1, r4, #16
 8001334:	4664      	mov	r4, ip
 8001336:	4342      	muls	r2, r0
 8001338:	0c09      	lsrs	r1, r1, #16
 800133a:	0003      	movs	r3, r0
 800133c:	4321      	orrs	r1, r4
 800133e:	428a      	cmp	r2, r1
 8001340:	d904      	bls.n	800134c <__aeabi_ddiv+0x31c>
 8001342:	1989      	adds	r1, r1, r6
 8001344:	3b01      	subs	r3, #1
 8001346:	428e      	cmp	r6, r1
 8001348:	d800      	bhi.n	800134c <__aeabi_ddiv+0x31c>
 800134a:	e0f1      	b.n	8001530 <__aeabi_ddiv+0x500>
 800134c:	042d      	lsls	r5, r5, #16
 800134e:	431d      	orrs	r5, r3
 8001350:	46ab      	mov	fp, r5
 8001352:	4643      	mov	r3, r8
 8001354:	1a89      	subs	r1, r1, r2
 8001356:	4642      	mov	r2, r8
 8001358:	0c28      	lsrs	r0, r5, #16
 800135a:	0412      	lsls	r2, r2, #16
 800135c:	0c1d      	lsrs	r5, r3, #16
 800135e:	465b      	mov	r3, fp
 8001360:	0c14      	lsrs	r4, r2, #16
 8001362:	0022      	movs	r2, r4
 8001364:	041b      	lsls	r3, r3, #16
 8001366:	0c1b      	lsrs	r3, r3, #16
 8001368:	435a      	muls	r2, r3
 800136a:	9403      	str	r4, [sp, #12]
 800136c:	436b      	muls	r3, r5
 800136e:	4344      	muls	r4, r0
 8001370:	9502      	str	r5, [sp, #8]
 8001372:	4368      	muls	r0, r5
 8001374:	191b      	adds	r3, r3, r4
 8001376:	0c15      	lsrs	r5, r2, #16
 8001378:	18eb      	adds	r3, r5, r3
 800137a:	429c      	cmp	r4, r3
 800137c:	d903      	bls.n	8001386 <__aeabi_ddiv+0x356>
 800137e:	2480      	movs	r4, #128	; 0x80
 8001380:	0264      	lsls	r4, r4, #9
 8001382:	46a4      	mov	ip, r4
 8001384:	4460      	add	r0, ip
 8001386:	0c1c      	lsrs	r4, r3, #16
 8001388:	0415      	lsls	r5, r2, #16
 800138a:	041b      	lsls	r3, r3, #16
 800138c:	0c2d      	lsrs	r5, r5, #16
 800138e:	1820      	adds	r0, r4, r0
 8001390:	195d      	adds	r5, r3, r5
 8001392:	4281      	cmp	r1, r0
 8001394:	d377      	bcc.n	8001486 <__aeabi_ddiv+0x456>
 8001396:	d073      	beq.n	8001480 <__aeabi_ddiv+0x450>
 8001398:	1a0c      	subs	r4, r1, r0
 800139a:	4aa2      	ldr	r2, [pc, #648]	; (8001624 <__aeabi_ddiv+0x5f4>)
 800139c:	1b7d      	subs	r5, r7, r5
 800139e:	42af      	cmp	r7, r5
 80013a0:	41bf      	sbcs	r7, r7
 80013a2:	4694      	mov	ip, r2
 80013a4:	9b00      	ldr	r3, [sp, #0]
 80013a6:	427f      	negs	r7, r7
 80013a8:	4463      	add	r3, ip
 80013aa:	1be0      	subs	r0, r4, r7
 80013ac:	001c      	movs	r4, r3
 80013ae:	4286      	cmp	r6, r0
 80013b0:	d100      	bne.n	80013b4 <__aeabi_ddiv+0x384>
 80013b2:	e0db      	b.n	800156c <__aeabi_ddiv+0x53c>
 80013b4:	9901      	ldr	r1, [sp, #4]
 80013b6:	f7fe ff35 	bl	8000224 <__aeabi_uidivmod>
 80013ba:	464a      	mov	r2, r9
 80013bc:	4342      	muls	r2, r0
 80013be:	040b      	lsls	r3, r1, #16
 80013c0:	0c29      	lsrs	r1, r5, #16
 80013c2:	0007      	movs	r7, r0
 80013c4:	4319      	orrs	r1, r3
 80013c6:	428a      	cmp	r2, r1
 80013c8:	d907      	bls.n	80013da <__aeabi_ddiv+0x3aa>
 80013ca:	1989      	adds	r1, r1, r6
 80013cc:	3f01      	subs	r7, #1
 80013ce:	428e      	cmp	r6, r1
 80013d0:	d803      	bhi.n	80013da <__aeabi_ddiv+0x3aa>
 80013d2:	428a      	cmp	r2, r1
 80013d4:	d901      	bls.n	80013da <__aeabi_ddiv+0x3aa>
 80013d6:	1e87      	subs	r7, r0, #2
 80013d8:	1989      	adds	r1, r1, r6
 80013da:	1a88      	subs	r0, r1, r2
 80013dc:	9901      	ldr	r1, [sp, #4]
 80013de:	f7fe ff21 	bl	8000224 <__aeabi_uidivmod>
 80013e2:	0409      	lsls	r1, r1, #16
 80013e4:	464a      	mov	r2, r9
 80013e6:	4689      	mov	r9, r1
 80013e8:	0429      	lsls	r1, r5, #16
 80013ea:	464d      	mov	r5, r9
 80013ec:	4342      	muls	r2, r0
 80013ee:	0c09      	lsrs	r1, r1, #16
 80013f0:	0003      	movs	r3, r0
 80013f2:	4329      	orrs	r1, r5
 80013f4:	428a      	cmp	r2, r1
 80013f6:	d907      	bls.n	8001408 <__aeabi_ddiv+0x3d8>
 80013f8:	1989      	adds	r1, r1, r6
 80013fa:	3b01      	subs	r3, #1
 80013fc:	428e      	cmp	r6, r1
 80013fe:	d803      	bhi.n	8001408 <__aeabi_ddiv+0x3d8>
 8001400:	428a      	cmp	r2, r1
 8001402:	d901      	bls.n	8001408 <__aeabi_ddiv+0x3d8>
 8001404:	1e83      	subs	r3, r0, #2
 8001406:	1989      	adds	r1, r1, r6
 8001408:	043f      	lsls	r7, r7, #16
 800140a:	1a89      	subs	r1, r1, r2
 800140c:	003a      	movs	r2, r7
 800140e:	9f03      	ldr	r7, [sp, #12]
 8001410:	431a      	orrs	r2, r3
 8001412:	0038      	movs	r0, r7
 8001414:	0413      	lsls	r3, r2, #16
 8001416:	0c1b      	lsrs	r3, r3, #16
 8001418:	4358      	muls	r0, r3
 800141a:	4681      	mov	r9, r0
 800141c:	9802      	ldr	r0, [sp, #8]
 800141e:	0c15      	lsrs	r5, r2, #16
 8001420:	436f      	muls	r7, r5
 8001422:	4343      	muls	r3, r0
 8001424:	4345      	muls	r5, r0
 8001426:	4648      	mov	r0, r9
 8001428:	0c00      	lsrs	r0, r0, #16
 800142a:	4684      	mov	ip, r0
 800142c:	19db      	adds	r3, r3, r7
 800142e:	4463      	add	r3, ip
 8001430:	429f      	cmp	r7, r3
 8001432:	d903      	bls.n	800143c <__aeabi_ddiv+0x40c>
 8001434:	2080      	movs	r0, #128	; 0x80
 8001436:	0240      	lsls	r0, r0, #9
 8001438:	4684      	mov	ip, r0
 800143a:	4465      	add	r5, ip
 800143c:	4648      	mov	r0, r9
 800143e:	0c1f      	lsrs	r7, r3, #16
 8001440:	0400      	lsls	r0, r0, #16
 8001442:	041b      	lsls	r3, r3, #16
 8001444:	0c00      	lsrs	r0, r0, #16
 8001446:	197d      	adds	r5, r7, r5
 8001448:	1818      	adds	r0, r3, r0
 800144a:	42a9      	cmp	r1, r5
 800144c:	d200      	bcs.n	8001450 <__aeabi_ddiv+0x420>
 800144e:	e084      	b.n	800155a <__aeabi_ddiv+0x52a>
 8001450:	d100      	bne.n	8001454 <__aeabi_ddiv+0x424>
 8001452:	e07f      	b.n	8001554 <__aeabi_ddiv+0x524>
 8001454:	2301      	movs	r3, #1
 8001456:	431a      	orrs	r2, r3
 8001458:	e657      	b.n	800110a <__aeabi_ddiv+0xda>
 800145a:	2380      	movs	r3, #128	; 0x80
 800145c:	464a      	mov	r2, r9
 800145e:	031b      	lsls	r3, r3, #12
 8001460:	4313      	orrs	r3, r2
 8001462:	031b      	lsls	r3, r3, #12
 8001464:	0b1b      	lsrs	r3, r3, #12
 8001466:	46aa      	mov	sl, r5
 8001468:	4a6f      	ldr	r2, [pc, #444]	; (8001628 <__aeabi_ddiv+0x5f8>)
 800146a:	e66f      	b.n	800114c <__aeabi_ddiv+0x11c>
 800146c:	42ba      	cmp	r2, r7
 800146e:	d900      	bls.n	8001472 <__aeabi_ddiv+0x442>
 8001470:	e735      	b.n	80012de <__aeabi_ddiv+0x2ae>
 8001472:	464b      	mov	r3, r9
 8001474:	07dc      	lsls	r4, r3, #31
 8001476:	0858      	lsrs	r0, r3, #1
 8001478:	087b      	lsrs	r3, r7, #1
 800147a:	431c      	orrs	r4, r3
 800147c:	07ff      	lsls	r7, r7, #31
 800147e:	e734      	b.n	80012ea <__aeabi_ddiv+0x2ba>
 8001480:	2400      	movs	r4, #0
 8001482:	42af      	cmp	r7, r5
 8001484:	d289      	bcs.n	800139a <__aeabi_ddiv+0x36a>
 8001486:	4447      	add	r7, r8
 8001488:	4547      	cmp	r7, r8
 800148a:	41a4      	sbcs	r4, r4
 800148c:	465b      	mov	r3, fp
 800148e:	4264      	negs	r4, r4
 8001490:	19a4      	adds	r4, r4, r6
 8001492:	1864      	adds	r4, r4, r1
 8001494:	3b01      	subs	r3, #1
 8001496:	42a6      	cmp	r6, r4
 8001498:	d21e      	bcs.n	80014d8 <__aeabi_ddiv+0x4a8>
 800149a:	42a0      	cmp	r0, r4
 800149c:	d86d      	bhi.n	800157a <__aeabi_ddiv+0x54a>
 800149e:	d100      	bne.n	80014a2 <__aeabi_ddiv+0x472>
 80014a0:	e0b6      	b.n	8001610 <__aeabi_ddiv+0x5e0>
 80014a2:	1a24      	subs	r4, r4, r0
 80014a4:	469b      	mov	fp, r3
 80014a6:	e778      	b.n	800139a <__aeabi_ddiv+0x36a>
 80014a8:	0003      	movs	r3, r0
 80014aa:	465a      	mov	r2, fp
 80014ac:	3b28      	subs	r3, #40	; 0x28
 80014ae:	409a      	lsls	r2, r3
 80014b0:	2700      	movs	r7, #0
 80014b2:	4691      	mov	r9, r2
 80014b4:	e688      	b.n	80011c8 <__aeabi_ddiv+0x198>
 80014b6:	4658      	mov	r0, fp
 80014b8:	f001 f912 	bl	80026e0 <__clzsi2>
 80014bc:	3020      	adds	r0, #32
 80014be:	e672      	b.n	80011a6 <__aeabi_ddiv+0x176>
 80014c0:	0003      	movs	r3, r0
 80014c2:	4652      	mov	r2, sl
 80014c4:	3b28      	subs	r3, #40	; 0x28
 80014c6:	409a      	lsls	r2, r3
 80014c8:	4693      	mov	fp, r2
 80014ca:	2200      	movs	r2, #0
 80014cc:	e6b4      	b.n	8001238 <__aeabi_ddiv+0x208>
 80014ce:	4650      	mov	r0, sl
 80014d0:	f001 f906 	bl	80026e0 <__clzsi2>
 80014d4:	3020      	adds	r0, #32
 80014d6:	e69a      	b.n	800120e <__aeabi_ddiv+0x1de>
 80014d8:	42a6      	cmp	r6, r4
 80014da:	d1e2      	bne.n	80014a2 <__aeabi_ddiv+0x472>
 80014dc:	45b8      	cmp	r8, r7
 80014de:	d9dc      	bls.n	800149a <__aeabi_ddiv+0x46a>
 80014e0:	1a34      	subs	r4, r6, r0
 80014e2:	469b      	mov	fp, r3
 80014e4:	e759      	b.n	800139a <__aeabi_ddiv+0x36a>
 80014e6:	2b1f      	cmp	r3, #31
 80014e8:	dc65      	bgt.n	80015b6 <__aeabi_ddiv+0x586>
 80014ea:	4c50      	ldr	r4, [pc, #320]	; (800162c <__aeabi_ddiv+0x5fc>)
 80014ec:	9900      	ldr	r1, [sp, #0]
 80014ee:	46a4      	mov	ip, r4
 80014f0:	465c      	mov	r4, fp
 80014f2:	4461      	add	r1, ip
 80014f4:	0008      	movs	r0, r1
 80014f6:	408c      	lsls	r4, r1
 80014f8:	0011      	movs	r1, r2
 80014fa:	4082      	lsls	r2, r0
 80014fc:	40d9      	lsrs	r1, r3
 80014fe:	1e50      	subs	r0, r2, #1
 8001500:	4182      	sbcs	r2, r0
 8001502:	430c      	orrs	r4, r1
 8001504:	4314      	orrs	r4, r2
 8001506:	465a      	mov	r2, fp
 8001508:	40da      	lsrs	r2, r3
 800150a:	0013      	movs	r3, r2
 800150c:	0762      	lsls	r2, r4, #29
 800150e:	d009      	beq.n	8001524 <__aeabi_ddiv+0x4f4>
 8001510:	220f      	movs	r2, #15
 8001512:	4022      	ands	r2, r4
 8001514:	2a04      	cmp	r2, #4
 8001516:	d005      	beq.n	8001524 <__aeabi_ddiv+0x4f4>
 8001518:	0022      	movs	r2, r4
 800151a:	1d14      	adds	r4, r2, #4
 800151c:	4294      	cmp	r4, r2
 800151e:	4189      	sbcs	r1, r1
 8001520:	4249      	negs	r1, r1
 8001522:	185b      	adds	r3, r3, r1
 8001524:	021a      	lsls	r2, r3, #8
 8001526:	d562      	bpl.n	80015ee <__aeabi_ddiv+0x5be>
 8001528:	2201      	movs	r2, #1
 800152a:	2300      	movs	r3, #0
 800152c:	2700      	movs	r7, #0
 800152e:	e60d      	b.n	800114c <__aeabi_ddiv+0x11c>
 8001530:	428a      	cmp	r2, r1
 8001532:	d800      	bhi.n	8001536 <__aeabi_ddiv+0x506>
 8001534:	e70a      	b.n	800134c <__aeabi_ddiv+0x31c>
 8001536:	1e83      	subs	r3, r0, #2
 8001538:	1989      	adds	r1, r1, r6
 800153a:	e707      	b.n	800134c <__aeabi_ddiv+0x31c>
 800153c:	230f      	movs	r3, #15
 800153e:	4013      	ands	r3, r2
 8001540:	2b04      	cmp	r3, #4
 8001542:	d100      	bne.n	8001546 <__aeabi_ddiv+0x516>
 8001544:	e5e6      	b.n	8001114 <__aeabi_ddiv+0xe4>
 8001546:	1d17      	adds	r7, r2, #4
 8001548:	4297      	cmp	r7, r2
 800154a:	4192      	sbcs	r2, r2
 800154c:	4253      	negs	r3, r2
 800154e:	449b      	add	fp, r3
 8001550:	08fa      	lsrs	r2, r7, #3
 8001552:	e5e0      	b.n	8001116 <__aeabi_ddiv+0xe6>
 8001554:	2800      	cmp	r0, #0
 8001556:	d100      	bne.n	800155a <__aeabi_ddiv+0x52a>
 8001558:	e5d7      	b.n	800110a <__aeabi_ddiv+0xda>
 800155a:	1871      	adds	r1, r6, r1
 800155c:	1e53      	subs	r3, r2, #1
 800155e:	42b1      	cmp	r1, r6
 8001560:	d327      	bcc.n	80015b2 <__aeabi_ddiv+0x582>
 8001562:	42a9      	cmp	r1, r5
 8001564:	d315      	bcc.n	8001592 <__aeabi_ddiv+0x562>
 8001566:	d058      	beq.n	800161a <__aeabi_ddiv+0x5ea>
 8001568:	001a      	movs	r2, r3
 800156a:	e773      	b.n	8001454 <__aeabi_ddiv+0x424>
 800156c:	2b00      	cmp	r3, #0
 800156e:	dc00      	bgt.n	8001572 <__aeabi_ddiv+0x542>
 8001570:	e604      	b.n	800117c <__aeabi_ddiv+0x14c>
 8001572:	2301      	movs	r3, #1
 8001574:	2200      	movs	r2, #0
 8001576:	449b      	add	fp, r3
 8001578:	e5cd      	b.n	8001116 <__aeabi_ddiv+0xe6>
 800157a:	2302      	movs	r3, #2
 800157c:	4447      	add	r7, r8
 800157e:	4547      	cmp	r7, r8
 8001580:	4189      	sbcs	r1, r1
 8001582:	425b      	negs	r3, r3
 8001584:	469c      	mov	ip, r3
 8001586:	4249      	negs	r1, r1
 8001588:	1989      	adds	r1, r1, r6
 800158a:	190c      	adds	r4, r1, r4
 800158c:	44e3      	add	fp, ip
 800158e:	1a24      	subs	r4, r4, r0
 8001590:	e703      	b.n	800139a <__aeabi_ddiv+0x36a>
 8001592:	4643      	mov	r3, r8
 8001594:	005f      	lsls	r7, r3, #1
 8001596:	4547      	cmp	r7, r8
 8001598:	419b      	sbcs	r3, r3
 800159a:	46b8      	mov	r8, r7
 800159c:	425b      	negs	r3, r3
 800159e:	199e      	adds	r6, r3, r6
 80015a0:	3a02      	subs	r2, #2
 80015a2:	1989      	adds	r1, r1, r6
 80015a4:	42a9      	cmp	r1, r5
 80015a6:	d000      	beq.n	80015aa <__aeabi_ddiv+0x57a>
 80015a8:	e754      	b.n	8001454 <__aeabi_ddiv+0x424>
 80015aa:	4540      	cmp	r0, r8
 80015ac:	d000      	beq.n	80015b0 <__aeabi_ddiv+0x580>
 80015ae:	e751      	b.n	8001454 <__aeabi_ddiv+0x424>
 80015b0:	e5ab      	b.n	800110a <__aeabi_ddiv+0xda>
 80015b2:	001a      	movs	r2, r3
 80015b4:	e7f6      	b.n	80015a4 <__aeabi_ddiv+0x574>
 80015b6:	211f      	movs	r1, #31
 80015b8:	465f      	mov	r7, fp
 80015ba:	4249      	negs	r1, r1
 80015bc:	1b0c      	subs	r4, r1, r4
 80015be:	40e7      	lsrs	r7, r4
 80015c0:	2b20      	cmp	r3, #32
 80015c2:	d007      	beq.n	80015d4 <__aeabi_ddiv+0x5a4>
 80015c4:	491a      	ldr	r1, [pc, #104]	; (8001630 <__aeabi_ddiv+0x600>)
 80015c6:	9b00      	ldr	r3, [sp, #0]
 80015c8:	468c      	mov	ip, r1
 80015ca:	4463      	add	r3, ip
 80015cc:	0018      	movs	r0, r3
 80015ce:	465b      	mov	r3, fp
 80015d0:	4083      	lsls	r3, r0
 80015d2:	431a      	orrs	r2, r3
 80015d4:	1e50      	subs	r0, r2, #1
 80015d6:	4182      	sbcs	r2, r0
 80015d8:	433a      	orrs	r2, r7
 80015da:	2707      	movs	r7, #7
 80015dc:	2300      	movs	r3, #0
 80015de:	4017      	ands	r7, r2
 80015e0:	d009      	beq.n	80015f6 <__aeabi_ddiv+0x5c6>
 80015e2:	210f      	movs	r1, #15
 80015e4:	2300      	movs	r3, #0
 80015e6:	4011      	ands	r1, r2
 80015e8:	0014      	movs	r4, r2
 80015ea:	2904      	cmp	r1, #4
 80015ec:	d195      	bne.n	800151a <__aeabi_ddiv+0x4ea>
 80015ee:	0022      	movs	r2, r4
 80015f0:	075f      	lsls	r7, r3, #29
 80015f2:	025b      	lsls	r3, r3, #9
 80015f4:	0b1b      	lsrs	r3, r3, #12
 80015f6:	08d2      	lsrs	r2, r2, #3
 80015f8:	4317      	orrs	r7, r2
 80015fa:	2200      	movs	r2, #0
 80015fc:	e5a6      	b.n	800114c <__aeabi_ddiv+0x11c>
 80015fe:	2380      	movs	r3, #128	; 0x80
 8001600:	4659      	mov	r1, fp
 8001602:	031b      	lsls	r3, r3, #12
 8001604:	430b      	orrs	r3, r1
 8001606:	031b      	lsls	r3, r3, #12
 8001608:	0017      	movs	r7, r2
 800160a:	0b1b      	lsrs	r3, r3, #12
 800160c:	4a06      	ldr	r2, [pc, #24]	; (8001628 <__aeabi_ddiv+0x5f8>)
 800160e:	e59d      	b.n	800114c <__aeabi_ddiv+0x11c>
 8001610:	42bd      	cmp	r5, r7
 8001612:	d8b2      	bhi.n	800157a <__aeabi_ddiv+0x54a>
 8001614:	469b      	mov	fp, r3
 8001616:	2400      	movs	r4, #0
 8001618:	e6bf      	b.n	800139a <__aeabi_ddiv+0x36a>
 800161a:	4580      	cmp	r8, r0
 800161c:	d3b9      	bcc.n	8001592 <__aeabi_ddiv+0x562>
 800161e:	001a      	movs	r2, r3
 8001620:	e7c3      	b.n	80015aa <__aeabi_ddiv+0x57a>
 8001622:	46c0      	nop			; (mov r8, r8)
 8001624:	000003ff 	.word	0x000003ff
 8001628:	000007ff 	.word	0x000007ff
 800162c:	0000041e 	.word	0x0000041e
 8001630:	0000043e 	.word	0x0000043e

08001634 <__eqdf2>:
 8001634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001636:	464f      	mov	r7, r9
 8001638:	4646      	mov	r6, r8
 800163a:	46d6      	mov	lr, sl
 800163c:	4684      	mov	ip, r0
 800163e:	b5c0      	push	{r6, r7, lr}
 8001640:	4680      	mov	r8, r0
 8001642:	4e19      	ldr	r6, [pc, #100]	; (80016a8 <__eqdf2+0x74>)
 8001644:	0318      	lsls	r0, r3, #12
 8001646:	030f      	lsls	r7, r1, #12
 8001648:	004d      	lsls	r5, r1, #1
 800164a:	0b00      	lsrs	r0, r0, #12
 800164c:	005c      	lsls	r4, r3, #1
 800164e:	4682      	mov	sl, r0
 8001650:	0b3f      	lsrs	r7, r7, #12
 8001652:	0d6d      	lsrs	r5, r5, #21
 8001654:	0fc9      	lsrs	r1, r1, #31
 8001656:	4691      	mov	r9, r2
 8001658:	0d64      	lsrs	r4, r4, #21
 800165a:	0fdb      	lsrs	r3, r3, #31
 800165c:	2001      	movs	r0, #1
 800165e:	42b5      	cmp	r5, r6
 8001660:	d00a      	beq.n	8001678 <__eqdf2+0x44>
 8001662:	42b4      	cmp	r4, r6
 8001664:	d003      	beq.n	800166e <__eqdf2+0x3a>
 8001666:	42a5      	cmp	r5, r4
 8001668:	d101      	bne.n	800166e <__eqdf2+0x3a>
 800166a:	4557      	cmp	r7, sl
 800166c:	d00c      	beq.n	8001688 <__eqdf2+0x54>
 800166e:	bc1c      	pop	{r2, r3, r4}
 8001670:	4690      	mov	r8, r2
 8001672:	4699      	mov	r9, r3
 8001674:	46a2      	mov	sl, r4
 8001676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001678:	4666      	mov	r6, ip
 800167a:	433e      	orrs	r6, r7
 800167c:	d1f7      	bne.n	800166e <__eqdf2+0x3a>
 800167e:	42ac      	cmp	r4, r5
 8001680:	d1f5      	bne.n	800166e <__eqdf2+0x3a>
 8001682:	4654      	mov	r4, sl
 8001684:	4314      	orrs	r4, r2
 8001686:	d1f2      	bne.n	800166e <__eqdf2+0x3a>
 8001688:	2001      	movs	r0, #1
 800168a:	45c8      	cmp	r8, r9
 800168c:	d1ef      	bne.n	800166e <__eqdf2+0x3a>
 800168e:	4299      	cmp	r1, r3
 8001690:	d007      	beq.n	80016a2 <__eqdf2+0x6e>
 8001692:	2d00      	cmp	r5, #0
 8001694:	d1eb      	bne.n	800166e <__eqdf2+0x3a>
 8001696:	4663      	mov	r3, ip
 8001698:	431f      	orrs	r7, r3
 800169a:	0038      	movs	r0, r7
 800169c:	1e47      	subs	r7, r0, #1
 800169e:	41b8      	sbcs	r0, r7
 80016a0:	e7e5      	b.n	800166e <__eqdf2+0x3a>
 80016a2:	2000      	movs	r0, #0
 80016a4:	e7e3      	b.n	800166e <__eqdf2+0x3a>
 80016a6:	46c0      	nop			; (mov r8, r8)
 80016a8:	000007ff 	.word	0x000007ff

080016ac <__gedf2>:
 80016ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ae:	464f      	mov	r7, r9
 80016b0:	4646      	mov	r6, r8
 80016b2:	46d6      	mov	lr, sl
 80016b4:	004d      	lsls	r5, r1, #1
 80016b6:	b5c0      	push	{r6, r7, lr}
 80016b8:	030e      	lsls	r6, r1, #12
 80016ba:	0fc9      	lsrs	r1, r1, #31
 80016bc:	468a      	mov	sl, r1
 80016be:	492c      	ldr	r1, [pc, #176]	; (8001770 <__gedf2+0xc4>)
 80016c0:	031f      	lsls	r7, r3, #12
 80016c2:	005c      	lsls	r4, r3, #1
 80016c4:	4680      	mov	r8, r0
 80016c6:	0b36      	lsrs	r6, r6, #12
 80016c8:	0d6d      	lsrs	r5, r5, #21
 80016ca:	4691      	mov	r9, r2
 80016cc:	0b3f      	lsrs	r7, r7, #12
 80016ce:	0d64      	lsrs	r4, r4, #21
 80016d0:	0fdb      	lsrs	r3, r3, #31
 80016d2:	428d      	cmp	r5, r1
 80016d4:	d01e      	beq.n	8001714 <__gedf2+0x68>
 80016d6:	428c      	cmp	r4, r1
 80016d8:	d016      	beq.n	8001708 <__gedf2+0x5c>
 80016da:	2d00      	cmp	r5, #0
 80016dc:	d11e      	bne.n	800171c <__gedf2+0x70>
 80016de:	4330      	orrs	r0, r6
 80016e0:	4684      	mov	ip, r0
 80016e2:	2c00      	cmp	r4, #0
 80016e4:	d101      	bne.n	80016ea <__gedf2+0x3e>
 80016e6:	433a      	orrs	r2, r7
 80016e8:	d023      	beq.n	8001732 <__gedf2+0x86>
 80016ea:	4662      	mov	r2, ip
 80016ec:	2a00      	cmp	r2, #0
 80016ee:	d01a      	beq.n	8001726 <__gedf2+0x7a>
 80016f0:	459a      	cmp	sl, r3
 80016f2:	d029      	beq.n	8001748 <__gedf2+0x9c>
 80016f4:	4651      	mov	r1, sl
 80016f6:	2002      	movs	r0, #2
 80016f8:	3901      	subs	r1, #1
 80016fa:	4008      	ands	r0, r1
 80016fc:	3801      	subs	r0, #1
 80016fe:	bc1c      	pop	{r2, r3, r4}
 8001700:	4690      	mov	r8, r2
 8001702:	4699      	mov	r9, r3
 8001704:	46a2      	mov	sl, r4
 8001706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001708:	0039      	movs	r1, r7
 800170a:	4311      	orrs	r1, r2
 800170c:	d0e5      	beq.n	80016da <__gedf2+0x2e>
 800170e:	2002      	movs	r0, #2
 8001710:	4240      	negs	r0, r0
 8001712:	e7f4      	b.n	80016fe <__gedf2+0x52>
 8001714:	4330      	orrs	r0, r6
 8001716:	d1fa      	bne.n	800170e <__gedf2+0x62>
 8001718:	42ac      	cmp	r4, r5
 800171a:	d00f      	beq.n	800173c <__gedf2+0x90>
 800171c:	2c00      	cmp	r4, #0
 800171e:	d10f      	bne.n	8001740 <__gedf2+0x94>
 8001720:	433a      	orrs	r2, r7
 8001722:	d0e7      	beq.n	80016f4 <__gedf2+0x48>
 8001724:	e00c      	b.n	8001740 <__gedf2+0x94>
 8001726:	2201      	movs	r2, #1
 8001728:	3b01      	subs	r3, #1
 800172a:	4393      	bics	r3, r2
 800172c:	0018      	movs	r0, r3
 800172e:	3001      	adds	r0, #1
 8001730:	e7e5      	b.n	80016fe <__gedf2+0x52>
 8001732:	4663      	mov	r3, ip
 8001734:	2000      	movs	r0, #0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d0e1      	beq.n	80016fe <__gedf2+0x52>
 800173a:	e7db      	b.n	80016f4 <__gedf2+0x48>
 800173c:	433a      	orrs	r2, r7
 800173e:	d1e6      	bne.n	800170e <__gedf2+0x62>
 8001740:	459a      	cmp	sl, r3
 8001742:	d1d7      	bne.n	80016f4 <__gedf2+0x48>
 8001744:	42a5      	cmp	r5, r4
 8001746:	dcd5      	bgt.n	80016f4 <__gedf2+0x48>
 8001748:	42a5      	cmp	r5, r4
 800174a:	db05      	blt.n	8001758 <__gedf2+0xac>
 800174c:	42be      	cmp	r6, r7
 800174e:	d8d1      	bhi.n	80016f4 <__gedf2+0x48>
 8001750:	d008      	beq.n	8001764 <__gedf2+0xb8>
 8001752:	2000      	movs	r0, #0
 8001754:	42be      	cmp	r6, r7
 8001756:	d2d2      	bcs.n	80016fe <__gedf2+0x52>
 8001758:	4650      	mov	r0, sl
 800175a:	2301      	movs	r3, #1
 800175c:	3801      	subs	r0, #1
 800175e:	4398      	bics	r0, r3
 8001760:	3001      	adds	r0, #1
 8001762:	e7cc      	b.n	80016fe <__gedf2+0x52>
 8001764:	45c8      	cmp	r8, r9
 8001766:	d8c5      	bhi.n	80016f4 <__gedf2+0x48>
 8001768:	2000      	movs	r0, #0
 800176a:	45c8      	cmp	r8, r9
 800176c:	d3f4      	bcc.n	8001758 <__gedf2+0xac>
 800176e:	e7c6      	b.n	80016fe <__gedf2+0x52>
 8001770:	000007ff 	.word	0x000007ff

08001774 <__ledf2>:
 8001774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001776:	464f      	mov	r7, r9
 8001778:	4646      	mov	r6, r8
 800177a:	46d6      	mov	lr, sl
 800177c:	004d      	lsls	r5, r1, #1
 800177e:	b5c0      	push	{r6, r7, lr}
 8001780:	030e      	lsls	r6, r1, #12
 8001782:	0fc9      	lsrs	r1, r1, #31
 8001784:	468a      	mov	sl, r1
 8001786:	492e      	ldr	r1, [pc, #184]	; (8001840 <__ledf2+0xcc>)
 8001788:	031f      	lsls	r7, r3, #12
 800178a:	005c      	lsls	r4, r3, #1
 800178c:	4680      	mov	r8, r0
 800178e:	0b36      	lsrs	r6, r6, #12
 8001790:	0d6d      	lsrs	r5, r5, #21
 8001792:	4691      	mov	r9, r2
 8001794:	0b3f      	lsrs	r7, r7, #12
 8001796:	0d64      	lsrs	r4, r4, #21
 8001798:	0fdb      	lsrs	r3, r3, #31
 800179a:	428d      	cmp	r5, r1
 800179c:	d018      	beq.n	80017d0 <__ledf2+0x5c>
 800179e:	428c      	cmp	r4, r1
 80017a0:	d011      	beq.n	80017c6 <__ledf2+0x52>
 80017a2:	2d00      	cmp	r5, #0
 80017a4:	d118      	bne.n	80017d8 <__ledf2+0x64>
 80017a6:	4330      	orrs	r0, r6
 80017a8:	4684      	mov	ip, r0
 80017aa:	2c00      	cmp	r4, #0
 80017ac:	d11e      	bne.n	80017ec <__ledf2+0x78>
 80017ae:	433a      	orrs	r2, r7
 80017b0:	d11c      	bne.n	80017ec <__ledf2+0x78>
 80017b2:	4663      	mov	r3, ip
 80017b4:	2000      	movs	r0, #0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d030      	beq.n	800181c <__ledf2+0xa8>
 80017ba:	4651      	mov	r1, sl
 80017bc:	2002      	movs	r0, #2
 80017be:	3901      	subs	r1, #1
 80017c0:	4008      	ands	r0, r1
 80017c2:	3801      	subs	r0, #1
 80017c4:	e02a      	b.n	800181c <__ledf2+0xa8>
 80017c6:	0039      	movs	r1, r7
 80017c8:	4311      	orrs	r1, r2
 80017ca:	d0ea      	beq.n	80017a2 <__ledf2+0x2e>
 80017cc:	2002      	movs	r0, #2
 80017ce:	e025      	b.n	800181c <__ledf2+0xa8>
 80017d0:	4330      	orrs	r0, r6
 80017d2:	d1fb      	bne.n	80017cc <__ledf2+0x58>
 80017d4:	42ac      	cmp	r4, r5
 80017d6:	d026      	beq.n	8001826 <__ledf2+0xb2>
 80017d8:	2c00      	cmp	r4, #0
 80017da:	d126      	bne.n	800182a <__ledf2+0xb6>
 80017dc:	433a      	orrs	r2, r7
 80017de:	d124      	bne.n	800182a <__ledf2+0xb6>
 80017e0:	4651      	mov	r1, sl
 80017e2:	2002      	movs	r0, #2
 80017e4:	3901      	subs	r1, #1
 80017e6:	4008      	ands	r0, r1
 80017e8:	3801      	subs	r0, #1
 80017ea:	e017      	b.n	800181c <__ledf2+0xa8>
 80017ec:	4662      	mov	r2, ip
 80017ee:	2a00      	cmp	r2, #0
 80017f0:	d00f      	beq.n	8001812 <__ledf2+0x9e>
 80017f2:	459a      	cmp	sl, r3
 80017f4:	d1e1      	bne.n	80017ba <__ledf2+0x46>
 80017f6:	42a5      	cmp	r5, r4
 80017f8:	db05      	blt.n	8001806 <__ledf2+0x92>
 80017fa:	42be      	cmp	r6, r7
 80017fc:	d8dd      	bhi.n	80017ba <__ledf2+0x46>
 80017fe:	d019      	beq.n	8001834 <__ledf2+0xc0>
 8001800:	2000      	movs	r0, #0
 8001802:	42be      	cmp	r6, r7
 8001804:	d20a      	bcs.n	800181c <__ledf2+0xa8>
 8001806:	4650      	mov	r0, sl
 8001808:	2301      	movs	r3, #1
 800180a:	3801      	subs	r0, #1
 800180c:	4398      	bics	r0, r3
 800180e:	3001      	adds	r0, #1
 8001810:	e004      	b.n	800181c <__ledf2+0xa8>
 8001812:	2201      	movs	r2, #1
 8001814:	3b01      	subs	r3, #1
 8001816:	4393      	bics	r3, r2
 8001818:	0018      	movs	r0, r3
 800181a:	3001      	adds	r0, #1
 800181c:	bc1c      	pop	{r2, r3, r4}
 800181e:	4690      	mov	r8, r2
 8001820:	4699      	mov	r9, r3
 8001822:	46a2      	mov	sl, r4
 8001824:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001826:	433a      	orrs	r2, r7
 8001828:	d1d0      	bne.n	80017cc <__ledf2+0x58>
 800182a:	459a      	cmp	sl, r3
 800182c:	d1c5      	bne.n	80017ba <__ledf2+0x46>
 800182e:	42a5      	cmp	r5, r4
 8001830:	dcc3      	bgt.n	80017ba <__ledf2+0x46>
 8001832:	e7e0      	b.n	80017f6 <__ledf2+0x82>
 8001834:	45c8      	cmp	r8, r9
 8001836:	d8c0      	bhi.n	80017ba <__ledf2+0x46>
 8001838:	2000      	movs	r0, #0
 800183a:	45c8      	cmp	r8, r9
 800183c:	d3e3      	bcc.n	8001806 <__ledf2+0x92>
 800183e:	e7ed      	b.n	800181c <__ledf2+0xa8>
 8001840:	000007ff 	.word	0x000007ff

08001844 <__aeabi_dmul>:
 8001844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001846:	4657      	mov	r7, sl
 8001848:	46de      	mov	lr, fp
 800184a:	464e      	mov	r6, r9
 800184c:	4645      	mov	r5, r8
 800184e:	b5e0      	push	{r5, r6, r7, lr}
 8001850:	4683      	mov	fp, r0
 8001852:	0006      	movs	r6, r0
 8001854:	030f      	lsls	r7, r1, #12
 8001856:	0048      	lsls	r0, r1, #1
 8001858:	b087      	sub	sp, #28
 800185a:	4692      	mov	sl, r2
 800185c:	001d      	movs	r5, r3
 800185e:	0b3f      	lsrs	r7, r7, #12
 8001860:	0d40      	lsrs	r0, r0, #21
 8001862:	0fcc      	lsrs	r4, r1, #31
 8001864:	2800      	cmp	r0, #0
 8001866:	d100      	bne.n	800186a <__aeabi_dmul+0x26>
 8001868:	e06f      	b.n	800194a <__aeabi_dmul+0x106>
 800186a:	4bde      	ldr	r3, [pc, #888]	; (8001be4 <__aeabi_dmul+0x3a0>)
 800186c:	4298      	cmp	r0, r3
 800186e:	d038      	beq.n	80018e2 <__aeabi_dmul+0x9e>
 8001870:	2380      	movs	r3, #128	; 0x80
 8001872:	00ff      	lsls	r7, r7, #3
 8001874:	041b      	lsls	r3, r3, #16
 8001876:	431f      	orrs	r7, r3
 8001878:	0f73      	lsrs	r3, r6, #29
 800187a:	433b      	orrs	r3, r7
 800187c:	9301      	str	r3, [sp, #4]
 800187e:	4bda      	ldr	r3, [pc, #872]	; (8001be8 <__aeabi_dmul+0x3a4>)
 8001880:	2700      	movs	r7, #0
 8001882:	4699      	mov	r9, r3
 8001884:	2300      	movs	r3, #0
 8001886:	469b      	mov	fp, r3
 8001888:	00f6      	lsls	r6, r6, #3
 800188a:	4481      	add	r9, r0
 800188c:	032b      	lsls	r3, r5, #12
 800188e:	0069      	lsls	r1, r5, #1
 8001890:	0b1b      	lsrs	r3, r3, #12
 8001892:	4652      	mov	r2, sl
 8001894:	4698      	mov	r8, r3
 8001896:	0d49      	lsrs	r1, r1, #21
 8001898:	0fed      	lsrs	r5, r5, #31
 800189a:	2900      	cmp	r1, #0
 800189c:	d100      	bne.n	80018a0 <__aeabi_dmul+0x5c>
 800189e:	e085      	b.n	80019ac <__aeabi_dmul+0x168>
 80018a0:	4bd0      	ldr	r3, [pc, #832]	; (8001be4 <__aeabi_dmul+0x3a0>)
 80018a2:	4299      	cmp	r1, r3
 80018a4:	d100      	bne.n	80018a8 <__aeabi_dmul+0x64>
 80018a6:	e073      	b.n	8001990 <__aeabi_dmul+0x14c>
 80018a8:	4643      	mov	r3, r8
 80018aa:	00da      	lsls	r2, r3, #3
 80018ac:	2380      	movs	r3, #128	; 0x80
 80018ae:	041b      	lsls	r3, r3, #16
 80018b0:	4313      	orrs	r3, r2
 80018b2:	4652      	mov	r2, sl
 80018b4:	48cc      	ldr	r0, [pc, #816]	; (8001be8 <__aeabi_dmul+0x3a4>)
 80018b6:	0f52      	lsrs	r2, r2, #29
 80018b8:	4684      	mov	ip, r0
 80018ba:	4313      	orrs	r3, r2
 80018bc:	4652      	mov	r2, sl
 80018be:	2000      	movs	r0, #0
 80018c0:	4461      	add	r1, ip
 80018c2:	00d2      	lsls	r2, r2, #3
 80018c4:	4489      	add	r9, r1
 80018c6:	0021      	movs	r1, r4
 80018c8:	4069      	eors	r1, r5
 80018ca:	9100      	str	r1, [sp, #0]
 80018cc:	468c      	mov	ip, r1
 80018ce:	2101      	movs	r1, #1
 80018d0:	4449      	add	r1, r9
 80018d2:	468a      	mov	sl, r1
 80018d4:	2f0f      	cmp	r7, #15
 80018d6:	d900      	bls.n	80018da <__aeabi_dmul+0x96>
 80018d8:	e090      	b.n	80019fc <__aeabi_dmul+0x1b8>
 80018da:	49c4      	ldr	r1, [pc, #784]	; (8001bec <__aeabi_dmul+0x3a8>)
 80018dc:	00bf      	lsls	r7, r7, #2
 80018de:	59cf      	ldr	r7, [r1, r7]
 80018e0:	46bf      	mov	pc, r7
 80018e2:	465b      	mov	r3, fp
 80018e4:	433b      	orrs	r3, r7
 80018e6:	9301      	str	r3, [sp, #4]
 80018e8:	d000      	beq.n	80018ec <__aeabi_dmul+0xa8>
 80018ea:	e16a      	b.n	8001bc2 <__aeabi_dmul+0x37e>
 80018ec:	2302      	movs	r3, #2
 80018ee:	2708      	movs	r7, #8
 80018f0:	2600      	movs	r6, #0
 80018f2:	4681      	mov	r9, r0
 80018f4:	469b      	mov	fp, r3
 80018f6:	e7c9      	b.n	800188c <__aeabi_dmul+0x48>
 80018f8:	0032      	movs	r2, r6
 80018fa:	4658      	mov	r0, fp
 80018fc:	9b01      	ldr	r3, [sp, #4]
 80018fe:	4661      	mov	r1, ip
 8001900:	9100      	str	r1, [sp, #0]
 8001902:	2802      	cmp	r0, #2
 8001904:	d100      	bne.n	8001908 <__aeabi_dmul+0xc4>
 8001906:	e075      	b.n	80019f4 <__aeabi_dmul+0x1b0>
 8001908:	2803      	cmp	r0, #3
 800190a:	d100      	bne.n	800190e <__aeabi_dmul+0xca>
 800190c:	e1fe      	b.n	8001d0c <__aeabi_dmul+0x4c8>
 800190e:	2801      	cmp	r0, #1
 8001910:	d000      	beq.n	8001914 <__aeabi_dmul+0xd0>
 8001912:	e12c      	b.n	8001b6e <__aeabi_dmul+0x32a>
 8001914:	2300      	movs	r3, #0
 8001916:	2700      	movs	r7, #0
 8001918:	2600      	movs	r6, #0
 800191a:	2500      	movs	r5, #0
 800191c:	033f      	lsls	r7, r7, #12
 800191e:	0d2a      	lsrs	r2, r5, #20
 8001920:	0b3f      	lsrs	r7, r7, #12
 8001922:	48b3      	ldr	r0, [pc, #716]	; (8001bf0 <__aeabi_dmul+0x3ac>)
 8001924:	0512      	lsls	r2, r2, #20
 8001926:	433a      	orrs	r2, r7
 8001928:	4002      	ands	r2, r0
 800192a:	051b      	lsls	r3, r3, #20
 800192c:	4313      	orrs	r3, r2
 800192e:	9a00      	ldr	r2, [sp, #0]
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	07d1      	lsls	r1, r2, #31
 8001934:	085b      	lsrs	r3, r3, #1
 8001936:	430b      	orrs	r3, r1
 8001938:	0030      	movs	r0, r6
 800193a:	0019      	movs	r1, r3
 800193c:	b007      	add	sp, #28
 800193e:	bc3c      	pop	{r2, r3, r4, r5}
 8001940:	4690      	mov	r8, r2
 8001942:	4699      	mov	r9, r3
 8001944:	46a2      	mov	sl, r4
 8001946:	46ab      	mov	fp, r5
 8001948:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800194a:	465b      	mov	r3, fp
 800194c:	433b      	orrs	r3, r7
 800194e:	9301      	str	r3, [sp, #4]
 8001950:	d100      	bne.n	8001954 <__aeabi_dmul+0x110>
 8001952:	e12f      	b.n	8001bb4 <__aeabi_dmul+0x370>
 8001954:	2f00      	cmp	r7, #0
 8001956:	d100      	bne.n	800195a <__aeabi_dmul+0x116>
 8001958:	e1a5      	b.n	8001ca6 <__aeabi_dmul+0x462>
 800195a:	0038      	movs	r0, r7
 800195c:	f000 fec0 	bl	80026e0 <__clzsi2>
 8001960:	0003      	movs	r3, r0
 8001962:	3b0b      	subs	r3, #11
 8001964:	2b1c      	cmp	r3, #28
 8001966:	dd00      	ble.n	800196a <__aeabi_dmul+0x126>
 8001968:	e196      	b.n	8001c98 <__aeabi_dmul+0x454>
 800196a:	221d      	movs	r2, #29
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	465a      	mov	r2, fp
 8001970:	0001      	movs	r1, r0
 8001972:	40da      	lsrs	r2, r3
 8001974:	465e      	mov	r6, fp
 8001976:	3908      	subs	r1, #8
 8001978:	408f      	lsls	r7, r1
 800197a:	0013      	movs	r3, r2
 800197c:	408e      	lsls	r6, r1
 800197e:	433b      	orrs	r3, r7
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	4b9c      	ldr	r3, [pc, #624]	; (8001bf4 <__aeabi_dmul+0x3b0>)
 8001984:	2700      	movs	r7, #0
 8001986:	1a1b      	subs	r3, r3, r0
 8001988:	4699      	mov	r9, r3
 800198a:	2300      	movs	r3, #0
 800198c:	469b      	mov	fp, r3
 800198e:	e77d      	b.n	800188c <__aeabi_dmul+0x48>
 8001990:	4641      	mov	r1, r8
 8001992:	4653      	mov	r3, sl
 8001994:	430b      	orrs	r3, r1
 8001996:	4993      	ldr	r1, [pc, #588]	; (8001be4 <__aeabi_dmul+0x3a0>)
 8001998:	468c      	mov	ip, r1
 800199a:	44e1      	add	r9, ip
 800199c:	2b00      	cmp	r3, #0
 800199e:	d000      	beq.n	80019a2 <__aeabi_dmul+0x15e>
 80019a0:	e11a      	b.n	8001bd8 <__aeabi_dmul+0x394>
 80019a2:	2202      	movs	r2, #2
 80019a4:	2002      	movs	r0, #2
 80019a6:	4317      	orrs	r7, r2
 80019a8:	2200      	movs	r2, #0
 80019aa:	e78c      	b.n	80018c6 <__aeabi_dmul+0x82>
 80019ac:	4313      	orrs	r3, r2
 80019ae:	d100      	bne.n	80019b2 <__aeabi_dmul+0x16e>
 80019b0:	e10d      	b.n	8001bce <__aeabi_dmul+0x38a>
 80019b2:	4643      	mov	r3, r8
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d100      	bne.n	80019ba <__aeabi_dmul+0x176>
 80019b8:	e181      	b.n	8001cbe <__aeabi_dmul+0x47a>
 80019ba:	4640      	mov	r0, r8
 80019bc:	f000 fe90 	bl	80026e0 <__clzsi2>
 80019c0:	0002      	movs	r2, r0
 80019c2:	3a0b      	subs	r2, #11
 80019c4:	2a1c      	cmp	r2, #28
 80019c6:	dd00      	ble.n	80019ca <__aeabi_dmul+0x186>
 80019c8:	e172      	b.n	8001cb0 <__aeabi_dmul+0x46c>
 80019ca:	0001      	movs	r1, r0
 80019cc:	4643      	mov	r3, r8
 80019ce:	3908      	subs	r1, #8
 80019d0:	408b      	lsls	r3, r1
 80019d2:	4698      	mov	r8, r3
 80019d4:	231d      	movs	r3, #29
 80019d6:	1a9a      	subs	r2, r3, r2
 80019d8:	4653      	mov	r3, sl
 80019da:	40d3      	lsrs	r3, r2
 80019dc:	001a      	movs	r2, r3
 80019de:	4643      	mov	r3, r8
 80019e0:	4313      	orrs	r3, r2
 80019e2:	4652      	mov	r2, sl
 80019e4:	408a      	lsls	r2, r1
 80019e6:	4649      	mov	r1, r9
 80019e8:	1a08      	subs	r0, r1, r0
 80019ea:	4982      	ldr	r1, [pc, #520]	; (8001bf4 <__aeabi_dmul+0x3b0>)
 80019ec:	4689      	mov	r9, r1
 80019ee:	4481      	add	r9, r0
 80019f0:	2000      	movs	r0, #0
 80019f2:	e768      	b.n	80018c6 <__aeabi_dmul+0x82>
 80019f4:	4b7b      	ldr	r3, [pc, #492]	; (8001be4 <__aeabi_dmul+0x3a0>)
 80019f6:	2700      	movs	r7, #0
 80019f8:	2600      	movs	r6, #0
 80019fa:	e78e      	b.n	800191a <__aeabi_dmul+0xd6>
 80019fc:	0c14      	lsrs	r4, r2, #16
 80019fe:	0412      	lsls	r2, r2, #16
 8001a00:	0c12      	lsrs	r2, r2, #16
 8001a02:	0011      	movs	r1, r2
 8001a04:	0c37      	lsrs	r7, r6, #16
 8001a06:	0436      	lsls	r6, r6, #16
 8001a08:	0c35      	lsrs	r5, r6, #16
 8001a0a:	4379      	muls	r1, r7
 8001a0c:	0028      	movs	r0, r5
 8001a0e:	468c      	mov	ip, r1
 8001a10:	002e      	movs	r6, r5
 8001a12:	4360      	muls	r0, r4
 8001a14:	4460      	add	r0, ip
 8001a16:	4683      	mov	fp, r0
 8001a18:	4356      	muls	r6, r2
 8001a1a:	0021      	movs	r1, r4
 8001a1c:	0c30      	lsrs	r0, r6, #16
 8001a1e:	4680      	mov	r8, r0
 8001a20:	4658      	mov	r0, fp
 8001a22:	4379      	muls	r1, r7
 8001a24:	4440      	add	r0, r8
 8001a26:	9102      	str	r1, [sp, #8]
 8001a28:	4584      	cmp	ip, r0
 8001a2a:	d906      	bls.n	8001a3a <__aeabi_dmul+0x1f6>
 8001a2c:	4688      	mov	r8, r1
 8001a2e:	2180      	movs	r1, #128	; 0x80
 8001a30:	0249      	lsls	r1, r1, #9
 8001a32:	468c      	mov	ip, r1
 8001a34:	44e0      	add	r8, ip
 8001a36:	4641      	mov	r1, r8
 8001a38:	9102      	str	r1, [sp, #8]
 8001a3a:	0436      	lsls	r6, r6, #16
 8001a3c:	0c01      	lsrs	r1, r0, #16
 8001a3e:	0c36      	lsrs	r6, r6, #16
 8001a40:	0400      	lsls	r0, r0, #16
 8001a42:	468b      	mov	fp, r1
 8001a44:	1981      	adds	r1, r0, r6
 8001a46:	0c1e      	lsrs	r6, r3, #16
 8001a48:	041b      	lsls	r3, r3, #16
 8001a4a:	0c1b      	lsrs	r3, r3, #16
 8001a4c:	9103      	str	r1, [sp, #12]
 8001a4e:	0019      	movs	r1, r3
 8001a50:	4379      	muls	r1, r7
 8001a52:	468c      	mov	ip, r1
 8001a54:	0028      	movs	r0, r5
 8001a56:	4375      	muls	r5, r6
 8001a58:	4465      	add	r5, ip
 8001a5a:	46a8      	mov	r8, r5
 8001a5c:	4358      	muls	r0, r3
 8001a5e:	0c05      	lsrs	r5, r0, #16
 8001a60:	4445      	add	r5, r8
 8001a62:	4377      	muls	r7, r6
 8001a64:	42a9      	cmp	r1, r5
 8001a66:	d903      	bls.n	8001a70 <__aeabi_dmul+0x22c>
 8001a68:	2180      	movs	r1, #128	; 0x80
 8001a6a:	0249      	lsls	r1, r1, #9
 8001a6c:	468c      	mov	ip, r1
 8001a6e:	4467      	add	r7, ip
 8001a70:	0c29      	lsrs	r1, r5, #16
 8001a72:	468c      	mov	ip, r1
 8001a74:	0039      	movs	r1, r7
 8001a76:	0400      	lsls	r0, r0, #16
 8001a78:	0c00      	lsrs	r0, r0, #16
 8001a7a:	042d      	lsls	r5, r5, #16
 8001a7c:	182d      	adds	r5, r5, r0
 8001a7e:	4461      	add	r1, ip
 8001a80:	44ab      	add	fp, r5
 8001a82:	9105      	str	r1, [sp, #20]
 8001a84:	4659      	mov	r1, fp
 8001a86:	9104      	str	r1, [sp, #16]
 8001a88:	9901      	ldr	r1, [sp, #4]
 8001a8a:	040f      	lsls	r7, r1, #16
 8001a8c:	0c3f      	lsrs	r7, r7, #16
 8001a8e:	0c08      	lsrs	r0, r1, #16
 8001a90:	0039      	movs	r1, r7
 8001a92:	4351      	muls	r1, r2
 8001a94:	4342      	muls	r2, r0
 8001a96:	4690      	mov	r8, r2
 8001a98:	0002      	movs	r2, r0
 8001a9a:	468c      	mov	ip, r1
 8001a9c:	0c09      	lsrs	r1, r1, #16
 8001a9e:	468b      	mov	fp, r1
 8001aa0:	4362      	muls	r2, r4
 8001aa2:	437c      	muls	r4, r7
 8001aa4:	4444      	add	r4, r8
 8001aa6:	445c      	add	r4, fp
 8001aa8:	45a0      	cmp	r8, r4
 8001aaa:	d903      	bls.n	8001ab4 <__aeabi_dmul+0x270>
 8001aac:	2180      	movs	r1, #128	; 0x80
 8001aae:	0249      	lsls	r1, r1, #9
 8001ab0:	4688      	mov	r8, r1
 8001ab2:	4442      	add	r2, r8
 8001ab4:	0c21      	lsrs	r1, r4, #16
 8001ab6:	4688      	mov	r8, r1
 8001ab8:	4661      	mov	r1, ip
 8001aba:	0409      	lsls	r1, r1, #16
 8001abc:	0c09      	lsrs	r1, r1, #16
 8001abe:	468c      	mov	ip, r1
 8001ac0:	0039      	movs	r1, r7
 8001ac2:	4359      	muls	r1, r3
 8001ac4:	4343      	muls	r3, r0
 8001ac6:	4370      	muls	r0, r6
 8001ac8:	437e      	muls	r6, r7
 8001aca:	0c0f      	lsrs	r7, r1, #16
 8001acc:	18f6      	adds	r6, r6, r3
 8001ace:	0424      	lsls	r4, r4, #16
 8001ad0:	19be      	adds	r6, r7, r6
 8001ad2:	4464      	add	r4, ip
 8001ad4:	4442      	add	r2, r8
 8001ad6:	468c      	mov	ip, r1
 8001ad8:	42b3      	cmp	r3, r6
 8001ada:	d903      	bls.n	8001ae4 <__aeabi_dmul+0x2a0>
 8001adc:	2380      	movs	r3, #128	; 0x80
 8001ade:	025b      	lsls	r3, r3, #9
 8001ae0:	4698      	mov	r8, r3
 8001ae2:	4440      	add	r0, r8
 8001ae4:	9b02      	ldr	r3, [sp, #8]
 8001ae6:	4661      	mov	r1, ip
 8001ae8:	4698      	mov	r8, r3
 8001aea:	9b04      	ldr	r3, [sp, #16]
 8001aec:	0437      	lsls	r7, r6, #16
 8001aee:	4443      	add	r3, r8
 8001af0:	469b      	mov	fp, r3
 8001af2:	45ab      	cmp	fp, r5
 8001af4:	41ad      	sbcs	r5, r5
 8001af6:	426b      	negs	r3, r5
 8001af8:	040d      	lsls	r5, r1, #16
 8001afa:	9905      	ldr	r1, [sp, #20]
 8001afc:	0c2d      	lsrs	r5, r5, #16
 8001afe:	468c      	mov	ip, r1
 8001b00:	197f      	adds	r7, r7, r5
 8001b02:	4467      	add	r7, ip
 8001b04:	18fd      	adds	r5, r7, r3
 8001b06:	46a8      	mov	r8, r5
 8001b08:	465d      	mov	r5, fp
 8001b0a:	192d      	adds	r5, r5, r4
 8001b0c:	42a5      	cmp	r5, r4
 8001b0e:	41a4      	sbcs	r4, r4
 8001b10:	4693      	mov	fp, r2
 8001b12:	4264      	negs	r4, r4
 8001b14:	46a4      	mov	ip, r4
 8001b16:	44c3      	add	fp, r8
 8001b18:	44dc      	add	ip, fp
 8001b1a:	428f      	cmp	r7, r1
 8001b1c:	41bf      	sbcs	r7, r7
 8001b1e:	4598      	cmp	r8, r3
 8001b20:	419b      	sbcs	r3, r3
 8001b22:	4593      	cmp	fp, r2
 8001b24:	4192      	sbcs	r2, r2
 8001b26:	45a4      	cmp	ip, r4
 8001b28:	41a4      	sbcs	r4, r4
 8001b2a:	425b      	negs	r3, r3
 8001b2c:	427f      	negs	r7, r7
 8001b2e:	431f      	orrs	r7, r3
 8001b30:	0c36      	lsrs	r6, r6, #16
 8001b32:	4252      	negs	r2, r2
 8001b34:	4264      	negs	r4, r4
 8001b36:	19bf      	adds	r7, r7, r6
 8001b38:	4322      	orrs	r2, r4
 8001b3a:	18bf      	adds	r7, r7, r2
 8001b3c:	4662      	mov	r2, ip
 8001b3e:	1838      	adds	r0, r7, r0
 8001b40:	0243      	lsls	r3, r0, #9
 8001b42:	0dd2      	lsrs	r2, r2, #23
 8001b44:	9903      	ldr	r1, [sp, #12]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	026a      	lsls	r2, r5, #9
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	1e50      	subs	r0, r2, #1
 8001b4e:	4182      	sbcs	r2, r0
 8001b50:	4661      	mov	r1, ip
 8001b52:	0ded      	lsrs	r5, r5, #23
 8001b54:	432a      	orrs	r2, r5
 8001b56:	024e      	lsls	r6, r1, #9
 8001b58:	4332      	orrs	r2, r6
 8001b5a:	01d9      	lsls	r1, r3, #7
 8001b5c:	d400      	bmi.n	8001b60 <__aeabi_dmul+0x31c>
 8001b5e:	e0b3      	b.n	8001cc8 <__aeabi_dmul+0x484>
 8001b60:	2601      	movs	r6, #1
 8001b62:	0850      	lsrs	r0, r2, #1
 8001b64:	4032      	ands	r2, r6
 8001b66:	4302      	orrs	r2, r0
 8001b68:	07de      	lsls	r6, r3, #31
 8001b6a:	4332      	orrs	r2, r6
 8001b6c:	085b      	lsrs	r3, r3, #1
 8001b6e:	4c22      	ldr	r4, [pc, #136]	; (8001bf8 <__aeabi_dmul+0x3b4>)
 8001b70:	4454      	add	r4, sl
 8001b72:	2c00      	cmp	r4, #0
 8001b74:	dd62      	ble.n	8001c3c <__aeabi_dmul+0x3f8>
 8001b76:	0751      	lsls	r1, r2, #29
 8001b78:	d009      	beq.n	8001b8e <__aeabi_dmul+0x34a>
 8001b7a:	200f      	movs	r0, #15
 8001b7c:	4010      	ands	r0, r2
 8001b7e:	2804      	cmp	r0, #4
 8001b80:	d005      	beq.n	8001b8e <__aeabi_dmul+0x34a>
 8001b82:	1d10      	adds	r0, r2, #4
 8001b84:	4290      	cmp	r0, r2
 8001b86:	4192      	sbcs	r2, r2
 8001b88:	4252      	negs	r2, r2
 8001b8a:	189b      	adds	r3, r3, r2
 8001b8c:	0002      	movs	r2, r0
 8001b8e:	01d9      	lsls	r1, r3, #7
 8001b90:	d504      	bpl.n	8001b9c <__aeabi_dmul+0x358>
 8001b92:	2480      	movs	r4, #128	; 0x80
 8001b94:	4819      	ldr	r0, [pc, #100]	; (8001bfc <__aeabi_dmul+0x3b8>)
 8001b96:	00e4      	lsls	r4, r4, #3
 8001b98:	4003      	ands	r3, r0
 8001b9a:	4454      	add	r4, sl
 8001b9c:	4818      	ldr	r0, [pc, #96]	; (8001c00 <__aeabi_dmul+0x3bc>)
 8001b9e:	4284      	cmp	r4, r0
 8001ba0:	dd00      	ble.n	8001ba4 <__aeabi_dmul+0x360>
 8001ba2:	e727      	b.n	80019f4 <__aeabi_dmul+0x1b0>
 8001ba4:	075e      	lsls	r6, r3, #29
 8001ba6:	025b      	lsls	r3, r3, #9
 8001ba8:	08d2      	lsrs	r2, r2, #3
 8001baa:	0b1f      	lsrs	r7, r3, #12
 8001bac:	0563      	lsls	r3, r4, #21
 8001bae:	4316      	orrs	r6, r2
 8001bb0:	0d5b      	lsrs	r3, r3, #21
 8001bb2:	e6b2      	b.n	800191a <__aeabi_dmul+0xd6>
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	4699      	mov	r9, r3
 8001bb8:	3301      	adds	r3, #1
 8001bba:	2704      	movs	r7, #4
 8001bbc:	2600      	movs	r6, #0
 8001bbe:	469b      	mov	fp, r3
 8001bc0:	e664      	b.n	800188c <__aeabi_dmul+0x48>
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	9701      	str	r7, [sp, #4]
 8001bc6:	4681      	mov	r9, r0
 8001bc8:	270c      	movs	r7, #12
 8001bca:	469b      	mov	fp, r3
 8001bcc:	e65e      	b.n	800188c <__aeabi_dmul+0x48>
 8001bce:	2201      	movs	r2, #1
 8001bd0:	2001      	movs	r0, #1
 8001bd2:	4317      	orrs	r7, r2
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	e676      	b.n	80018c6 <__aeabi_dmul+0x82>
 8001bd8:	2303      	movs	r3, #3
 8001bda:	2003      	movs	r0, #3
 8001bdc:	431f      	orrs	r7, r3
 8001bde:	4643      	mov	r3, r8
 8001be0:	e671      	b.n	80018c6 <__aeabi_dmul+0x82>
 8001be2:	46c0      	nop			; (mov r8, r8)
 8001be4:	000007ff 	.word	0x000007ff
 8001be8:	fffffc01 	.word	0xfffffc01
 8001bec:	0800c180 	.word	0x0800c180
 8001bf0:	800fffff 	.word	0x800fffff
 8001bf4:	fffffc0d 	.word	0xfffffc0d
 8001bf8:	000003ff 	.word	0x000003ff
 8001bfc:	feffffff 	.word	0xfeffffff
 8001c00:	000007fe 	.word	0x000007fe
 8001c04:	2300      	movs	r3, #0
 8001c06:	2780      	movs	r7, #128	; 0x80
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	033f      	lsls	r7, r7, #12
 8001c0c:	2600      	movs	r6, #0
 8001c0e:	4b43      	ldr	r3, [pc, #268]	; (8001d1c <__aeabi_dmul+0x4d8>)
 8001c10:	e683      	b.n	800191a <__aeabi_dmul+0xd6>
 8001c12:	9b01      	ldr	r3, [sp, #4]
 8001c14:	0032      	movs	r2, r6
 8001c16:	46a4      	mov	ip, r4
 8001c18:	4658      	mov	r0, fp
 8001c1a:	e670      	b.n	80018fe <__aeabi_dmul+0xba>
 8001c1c:	46ac      	mov	ip, r5
 8001c1e:	e66e      	b.n	80018fe <__aeabi_dmul+0xba>
 8001c20:	2780      	movs	r7, #128	; 0x80
 8001c22:	9901      	ldr	r1, [sp, #4]
 8001c24:	033f      	lsls	r7, r7, #12
 8001c26:	4239      	tst	r1, r7
 8001c28:	d02d      	beq.n	8001c86 <__aeabi_dmul+0x442>
 8001c2a:	423b      	tst	r3, r7
 8001c2c:	d12b      	bne.n	8001c86 <__aeabi_dmul+0x442>
 8001c2e:	431f      	orrs	r7, r3
 8001c30:	033f      	lsls	r7, r7, #12
 8001c32:	0b3f      	lsrs	r7, r7, #12
 8001c34:	9500      	str	r5, [sp, #0]
 8001c36:	0016      	movs	r6, r2
 8001c38:	4b38      	ldr	r3, [pc, #224]	; (8001d1c <__aeabi_dmul+0x4d8>)
 8001c3a:	e66e      	b.n	800191a <__aeabi_dmul+0xd6>
 8001c3c:	2501      	movs	r5, #1
 8001c3e:	1b2d      	subs	r5, r5, r4
 8001c40:	2d38      	cmp	r5, #56	; 0x38
 8001c42:	dd00      	ble.n	8001c46 <__aeabi_dmul+0x402>
 8001c44:	e666      	b.n	8001914 <__aeabi_dmul+0xd0>
 8001c46:	2d1f      	cmp	r5, #31
 8001c48:	dc40      	bgt.n	8001ccc <__aeabi_dmul+0x488>
 8001c4a:	4835      	ldr	r0, [pc, #212]	; (8001d20 <__aeabi_dmul+0x4dc>)
 8001c4c:	001c      	movs	r4, r3
 8001c4e:	4450      	add	r0, sl
 8001c50:	0016      	movs	r6, r2
 8001c52:	4082      	lsls	r2, r0
 8001c54:	4084      	lsls	r4, r0
 8001c56:	40ee      	lsrs	r6, r5
 8001c58:	1e50      	subs	r0, r2, #1
 8001c5a:	4182      	sbcs	r2, r0
 8001c5c:	4334      	orrs	r4, r6
 8001c5e:	4314      	orrs	r4, r2
 8001c60:	40eb      	lsrs	r3, r5
 8001c62:	0762      	lsls	r2, r4, #29
 8001c64:	d009      	beq.n	8001c7a <__aeabi_dmul+0x436>
 8001c66:	220f      	movs	r2, #15
 8001c68:	4022      	ands	r2, r4
 8001c6a:	2a04      	cmp	r2, #4
 8001c6c:	d005      	beq.n	8001c7a <__aeabi_dmul+0x436>
 8001c6e:	0022      	movs	r2, r4
 8001c70:	1d14      	adds	r4, r2, #4
 8001c72:	4294      	cmp	r4, r2
 8001c74:	4180      	sbcs	r0, r0
 8001c76:	4240      	negs	r0, r0
 8001c78:	181b      	adds	r3, r3, r0
 8001c7a:	021a      	lsls	r2, r3, #8
 8001c7c:	d53e      	bpl.n	8001cfc <__aeabi_dmul+0x4b8>
 8001c7e:	2301      	movs	r3, #1
 8001c80:	2700      	movs	r7, #0
 8001c82:	2600      	movs	r6, #0
 8001c84:	e649      	b.n	800191a <__aeabi_dmul+0xd6>
 8001c86:	2780      	movs	r7, #128	; 0x80
 8001c88:	9b01      	ldr	r3, [sp, #4]
 8001c8a:	033f      	lsls	r7, r7, #12
 8001c8c:	431f      	orrs	r7, r3
 8001c8e:	033f      	lsls	r7, r7, #12
 8001c90:	0b3f      	lsrs	r7, r7, #12
 8001c92:	9400      	str	r4, [sp, #0]
 8001c94:	4b21      	ldr	r3, [pc, #132]	; (8001d1c <__aeabi_dmul+0x4d8>)
 8001c96:	e640      	b.n	800191a <__aeabi_dmul+0xd6>
 8001c98:	0003      	movs	r3, r0
 8001c9a:	465a      	mov	r2, fp
 8001c9c:	3b28      	subs	r3, #40	; 0x28
 8001c9e:	409a      	lsls	r2, r3
 8001ca0:	2600      	movs	r6, #0
 8001ca2:	9201      	str	r2, [sp, #4]
 8001ca4:	e66d      	b.n	8001982 <__aeabi_dmul+0x13e>
 8001ca6:	4658      	mov	r0, fp
 8001ca8:	f000 fd1a 	bl	80026e0 <__clzsi2>
 8001cac:	3020      	adds	r0, #32
 8001cae:	e657      	b.n	8001960 <__aeabi_dmul+0x11c>
 8001cb0:	0003      	movs	r3, r0
 8001cb2:	4652      	mov	r2, sl
 8001cb4:	3b28      	subs	r3, #40	; 0x28
 8001cb6:	409a      	lsls	r2, r3
 8001cb8:	0013      	movs	r3, r2
 8001cba:	2200      	movs	r2, #0
 8001cbc:	e693      	b.n	80019e6 <__aeabi_dmul+0x1a2>
 8001cbe:	4650      	mov	r0, sl
 8001cc0:	f000 fd0e 	bl	80026e0 <__clzsi2>
 8001cc4:	3020      	adds	r0, #32
 8001cc6:	e67b      	b.n	80019c0 <__aeabi_dmul+0x17c>
 8001cc8:	46ca      	mov	sl, r9
 8001cca:	e750      	b.n	8001b6e <__aeabi_dmul+0x32a>
 8001ccc:	201f      	movs	r0, #31
 8001cce:	001e      	movs	r6, r3
 8001cd0:	4240      	negs	r0, r0
 8001cd2:	1b04      	subs	r4, r0, r4
 8001cd4:	40e6      	lsrs	r6, r4
 8001cd6:	2d20      	cmp	r5, #32
 8001cd8:	d003      	beq.n	8001ce2 <__aeabi_dmul+0x49e>
 8001cda:	4c12      	ldr	r4, [pc, #72]	; (8001d24 <__aeabi_dmul+0x4e0>)
 8001cdc:	4454      	add	r4, sl
 8001cde:	40a3      	lsls	r3, r4
 8001ce0:	431a      	orrs	r2, r3
 8001ce2:	1e50      	subs	r0, r2, #1
 8001ce4:	4182      	sbcs	r2, r0
 8001ce6:	4332      	orrs	r2, r6
 8001ce8:	2607      	movs	r6, #7
 8001cea:	2700      	movs	r7, #0
 8001cec:	4016      	ands	r6, r2
 8001cee:	d009      	beq.n	8001d04 <__aeabi_dmul+0x4c0>
 8001cf0:	200f      	movs	r0, #15
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	4010      	ands	r0, r2
 8001cf6:	0014      	movs	r4, r2
 8001cf8:	2804      	cmp	r0, #4
 8001cfa:	d1b9      	bne.n	8001c70 <__aeabi_dmul+0x42c>
 8001cfc:	0022      	movs	r2, r4
 8001cfe:	075e      	lsls	r6, r3, #29
 8001d00:	025b      	lsls	r3, r3, #9
 8001d02:	0b1f      	lsrs	r7, r3, #12
 8001d04:	08d2      	lsrs	r2, r2, #3
 8001d06:	4316      	orrs	r6, r2
 8001d08:	2300      	movs	r3, #0
 8001d0a:	e606      	b.n	800191a <__aeabi_dmul+0xd6>
 8001d0c:	2780      	movs	r7, #128	; 0x80
 8001d0e:	033f      	lsls	r7, r7, #12
 8001d10:	431f      	orrs	r7, r3
 8001d12:	033f      	lsls	r7, r7, #12
 8001d14:	0b3f      	lsrs	r7, r7, #12
 8001d16:	0016      	movs	r6, r2
 8001d18:	4b00      	ldr	r3, [pc, #0]	; (8001d1c <__aeabi_dmul+0x4d8>)
 8001d1a:	e5fe      	b.n	800191a <__aeabi_dmul+0xd6>
 8001d1c:	000007ff 	.word	0x000007ff
 8001d20:	0000041e 	.word	0x0000041e
 8001d24:	0000043e 	.word	0x0000043e

08001d28 <__aeabi_dsub>:
 8001d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d2a:	4657      	mov	r7, sl
 8001d2c:	464e      	mov	r6, r9
 8001d2e:	4645      	mov	r5, r8
 8001d30:	46de      	mov	lr, fp
 8001d32:	000c      	movs	r4, r1
 8001d34:	0309      	lsls	r1, r1, #12
 8001d36:	b5e0      	push	{r5, r6, r7, lr}
 8001d38:	0a49      	lsrs	r1, r1, #9
 8001d3a:	0f46      	lsrs	r6, r0, #29
 8001d3c:	005f      	lsls	r7, r3, #1
 8001d3e:	4331      	orrs	r1, r6
 8001d40:	031e      	lsls	r6, r3, #12
 8001d42:	0fdb      	lsrs	r3, r3, #31
 8001d44:	0a76      	lsrs	r6, r6, #9
 8001d46:	469b      	mov	fp, r3
 8001d48:	0f53      	lsrs	r3, r2, #29
 8001d4a:	4333      	orrs	r3, r6
 8001d4c:	4ec8      	ldr	r6, [pc, #800]	; (8002070 <__aeabi_dsub+0x348>)
 8001d4e:	0065      	lsls	r5, r4, #1
 8001d50:	00c0      	lsls	r0, r0, #3
 8001d52:	0fe4      	lsrs	r4, r4, #31
 8001d54:	00d2      	lsls	r2, r2, #3
 8001d56:	0d6d      	lsrs	r5, r5, #21
 8001d58:	46a2      	mov	sl, r4
 8001d5a:	4681      	mov	r9, r0
 8001d5c:	0d7f      	lsrs	r7, r7, #21
 8001d5e:	469c      	mov	ip, r3
 8001d60:	4690      	mov	r8, r2
 8001d62:	42b7      	cmp	r7, r6
 8001d64:	d100      	bne.n	8001d68 <__aeabi_dsub+0x40>
 8001d66:	e0b9      	b.n	8001edc <__aeabi_dsub+0x1b4>
 8001d68:	465b      	mov	r3, fp
 8001d6a:	2601      	movs	r6, #1
 8001d6c:	4073      	eors	r3, r6
 8001d6e:	469b      	mov	fp, r3
 8001d70:	1bee      	subs	r6, r5, r7
 8001d72:	45a3      	cmp	fp, r4
 8001d74:	d100      	bne.n	8001d78 <__aeabi_dsub+0x50>
 8001d76:	e083      	b.n	8001e80 <__aeabi_dsub+0x158>
 8001d78:	2e00      	cmp	r6, #0
 8001d7a:	dd63      	ble.n	8001e44 <__aeabi_dsub+0x11c>
 8001d7c:	2f00      	cmp	r7, #0
 8001d7e:	d000      	beq.n	8001d82 <__aeabi_dsub+0x5a>
 8001d80:	e0b1      	b.n	8001ee6 <__aeabi_dsub+0x1be>
 8001d82:	4663      	mov	r3, ip
 8001d84:	4313      	orrs	r3, r2
 8001d86:	d100      	bne.n	8001d8a <__aeabi_dsub+0x62>
 8001d88:	e123      	b.n	8001fd2 <__aeabi_dsub+0x2aa>
 8001d8a:	1e73      	subs	r3, r6, #1
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d000      	beq.n	8001d92 <__aeabi_dsub+0x6a>
 8001d90:	e1ba      	b.n	8002108 <__aeabi_dsub+0x3e0>
 8001d92:	1a86      	subs	r6, r0, r2
 8001d94:	4663      	mov	r3, ip
 8001d96:	42b0      	cmp	r0, r6
 8001d98:	4180      	sbcs	r0, r0
 8001d9a:	2501      	movs	r5, #1
 8001d9c:	1ac9      	subs	r1, r1, r3
 8001d9e:	4240      	negs	r0, r0
 8001da0:	1a09      	subs	r1, r1, r0
 8001da2:	020b      	lsls	r3, r1, #8
 8001da4:	d400      	bmi.n	8001da8 <__aeabi_dsub+0x80>
 8001da6:	e147      	b.n	8002038 <__aeabi_dsub+0x310>
 8001da8:	0249      	lsls	r1, r1, #9
 8001daa:	0a4b      	lsrs	r3, r1, #9
 8001dac:	4698      	mov	r8, r3
 8001dae:	4643      	mov	r3, r8
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d100      	bne.n	8001db6 <__aeabi_dsub+0x8e>
 8001db4:	e189      	b.n	80020ca <__aeabi_dsub+0x3a2>
 8001db6:	4640      	mov	r0, r8
 8001db8:	f000 fc92 	bl	80026e0 <__clzsi2>
 8001dbc:	0003      	movs	r3, r0
 8001dbe:	3b08      	subs	r3, #8
 8001dc0:	2b1f      	cmp	r3, #31
 8001dc2:	dd00      	ble.n	8001dc6 <__aeabi_dsub+0x9e>
 8001dc4:	e17c      	b.n	80020c0 <__aeabi_dsub+0x398>
 8001dc6:	2220      	movs	r2, #32
 8001dc8:	0030      	movs	r0, r6
 8001dca:	1ad2      	subs	r2, r2, r3
 8001dcc:	4641      	mov	r1, r8
 8001dce:	40d0      	lsrs	r0, r2
 8001dd0:	4099      	lsls	r1, r3
 8001dd2:	0002      	movs	r2, r0
 8001dd4:	409e      	lsls	r6, r3
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	429d      	cmp	r5, r3
 8001dda:	dd00      	ble.n	8001dde <__aeabi_dsub+0xb6>
 8001ddc:	e16a      	b.n	80020b4 <__aeabi_dsub+0x38c>
 8001dde:	1b5d      	subs	r5, r3, r5
 8001de0:	1c6b      	adds	r3, r5, #1
 8001de2:	2b1f      	cmp	r3, #31
 8001de4:	dd00      	ble.n	8001de8 <__aeabi_dsub+0xc0>
 8001de6:	e194      	b.n	8002112 <__aeabi_dsub+0x3ea>
 8001de8:	2120      	movs	r1, #32
 8001dea:	0010      	movs	r0, r2
 8001dec:	0035      	movs	r5, r6
 8001dee:	1ac9      	subs	r1, r1, r3
 8001df0:	408e      	lsls	r6, r1
 8001df2:	40da      	lsrs	r2, r3
 8001df4:	4088      	lsls	r0, r1
 8001df6:	40dd      	lsrs	r5, r3
 8001df8:	1e71      	subs	r1, r6, #1
 8001dfa:	418e      	sbcs	r6, r1
 8001dfc:	0011      	movs	r1, r2
 8001dfe:	2207      	movs	r2, #7
 8001e00:	4328      	orrs	r0, r5
 8001e02:	2500      	movs	r5, #0
 8001e04:	4306      	orrs	r6, r0
 8001e06:	4032      	ands	r2, r6
 8001e08:	2a00      	cmp	r2, #0
 8001e0a:	d009      	beq.n	8001e20 <__aeabi_dsub+0xf8>
 8001e0c:	230f      	movs	r3, #15
 8001e0e:	4033      	ands	r3, r6
 8001e10:	2b04      	cmp	r3, #4
 8001e12:	d005      	beq.n	8001e20 <__aeabi_dsub+0xf8>
 8001e14:	1d33      	adds	r3, r6, #4
 8001e16:	42b3      	cmp	r3, r6
 8001e18:	41b6      	sbcs	r6, r6
 8001e1a:	4276      	negs	r6, r6
 8001e1c:	1989      	adds	r1, r1, r6
 8001e1e:	001e      	movs	r6, r3
 8001e20:	020b      	lsls	r3, r1, #8
 8001e22:	d400      	bmi.n	8001e26 <__aeabi_dsub+0xfe>
 8001e24:	e23d      	b.n	80022a2 <__aeabi_dsub+0x57a>
 8001e26:	1c6a      	adds	r2, r5, #1
 8001e28:	4b91      	ldr	r3, [pc, #580]	; (8002070 <__aeabi_dsub+0x348>)
 8001e2a:	0555      	lsls	r5, r2, #21
 8001e2c:	0d6d      	lsrs	r5, r5, #21
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x10c>
 8001e32:	e119      	b.n	8002068 <__aeabi_dsub+0x340>
 8001e34:	4a8f      	ldr	r2, [pc, #572]	; (8002074 <__aeabi_dsub+0x34c>)
 8001e36:	08f6      	lsrs	r6, r6, #3
 8001e38:	400a      	ands	r2, r1
 8001e3a:	0757      	lsls	r7, r2, #29
 8001e3c:	0252      	lsls	r2, r2, #9
 8001e3e:	4337      	orrs	r7, r6
 8001e40:	0b12      	lsrs	r2, r2, #12
 8001e42:	e09b      	b.n	8001f7c <__aeabi_dsub+0x254>
 8001e44:	2e00      	cmp	r6, #0
 8001e46:	d000      	beq.n	8001e4a <__aeabi_dsub+0x122>
 8001e48:	e0c5      	b.n	8001fd6 <__aeabi_dsub+0x2ae>
 8001e4a:	1c6e      	adds	r6, r5, #1
 8001e4c:	0576      	lsls	r6, r6, #21
 8001e4e:	0d76      	lsrs	r6, r6, #21
 8001e50:	2e01      	cmp	r6, #1
 8001e52:	dc00      	bgt.n	8001e56 <__aeabi_dsub+0x12e>
 8001e54:	e148      	b.n	80020e8 <__aeabi_dsub+0x3c0>
 8001e56:	4667      	mov	r7, ip
 8001e58:	1a86      	subs	r6, r0, r2
 8001e5a:	1bcb      	subs	r3, r1, r7
 8001e5c:	42b0      	cmp	r0, r6
 8001e5e:	41bf      	sbcs	r7, r7
 8001e60:	427f      	negs	r7, r7
 8001e62:	46b8      	mov	r8, r7
 8001e64:	001f      	movs	r7, r3
 8001e66:	4643      	mov	r3, r8
 8001e68:	1aff      	subs	r7, r7, r3
 8001e6a:	003b      	movs	r3, r7
 8001e6c:	46b8      	mov	r8, r7
 8001e6e:	021b      	lsls	r3, r3, #8
 8001e70:	d500      	bpl.n	8001e74 <__aeabi_dsub+0x14c>
 8001e72:	e15f      	b.n	8002134 <__aeabi_dsub+0x40c>
 8001e74:	4337      	orrs	r7, r6
 8001e76:	d19a      	bne.n	8001dae <__aeabi_dsub+0x86>
 8001e78:	2200      	movs	r2, #0
 8001e7a:	2400      	movs	r4, #0
 8001e7c:	2500      	movs	r5, #0
 8001e7e:	e079      	b.n	8001f74 <__aeabi_dsub+0x24c>
 8001e80:	2e00      	cmp	r6, #0
 8001e82:	dc00      	bgt.n	8001e86 <__aeabi_dsub+0x15e>
 8001e84:	e0fa      	b.n	800207c <__aeabi_dsub+0x354>
 8001e86:	2f00      	cmp	r7, #0
 8001e88:	d100      	bne.n	8001e8c <__aeabi_dsub+0x164>
 8001e8a:	e08d      	b.n	8001fa8 <__aeabi_dsub+0x280>
 8001e8c:	4b78      	ldr	r3, [pc, #480]	; (8002070 <__aeabi_dsub+0x348>)
 8001e8e:	429d      	cmp	r5, r3
 8001e90:	d067      	beq.n	8001f62 <__aeabi_dsub+0x23a>
 8001e92:	2380      	movs	r3, #128	; 0x80
 8001e94:	4667      	mov	r7, ip
 8001e96:	041b      	lsls	r3, r3, #16
 8001e98:	431f      	orrs	r7, r3
 8001e9a:	46bc      	mov	ip, r7
 8001e9c:	2e38      	cmp	r6, #56	; 0x38
 8001e9e:	dc00      	bgt.n	8001ea2 <__aeabi_dsub+0x17a>
 8001ea0:	e152      	b.n	8002148 <__aeabi_dsub+0x420>
 8001ea2:	4663      	mov	r3, ip
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	1e5a      	subs	r2, r3, #1
 8001ea8:	4193      	sbcs	r3, r2
 8001eaa:	181e      	adds	r6, r3, r0
 8001eac:	4286      	cmp	r6, r0
 8001eae:	4180      	sbcs	r0, r0
 8001eb0:	4240      	negs	r0, r0
 8001eb2:	1809      	adds	r1, r1, r0
 8001eb4:	020b      	lsls	r3, r1, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x192>
 8001eb8:	e0be      	b.n	8002038 <__aeabi_dsub+0x310>
 8001eba:	4b6d      	ldr	r3, [pc, #436]	; (8002070 <__aeabi_dsub+0x348>)
 8001ebc:	3501      	adds	r5, #1
 8001ebe:	429d      	cmp	r5, r3
 8001ec0:	d100      	bne.n	8001ec4 <__aeabi_dsub+0x19c>
 8001ec2:	e0d2      	b.n	800206a <__aeabi_dsub+0x342>
 8001ec4:	4a6b      	ldr	r2, [pc, #428]	; (8002074 <__aeabi_dsub+0x34c>)
 8001ec6:	0873      	lsrs	r3, r6, #1
 8001ec8:	400a      	ands	r2, r1
 8001eca:	2101      	movs	r1, #1
 8001ecc:	400e      	ands	r6, r1
 8001ece:	431e      	orrs	r6, r3
 8001ed0:	0851      	lsrs	r1, r2, #1
 8001ed2:	07d3      	lsls	r3, r2, #31
 8001ed4:	2207      	movs	r2, #7
 8001ed6:	431e      	orrs	r6, r3
 8001ed8:	4032      	ands	r2, r6
 8001eda:	e795      	b.n	8001e08 <__aeabi_dsub+0xe0>
 8001edc:	001e      	movs	r6, r3
 8001ede:	4316      	orrs	r6, r2
 8001ee0:	d000      	beq.n	8001ee4 <__aeabi_dsub+0x1bc>
 8001ee2:	e745      	b.n	8001d70 <__aeabi_dsub+0x48>
 8001ee4:	e740      	b.n	8001d68 <__aeabi_dsub+0x40>
 8001ee6:	4b62      	ldr	r3, [pc, #392]	; (8002070 <__aeabi_dsub+0x348>)
 8001ee8:	429d      	cmp	r5, r3
 8001eea:	d03a      	beq.n	8001f62 <__aeabi_dsub+0x23a>
 8001eec:	2380      	movs	r3, #128	; 0x80
 8001eee:	4667      	mov	r7, ip
 8001ef0:	041b      	lsls	r3, r3, #16
 8001ef2:	431f      	orrs	r7, r3
 8001ef4:	46bc      	mov	ip, r7
 8001ef6:	2e38      	cmp	r6, #56	; 0x38
 8001ef8:	dd00      	ble.n	8001efc <__aeabi_dsub+0x1d4>
 8001efa:	e0eb      	b.n	80020d4 <__aeabi_dsub+0x3ac>
 8001efc:	2e1f      	cmp	r6, #31
 8001efe:	dc00      	bgt.n	8001f02 <__aeabi_dsub+0x1da>
 8001f00:	e13a      	b.n	8002178 <__aeabi_dsub+0x450>
 8001f02:	0033      	movs	r3, r6
 8001f04:	4667      	mov	r7, ip
 8001f06:	3b20      	subs	r3, #32
 8001f08:	40df      	lsrs	r7, r3
 8001f0a:	003b      	movs	r3, r7
 8001f0c:	2e20      	cmp	r6, #32
 8001f0e:	d005      	beq.n	8001f1c <__aeabi_dsub+0x1f4>
 8001f10:	2740      	movs	r7, #64	; 0x40
 8001f12:	1bbf      	subs	r7, r7, r6
 8001f14:	4666      	mov	r6, ip
 8001f16:	40be      	lsls	r6, r7
 8001f18:	4332      	orrs	r2, r6
 8001f1a:	4690      	mov	r8, r2
 8001f1c:	4646      	mov	r6, r8
 8001f1e:	1e72      	subs	r2, r6, #1
 8001f20:	4196      	sbcs	r6, r2
 8001f22:	4333      	orrs	r3, r6
 8001f24:	e0da      	b.n	80020dc <__aeabi_dsub+0x3b4>
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d100      	bne.n	8001f2c <__aeabi_dsub+0x204>
 8001f2a:	e214      	b.n	8002356 <__aeabi_dsub+0x62e>
 8001f2c:	4663      	mov	r3, ip
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	d100      	bne.n	8001f34 <__aeabi_dsub+0x20c>
 8001f32:	e168      	b.n	8002206 <__aeabi_dsub+0x4de>
 8001f34:	2380      	movs	r3, #128	; 0x80
 8001f36:	074e      	lsls	r6, r1, #29
 8001f38:	08c0      	lsrs	r0, r0, #3
 8001f3a:	08c9      	lsrs	r1, r1, #3
 8001f3c:	031b      	lsls	r3, r3, #12
 8001f3e:	4306      	orrs	r6, r0
 8001f40:	4219      	tst	r1, r3
 8001f42:	d008      	beq.n	8001f56 <__aeabi_dsub+0x22e>
 8001f44:	4660      	mov	r0, ip
 8001f46:	08c0      	lsrs	r0, r0, #3
 8001f48:	4218      	tst	r0, r3
 8001f4a:	d104      	bne.n	8001f56 <__aeabi_dsub+0x22e>
 8001f4c:	4663      	mov	r3, ip
 8001f4e:	0001      	movs	r1, r0
 8001f50:	08d2      	lsrs	r2, r2, #3
 8001f52:	075e      	lsls	r6, r3, #29
 8001f54:	4316      	orrs	r6, r2
 8001f56:	00f3      	lsls	r3, r6, #3
 8001f58:	4699      	mov	r9, r3
 8001f5a:	00c9      	lsls	r1, r1, #3
 8001f5c:	0f72      	lsrs	r2, r6, #29
 8001f5e:	4d44      	ldr	r5, [pc, #272]	; (8002070 <__aeabi_dsub+0x348>)
 8001f60:	4311      	orrs	r1, r2
 8001f62:	464b      	mov	r3, r9
 8001f64:	08de      	lsrs	r6, r3, #3
 8001f66:	4b42      	ldr	r3, [pc, #264]	; (8002070 <__aeabi_dsub+0x348>)
 8001f68:	074f      	lsls	r7, r1, #29
 8001f6a:	4337      	orrs	r7, r6
 8001f6c:	08ca      	lsrs	r2, r1, #3
 8001f6e:	429d      	cmp	r5, r3
 8001f70:	d100      	bne.n	8001f74 <__aeabi_dsub+0x24c>
 8001f72:	e06e      	b.n	8002052 <__aeabi_dsub+0x32a>
 8001f74:	0312      	lsls	r2, r2, #12
 8001f76:	056d      	lsls	r5, r5, #21
 8001f78:	0b12      	lsrs	r2, r2, #12
 8001f7a:	0d6d      	lsrs	r5, r5, #21
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	0312      	lsls	r2, r2, #12
 8001f80:	0b13      	lsrs	r3, r2, #12
 8001f82:	0d0a      	lsrs	r2, r1, #20
 8001f84:	0512      	lsls	r2, r2, #20
 8001f86:	431a      	orrs	r2, r3
 8001f88:	4b3b      	ldr	r3, [pc, #236]	; (8002078 <__aeabi_dsub+0x350>)
 8001f8a:	052d      	lsls	r5, r5, #20
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	432b      	orrs	r3, r5
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	07e4      	lsls	r4, r4, #31
 8001f94:	085b      	lsrs	r3, r3, #1
 8001f96:	4323      	orrs	r3, r4
 8001f98:	0038      	movs	r0, r7
 8001f9a:	0019      	movs	r1, r3
 8001f9c:	bc3c      	pop	{r2, r3, r4, r5}
 8001f9e:	4690      	mov	r8, r2
 8001fa0:	4699      	mov	r9, r3
 8001fa2:	46a2      	mov	sl, r4
 8001fa4:	46ab      	mov	fp, r5
 8001fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fa8:	4663      	mov	r3, ip
 8001faa:	4313      	orrs	r3, r2
 8001fac:	d011      	beq.n	8001fd2 <__aeabi_dsub+0x2aa>
 8001fae:	1e73      	subs	r3, r6, #1
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d000      	beq.n	8001fb6 <__aeabi_dsub+0x28e>
 8001fb4:	e107      	b.n	80021c6 <__aeabi_dsub+0x49e>
 8001fb6:	1886      	adds	r6, r0, r2
 8001fb8:	4286      	cmp	r6, r0
 8001fba:	4180      	sbcs	r0, r0
 8001fbc:	4461      	add	r1, ip
 8001fbe:	4240      	negs	r0, r0
 8001fc0:	1809      	adds	r1, r1, r0
 8001fc2:	2501      	movs	r5, #1
 8001fc4:	020b      	lsls	r3, r1, #8
 8001fc6:	d537      	bpl.n	8002038 <__aeabi_dsub+0x310>
 8001fc8:	2502      	movs	r5, #2
 8001fca:	e77b      	b.n	8001ec4 <__aeabi_dsub+0x19c>
 8001fcc:	003e      	movs	r6, r7
 8001fce:	4661      	mov	r1, ip
 8001fd0:	4691      	mov	r9, r2
 8001fd2:	0035      	movs	r5, r6
 8001fd4:	e7c5      	b.n	8001f62 <__aeabi_dsub+0x23a>
 8001fd6:	465c      	mov	r4, fp
 8001fd8:	2d00      	cmp	r5, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x2b6>
 8001fdc:	e0e1      	b.n	80021a2 <__aeabi_dsub+0x47a>
 8001fde:	000b      	movs	r3, r1
 8001fe0:	4303      	orrs	r3, r0
 8001fe2:	d0f3      	beq.n	8001fcc <__aeabi_dsub+0x2a4>
 8001fe4:	1c73      	adds	r3, r6, #1
 8001fe6:	d100      	bne.n	8001fea <__aeabi_dsub+0x2c2>
 8001fe8:	e1ac      	b.n	8002344 <__aeabi_dsub+0x61c>
 8001fea:	4b21      	ldr	r3, [pc, #132]	; (8002070 <__aeabi_dsub+0x348>)
 8001fec:	429f      	cmp	r7, r3
 8001fee:	d100      	bne.n	8001ff2 <__aeabi_dsub+0x2ca>
 8001ff0:	e13a      	b.n	8002268 <__aeabi_dsub+0x540>
 8001ff2:	43f3      	mvns	r3, r6
 8001ff4:	2b38      	cmp	r3, #56	; 0x38
 8001ff6:	dd00      	ble.n	8001ffa <__aeabi_dsub+0x2d2>
 8001ff8:	e16f      	b.n	80022da <__aeabi_dsub+0x5b2>
 8001ffa:	2b1f      	cmp	r3, #31
 8001ffc:	dd00      	ble.n	8002000 <__aeabi_dsub+0x2d8>
 8001ffe:	e18c      	b.n	800231a <__aeabi_dsub+0x5f2>
 8002000:	2520      	movs	r5, #32
 8002002:	000e      	movs	r6, r1
 8002004:	1aed      	subs	r5, r5, r3
 8002006:	40ae      	lsls	r6, r5
 8002008:	46b0      	mov	r8, r6
 800200a:	0006      	movs	r6, r0
 800200c:	46aa      	mov	sl, r5
 800200e:	40de      	lsrs	r6, r3
 8002010:	4645      	mov	r5, r8
 8002012:	4335      	orrs	r5, r6
 8002014:	002e      	movs	r6, r5
 8002016:	4655      	mov	r5, sl
 8002018:	40d9      	lsrs	r1, r3
 800201a:	40a8      	lsls	r0, r5
 800201c:	4663      	mov	r3, ip
 800201e:	1e45      	subs	r5, r0, #1
 8002020:	41a8      	sbcs	r0, r5
 8002022:	1a5b      	subs	r3, r3, r1
 8002024:	469c      	mov	ip, r3
 8002026:	4330      	orrs	r0, r6
 8002028:	1a16      	subs	r6, r2, r0
 800202a:	42b2      	cmp	r2, r6
 800202c:	4192      	sbcs	r2, r2
 800202e:	4663      	mov	r3, ip
 8002030:	4252      	negs	r2, r2
 8002032:	1a99      	subs	r1, r3, r2
 8002034:	003d      	movs	r5, r7
 8002036:	e6b4      	b.n	8001da2 <__aeabi_dsub+0x7a>
 8002038:	2207      	movs	r2, #7
 800203a:	4032      	ands	r2, r6
 800203c:	2a00      	cmp	r2, #0
 800203e:	d000      	beq.n	8002042 <__aeabi_dsub+0x31a>
 8002040:	e6e4      	b.n	8001e0c <__aeabi_dsub+0xe4>
 8002042:	4b0b      	ldr	r3, [pc, #44]	; (8002070 <__aeabi_dsub+0x348>)
 8002044:	08f6      	lsrs	r6, r6, #3
 8002046:	074f      	lsls	r7, r1, #29
 8002048:	4337      	orrs	r7, r6
 800204a:	08ca      	lsrs	r2, r1, #3
 800204c:	429d      	cmp	r5, r3
 800204e:	d000      	beq.n	8002052 <__aeabi_dsub+0x32a>
 8002050:	e790      	b.n	8001f74 <__aeabi_dsub+0x24c>
 8002052:	003b      	movs	r3, r7
 8002054:	4313      	orrs	r3, r2
 8002056:	d100      	bne.n	800205a <__aeabi_dsub+0x332>
 8002058:	e1a6      	b.n	80023a8 <__aeabi_dsub+0x680>
 800205a:	2380      	movs	r3, #128	; 0x80
 800205c:	031b      	lsls	r3, r3, #12
 800205e:	431a      	orrs	r2, r3
 8002060:	0312      	lsls	r2, r2, #12
 8002062:	0b12      	lsrs	r2, r2, #12
 8002064:	4d02      	ldr	r5, [pc, #8]	; (8002070 <__aeabi_dsub+0x348>)
 8002066:	e789      	b.n	8001f7c <__aeabi_dsub+0x254>
 8002068:	0015      	movs	r5, r2
 800206a:	2200      	movs	r2, #0
 800206c:	2700      	movs	r7, #0
 800206e:	e785      	b.n	8001f7c <__aeabi_dsub+0x254>
 8002070:	000007ff 	.word	0x000007ff
 8002074:	ff7fffff 	.word	0xff7fffff
 8002078:	800fffff 	.word	0x800fffff
 800207c:	2e00      	cmp	r6, #0
 800207e:	d000      	beq.n	8002082 <__aeabi_dsub+0x35a>
 8002080:	e0c7      	b.n	8002212 <__aeabi_dsub+0x4ea>
 8002082:	1c6b      	adds	r3, r5, #1
 8002084:	055e      	lsls	r6, r3, #21
 8002086:	0d76      	lsrs	r6, r6, #21
 8002088:	2e01      	cmp	r6, #1
 800208a:	dc00      	bgt.n	800208e <__aeabi_dsub+0x366>
 800208c:	e0f0      	b.n	8002270 <__aeabi_dsub+0x548>
 800208e:	4dc8      	ldr	r5, [pc, #800]	; (80023b0 <__aeabi_dsub+0x688>)
 8002090:	42ab      	cmp	r3, r5
 8002092:	d100      	bne.n	8002096 <__aeabi_dsub+0x36e>
 8002094:	e0b9      	b.n	800220a <__aeabi_dsub+0x4e2>
 8002096:	1885      	adds	r5, r0, r2
 8002098:	000a      	movs	r2, r1
 800209a:	4285      	cmp	r5, r0
 800209c:	4189      	sbcs	r1, r1
 800209e:	4462      	add	r2, ip
 80020a0:	4249      	negs	r1, r1
 80020a2:	1851      	adds	r1, r2, r1
 80020a4:	2207      	movs	r2, #7
 80020a6:	07ce      	lsls	r6, r1, #31
 80020a8:	086d      	lsrs	r5, r5, #1
 80020aa:	432e      	orrs	r6, r5
 80020ac:	0849      	lsrs	r1, r1, #1
 80020ae:	4032      	ands	r2, r6
 80020b0:	001d      	movs	r5, r3
 80020b2:	e6a9      	b.n	8001e08 <__aeabi_dsub+0xe0>
 80020b4:	49bf      	ldr	r1, [pc, #764]	; (80023b4 <__aeabi_dsub+0x68c>)
 80020b6:	1aed      	subs	r5, r5, r3
 80020b8:	4011      	ands	r1, r2
 80020ba:	2207      	movs	r2, #7
 80020bc:	4032      	ands	r2, r6
 80020be:	e6a3      	b.n	8001e08 <__aeabi_dsub+0xe0>
 80020c0:	0032      	movs	r2, r6
 80020c2:	3828      	subs	r0, #40	; 0x28
 80020c4:	4082      	lsls	r2, r0
 80020c6:	2600      	movs	r6, #0
 80020c8:	e686      	b.n	8001dd8 <__aeabi_dsub+0xb0>
 80020ca:	0030      	movs	r0, r6
 80020cc:	f000 fb08 	bl	80026e0 <__clzsi2>
 80020d0:	3020      	adds	r0, #32
 80020d2:	e673      	b.n	8001dbc <__aeabi_dsub+0x94>
 80020d4:	4663      	mov	r3, ip
 80020d6:	4313      	orrs	r3, r2
 80020d8:	1e5a      	subs	r2, r3, #1
 80020da:	4193      	sbcs	r3, r2
 80020dc:	1ac6      	subs	r6, r0, r3
 80020de:	42b0      	cmp	r0, r6
 80020e0:	4180      	sbcs	r0, r0
 80020e2:	4240      	negs	r0, r0
 80020e4:	1a09      	subs	r1, r1, r0
 80020e6:	e65c      	b.n	8001da2 <__aeabi_dsub+0x7a>
 80020e8:	000e      	movs	r6, r1
 80020ea:	4667      	mov	r7, ip
 80020ec:	4306      	orrs	r6, r0
 80020ee:	4317      	orrs	r7, r2
 80020f0:	2d00      	cmp	r5, #0
 80020f2:	d15e      	bne.n	80021b2 <__aeabi_dsub+0x48a>
 80020f4:	2e00      	cmp	r6, #0
 80020f6:	d000      	beq.n	80020fa <__aeabi_dsub+0x3d2>
 80020f8:	e0f3      	b.n	80022e2 <__aeabi_dsub+0x5ba>
 80020fa:	2f00      	cmp	r7, #0
 80020fc:	d100      	bne.n	8002100 <__aeabi_dsub+0x3d8>
 80020fe:	e11e      	b.n	800233e <__aeabi_dsub+0x616>
 8002100:	465c      	mov	r4, fp
 8002102:	4661      	mov	r1, ip
 8002104:	4691      	mov	r9, r2
 8002106:	e72c      	b.n	8001f62 <__aeabi_dsub+0x23a>
 8002108:	4fa9      	ldr	r7, [pc, #676]	; (80023b0 <__aeabi_dsub+0x688>)
 800210a:	42be      	cmp	r6, r7
 800210c:	d07b      	beq.n	8002206 <__aeabi_dsub+0x4de>
 800210e:	001e      	movs	r6, r3
 8002110:	e6f1      	b.n	8001ef6 <__aeabi_dsub+0x1ce>
 8002112:	0010      	movs	r0, r2
 8002114:	3d1f      	subs	r5, #31
 8002116:	40e8      	lsrs	r0, r5
 8002118:	2b20      	cmp	r3, #32
 800211a:	d003      	beq.n	8002124 <__aeabi_dsub+0x3fc>
 800211c:	2140      	movs	r1, #64	; 0x40
 800211e:	1acb      	subs	r3, r1, r3
 8002120:	409a      	lsls	r2, r3
 8002122:	4316      	orrs	r6, r2
 8002124:	1e73      	subs	r3, r6, #1
 8002126:	419e      	sbcs	r6, r3
 8002128:	2207      	movs	r2, #7
 800212a:	4306      	orrs	r6, r0
 800212c:	4032      	ands	r2, r6
 800212e:	2100      	movs	r1, #0
 8002130:	2500      	movs	r5, #0
 8002132:	e783      	b.n	800203c <__aeabi_dsub+0x314>
 8002134:	1a16      	subs	r6, r2, r0
 8002136:	4663      	mov	r3, ip
 8002138:	42b2      	cmp	r2, r6
 800213a:	4180      	sbcs	r0, r0
 800213c:	1a59      	subs	r1, r3, r1
 800213e:	4240      	negs	r0, r0
 8002140:	1a0b      	subs	r3, r1, r0
 8002142:	4698      	mov	r8, r3
 8002144:	465c      	mov	r4, fp
 8002146:	e632      	b.n	8001dae <__aeabi_dsub+0x86>
 8002148:	2e1f      	cmp	r6, #31
 800214a:	dd00      	ble.n	800214e <__aeabi_dsub+0x426>
 800214c:	e0ab      	b.n	80022a6 <__aeabi_dsub+0x57e>
 800214e:	2720      	movs	r7, #32
 8002150:	1bbb      	subs	r3, r7, r6
 8002152:	469a      	mov	sl, r3
 8002154:	4663      	mov	r3, ip
 8002156:	4657      	mov	r7, sl
 8002158:	40bb      	lsls	r3, r7
 800215a:	4699      	mov	r9, r3
 800215c:	0013      	movs	r3, r2
 800215e:	464f      	mov	r7, r9
 8002160:	40f3      	lsrs	r3, r6
 8002162:	431f      	orrs	r7, r3
 8002164:	003b      	movs	r3, r7
 8002166:	4657      	mov	r7, sl
 8002168:	40ba      	lsls	r2, r7
 800216a:	1e57      	subs	r7, r2, #1
 800216c:	41ba      	sbcs	r2, r7
 800216e:	4313      	orrs	r3, r2
 8002170:	4662      	mov	r2, ip
 8002172:	40f2      	lsrs	r2, r6
 8002174:	1889      	adds	r1, r1, r2
 8002176:	e698      	b.n	8001eaa <__aeabi_dsub+0x182>
 8002178:	2720      	movs	r7, #32
 800217a:	1bbb      	subs	r3, r7, r6
 800217c:	469a      	mov	sl, r3
 800217e:	4663      	mov	r3, ip
 8002180:	4657      	mov	r7, sl
 8002182:	40bb      	lsls	r3, r7
 8002184:	4699      	mov	r9, r3
 8002186:	0013      	movs	r3, r2
 8002188:	464f      	mov	r7, r9
 800218a:	40f3      	lsrs	r3, r6
 800218c:	431f      	orrs	r7, r3
 800218e:	003b      	movs	r3, r7
 8002190:	4657      	mov	r7, sl
 8002192:	40ba      	lsls	r2, r7
 8002194:	1e57      	subs	r7, r2, #1
 8002196:	41ba      	sbcs	r2, r7
 8002198:	4313      	orrs	r3, r2
 800219a:	4662      	mov	r2, ip
 800219c:	40f2      	lsrs	r2, r6
 800219e:	1a89      	subs	r1, r1, r2
 80021a0:	e79c      	b.n	80020dc <__aeabi_dsub+0x3b4>
 80021a2:	4b83      	ldr	r3, [pc, #524]	; (80023b0 <__aeabi_dsub+0x688>)
 80021a4:	429f      	cmp	r7, r3
 80021a6:	d05f      	beq.n	8002268 <__aeabi_dsub+0x540>
 80021a8:	2580      	movs	r5, #128	; 0x80
 80021aa:	042d      	lsls	r5, r5, #16
 80021ac:	4273      	negs	r3, r6
 80021ae:	4329      	orrs	r1, r5
 80021b0:	e720      	b.n	8001ff4 <__aeabi_dsub+0x2cc>
 80021b2:	2e00      	cmp	r6, #0
 80021b4:	d10c      	bne.n	80021d0 <__aeabi_dsub+0x4a8>
 80021b6:	2f00      	cmp	r7, #0
 80021b8:	d100      	bne.n	80021bc <__aeabi_dsub+0x494>
 80021ba:	e0d0      	b.n	800235e <__aeabi_dsub+0x636>
 80021bc:	465c      	mov	r4, fp
 80021be:	4661      	mov	r1, ip
 80021c0:	4691      	mov	r9, r2
 80021c2:	4d7b      	ldr	r5, [pc, #492]	; (80023b0 <__aeabi_dsub+0x688>)
 80021c4:	e6cd      	b.n	8001f62 <__aeabi_dsub+0x23a>
 80021c6:	4f7a      	ldr	r7, [pc, #488]	; (80023b0 <__aeabi_dsub+0x688>)
 80021c8:	42be      	cmp	r6, r7
 80021ca:	d01c      	beq.n	8002206 <__aeabi_dsub+0x4de>
 80021cc:	001e      	movs	r6, r3
 80021ce:	e665      	b.n	8001e9c <__aeabi_dsub+0x174>
 80021d0:	2f00      	cmp	r7, #0
 80021d2:	d018      	beq.n	8002206 <__aeabi_dsub+0x4de>
 80021d4:	08c0      	lsrs	r0, r0, #3
 80021d6:	074e      	lsls	r6, r1, #29
 80021d8:	4306      	orrs	r6, r0
 80021da:	2080      	movs	r0, #128	; 0x80
 80021dc:	08c9      	lsrs	r1, r1, #3
 80021de:	0300      	lsls	r0, r0, #12
 80021e0:	4201      	tst	r1, r0
 80021e2:	d008      	beq.n	80021f6 <__aeabi_dsub+0x4ce>
 80021e4:	4663      	mov	r3, ip
 80021e6:	08dc      	lsrs	r4, r3, #3
 80021e8:	4204      	tst	r4, r0
 80021ea:	d104      	bne.n	80021f6 <__aeabi_dsub+0x4ce>
 80021ec:	0021      	movs	r1, r4
 80021ee:	46da      	mov	sl, fp
 80021f0:	08d2      	lsrs	r2, r2, #3
 80021f2:	075e      	lsls	r6, r3, #29
 80021f4:	4316      	orrs	r6, r2
 80021f6:	00f3      	lsls	r3, r6, #3
 80021f8:	4699      	mov	r9, r3
 80021fa:	2401      	movs	r4, #1
 80021fc:	4653      	mov	r3, sl
 80021fe:	00c9      	lsls	r1, r1, #3
 8002200:	0f72      	lsrs	r2, r6, #29
 8002202:	4311      	orrs	r1, r2
 8002204:	401c      	ands	r4, r3
 8002206:	4d6a      	ldr	r5, [pc, #424]	; (80023b0 <__aeabi_dsub+0x688>)
 8002208:	e6ab      	b.n	8001f62 <__aeabi_dsub+0x23a>
 800220a:	001d      	movs	r5, r3
 800220c:	2200      	movs	r2, #0
 800220e:	2700      	movs	r7, #0
 8002210:	e6b4      	b.n	8001f7c <__aeabi_dsub+0x254>
 8002212:	2d00      	cmp	r5, #0
 8002214:	d159      	bne.n	80022ca <__aeabi_dsub+0x5a2>
 8002216:	000b      	movs	r3, r1
 8002218:	4303      	orrs	r3, r0
 800221a:	d100      	bne.n	800221e <__aeabi_dsub+0x4f6>
 800221c:	e6d6      	b.n	8001fcc <__aeabi_dsub+0x2a4>
 800221e:	1c73      	adds	r3, r6, #1
 8002220:	d100      	bne.n	8002224 <__aeabi_dsub+0x4fc>
 8002222:	e0b2      	b.n	800238a <__aeabi_dsub+0x662>
 8002224:	4b62      	ldr	r3, [pc, #392]	; (80023b0 <__aeabi_dsub+0x688>)
 8002226:	429f      	cmp	r7, r3
 8002228:	d01e      	beq.n	8002268 <__aeabi_dsub+0x540>
 800222a:	43f3      	mvns	r3, r6
 800222c:	2b38      	cmp	r3, #56	; 0x38
 800222e:	dc6f      	bgt.n	8002310 <__aeabi_dsub+0x5e8>
 8002230:	2b1f      	cmp	r3, #31
 8002232:	dd00      	ble.n	8002236 <__aeabi_dsub+0x50e>
 8002234:	e097      	b.n	8002366 <__aeabi_dsub+0x63e>
 8002236:	2520      	movs	r5, #32
 8002238:	000e      	movs	r6, r1
 800223a:	1aed      	subs	r5, r5, r3
 800223c:	40ae      	lsls	r6, r5
 800223e:	46b0      	mov	r8, r6
 8002240:	0006      	movs	r6, r0
 8002242:	46aa      	mov	sl, r5
 8002244:	40de      	lsrs	r6, r3
 8002246:	4645      	mov	r5, r8
 8002248:	4335      	orrs	r5, r6
 800224a:	002e      	movs	r6, r5
 800224c:	4655      	mov	r5, sl
 800224e:	40a8      	lsls	r0, r5
 8002250:	40d9      	lsrs	r1, r3
 8002252:	1e45      	subs	r5, r0, #1
 8002254:	41a8      	sbcs	r0, r5
 8002256:	448c      	add	ip, r1
 8002258:	4306      	orrs	r6, r0
 800225a:	18b6      	adds	r6, r6, r2
 800225c:	4296      	cmp	r6, r2
 800225e:	4192      	sbcs	r2, r2
 8002260:	4251      	negs	r1, r2
 8002262:	4461      	add	r1, ip
 8002264:	003d      	movs	r5, r7
 8002266:	e625      	b.n	8001eb4 <__aeabi_dsub+0x18c>
 8002268:	003d      	movs	r5, r7
 800226a:	4661      	mov	r1, ip
 800226c:	4691      	mov	r9, r2
 800226e:	e678      	b.n	8001f62 <__aeabi_dsub+0x23a>
 8002270:	000b      	movs	r3, r1
 8002272:	4303      	orrs	r3, r0
 8002274:	2d00      	cmp	r5, #0
 8002276:	d000      	beq.n	800227a <__aeabi_dsub+0x552>
 8002278:	e655      	b.n	8001f26 <__aeabi_dsub+0x1fe>
 800227a:	2b00      	cmp	r3, #0
 800227c:	d0f5      	beq.n	800226a <__aeabi_dsub+0x542>
 800227e:	4663      	mov	r3, ip
 8002280:	4313      	orrs	r3, r2
 8002282:	d100      	bne.n	8002286 <__aeabi_dsub+0x55e>
 8002284:	e66d      	b.n	8001f62 <__aeabi_dsub+0x23a>
 8002286:	1886      	adds	r6, r0, r2
 8002288:	4286      	cmp	r6, r0
 800228a:	4180      	sbcs	r0, r0
 800228c:	4461      	add	r1, ip
 800228e:	4240      	negs	r0, r0
 8002290:	1809      	adds	r1, r1, r0
 8002292:	2200      	movs	r2, #0
 8002294:	020b      	lsls	r3, r1, #8
 8002296:	d400      	bmi.n	800229a <__aeabi_dsub+0x572>
 8002298:	e6d0      	b.n	800203c <__aeabi_dsub+0x314>
 800229a:	4b46      	ldr	r3, [pc, #280]	; (80023b4 <__aeabi_dsub+0x68c>)
 800229c:	3501      	adds	r5, #1
 800229e:	4019      	ands	r1, r3
 80022a0:	e5b2      	b.n	8001e08 <__aeabi_dsub+0xe0>
 80022a2:	46b1      	mov	r9, r6
 80022a4:	e65d      	b.n	8001f62 <__aeabi_dsub+0x23a>
 80022a6:	0033      	movs	r3, r6
 80022a8:	4667      	mov	r7, ip
 80022aa:	3b20      	subs	r3, #32
 80022ac:	40df      	lsrs	r7, r3
 80022ae:	003b      	movs	r3, r7
 80022b0:	2e20      	cmp	r6, #32
 80022b2:	d005      	beq.n	80022c0 <__aeabi_dsub+0x598>
 80022b4:	2740      	movs	r7, #64	; 0x40
 80022b6:	1bbf      	subs	r7, r7, r6
 80022b8:	4666      	mov	r6, ip
 80022ba:	40be      	lsls	r6, r7
 80022bc:	4332      	orrs	r2, r6
 80022be:	4690      	mov	r8, r2
 80022c0:	4646      	mov	r6, r8
 80022c2:	1e72      	subs	r2, r6, #1
 80022c4:	4196      	sbcs	r6, r2
 80022c6:	4333      	orrs	r3, r6
 80022c8:	e5ef      	b.n	8001eaa <__aeabi_dsub+0x182>
 80022ca:	4b39      	ldr	r3, [pc, #228]	; (80023b0 <__aeabi_dsub+0x688>)
 80022cc:	429f      	cmp	r7, r3
 80022ce:	d0cb      	beq.n	8002268 <__aeabi_dsub+0x540>
 80022d0:	2580      	movs	r5, #128	; 0x80
 80022d2:	042d      	lsls	r5, r5, #16
 80022d4:	4273      	negs	r3, r6
 80022d6:	4329      	orrs	r1, r5
 80022d8:	e7a8      	b.n	800222c <__aeabi_dsub+0x504>
 80022da:	4308      	orrs	r0, r1
 80022dc:	1e41      	subs	r1, r0, #1
 80022de:	4188      	sbcs	r0, r1
 80022e0:	e6a2      	b.n	8002028 <__aeabi_dsub+0x300>
 80022e2:	2f00      	cmp	r7, #0
 80022e4:	d100      	bne.n	80022e8 <__aeabi_dsub+0x5c0>
 80022e6:	e63c      	b.n	8001f62 <__aeabi_dsub+0x23a>
 80022e8:	4663      	mov	r3, ip
 80022ea:	1a86      	subs	r6, r0, r2
 80022ec:	1acf      	subs	r7, r1, r3
 80022ee:	42b0      	cmp	r0, r6
 80022f0:	419b      	sbcs	r3, r3
 80022f2:	425b      	negs	r3, r3
 80022f4:	1afb      	subs	r3, r7, r3
 80022f6:	4698      	mov	r8, r3
 80022f8:	021b      	lsls	r3, r3, #8
 80022fa:	d54e      	bpl.n	800239a <__aeabi_dsub+0x672>
 80022fc:	1a16      	subs	r6, r2, r0
 80022fe:	4663      	mov	r3, ip
 8002300:	42b2      	cmp	r2, r6
 8002302:	4192      	sbcs	r2, r2
 8002304:	1a59      	subs	r1, r3, r1
 8002306:	4252      	negs	r2, r2
 8002308:	1a89      	subs	r1, r1, r2
 800230a:	465c      	mov	r4, fp
 800230c:	2200      	movs	r2, #0
 800230e:	e57b      	b.n	8001e08 <__aeabi_dsub+0xe0>
 8002310:	4301      	orrs	r1, r0
 8002312:	000e      	movs	r6, r1
 8002314:	1e71      	subs	r1, r6, #1
 8002316:	418e      	sbcs	r6, r1
 8002318:	e79f      	b.n	800225a <__aeabi_dsub+0x532>
 800231a:	001d      	movs	r5, r3
 800231c:	000e      	movs	r6, r1
 800231e:	3d20      	subs	r5, #32
 8002320:	40ee      	lsrs	r6, r5
 8002322:	46b0      	mov	r8, r6
 8002324:	2b20      	cmp	r3, #32
 8002326:	d004      	beq.n	8002332 <__aeabi_dsub+0x60a>
 8002328:	2540      	movs	r5, #64	; 0x40
 800232a:	1aeb      	subs	r3, r5, r3
 800232c:	4099      	lsls	r1, r3
 800232e:	4308      	orrs	r0, r1
 8002330:	4681      	mov	r9, r0
 8002332:	4648      	mov	r0, r9
 8002334:	4643      	mov	r3, r8
 8002336:	1e41      	subs	r1, r0, #1
 8002338:	4188      	sbcs	r0, r1
 800233a:	4318      	orrs	r0, r3
 800233c:	e674      	b.n	8002028 <__aeabi_dsub+0x300>
 800233e:	2200      	movs	r2, #0
 8002340:	2400      	movs	r4, #0
 8002342:	e617      	b.n	8001f74 <__aeabi_dsub+0x24c>
 8002344:	1a16      	subs	r6, r2, r0
 8002346:	4663      	mov	r3, ip
 8002348:	42b2      	cmp	r2, r6
 800234a:	4192      	sbcs	r2, r2
 800234c:	1a59      	subs	r1, r3, r1
 800234e:	4252      	negs	r2, r2
 8002350:	1a89      	subs	r1, r1, r2
 8002352:	003d      	movs	r5, r7
 8002354:	e525      	b.n	8001da2 <__aeabi_dsub+0x7a>
 8002356:	4661      	mov	r1, ip
 8002358:	4691      	mov	r9, r2
 800235a:	4d15      	ldr	r5, [pc, #84]	; (80023b0 <__aeabi_dsub+0x688>)
 800235c:	e601      	b.n	8001f62 <__aeabi_dsub+0x23a>
 800235e:	2280      	movs	r2, #128	; 0x80
 8002360:	2400      	movs	r4, #0
 8002362:	0312      	lsls	r2, r2, #12
 8002364:	e679      	b.n	800205a <__aeabi_dsub+0x332>
 8002366:	001d      	movs	r5, r3
 8002368:	000e      	movs	r6, r1
 800236a:	3d20      	subs	r5, #32
 800236c:	40ee      	lsrs	r6, r5
 800236e:	46b0      	mov	r8, r6
 8002370:	2b20      	cmp	r3, #32
 8002372:	d004      	beq.n	800237e <__aeabi_dsub+0x656>
 8002374:	2540      	movs	r5, #64	; 0x40
 8002376:	1aeb      	subs	r3, r5, r3
 8002378:	4099      	lsls	r1, r3
 800237a:	4308      	orrs	r0, r1
 800237c:	4681      	mov	r9, r0
 800237e:	464e      	mov	r6, r9
 8002380:	4643      	mov	r3, r8
 8002382:	1e71      	subs	r1, r6, #1
 8002384:	418e      	sbcs	r6, r1
 8002386:	431e      	orrs	r6, r3
 8002388:	e767      	b.n	800225a <__aeabi_dsub+0x532>
 800238a:	1886      	adds	r6, r0, r2
 800238c:	4296      	cmp	r6, r2
 800238e:	419b      	sbcs	r3, r3
 8002390:	4461      	add	r1, ip
 8002392:	425b      	negs	r3, r3
 8002394:	18c9      	adds	r1, r1, r3
 8002396:	003d      	movs	r5, r7
 8002398:	e58c      	b.n	8001eb4 <__aeabi_dsub+0x18c>
 800239a:	4647      	mov	r7, r8
 800239c:	4337      	orrs	r7, r6
 800239e:	d0ce      	beq.n	800233e <__aeabi_dsub+0x616>
 80023a0:	2207      	movs	r2, #7
 80023a2:	4641      	mov	r1, r8
 80023a4:	4032      	ands	r2, r6
 80023a6:	e649      	b.n	800203c <__aeabi_dsub+0x314>
 80023a8:	2700      	movs	r7, #0
 80023aa:	003a      	movs	r2, r7
 80023ac:	e5e6      	b.n	8001f7c <__aeabi_dsub+0x254>
 80023ae:	46c0      	nop			; (mov r8, r8)
 80023b0:	000007ff 	.word	0x000007ff
 80023b4:	ff7fffff 	.word	0xff7fffff

080023b8 <__aeabi_dcmpun>:
 80023b8:	b570      	push	{r4, r5, r6, lr}
 80023ba:	4e0c      	ldr	r6, [pc, #48]	; (80023ec <__aeabi_dcmpun+0x34>)
 80023bc:	030d      	lsls	r5, r1, #12
 80023be:	031c      	lsls	r4, r3, #12
 80023c0:	0049      	lsls	r1, r1, #1
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	0b2d      	lsrs	r5, r5, #12
 80023c6:	0d49      	lsrs	r1, r1, #21
 80023c8:	0b24      	lsrs	r4, r4, #12
 80023ca:	0d5b      	lsrs	r3, r3, #21
 80023cc:	42b1      	cmp	r1, r6
 80023ce:	d008      	beq.n	80023e2 <__aeabi_dcmpun+0x2a>
 80023d0:	4906      	ldr	r1, [pc, #24]	; (80023ec <__aeabi_dcmpun+0x34>)
 80023d2:	2000      	movs	r0, #0
 80023d4:	428b      	cmp	r3, r1
 80023d6:	d103      	bne.n	80023e0 <__aeabi_dcmpun+0x28>
 80023d8:	4314      	orrs	r4, r2
 80023da:	0020      	movs	r0, r4
 80023dc:	1e44      	subs	r4, r0, #1
 80023de:	41a0      	sbcs	r0, r4
 80023e0:	bd70      	pop	{r4, r5, r6, pc}
 80023e2:	4305      	orrs	r5, r0
 80023e4:	2001      	movs	r0, #1
 80023e6:	2d00      	cmp	r5, #0
 80023e8:	d1fa      	bne.n	80023e0 <__aeabi_dcmpun+0x28>
 80023ea:	e7f1      	b.n	80023d0 <__aeabi_dcmpun+0x18>
 80023ec:	000007ff 	.word	0x000007ff

080023f0 <__aeabi_d2iz>:
 80023f0:	b530      	push	{r4, r5, lr}
 80023f2:	4d14      	ldr	r5, [pc, #80]	; (8002444 <__aeabi_d2iz+0x54>)
 80023f4:	030a      	lsls	r2, r1, #12
 80023f6:	004b      	lsls	r3, r1, #1
 80023f8:	0b12      	lsrs	r2, r2, #12
 80023fa:	0d5b      	lsrs	r3, r3, #21
 80023fc:	0fc9      	lsrs	r1, r1, #31
 80023fe:	2400      	movs	r4, #0
 8002400:	42ab      	cmp	r3, r5
 8002402:	dd11      	ble.n	8002428 <__aeabi_d2iz+0x38>
 8002404:	4c10      	ldr	r4, [pc, #64]	; (8002448 <__aeabi_d2iz+0x58>)
 8002406:	42a3      	cmp	r3, r4
 8002408:	dc10      	bgt.n	800242c <__aeabi_d2iz+0x3c>
 800240a:	2480      	movs	r4, #128	; 0x80
 800240c:	0364      	lsls	r4, r4, #13
 800240e:	4322      	orrs	r2, r4
 8002410:	4c0e      	ldr	r4, [pc, #56]	; (800244c <__aeabi_d2iz+0x5c>)
 8002412:	1ae4      	subs	r4, r4, r3
 8002414:	2c1f      	cmp	r4, #31
 8002416:	dd0c      	ble.n	8002432 <__aeabi_d2iz+0x42>
 8002418:	480d      	ldr	r0, [pc, #52]	; (8002450 <__aeabi_d2iz+0x60>)
 800241a:	1ac3      	subs	r3, r0, r3
 800241c:	40da      	lsrs	r2, r3
 800241e:	0013      	movs	r3, r2
 8002420:	425c      	negs	r4, r3
 8002422:	2900      	cmp	r1, #0
 8002424:	d100      	bne.n	8002428 <__aeabi_d2iz+0x38>
 8002426:	001c      	movs	r4, r3
 8002428:	0020      	movs	r0, r4
 800242a:	bd30      	pop	{r4, r5, pc}
 800242c:	4b09      	ldr	r3, [pc, #36]	; (8002454 <__aeabi_d2iz+0x64>)
 800242e:	18cc      	adds	r4, r1, r3
 8002430:	e7fa      	b.n	8002428 <__aeabi_d2iz+0x38>
 8002432:	4d09      	ldr	r5, [pc, #36]	; (8002458 <__aeabi_d2iz+0x68>)
 8002434:	40e0      	lsrs	r0, r4
 8002436:	46ac      	mov	ip, r5
 8002438:	4463      	add	r3, ip
 800243a:	409a      	lsls	r2, r3
 800243c:	0013      	movs	r3, r2
 800243e:	4303      	orrs	r3, r0
 8002440:	e7ee      	b.n	8002420 <__aeabi_d2iz+0x30>
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	000003fe 	.word	0x000003fe
 8002448:	0000041d 	.word	0x0000041d
 800244c:	00000433 	.word	0x00000433
 8002450:	00000413 	.word	0x00000413
 8002454:	7fffffff 	.word	0x7fffffff
 8002458:	fffffbed 	.word	0xfffffbed

0800245c <__aeabi_i2d>:
 800245c:	b570      	push	{r4, r5, r6, lr}
 800245e:	2800      	cmp	r0, #0
 8002460:	d02d      	beq.n	80024be <__aeabi_i2d+0x62>
 8002462:	17c3      	asrs	r3, r0, #31
 8002464:	18c5      	adds	r5, r0, r3
 8002466:	405d      	eors	r5, r3
 8002468:	0fc4      	lsrs	r4, r0, #31
 800246a:	0028      	movs	r0, r5
 800246c:	f000 f938 	bl	80026e0 <__clzsi2>
 8002470:	4b15      	ldr	r3, [pc, #84]	; (80024c8 <__aeabi_i2d+0x6c>)
 8002472:	1a1b      	subs	r3, r3, r0
 8002474:	055b      	lsls	r3, r3, #21
 8002476:	0d5b      	lsrs	r3, r3, #21
 8002478:	280a      	cmp	r0, #10
 800247a:	dd15      	ble.n	80024a8 <__aeabi_i2d+0x4c>
 800247c:	380b      	subs	r0, #11
 800247e:	4085      	lsls	r5, r0
 8002480:	2200      	movs	r2, #0
 8002482:	032d      	lsls	r5, r5, #12
 8002484:	0b2d      	lsrs	r5, r5, #12
 8002486:	2100      	movs	r1, #0
 8002488:	0010      	movs	r0, r2
 800248a:	032d      	lsls	r5, r5, #12
 800248c:	0d0a      	lsrs	r2, r1, #20
 800248e:	0b2d      	lsrs	r5, r5, #12
 8002490:	0512      	lsls	r2, r2, #20
 8002492:	432a      	orrs	r2, r5
 8002494:	4d0d      	ldr	r5, [pc, #52]	; (80024cc <__aeabi_i2d+0x70>)
 8002496:	051b      	lsls	r3, r3, #20
 8002498:	402a      	ands	r2, r5
 800249a:	4313      	orrs	r3, r2
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	07e4      	lsls	r4, r4, #31
 80024a0:	085b      	lsrs	r3, r3, #1
 80024a2:	4323      	orrs	r3, r4
 80024a4:	0019      	movs	r1, r3
 80024a6:	bd70      	pop	{r4, r5, r6, pc}
 80024a8:	0002      	movs	r2, r0
 80024aa:	0029      	movs	r1, r5
 80024ac:	3215      	adds	r2, #21
 80024ae:	4091      	lsls	r1, r2
 80024b0:	000a      	movs	r2, r1
 80024b2:	210b      	movs	r1, #11
 80024b4:	1a08      	subs	r0, r1, r0
 80024b6:	40c5      	lsrs	r5, r0
 80024b8:	032d      	lsls	r5, r5, #12
 80024ba:	0b2d      	lsrs	r5, r5, #12
 80024bc:	e7e3      	b.n	8002486 <__aeabi_i2d+0x2a>
 80024be:	2400      	movs	r4, #0
 80024c0:	2300      	movs	r3, #0
 80024c2:	2500      	movs	r5, #0
 80024c4:	2200      	movs	r2, #0
 80024c6:	e7de      	b.n	8002486 <__aeabi_i2d+0x2a>
 80024c8:	0000041e 	.word	0x0000041e
 80024cc:	800fffff 	.word	0x800fffff

080024d0 <__aeabi_ui2d>:
 80024d0:	b510      	push	{r4, lr}
 80024d2:	1e04      	subs	r4, r0, #0
 80024d4:	d025      	beq.n	8002522 <__aeabi_ui2d+0x52>
 80024d6:	f000 f903 	bl	80026e0 <__clzsi2>
 80024da:	4b14      	ldr	r3, [pc, #80]	; (800252c <__aeabi_ui2d+0x5c>)
 80024dc:	1a1b      	subs	r3, r3, r0
 80024de:	055b      	lsls	r3, r3, #21
 80024e0:	0d5b      	lsrs	r3, r3, #21
 80024e2:	280a      	cmp	r0, #10
 80024e4:	dd12      	ble.n	800250c <__aeabi_ui2d+0x3c>
 80024e6:	380b      	subs	r0, #11
 80024e8:	4084      	lsls	r4, r0
 80024ea:	2200      	movs	r2, #0
 80024ec:	0324      	lsls	r4, r4, #12
 80024ee:	0b24      	lsrs	r4, r4, #12
 80024f0:	2100      	movs	r1, #0
 80024f2:	0010      	movs	r0, r2
 80024f4:	0324      	lsls	r4, r4, #12
 80024f6:	0d0a      	lsrs	r2, r1, #20
 80024f8:	0b24      	lsrs	r4, r4, #12
 80024fa:	0512      	lsls	r2, r2, #20
 80024fc:	4322      	orrs	r2, r4
 80024fe:	4c0c      	ldr	r4, [pc, #48]	; (8002530 <__aeabi_ui2d+0x60>)
 8002500:	051b      	lsls	r3, r3, #20
 8002502:	4022      	ands	r2, r4
 8002504:	4313      	orrs	r3, r2
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	0859      	lsrs	r1, r3, #1
 800250a:	bd10      	pop	{r4, pc}
 800250c:	0002      	movs	r2, r0
 800250e:	0021      	movs	r1, r4
 8002510:	3215      	adds	r2, #21
 8002512:	4091      	lsls	r1, r2
 8002514:	000a      	movs	r2, r1
 8002516:	210b      	movs	r1, #11
 8002518:	1a08      	subs	r0, r1, r0
 800251a:	40c4      	lsrs	r4, r0
 800251c:	0324      	lsls	r4, r4, #12
 800251e:	0b24      	lsrs	r4, r4, #12
 8002520:	e7e6      	b.n	80024f0 <__aeabi_ui2d+0x20>
 8002522:	2300      	movs	r3, #0
 8002524:	2400      	movs	r4, #0
 8002526:	2200      	movs	r2, #0
 8002528:	e7e2      	b.n	80024f0 <__aeabi_ui2d+0x20>
 800252a:	46c0      	nop			; (mov r8, r8)
 800252c:	0000041e 	.word	0x0000041e
 8002530:	800fffff 	.word	0x800fffff

08002534 <__aeabi_f2d>:
 8002534:	0041      	lsls	r1, r0, #1
 8002536:	0e09      	lsrs	r1, r1, #24
 8002538:	1c4b      	adds	r3, r1, #1
 800253a:	b570      	push	{r4, r5, r6, lr}
 800253c:	b2db      	uxtb	r3, r3
 800253e:	0246      	lsls	r6, r0, #9
 8002540:	0a75      	lsrs	r5, r6, #9
 8002542:	0fc4      	lsrs	r4, r0, #31
 8002544:	2b01      	cmp	r3, #1
 8002546:	dd14      	ble.n	8002572 <__aeabi_f2d+0x3e>
 8002548:	23e0      	movs	r3, #224	; 0xe0
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	076d      	lsls	r5, r5, #29
 800254e:	0b36      	lsrs	r6, r6, #12
 8002550:	18cb      	adds	r3, r1, r3
 8002552:	2100      	movs	r1, #0
 8002554:	0d0a      	lsrs	r2, r1, #20
 8002556:	0028      	movs	r0, r5
 8002558:	0512      	lsls	r2, r2, #20
 800255a:	4d1c      	ldr	r5, [pc, #112]	; (80025cc <__aeabi_f2d+0x98>)
 800255c:	4332      	orrs	r2, r6
 800255e:	055b      	lsls	r3, r3, #21
 8002560:	402a      	ands	r2, r5
 8002562:	085b      	lsrs	r3, r3, #1
 8002564:	4313      	orrs	r3, r2
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	07e4      	lsls	r4, r4, #31
 800256a:	085b      	lsrs	r3, r3, #1
 800256c:	4323      	orrs	r3, r4
 800256e:	0019      	movs	r1, r3
 8002570:	bd70      	pop	{r4, r5, r6, pc}
 8002572:	2900      	cmp	r1, #0
 8002574:	d114      	bne.n	80025a0 <__aeabi_f2d+0x6c>
 8002576:	2d00      	cmp	r5, #0
 8002578:	d01e      	beq.n	80025b8 <__aeabi_f2d+0x84>
 800257a:	0028      	movs	r0, r5
 800257c:	f000 f8b0 	bl	80026e0 <__clzsi2>
 8002580:	280a      	cmp	r0, #10
 8002582:	dc1c      	bgt.n	80025be <__aeabi_f2d+0x8a>
 8002584:	230b      	movs	r3, #11
 8002586:	002a      	movs	r2, r5
 8002588:	1a1b      	subs	r3, r3, r0
 800258a:	40da      	lsrs	r2, r3
 800258c:	0003      	movs	r3, r0
 800258e:	3315      	adds	r3, #21
 8002590:	409d      	lsls	r5, r3
 8002592:	4b0f      	ldr	r3, [pc, #60]	; (80025d0 <__aeabi_f2d+0x9c>)
 8002594:	0312      	lsls	r2, r2, #12
 8002596:	1a1b      	subs	r3, r3, r0
 8002598:	055b      	lsls	r3, r3, #21
 800259a:	0b16      	lsrs	r6, r2, #12
 800259c:	0d5b      	lsrs	r3, r3, #21
 800259e:	e7d8      	b.n	8002552 <__aeabi_f2d+0x1e>
 80025a0:	2d00      	cmp	r5, #0
 80025a2:	d006      	beq.n	80025b2 <__aeabi_f2d+0x7e>
 80025a4:	0b32      	lsrs	r2, r6, #12
 80025a6:	2680      	movs	r6, #128	; 0x80
 80025a8:	0336      	lsls	r6, r6, #12
 80025aa:	076d      	lsls	r5, r5, #29
 80025ac:	4316      	orrs	r6, r2
 80025ae:	4b09      	ldr	r3, [pc, #36]	; (80025d4 <__aeabi_f2d+0xa0>)
 80025b0:	e7cf      	b.n	8002552 <__aeabi_f2d+0x1e>
 80025b2:	4b08      	ldr	r3, [pc, #32]	; (80025d4 <__aeabi_f2d+0xa0>)
 80025b4:	2600      	movs	r6, #0
 80025b6:	e7cc      	b.n	8002552 <__aeabi_f2d+0x1e>
 80025b8:	2300      	movs	r3, #0
 80025ba:	2600      	movs	r6, #0
 80025bc:	e7c9      	b.n	8002552 <__aeabi_f2d+0x1e>
 80025be:	0003      	movs	r3, r0
 80025c0:	002a      	movs	r2, r5
 80025c2:	3b0b      	subs	r3, #11
 80025c4:	409a      	lsls	r2, r3
 80025c6:	2500      	movs	r5, #0
 80025c8:	e7e3      	b.n	8002592 <__aeabi_f2d+0x5e>
 80025ca:	46c0      	nop			; (mov r8, r8)
 80025cc:	800fffff 	.word	0x800fffff
 80025d0:	00000389 	.word	0x00000389
 80025d4:	000007ff 	.word	0x000007ff

080025d8 <__aeabi_d2f>:
 80025d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025da:	004c      	lsls	r4, r1, #1
 80025dc:	0d64      	lsrs	r4, r4, #21
 80025de:	030b      	lsls	r3, r1, #12
 80025e0:	1c62      	adds	r2, r4, #1
 80025e2:	0a5b      	lsrs	r3, r3, #9
 80025e4:	0f46      	lsrs	r6, r0, #29
 80025e6:	0552      	lsls	r2, r2, #21
 80025e8:	0fc9      	lsrs	r1, r1, #31
 80025ea:	431e      	orrs	r6, r3
 80025ec:	00c5      	lsls	r5, r0, #3
 80025ee:	0d52      	lsrs	r2, r2, #21
 80025f0:	2a01      	cmp	r2, #1
 80025f2:	dd29      	ble.n	8002648 <__aeabi_d2f+0x70>
 80025f4:	4b37      	ldr	r3, [pc, #220]	; (80026d4 <__aeabi_d2f+0xfc>)
 80025f6:	18e7      	adds	r7, r4, r3
 80025f8:	2ffe      	cmp	r7, #254	; 0xfe
 80025fa:	dc1c      	bgt.n	8002636 <__aeabi_d2f+0x5e>
 80025fc:	2f00      	cmp	r7, #0
 80025fe:	dd3b      	ble.n	8002678 <__aeabi_d2f+0xa0>
 8002600:	0180      	lsls	r0, r0, #6
 8002602:	1e43      	subs	r3, r0, #1
 8002604:	4198      	sbcs	r0, r3
 8002606:	2207      	movs	r2, #7
 8002608:	00f3      	lsls	r3, r6, #3
 800260a:	0f6d      	lsrs	r5, r5, #29
 800260c:	4303      	orrs	r3, r0
 800260e:	432b      	orrs	r3, r5
 8002610:	401a      	ands	r2, r3
 8002612:	2a00      	cmp	r2, #0
 8002614:	d004      	beq.n	8002620 <__aeabi_d2f+0x48>
 8002616:	220f      	movs	r2, #15
 8002618:	401a      	ands	r2, r3
 800261a:	2a04      	cmp	r2, #4
 800261c:	d000      	beq.n	8002620 <__aeabi_d2f+0x48>
 800261e:	3304      	adds	r3, #4
 8002620:	2280      	movs	r2, #128	; 0x80
 8002622:	04d2      	lsls	r2, r2, #19
 8002624:	401a      	ands	r2, r3
 8002626:	d024      	beq.n	8002672 <__aeabi_d2f+0x9a>
 8002628:	3701      	adds	r7, #1
 800262a:	b2fa      	uxtb	r2, r7
 800262c:	2fff      	cmp	r7, #255	; 0xff
 800262e:	d002      	beq.n	8002636 <__aeabi_d2f+0x5e>
 8002630:	019b      	lsls	r3, r3, #6
 8002632:	0a58      	lsrs	r0, r3, #9
 8002634:	e001      	b.n	800263a <__aeabi_d2f+0x62>
 8002636:	22ff      	movs	r2, #255	; 0xff
 8002638:	2000      	movs	r0, #0
 800263a:	0240      	lsls	r0, r0, #9
 800263c:	05d2      	lsls	r2, r2, #23
 800263e:	0a40      	lsrs	r0, r0, #9
 8002640:	07c9      	lsls	r1, r1, #31
 8002642:	4310      	orrs	r0, r2
 8002644:	4308      	orrs	r0, r1
 8002646:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002648:	4335      	orrs	r5, r6
 800264a:	2c00      	cmp	r4, #0
 800264c:	d104      	bne.n	8002658 <__aeabi_d2f+0x80>
 800264e:	2d00      	cmp	r5, #0
 8002650:	d10a      	bne.n	8002668 <__aeabi_d2f+0x90>
 8002652:	2200      	movs	r2, #0
 8002654:	2000      	movs	r0, #0
 8002656:	e7f0      	b.n	800263a <__aeabi_d2f+0x62>
 8002658:	2d00      	cmp	r5, #0
 800265a:	d0ec      	beq.n	8002636 <__aeabi_d2f+0x5e>
 800265c:	2080      	movs	r0, #128	; 0x80
 800265e:	03c0      	lsls	r0, r0, #15
 8002660:	4330      	orrs	r0, r6
 8002662:	22ff      	movs	r2, #255	; 0xff
 8002664:	e7e9      	b.n	800263a <__aeabi_d2f+0x62>
 8002666:	2400      	movs	r4, #0
 8002668:	2300      	movs	r3, #0
 800266a:	025b      	lsls	r3, r3, #9
 800266c:	0a58      	lsrs	r0, r3, #9
 800266e:	b2e2      	uxtb	r2, r4
 8002670:	e7e3      	b.n	800263a <__aeabi_d2f+0x62>
 8002672:	08db      	lsrs	r3, r3, #3
 8002674:	003c      	movs	r4, r7
 8002676:	e7f8      	b.n	800266a <__aeabi_d2f+0x92>
 8002678:	003b      	movs	r3, r7
 800267a:	3317      	adds	r3, #23
 800267c:	dbf3      	blt.n	8002666 <__aeabi_d2f+0x8e>
 800267e:	2380      	movs	r3, #128	; 0x80
 8002680:	041b      	lsls	r3, r3, #16
 8002682:	4333      	orrs	r3, r6
 8002684:	261e      	movs	r6, #30
 8002686:	1bf6      	subs	r6, r6, r7
 8002688:	2e1f      	cmp	r6, #31
 800268a:	dd14      	ble.n	80026b6 <__aeabi_d2f+0xde>
 800268c:	2202      	movs	r2, #2
 800268e:	4252      	negs	r2, r2
 8002690:	1bd7      	subs	r7, r2, r7
 8002692:	001a      	movs	r2, r3
 8002694:	40fa      	lsrs	r2, r7
 8002696:	0017      	movs	r7, r2
 8002698:	2e20      	cmp	r6, #32
 800269a:	d004      	beq.n	80026a6 <__aeabi_d2f+0xce>
 800269c:	4a0e      	ldr	r2, [pc, #56]	; (80026d8 <__aeabi_d2f+0x100>)
 800269e:	4694      	mov	ip, r2
 80026a0:	4464      	add	r4, ip
 80026a2:	40a3      	lsls	r3, r4
 80026a4:	431d      	orrs	r5, r3
 80026a6:	002b      	movs	r3, r5
 80026a8:	1e5d      	subs	r5, r3, #1
 80026aa:	41ab      	sbcs	r3, r5
 80026ac:	2207      	movs	r2, #7
 80026ae:	433b      	orrs	r3, r7
 80026b0:	401a      	ands	r2, r3
 80026b2:	2700      	movs	r7, #0
 80026b4:	e7ad      	b.n	8002612 <__aeabi_d2f+0x3a>
 80026b6:	4a09      	ldr	r2, [pc, #36]	; (80026dc <__aeabi_d2f+0x104>)
 80026b8:	0028      	movs	r0, r5
 80026ba:	18a2      	adds	r2, r4, r2
 80026bc:	4095      	lsls	r5, r2
 80026be:	4093      	lsls	r3, r2
 80026c0:	1e6c      	subs	r4, r5, #1
 80026c2:	41a5      	sbcs	r5, r4
 80026c4:	40f0      	lsrs	r0, r6
 80026c6:	2207      	movs	r2, #7
 80026c8:	432b      	orrs	r3, r5
 80026ca:	4303      	orrs	r3, r0
 80026cc:	401a      	ands	r2, r3
 80026ce:	2700      	movs	r7, #0
 80026d0:	e79f      	b.n	8002612 <__aeabi_d2f+0x3a>
 80026d2:	46c0      	nop			; (mov r8, r8)
 80026d4:	fffffc80 	.word	0xfffffc80
 80026d8:	fffffca2 	.word	0xfffffca2
 80026dc:	fffffc82 	.word	0xfffffc82

080026e0 <__clzsi2>:
 80026e0:	211c      	movs	r1, #28
 80026e2:	2301      	movs	r3, #1
 80026e4:	041b      	lsls	r3, r3, #16
 80026e6:	4298      	cmp	r0, r3
 80026e8:	d301      	bcc.n	80026ee <__clzsi2+0xe>
 80026ea:	0c00      	lsrs	r0, r0, #16
 80026ec:	3910      	subs	r1, #16
 80026ee:	0a1b      	lsrs	r3, r3, #8
 80026f0:	4298      	cmp	r0, r3
 80026f2:	d301      	bcc.n	80026f8 <__clzsi2+0x18>
 80026f4:	0a00      	lsrs	r0, r0, #8
 80026f6:	3908      	subs	r1, #8
 80026f8:	091b      	lsrs	r3, r3, #4
 80026fa:	4298      	cmp	r0, r3
 80026fc:	d301      	bcc.n	8002702 <__clzsi2+0x22>
 80026fe:	0900      	lsrs	r0, r0, #4
 8002700:	3904      	subs	r1, #4
 8002702:	a202      	add	r2, pc, #8	; (adr r2, 800270c <__clzsi2+0x2c>)
 8002704:	5c10      	ldrb	r0, [r2, r0]
 8002706:	1840      	adds	r0, r0, r1
 8002708:	4770      	bx	lr
 800270a:	46c0      	nop			; (mov r8, r8)
 800270c:	02020304 	.word	0x02020304
 8002710:	01010101 	.word	0x01010101
	...

0800271c <__clzdi2>:
 800271c:	b510      	push	{r4, lr}
 800271e:	2900      	cmp	r1, #0
 8002720:	d103      	bne.n	800272a <__clzdi2+0xe>
 8002722:	f7ff ffdd 	bl	80026e0 <__clzsi2>
 8002726:	3020      	adds	r0, #32
 8002728:	e002      	b.n	8002730 <__clzdi2+0x14>
 800272a:	1c08      	adds	r0, r1, #0
 800272c:	f7ff ffd8 	bl	80026e0 <__clzsi2>
 8002730:	bd10      	pop	{r4, pc}
 8002732:	46c0      	nop			; (mov r8, r8)

08002734 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 800273e:	2300      	movs	r3, #0
 8002740:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8002742:	2300      	movs	r3, #0
 8002744:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d101      	bne.n	8002750 <cJSON_strdup+0x1c>
    {
        return NULL;
 800274c:	2300      	movs	r3, #0
 800274e:	e019      	b.n	8002784 <cJSON_strdup+0x50>
    }

    length = strlen((const char*)string) + sizeof("");
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	0018      	movs	r0, r3
 8002754:	f7fd fcd8 	bl	8000108 <strlen>
 8002758:	0003      	movs	r3, r0
 800275a:	3301      	adds	r3, #1
 800275c:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68fa      	ldr	r2, [r7, #12]
 8002764:	0010      	movs	r0, r2
 8002766:	4798      	blx	r3
 8002768:	0003      	movs	r3, r0
 800276a:	60bb      	str	r3, [r7, #8]
    if (copy == NULL)
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d101      	bne.n	8002776 <cJSON_strdup+0x42>
    {
        return NULL;
 8002772:	2300      	movs	r3, #0
 8002774:	e006      	b.n	8002784 <cJSON_strdup+0x50>
    }
    memcpy(copy, string, length);
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	6879      	ldr	r1, [r7, #4]
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	0018      	movs	r0, r3
 800277e:	f007 fabb 	bl	8009cf8 <memcpy>

    return copy;
 8002782:	68bb      	ldr	r3, [r7, #8]
}
 8002784:	0018      	movs	r0, r3
 8002786:	46bd      	mov	sp, r7
 8002788:	b004      	add	sp, #16
 800278a:	bd80      	pop	{r7, pc}

0800278c <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2028      	movs	r0, #40	; 0x28
 800279a:	4798      	blx	r3
 800279c:	0003      	movs	r3, r0
 800279e:	60fb      	str	r3, [r7, #12]
    if (node)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d005      	beq.n	80027b2 <cJSON_New_Item+0x26>
    {
        memset(node, '\0', sizeof(cJSON));
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2228      	movs	r2, #40	; 0x28
 80027aa:	2100      	movs	r1, #0
 80027ac:	0018      	movs	r0, r3
 80027ae:	f007 faac 	bl	8009d0a <memset>
    }

    return node;
 80027b2:	68fb      	ldr	r3, [r7, #12]
}
 80027b4:	0018      	movs	r0, r3
 80027b6:	46bd      	mov	sp, r7
 80027b8:	b004      	add	sp, #16
 80027ba:	bd80      	pop	{r7, pc}

080027bc <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 80027c4:	2300      	movs	r3, #0
 80027c6:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 80027c8:	e038      	b.n	800283c <cJSON_Delete+0x80>
    {
        next = item->next;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	68da      	ldr	r2, [r3, #12]
 80027d4:	2380      	movs	r3, #128	; 0x80
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	4013      	ands	r3, r2
 80027da:	d108      	bne.n	80027ee <cJSON_Delete+0x32>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d004      	beq.n	80027ee <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	0018      	movs	r0, r3
 80027ea:	f7ff ffe7 	bl	80027bc <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	68da      	ldr	r2, [r3, #12]
 80027f2:	2380      	movs	r3, #128	; 0x80
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	4013      	ands	r3, r2
 80027f8:	d109      	bne.n	800280e <cJSON_Delete+0x52>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d005      	beq.n	800280e <cJSON_Delete+0x52>
        {
            global_hooks.deallocate(item->valuestring);
 8002802:	4b12      	ldr	r3, [pc, #72]	; (800284c <cJSON_Delete+0x90>)
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	0018      	movs	r0, r3
 800280c:	4790      	blx	r2
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	68da      	ldr	r2, [r3, #12]
 8002812:	2380      	movs	r3, #128	; 0x80
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	4013      	ands	r3, r2
 8002818:	d109      	bne.n	800282e <cJSON_Delete+0x72>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d005      	beq.n	800282e <cJSON_Delete+0x72>
        {
            global_hooks.deallocate(item->string);
 8002822:	4b0a      	ldr	r3, [pc, #40]	; (800284c <cJSON_Delete+0x90>)
 8002824:	685a      	ldr	r2, [r3, #4]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	0018      	movs	r0, r3
 800282c:	4790      	blx	r2
        }
        global_hooks.deallocate(item);
 800282e:	4b07      	ldr	r3, [pc, #28]	; (800284c <cJSON_Delete+0x90>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	0010      	movs	r0, r2
 8002836:	4798      	blx	r3
        item = next;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1c3      	bne.n	80027ca <cJSON_Delete+0xe>
    }
}
 8002842:	46c0      	nop			; (mov r8, r8)
 8002844:	46bd      	mov	sp, r7
 8002846:	b004      	add	sp, #16
 8002848:	bd80      	pop	{r7, pc}
 800284a:	46c0      	nop			; (mov r8, r8)
 800284c:	20000000 	.word	0x20000000

08002850 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8002854:	232e      	movs	r3, #46	; 0x2e
#endif
}
 8002856:	0018      	movs	r0, r3
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8002866:	2300      	movs	r3, #0
 8002868:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 800286a:	2300      	movs	r3, #0
 800286c:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d003      	beq.n	800287c <ensure+0x20>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <ensure+0x24>
    {
        return NULL;
 800287c:	2300      	movs	r3, #0
 800287e:	e088      	b.n	8002992 <ensure+0x136>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d007      	beq.n	8002898 <ensure+0x3c>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	429a      	cmp	r2, r3
 8002892:	d301      	bcc.n	8002898 <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8002894:	2300      	movs	r3, #0
 8002896:	e07c      	b.n	8002992 <ensure+0x136>
    }

    if (needed > INT_MAX)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	2b00      	cmp	r3, #0
 800289c:	da01      	bge.n	80028a2 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 800289e:	2300      	movs	r3, #0
 80028a0:	e077      	b.n	8002992 <ensure+0x136>
    }

    needed += p->offset + 1;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	689a      	ldr	r2, [r3, #8]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	18d3      	adds	r3, r2, r3
 80028aa:	3301      	adds	r3, #1
 80028ac:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	683a      	ldr	r2, [r7, #0]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d805      	bhi.n	80028c4 <ensure+0x68>
    {
        return p->buffer + p->offset;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	18d3      	adds	r3, r2, r3
 80028c2:	e066      	b.n	8002992 <ensure+0x136>
    }

    if (p->noalloc) {
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	691b      	ldr	r3, [r3, #16]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <ensure+0x74>
        return NULL;
 80028cc:	2300      	movs	r3, #0
 80028ce:	e060      	b.n	8002992 <ensure+0x136>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	4a32      	ldr	r2, [pc, #200]	; (800299c <ensure+0x140>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d907      	bls.n	80028e8 <ensure+0x8c>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	db02      	blt.n	80028e4 <ensure+0x88>
        {
            newsize = INT_MAX;
 80028de:	4b30      	ldr	r3, [pc, #192]	; (80029a0 <ensure+0x144>)
 80028e0:	60bb      	str	r3, [r7, #8]
 80028e2:	e004      	b.n	80028ee <ensure+0x92>
        }
        else
        {
            return NULL;
 80028e4:	2300      	movs	r3, #0
 80028e6:	e054      	b.n	8002992 <ensure+0x136>
        }
    }
    else
    {
        newsize = needed * 2;
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d019      	beq.n	800292a <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a1a      	ldr	r2, [r3, #32]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68b9      	ldr	r1, [r7, #8]
 8002900:	0018      	movs	r0, r3
 8002902:	4790      	blx	r2
 8002904:	0003      	movs	r3, r0
 8002906:	60fb      	str	r3, [r7, #12]
        if (newbuffer == NULL)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d137      	bne.n	800297e <ensure+0x122>
        {
            p->hooks.deallocate(p->buffer);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	69da      	ldr	r2, [r3, #28]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	0018      	movs	r0, r3
 8002918:	4790      	blx	r2
            p->length = 0;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]

            return NULL;
 8002926:	2300      	movs	r3, #0
 8002928:	e033      	b.n	8002992 <ensure+0x136>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	68ba      	ldr	r2, [r7, #8]
 8002930:	0010      	movs	r0, r2
 8002932:	4798      	blx	r3
 8002934:	0003      	movs	r3, r0
 8002936:	60fb      	str	r3, [r7, #12]
        if (!newbuffer)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d10d      	bne.n	800295a <ensure+0xfe>
        {
            p->hooks.deallocate(p->buffer);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	69da      	ldr	r2, [r3, #28]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	0018      	movs	r0, r3
 8002948:	4790      	blx	r2
            p->length = 0;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	601a      	str	r2, [r3, #0]

            return NULL;
 8002956:	2300      	movs	r3, #0
 8002958:	e01b      	b.n	8002992 <ensure+0x136>
        }
        if (newbuffer)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d008      	beq.n	8002972 <ensure+0x116>
        {
            memcpy(newbuffer, p->buffer, p->offset + 1);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6819      	ldr	r1, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	1c5a      	adds	r2, r3, #1
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	0018      	movs	r0, r3
 800296e:	f007 f9c3 	bl	8009cf8 <memcpy>
        }
        p->hooks.deallocate(p->buffer);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69da      	ldr	r2, [r3, #28]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	0018      	movs	r0, r3
 800297c:	4790      	blx	r2
    }
    p->length = newsize;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	68ba      	ldr	r2, [r7, #8]
 8002982:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	18d3      	adds	r3, r2, r3
}
 8002992:	0018      	movs	r0, r3
 8002994:	46bd      	mov	sp, r7
 8002996:	b004      	add	sp, #16
 8002998:	bd80      	pop	{r7, pc}
 800299a:	46c0      	nop			; (mov r8, r8)
 800299c:	3fffffff 	.word	0x3fffffff
 80029a0:	7fffffff 	.word	0x7fffffff

080029a4 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 80029a4:	b590      	push	{r4, r7, lr}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 80029ac:	2300      	movs	r3, #0
 80029ae:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d014      	beq.n	80029e0 <update_offset+0x3c>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d010      	beq.n	80029e0 <update_offset+0x3c>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	18d3      	adds	r3, r2, r3
 80029c8:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689c      	ldr	r4, [r3, #8]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	0018      	movs	r0, r3
 80029d2:	f7fd fb99 	bl	8000108 <strlen>
 80029d6:	0003      	movs	r3, r0
 80029d8:	18e2      	adds	r2, r4, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	609a      	str	r2, [r3, #8]
 80029de:	e000      	b.n	80029e2 <update_offset+0x3e>
        return;
 80029e0:	46c0      	nop			; (mov r8, r8)
}
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b005      	add	sp, #20
 80029e6:	bd90      	pop	{r4, r7, pc}

080029e8 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 80029e8:	b5b0      	push	{r4, r5, r7, lr}
 80029ea:	b092      	sub	sp, #72	; 0x48
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80029f2:	2300      	movs	r3, #0
 80029f4:	63fb      	str	r3, [r7, #60]	; 0x3c
    double d = item->valuedouble;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	69dc      	ldr	r4, [r3, #28]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	633b      	str	r3, [r7, #48]	; 0x30
 80029fe:	637c      	str	r4, [r7, #52]	; 0x34
    int length = 0;
 8002a00:	2300      	movs	r3, #0
 8002a02:	647b      	str	r3, [r7, #68]	; 0x44
    size_t i = 0;
 8002a04:	2300      	movs	r3, #0
 8002a06:	643b      	str	r3, [r7, #64]	; 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8002a08:	2314      	movs	r3, #20
 8002a0a:	18fb      	adds	r3, r7, r3
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	231a      	movs	r3, #26
 8002a10:	001a      	movs	r2, r3
 8002a12:	2100      	movs	r1, #0
 8002a14:	f007 f979 	bl	8009d0a <memset>
    unsigned char decimal_point = get_decimal_point();
 8002a18:	232f      	movs	r3, #47	; 0x2f
 8002a1a:	18fc      	adds	r4, r7, r3
 8002a1c:	f7ff ff18 	bl	8002850 <get_decimal_point>
 8002a20:	0003      	movs	r3, r0
 8002a22:	7023      	strb	r3, [r4, #0]
    double test = 0.0;
 8002a24:	2300      	movs	r3, #0
 8002a26:	2400      	movs	r4, #0
 8002a28:	60bb      	str	r3, [r7, #8]
 8002a2a:	60fc      	str	r4, [r7, #12]

    if (output_buffer == NULL)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <print_number+0x4e>
    {
        return false;
 8002a32:	2300      	movs	r3, #0
 8002a34:	e088      	b.n	8002b48 <print_number+0x160>
    }

    /* This checks for NaN and Infinity */
    if ((d * 0) != 0)
 8002a36:	2200      	movs	r2, #0
 8002a38:	2300      	movs	r3, #0
 8002a3a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a3c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a3e:	f7fe ff01 	bl	8001844 <__aeabi_dmul>
 8002a42:	0003      	movs	r3, r0
 8002a44:	000c      	movs	r4, r1
 8002a46:	0018      	movs	r0, r3
 8002a48:	0021      	movs	r1, r4
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	f7fd fbff 	bl	8000250 <__aeabi_dcmpeq>
 8002a52:	1e03      	subs	r3, r0, #0
 8002a54:	d109      	bne.n	8002a6a <print_number+0x82>
    {
        length = sprintf((char*)number_buffer, "null");
 8002a56:	2314      	movs	r3, #20
 8002a58:	18fb      	adds	r3, r7, r3
 8002a5a:	4a3d      	ldr	r2, [pc, #244]	; (8002b50 <print_number+0x168>)
 8002a5c:	6811      	ldr	r1, [r2, #0]
 8002a5e:	6019      	str	r1, [r3, #0]
 8002a60:	7912      	ldrb	r2, [r2, #4]
 8002a62:	711a      	strb	r2, [r3, #4]
 8002a64:	2304      	movs	r3, #4
 8002a66:	647b      	str	r3, [r7, #68]	; 0x44
 8002a68:	e029      	b.n	8002abe <print_number+0xd6>
    }
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 8002a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a6c:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 8002a6e:	4939      	ldr	r1, [pc, #228]	; (8002b54 <print_number+0x16c>)
 8002a70:	2514      	movs	r5, #20
 8002a72:	1978      	adds	r0, r7, r5
 8002a74:	001a      	movs	r2, r3
 8002a76:	0023      	movs	r3, r4
 8002a78:	f007 fa14 	bl	8009ea4 <siprintf>
 8002a7c:	0003      	movs	r3, r0
 8002a7e:	647b      	str	r3, [r7, #68]	; 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || ((double)test != d))
 8002a80:	2308      	movs	r3, #8
 8002a82:	18fa      	adds	r2, r7, r3
 8002a84:	4934      	ldr	r1, [pc, #208]	; (8002b58 <print_number+0x170>)
 8002a86:	197b      	adds	r3, r7, r5
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f007 fa2b 	bl	8009ee4 <siscanf>
 8002a8e:	0003      	movs	r3, r0
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d109      	bne.n	8002aa8 <print_number+0xc0>
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	68fc      	ldr	r4, [r7, #12]
 8002a98:	001a      	movs	r2, r3
 8002a9a:	0023      	movs	r3, r4
 8002a9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a9e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002aa0:	f7fd fbd6 	bl	8000250 <__aeabi_dcmpeq>
 8002aa4:	1e03      	subs	r3, r0, #0
 8002aa6:	d10a      	bne.n	8002abe <print_number+0xd6>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 8002aa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aaa:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 8002aac:	492b      	ldr	r1, [pc, #172]	; (8002b5c <print_number+0x174>)
 8002aae:	2214      	movs	r2, #20
 8002ab0:	18b8      	adds	r0, r7, r2
 8002ab2:	001a      	movs	r2, r3
 8002ab4:	0023      	movs	r3, r4
 8002ab6:	f007 f9f5 	bl	8009ea4 <siprintf>
 8002aba:	0003      	movs	r3, r0
 8002abc:	647b      	str	r3, [r7, #68]	; 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 8002abe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	db02      	blt.n	8002aca <print_number+0xe2>
 8002ac4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ac6:	2b19      	cmp	r3, #25
 8002ac8:	dd01      	ble.n	8002ace <print_number+0xe6>
    {
        return false;
 8002aca:	2300      	movs	r3, #0
 8002acc:	e03c      	b.n	8002b48 <print_number+0x160>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8002ace:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ad0:	1c5a      	adds	r2, r3, #1
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	0011      	movs	r1, r2
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	f7ff fec0 	bl	800285c <ensure>
 8002adc:	0003      	movs	r3, r0
 8002ade:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (output_pointer == NULL)
 8002ae0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d101      	bne.n	8002aea <print_number+0x102>
    {
        return false;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	e02e      	b.n	8002b48 <print_number+0x160>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 8002aea:	2300      	movs	r3, #0
 8002aec:	643b      	str	r3, [r7, #64]	; 0x40
 8002aee:	e01b      	b.n	8002b28 <print_number+0x140>
    {
        if (number_buffer[i] == decimal_point)
 8002af0:	2314      	movs	r3, #20
 8002af2:	18fa      	adds	r2, r7, r3
 8002af4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002af6:	18d3      	adds	r3, r2, r3
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	222f      	movs	r2, #47	; 0x2f
 8002afc:	18ba      	adds	r2, r7, r2
 8002afe:	7812      	ldrb	r2, [r2, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d105      	bne.n	8002b10 <print_number+0x128>
        {
            output_pointer[i] = '.';
 8002b04:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b08:	18d3      	adds	r3, r2, r3
 8002b0a:	222e      	movs	r2, #46	; 0x2e
 8002b0c:	701a      	strb	r2, [r3, #0]
            continue;
 8002b0e:	e008      	b.n	8002b22 <print_number+0x13a>
        }

        output_pointer[i] = number_buffer[i];
 8002b10:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b14:	18d3      	adds	r3, r2, r3
 8002b16:	2214      	movs	r2, #20
 8002b18:	18b9      	adds	r1, r7, r2
 8002b1a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b1c:	188a      	adds	r2, r1, r2
 8002b1e:	7812      	ldrb	r2, [r2, #0]
 8002b20:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 8002b22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b24:	3301      	adds	r3, #1
 8002b26:	643b      	str	r3, [r7, #64]	; 0x40
 8002b28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b2a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d3df      	bcc.n	8002af0 <print_number+0x108>
    }
    output_pointer[i] = '\0';
 8002b30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b34:	18d3      	adds	r3, r2, r3
 8002b36:	2200      	movs	r2, #0
 8002b38:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	689a      	ldr	r2, [r3, #8]
 8002b3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b40:	18d2      	adds	r2, r2, r3
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	609a      	str	r2, [r3, #8]

    return true;
 8002b46:	2301      	movs	r3, #1
}
 8002b48:	0018      	movs	r0, r3
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	b012      	add	sp, #72	; 0x48
 8002b4e:	bdb0      	pop	{r4, r5, r7, pc}
 8002b50:	0800bfe4 	.word	0x0800bfe4
 8002b54:	0800bfec 	.word	0x0800bfec
 8002b58:	0800bff4 	.word	0x0800bff4
 8002b5c:	0800bff8 	.word	0x0800bff8

08002b60 <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b088      	sub	sp, #32
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 8002b72:	2300      	movs	r3, #0
 8002b74:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 8002b76:	2300      	movs	r3, #0
 8002b78:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <print_string_ptr+0x28>
    {
        return false;
 8002b84:	2300      	movs	r3, #0
 8002b86:	e0dd      	b.n	8002d44 <print_string_ptr+0x1e4>
    }

    /* empty string */
    if (input == NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d115      	bne.n	8002bba <print_string_ptr+0x5a>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	2103      	movs	r1, #3
 8002b92:	0018      	movs	r0, r3
 8002b94:	f7ff fe62 	bl	800285c <ensure>
 8002b98:	0003      	movs	r3, r0
 8002b9a:	613b      	str	r3, [r7, #16]
        if (output == NULL)
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <print_string_ptr+0x46>
        {
            return false;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	e0ce      	b.n	8002d44 <print_string_ptr+0x1e4>
        }
        strcpy((char*)output, "\"\"");
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	4b68      	ldr	r3, [pc, #416]	; (8002d4c <print_string_ptr+0x1ec>)
 8002baa:	0010      	movs	r0, r2
 8002bac:	0019      	movs	r1, r3
 8002bae:	2303      	movs	r3, #3
 8002bb0:	001a      	movs	r2, r3
 8002bb2:	f007 f8a1 	bl	8009cf8 <memcpy>

        return true;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e0c4      	b.n	8002d44 <print_string_ptr+0x1e4>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	61fb      	str	r3, [r7, #28]
 8002bbe:	e01c      	b.n	8002bfa <print_string_ptr+0x9a>
    {
        switch (*input_pointer)
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	2b0d      	cmp	r3, #13
 8002bc6:	dc05      	bgt.n	8002bd4 <print_string_ptr+0x74>
 8002bc8:	2b0c      	cmp	r3, #12
 8002bca:	da07      	bge.n	8002bdc <print_string_ptr+0x7c>
 8002bcc:	3b08      	subs	r3, #8
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d808      	bhi.n	8002be4 <print_string_ptr+0x84>
 8002bd2:	e003      	b.n	8002bdc <print_string_ptr+0x7c>
 8002bd4:	2b22      	cmp	r3, #34	; 0x22
 8002bd6:	d001      	beq.n	8002bdc <print_string_ptr+0x7c>
 8002bd8:	2b5c      	cmp	r3, #92	; 0x5c
 8002bda:	d103      	bne.n	8002be4 <print_string_ptr+0x84>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	3301      	adds	r3, #1
 8002be0:	617b      	str	r3, [r7, #20]
                break;
 8002be2:	e007      	b.n	8002bf4 <print_string_ptr+0x94>
            default:
                if (*input_pointer < 32)
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	2b1f      	cmp	r3, #31
 8002bea:	d802      	bhi.n	8002bf2 <print_string_ptr+0x92>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	3305      	adds	r3, #5
 8002bf0:	617b      	str	r3, [r7, #20]
                }
                break;
 8002bf2:	46c0      	nop			; (mov r8, r8)
    for (input_pointer = input; *input_pointer; input_pointer++)
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	61fb      	str	r3, [r7, #28]
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1de      	bne.n	8002bc0 <print_string_ptr+0x60>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 8002c02:	69fa      	ldr	r2, [r7, #28]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	001a      	movs	r2, r3
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	189b      	adds	r3, r3, r2
 8002c0e:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	1cda      	adds	r2, r3, #3
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	0011      	movs	r1, r2
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f7ff fe1f 	bl	800285c <ensure>
 8002c1e:	0003      	movs	r3, r0
 8002c20:	613b      	str	r3, [r7, #16]
    if (output == NULL)
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d101      	bne.n	8002c2c <print_string_ptr+0xcc>
    {
        return false;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	e08b      	b.n	8002d44 <print_string_ptr+0x1e4>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d117      	bne.n	8002c62 <print_string_ptr+0x102>
    {
        output[0] = '\"';
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	2222      	movs	r2, #34	; 0x22
 8002c36:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	68fa      	ldr	r2, [r7, #12]
 8002c3e:	6879      	ldr	r1, [r7, #4]
 8002c40:	0018      	movs	r0, r3
 8002c42:	f007 f859 	bl	8009cf8 <memcpy>
        output[output_length + 1] = '\"';
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	693a      	ldr	r2, [r7, #16]
 8002c4c:	18d3      	adds	r3, r2, r3
 8002c4e:	2222      	movs	r2, #34	; 0x22
 8002c50:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	3302      	adds	r3, #2
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	18d3      	adds	r3, r2, r3
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	701a      	strb	r2, [r3, #0]

        return true;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e070      	b.n	8002d44 <print_string_ptr+0x1e4>
    }

    output[0] = '\"';
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	2222      	movs	r2, #34	; 0x22
 8002c66:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	61fb      	str	r3, [r7, #28]
 8002c72:	e056      	b.n	8002d22 <print_string_ptr+0x1c2>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b1f      	cmp	r3, #31
 8002c7a:	d90c      	bls.n	8002c96 <print_string_ptr+0x136>
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b22      	cmp	r3, #34	; 0x22
 8002c82:	d008      	beq.n	8002c96 <print_string_ptr+0x136>
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b5c      	cmp	r3, #92	; 0x5c
 8002c8a:	d004      	beq.n	8002c96 <print_string_ptr+0x136>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	781a      	ldrb	r2, [r3, #0]
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	701a      	strb	r2, [r3, #0]
 8002c94:	e03f      	b.n	8002d16 <print_string_ptr+0x1b6>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	1c5a      	adds	r2, r3, #1
 8002c9a:	61ba      	str	r2, [r7, #24]
 8002c9c:	225c      	movs	r2, #92	; 0x5c
 8002c9e:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b0c      	cmp	r3, #12
 8002ca6:	d01a      	beq.n	8002cde <print_string_ptr+0x17e>
 8002ca8:	dc06      	bgt.n	8002cb8 <print_string_ptr+0x158>
 8002caa:	2b09      	cmp	r3, #9
 8002cac:	d023      	beq.n	8002cf6 <print_string_ptr+0x196>
 8002cae:	2b0a      	cmp	r3, #10
 8002cb0:	d019      	beq.n	8002ce6 <print_string_ptr+0x186>
 8002cb2:	2b08      	cmp	r3, #8
 8002cb4:	d00f      	beq.n	8002cd6 <print_string_ptr+0x176>
 8002cb6:	e022      	b.n	8002cfe <print_string_ptr+0x19e>
 8002cb8:	2b22      	cmp	r3, #34	; 0x22
 8002cba:	d008      	beq.n	8002cce <print_string_ptr+0x16e>
 8002cbc:	2b5c      	cmp	r3, #92	; 0x5c
 8002cbe:	d002      	beq.n	8002cc6 <print_string_ptr+0x166>
 8002cc0:	2b0d      	cmp	r3, #13
 8002cc2:	d014      	beq.n	8002cee <print_string_ptr+0x18e>
 8002cc4:	e01b      	b.n	8002cfe <print_string_ptr+0x19e>
            {
                case '\\':
                    *output_pointer = '\\';
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	225c      	movs	r2, #92	; 0x5c
 8002cca:	701a      	strb	r2, [r3, #0]
                    break;
 8002ccc:	e023      	b.n	8002d16 <print_string_ptr+0x1b6>
                case '\"':
                    *output_pointer = '\"';
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	2222      	movs	r2, #34	; 0x22
 8002cd2:	701a      	strb	r2, [r3, #0]
                    break;
 8002cd4:	e01f      	b.n	8002d16 <print_string_ptr+0x1b6>
                case '\b':
                    *output_pointer = 'b';
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	2262      	movs	r2, #98	; 0x62
 8002cda:	701a      	strb	r2, [r3, #0]
                    break;
 8002cdc:	e01b      	b.n	8002d16 <print_string_ptr+0x1b6>
                case '\f':
                    *output_pointer = 'f';
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	2266      	movs	r2, #102	; 0x66
 8002ce2:	701a      	strb	r2, [r3, #0]
                    break;
 8002ce4:	e017      	b.n	8002d16 <print_string_ptr+0x1b6>
                case '\n':
                    *output_pointer = 'n';
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	226e      	movs	r2, #110	; 0x6e
 8002cea:	701a      	strb	r2, [r3, #0]
                    break;
 8002cec:	e013      	b.n	8002d16 <print_string_ptr+0x1b6>
                case '\r':
                    *output_pointer = 'r';
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	2272      	movs	r2, #114	; 0x72
 8002cf2:	701a      	strb	r2, [r3, #0]
                    break;
 8002cf4:	e00f      	b.n	8002d16 <print_string_ptr+0x1b6>
                case '\t':
                    *output_pointer = 't';
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	2274      	movs	r2, #116	; 0x74
 8002cfa:	701a      	strb	r2, [r3, #0]
                    break;
 8002cfc:	e00b      	b.n	8002d16 <print_string_ptr+0x1b6>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	001a      	movs	r2, r3
 8002d04:	4912      	ldr	r1, [pc, #72]	; (8002d50 <print_string_ptr+0x1f0>)
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	0018      	movs	r0, r3
 8002d0a:	f007 f8cb 	bl	8009ea4 <siprintf>
                    output_pointer += 4;
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	3304      	adds	r3, #4
 8002d12:	61bb      	str	r3, [r7, #24]
                    break;
 8002d14:	46c0      	nop			; (mov r8, r8)
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	61fb      	str	r3, [r7, #28]
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	61bb      	str	r3, [r7, #24]
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1a4      	bne.n	8002c74 <print_string_ptr+0x114>
            }
        }
    }
    output[output_length + 1] = '\"';
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	693a      	ldr	r2, [r7, #16]
 8002d30:	18d3      	adds	r3, r2, r3
 8002d32:	2222      	movs	r2, #34	; 0x22
 8002d34:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	3302      	adds	r3, #2
 8002d3a:	693a      	ldr	r2, [r7, #16]
 8002d3c:	18d3      	adds	r3, r2, r3
 8002d3e:	2200      	movs	r2, #0
 8002d40:	701a      	strb	r2, [r3, #0]

    return true;
 8002d42:	2301      	movs	r3, #1
}
 8002d44:	0018      	movs	r0, r3
 8002d46:	46bd      	mov	sp, r7
 8002d48:	b008      	add	sp, #32
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	0800c000 	.word	0x0800c000
 8002d50:	0800c004 	.word	0x0800c004

08002d54 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	0011      	movs	r1, r2
 8002d66:	0018      	movs	r0, r3
 8002d68:	f7ff fefa 	bl	8002b60 <print_string_ptr>
 8002d6c:	0003      	movs	r3, r0
}
 8002d6e:	0018      	movs	r0, r3
 8002d70:	46bd      	mov	sp, r7
 8002d72:	b002      	add	sp, #8
 8002d74:	bd80      	pop	{r7, pc}
	...

08002d78 <print>:
}

#define cjson_min(a, b) ((a < b) ? a : b)

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 8002d78:	b5b0      	push	{r4, r5, r7, lr}
 8002d7a:	b08e      	sub	sp, #56	; 0x38
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 8002d84:	2300      	movs	r3, #0
 8002d86:	637b      	str	r3, [r7, #52]	; 0x34

    memset(buffer, 0, sizeof(buffer));
 8002d88:	2410      	movs	r4, #16
 8002d8a:	193b      	adds	r3, r7, r4
 8002d8c:	2224      	movs	r2, #36	; 0x24
 8002d8e:	2100      	movs	r1, #0
 8002d90:	0018      	movs	r0, r3
 8002d92:	f006 ffba 	bl	8009d0a <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	4b44      	ldr	r3, [pc, #272]	; (8002eac <print+0x134>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	0018      	movs	r0, r3
 8002da0:	4790      	blx	r2
 8002da2:	0002      	movs	r2, r0
 8002da4:	0021      	movs	r1, r4
 8002da6:	187b      	adds	r3, r7, r1
 8002da8:	601a      	str	r2, [r3, #0]
    buffer->length = default_buffer_size;
 8002daa:	4b40      	ldr	r3, [pc, #256]	; (8002eac <print+0x134>)
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	187b      	adds	r3, r7, r1
 8002db0:	605a      	str	r2, [r3, #4]
    buffer->format = format;
 8002db2:	187b      	adds	r3, r7, r1
 8002db4:	68ba      	ldr	r2, [r7, #8]
 8002db6:	615a      	str	r2, [r3, #20]
    buffer->hooks = *hooks;
 8002db8:	187b      	adds	r3, r7, r1
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	3318      	adds	r3, #24
 8002dbe:	ca31      	ldmia	r2!, {r0, r4, r5}
 8002dc0:	c331      	stmia	r3!, {r0, r4, r5}
    if (buffer->buffer == NULL)
 8002dc2:	187b      	adds	r3, r7, r1
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d050      	beq.n	8002e6c <print+0xf4>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 8002dca:	2310      	movs	r3, #16
 8002dcc:	18fa      	adds	r2, r7, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	0011      	movs	r1, r2
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	f000 f87e 	bl	8002ed4 <print_value>
 8002dd8:	1e03      	subs	r3, r0, #0
 8002dda:	d049      	beq.n	8002e70 <print+0xf8>
    {
        goto fail;
    }
    update_offset(buffer);
 8002ddc:	2310      	movs	r3, #16
 8002dde:	18fb      	adds	r3, r7, r3
 8002de0:	0018      	movs	r0, r3
 8002de2:	f7ff fddf 	bl	80029a4 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d013      	beq.n	8002e16 <print+0x9e>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	2110      	movs	r1, #16
 8002df4:	187b      	adds	r3, r7, r1
 8002df6:	6818      	ldr	r0, [r3, #0]
 8002df8:	187b      	adds	r3, r7, r1
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	0019      	movs	r1, r3
 8002e00:	4790      	blx	r2
 8002e02:	0003      	movs	r3, r0
 8002e04:	637b      	str	r3, [r7, #52]	; 0x34
        if (printed == NULL) {
 8002e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d033      	beq.n	8002e74 <print+0xfc>
            goto fail;
        }
        buffer->buffer = NULL;
 8002e0c:	2310      	movs	r3, #16
 8002e0e:	18fb      	adds	r3, r7, r3
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	e028      	b.n	8002e68 <print+0xf0>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	2310      	movs	r3, #16
 8002e1c:	18fb      	adds	r3, r7, r3
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	3301      	adds	r3, #1
 8002e22:	0018      	movs	r0, r3
 8002e24:	4790      	blx	r2
 8002e26:	0003      	movs	r3, r0
 8002e28:	637b      	str	r3, [r7, #52]	; 0x34
        if (printed == NULL)
 8002e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d023      	beq.n	8002e78 <print+0x100>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 8002e30:	2010      	movs	r0, #16
 8002e32:	183b      	adds	r3, r7, r0
 8002e34:	6819      	ldr	r1, [r3, #0]
 8002e36:	183b      	adds	r3, r7, r0
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	1c5a      	adds	r2, r3, #1
 8002e3c:	183b      	adds	r3, r7, r0
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d900      	bls.n	8002e46 <print+0xce>
 8002e44:	001a      	movs	r2, r3
 8002e46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f006 ff55 	bl	8009cf8 <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 8002e4e:	2110      	movs	r1, #16
 8002e50:	187b      	adds	r3, r7, r1
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e56:	18d3      	adds	r3, r2, r3
 8002e58:	2200      	movs	r2, #0
 8002e5a:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	187b      	adds	r3, r7, r1
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	0018      	movs	r0, r3
 8002e66:	4790      	blx	r2
    }

    return printed;
 8002e68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e6a:	e01b      	b.n	8002ea4 <print+0x12c>
        goto fail;
 8002e6c:	46c0      	nop			; (mov r8, r8)
 8002e6e:	e004      	b.n	8002e7a <print+0x102>
        goto fail;
 8002e70:	46c0      	nop			; (mov r8, r8)
 8002e72:	e002      	b.n	8002e7a <print+0x102>
            goto fail;
 8002e74:	46c0      	nop			; (mov r8, r8)
 8002e76:	e000      	b.n	8002e7a <print+0x102>
            goto fail;
 8002e78:	46c0      	nop			; (mov r8, r8)

fail:
    if (buffer->buffer != NULL)
 8002e7a:	2310      	movs	r3, #16
 8002e7c:	18fb      	adds	r3, r7, r3
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d006      	beq.n	8002e92 <print+0x11a>
    {
        hooks->deallocate(buffer->buffer);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685a      	ldr	r2, [r3, #4]
 8002e88:	2310      	movs	r3, #16
 8002e8a:	18fb      	adds	r3, r7, r3
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	0018      	movs	r0, r3
 8002e90:	4790      	blx	r2
    }

    if (printed != NULL)
 8002e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d004      	beq.n	8002ea2 <print+0x12a>
    {
        hooks->deallocate(printed);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e9e:	0010      	movs	r0, r2
 8002ea0:	4798      	blx	r3
    }

    return NULL;
 8002ea2:	2300      	movs	r3, #0
}
 8002ea4:	0018      	movs	r0, r3
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	b00e      	add	sp, #56	; 0x38
 8002eaa:	bdb0      	pop	{r4, r5, r7, pc}
 8002eac:	0800c1c0 	.word	0x0800c1c0

08002eb0 <cJSON_Print>:

/* Render a cJSON item/entity/structure to text. */
CJSON_PUBLIC(char *) cJSON_Print(const cJSON *item)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
    return (char*)print(item, true, &global_hooks);
 8002eb8:	4a05      	ldr	r2, [pc, #20]	; (8002ed0 <cJSON_Print+0x20>)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2101      	movs	r1, #1
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f7ff ff5a 	bl	8002d78 <print>
 8002ec4:	0003      	movs	r3, r0
}
 8002ec6:	0018      	movs	r0, r3
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	b002      	add	sp, #8
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	46c0      	nop			; (mov r8, r8)
 8002ed0:	20000000 	.word	0x20000000

08002ed4 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d002      	beq.n	8002eee <print_value+0x1a>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <print_value+0x1e>
    {
        return false;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	e0a4      	b.n	800303c <print_value+0x168>
    }

    switch ((item->type) & 0xFF)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	22ff      	movs	r2, #255	; 0xff
 8002ef8:	4013      	ands	r3, r2
 8002efa:	2b08      	cmp	r3, #8
 8002efc:	d057      	beq.n	8002fae <print_value+0xda>
 8002efe:	dc06      	bgt.n	8002f0e <print_value+0x3a>
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d03e      	beq.n	8002f82 <print_value+0xae>
 8002f04:	2b04      	cmp	r3, #4
 8002f06:	d010      	beq.n	8002f2a <print_value+0x56>
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d024      	beq.n	8002f56 <print_value+0x82>
 8002f0c:	e095      	b.n	800303a <print_value+0x166>
 8002f0e:	2b20      	cmp	r3, #32
 8002f10:	d100      	bne.n	8002f14 <print_value+0x40>
 8002f12:	e082      	b.n	800301a <print_value+0x146>
 8002f14:	dc03      	bgt.n	8002f1e <print_value+0x4a>
 8002f16:	2b10      	cmp	r3, #16
 8002f18:	d100      	bne.n	8002f1c <print_value+0x48>
 8002f1a:	e076      	b.n	800300a <print_value+0x136>
 8002f1c:	e08d      	b.n	800303a <print_value+0x166>
 8002f1e:	2b40      	cmp	r3, #64	; 0x40
 8002f20:	d100      	bne.n	8002f24 <print_value+0x50>
 8002f22:	e082      	b.n	800302a <print_value+0x156>
 8002f24:	2b80      	cmp	r3, #128	; 0x80
 8002f26:	d04a      	beq.n	8002fbe <print_value+0xea>
 8002f28:	e087      	b.n	800303a <print_value+0x166>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	2105      	movs	r1, #5
 8002f2e:	0018      	movs	r0, r3
 8002f30:	f7ff fc94 	bl	800285c <ensure>
 8002f34:	0003      	movs	r3, r0
 8002f36:	60fb      	str	r3, [r7, #12]
            if (output == NULL)
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <print_value+0x6e>
            {
                return false;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	e07c      	b.n	800303c <print_value+0x168>
            }
            strcpy((char*)output, "null");
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	4b3f      	ldr	r3, [pc, #252]	; (8003044 <print_value+0x170>)
 8002f46:	0010      	movs	r0, r2
 8002f48:	0019      	movs	r1, r3
 8002f4a:	2305      	movs	r3, #5
 8002f4c:	001a      	movs	r2, r3
 8002f4e:	f006 fed3 	bl	8009cf8 <memcpy>
            return true;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e072      	b.n	800303c <print_value+0x168>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	2106      	movs	r1, #6
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	f7ff fc7e 	bl	800285c <ensure>
 8002f60:	0003      	movs	r3, r0
 8002f62:	60fb      	str	r3, [r7, #12]
            if (output == NULL)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <print_value+0x9a>
            {
                return false;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	e066      	b.n	800303c <print_value+0x168>
            }
            strcpy((char*)output, "false");
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	4b35      	ldr	r3, [pc, #212]	; (8003048 <print_value+0x174>)
 8002f72:	0010      	movs	r0, r2
 8002f74:	0019      	movs	r1, r3
 8002f76:	2306      	movs	r3, #6
 8002f78:	001a      	movs	r2, r3
 8002f7a:	f006 febd 	bl	8009cf8 <memcpy>
            return true;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e05c      	b.n	800303c <print_value+0x168>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	2105      	movs	r1, #5
 8002f86:	0018      	movs	r0, r3
 8002f88:	f7ff fc68 	bl	800285c <ensure>
 8002f8c:	0003      	movs	r3, r0
 8002f8e:	60fb      	str	r3, [r7, #12]
            if (output == NULL)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <print_value+0xc6>
            {
                return false;
 8002f96:	2300      	movs	r3, #0
 8002f98:	e050      	b.n	800303c <print_value+0x168>
            }
            strcpy((char*)output, "true");
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	4b2b      	ldr	r3, [pc, #172]	; (800304c <print_value+0x178>)
 8002f9e:	0010      	movs	r0, r2
 8002fa0:	0019      	movs	r1, r3
 8002fa2:	2305      	movs	r3, #5
 8002fa4:	001a      	movs	r2, r3
 8002fa6:	f006 fea7 	bl	8009cf8 <memcpy>
            return true;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e046      	b.n	800303c <print_value+0x168>

        case cJSON_Number:
            return print_number(item, output_buffer);
 8002fae:	683a      	ldr	r2, [r7, #0]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	0011      	movs	r1, r2
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	f7ff fd17 	bl	80029e8 <print_number>
 8002fba:	0003      	movs	r3, r0
 8002fbc:	e03e      	b.n	800303c <print_value+0x168>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <print_value+0xfa>
            {
                return false;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	e036      	b.n	800303c <print_value+0x168>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	f7fd f898 	bl	8000108 <strlen>
 8002fd8:	0003      	movs	r3, r0
 8002fda:	3301      	adds	r3, #1
 8002fdc:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	0011      	movs	r1, r2
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	f7ff fc39 	bl	800285c <ensure>
 8002fea:	0003      	movs	r3, r0
 8002fec:	60fb      	str	r3, [r7, #12]
            if (output == NULL)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d101      	bne.n	8002ff8 <print_value+0x124>
            {
                return false;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	e021      	b.n	800303c <print_value+0x168>
            }
            memcpy(output, item->valuestring, raw_length);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6919      	ldr	r1, [r3, #16]
 8002ffc:	68ba      	ldr	r2, [r7, #8]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	0018      	movs	r0, r3
 8003002:	f006 fe79 	bl	8009cf8 <memcpy>
            return true;
 8003006:	2301      	movs	r3, #1
 8003008:	e018      	b.n	800303c <print_value+0x168>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 800300a:	683a      	ldr	r2, [r7, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	0011      	movs	r1, r2
 8003010:	0018      	movs	r0, r3
 8003012:	f7ff fe9f 	bl	8002d54 <print_string>
 8003016:	0003      	movs	r3, r0
 8003018:	e010      	b.n	800303c <print_value+0x168>

        case cJSON_Array:
            return print_array(item, output_buffer);
 800301a:	683a      	ldr	r2, [r7, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	0011      	movs	r1, r2
 8003020:	0018      	movs	r0, r3
 8003022:	f000 f815 	bl	8003050 <print_array>
 8003026:	0003      	movs	r3, r0
 8003028:	e008      	b.n	800303c <print_value+0x168>

        case cJSON_Object:
            return print_object(item, output_buffer);
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	0011      	movs	r1, r2
 8003030:	0018      	movs	r0, r3
 8003032:	f000 f89b 	bl	800316c <print_object>
 8003036:	0003      	movs	r3, r0
 8003038:	e000      	b.n	800303c <print_value+0x168>

        default:
            return false;
 800303a:	2300      	movs	r3, #0
    }
}
 800303c:	0018      	movs	r0, r3
 800303e:	46bd      	mov	sp, r7
 8003040:	b004      	add	sp, #16
 8003042:	bd80      	pop	{r7, pc}
 8003044:	0800bfe4 	.word	0x0800bfe4
 8003048:	0800c010 	.word	0x0800c010
 800304c:	0800c018 	.word	0x0800c018

08003050 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b086      	sub	sp, #24
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800305a:	2300      	movs	r3, #0
 800305c:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <print_array+0x22>
    {
        return false;
 800306e:	2300      	movs	r3, #0
 8003070:	e078      	b.n	8003164 <print_array+0x114>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	2101      	movs	r1, #1
 8003076:	0018      	movs	r0, r3
 8003078:	f7ff fbf0 	bl	800285c <ensure>
 800307c:	0003      	movs	r3, r0
 800307e:	617b      	str	r3, [r7, #20]
    if (output_pointer == NULL)
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <print_array+0x3a>
    {
        return false;
 8003086:	2300      	movs	r3, #0
 8003088:	e06c      	b.n	8003164 <print_array+0x114>
    }

    *output_pointer = '[';
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	225b      	movs	r2, #91	; 0x5b
 800308e:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	1c5a      	adds	r2, r3, #1
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	1c5a      	adds	r2, r3, #1
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 80030a4:	e041      	b.n	800312a <print_array+0xda>
    {
        if (!print_value(current_element, output_buffer))
 80030a6:	683a      	ldr	r2, [r7, #0]
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	0011      	movs	r1, r2
 80030ac:	0018      	movs	r0, r3
 80030ae:	f7ff ff11 	bl	8002ed4 <print_value>
 80030b2:	1e03      	subs	r3, r0, #0
 80030b4:	d101      	bne.n	80030ba <print_array+0x6a>
        {
            return false;
 80030b6:	2300      	movs	r3, #0
 80030b8:	e054      	b.n	8003164 <print_array+0x114>
        }
        update_offset(output_buffer);
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	0018      	movs	r0, r3
 80030be:	f7ff fc71 	bl	80029a4 <update_offset>
        if (current_element->next)
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d02c      	beq.n	8003124 <print_array+0xd4>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	695b      	ldr	r3, [r3, #20]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <print_array+0x86>
 80030d2:	2302      	movs	r3, #2
 80030d4:	e000      	b.n	80030d8 <print_array+0x88>
 80030d6:	2301      	movs	r3, #1
 80030d8:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	1c5a      	adds	r2, r3, #1
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	0011      	movs	r1, r2
 80030e2:	0018      	movs	r0, r3
 80030e4:	f7ff fbba 	bl	800285c <ensure>
 80030e8:	0003      	movs	r3, r0
 80030ea:	617b      	str	r3, [r7, #20]
            if (output_pointer == NULL)
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <print_array+0xa6>
            {
                return false;
 80030f2:	2300      	movs	r3, #0
 80030f4:	e036      	b.n	8003164 <print_array+0x114>
            }
            *output_pointer++ = ',';
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	1c5a      	adds	r2, r3, #1
 80030fa:	617a      	str	r2, [r7, #20]
 80030fc:	222c      	movs	r2, #44	; 0x2c
 80030fe:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d004      	beq.n	8003112 <print_array+0xc2>
            {
                *output_pointer++ = ' ';
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	1c5a      	adds	r2, r3, #1
 800310c:	617a      	str	r2, [r7, #20]
 800310e:	2220      	movs	r2, #32
 8003110:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	2200      	movs	r2, #0
 8003116:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	18d2      	adds	r2, r2, r3
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1ba      	bne.n	80030a6 <print_array+0x56>
    }

    output_pointer = ensure(output_buffer, 2);
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	2102      	movs	r1, #2
 8003134:	0018      	movs	r0, r3
 8003136:	f7ff fb91 	bl	800285c <ensure>
 800313a:	0003      	movs	r3, r0
 800313c:	617b      	str	r3, [r7, #20]
    if (output_pointer == NULL)
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d101      	bne.n	8003148 <print_array+0xf8>
    {
        return false;
 8003144:	2300      	movs	r3, #0
 8003146:	e00d      	b.n	8003164 <print_array+0x114>
    }
    *output_pointer++ = ']';
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	1c5a      	adds	r2, r3, #1
 800314c:	617a      	str	r2, [r7, #20]
 800314e:	225d      	movs	r2, #93	; 0x5d
 8003150:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	2200      	movs	r2, #0
 8003156:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	1e5a      	subs	r2, r3, #1
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	60da      	str	r2, [r3, #12]

    return true;
 8003162:	2301      	movs	r3, #1
}
 8003164:	0018      	movs	r0, r3
 8003166:	46bd      	mov	sp, r7
 8003168:	b006      	add	sp, #24
 800316a:	bd80      	pop	{r7, pc}

0800316c <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b088      	sub	sp, #32
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8003176:	2300      	movs	r3, #0
 8003178:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 800317a:	2300      	movs	r3, #0
 800317c:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <print_object+0x22>
    {
        return false;
 800318a:	2300      	movs	r3, #0
 800318c:	e116      	b.n	80033bc <print_object+0x250>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	695b      	ldr	r3, [r3, #20]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <print_object+0x2e>
 8003196:	2302      	movs	r3, #2
 8003198:	e000      	b.n	800319c <print_object+0x30>
 800319a:	2301      	movs	r3, #1
 800319c:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	1c5a      	adds	r2, r3, #1
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	0011      	movs	r1, r2
 80031a6:	0018      	movs	r0, r3
 80031a8:	f7ff fb58 	bl	800285c <ensure>
 80031ac:	0003      	movs	r3, r0
 80031ae:	61fb      	str	r3, [r7, #28]
    if (output_pointer == NULL)
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d101      	bne.n	80031ba <print_object+0x4e>
    {
        return false;
 80031b6:	2300      	movs	r3, #0
 80031b8:	e100      	b.n	80033bc <print_object+0x250>
    }

    *output_pointer++ = '{';
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	1c5a      	adds	r2, r3, #1
 80031be:	61fa      	str	r2, [r7, #28]
 80031c0:	227b      	movs	r2, #123	; 0x7b
 80031c2:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	1c5a      	adds	r2, r3, #1
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d004      	beq.n	80031e0 <print_object+0x74>
    {
        *output_pointer++ = '\n';
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	1c5a      	adds	r2, r3, #1
 80031da:	61fa      	str	r2, [r7, #28]
 80031dc:	220a      	movs	r2, #10
 80031de:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	689a      	ldr	r2, [r3, #8]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	18d2      	adds	r2, r2, r3
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	609a      	str	r2, [r3, #8]

    while (current_item)
 80031ec:	e0aa      	b.n	8003344 <print_object+0x1d8>
    {
        if (output_buffer->format)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d024      	beq.n	8003240 <print_object+0xd4>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	68da      	ldr	r2, [r3, #12]
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	0011      	movs	r1, r2
 80031fe:	0018      	movs	r0, r3
 8003200:	f7ff fb2c 	bl	800285c <ensure>
 8003204:	0003      	movs	r3, r0
 8003206:	61fb      	str	r3, [r7, #28]
            if (output_pointer == NULL)
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <print_object+0xa6>
            {
                return false;
 800320e:	2300      	movs	r3, #0
 8003210:	e0d4      	b.n	80033bc <print_object+0x250>
            }
            for (i = 0; i < output_buffer->depth; i++)
 8003212:	2300      	movs	r3, #0
 8003214:	617b      	str	r3, [r7, #20]
 8003216:	e007      	b.n	8003228 <print_object+0xbc>
            {
                *output_pointer++ = '\t';
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	1c5a      	adds	r2, r3, #1
 800321c:	61fa      	str	r2, [r7, #28]
 800321e:	2209      	movs	r2, #9
 8003220:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	3301      	adds	r3, #1
 8003226:	617b      	str	r3, [r7, #20]
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	697a      	ldr	r2, [r7, #20]
 800322e:	429a      	cmp	r2, r3
 8003230:	d3f2      	bcc.n	8003218 <print_object+0xac>
            }
            output_buffer->offset += output_buffer->depth;
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	689a      	ldr	r2, [r3, #8]
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	68db      	ldr	r3, [r3, #12]
 800323a:	18d2      	adds	r2, r2, r3
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	683a      	ldr	r2, [r7, #0]
 8003246:	0011      	movs	r1, r2
 8003248:	0018      	movs	r0, r3
 800324a:	f7ff fc89 	bl	8002b60 <print_string_ptr>
 800324e:	1e03      	subs	r3, r0, #0
 8003250:	d101      	bne.n	8003256 <print_object+0xea>
        {
            return false;
 8003252:	2300      	movs	r3, #0
 8003254:	e0b2      	b.n	80033bc <print_object+0x250>
        }
        update_offset(output_buffer);
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	0018      	movs	r0, r3
 800325a:	f7ff fba3 	bl	80029a4 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <print_object+0xfe>
 8003266:	2302      	movs	r3, #2
 8003268:	e000      	b.n	800326c <print_object+0x100>
 800326a:	2301      	movs	r3, #1
 800326c:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	0011      	movs	r1, r2
 8003274:	0018      	movs	r0, r3
 8003276:	f7ff faf1 	bl	800285c <ensure>
 800327a:	0003      	movs	r3, r0
 800327c:	61fb      	str	r3, [r7, #28]
        if (output_pointer == NULL)
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d101      	bne.n	8003288 <print_object+0x11c>
        {
            return false;
 8003284:	2300      	movs	r3, #0
 8003286:	e099      	b.n	80033bc <print_object+0x250>
        }
        *output_pointer++ = ':';
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	1c5a      	adds	r2, r3, #1
 800328c:	61fa      	str	r2, [r7, #28]
 800328e:	223a      	movs	r2, #58	; 0x3a
 8003290:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d004      	beq.n	80032a4 <print_object+0x138>
        {
            *output_pointer++ = '\t';
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	1c5a      	adds	r2, r3, #1
 800329e:	61fa      	str	r2, [r7, #28]
 80032a0:	2209      	movs	r2, #9
 80032a2:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	689a      	ldr	r2, [r3, #8]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	18d2      	adds	r2, r2, r3
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	0011      	movs	r1, r2
 80032b6:	0018      	movs	r0, r3
 80032b8:	f7ff fe0c 	bl	8002ed4 <print_value>
 80032bc:	1e03      	subs	r3, r0, #0
 80032be:	d101      	bne.n	80032c4 <print_object+0x158>
        {
            return false;
 80032c0:	2300      	movs	r3, #0
 80032c2:	e07b      	b.n	80033bc <print_object+0x250>
        }
        update_offset(output_buffer);
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	0018      	movs	r0, r3
 80032c8:	f7ff fb6c 	bl	80029a4 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d001      	beq.n	80032d8 <print_object+0x16c>
 80032d4:	2201      	movs	r2, #1
 80032d6:	e000      	b.n	80032da <print_object+0x16e>
 80032d8:	2200      	movs	r2, #0
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <print_object+0x17a>
 80032e2:	2301      	movs	r3, #1
 80032e4:	e000      	b.n	80032e8 <print_object+0x17c>
 80032e6:	2300      	movs	r3, #0
 80032e8:	18d3      	adds	r3, r2, r3
 80032ea:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	1c5a      	adds	r2, r3, #1
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	0011      	movs	r1, r2
 80032f4:	0018      	movs	r0, r3
 80032f6:	f7ff fab1 	bl	800285c <ensure>
 80032fa:	0003      	movs	r3, r0
 80032fc:	61fb      	str	r3, [r7, #28]
        if (output_pointer == NULL)
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <print_object+0x19c>
        {
            return false;
 8003304:	2300      	movs	r3, #0
 8003306:	e059      	b.n	80033bc <print_object+0x250>
        }
        if (current_item->next)
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d004      	beq.n	800331a <print_object+0x1ae>
        {
            *output_pointer++ = ',';
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	1c5a      	adds	r2, r3, #1
 8003314:	61fa      	str	r2, [r7, #28]
 8003316:	222c      	movs	r2, #44	; 0x2c
 8003318:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d004      	beq.n	800332c <print_object+0x1c0>
        {
            *output_pointer++ = '\n';
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	1c5a      	adds	r2, r3, #1
 8003326:	61fa      	str	r2, [r7, #28]
 8003328:	220a      	movs	r2, #10
 800332a:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	2200      	movs	r2, #0
 8003330:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	689a      	ldr	r2, [r3, #8]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	18d2      	adds	r2, r2, r3
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 800333e:	69bb      	ldr	r3, [r7, #24]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d000      	beq.n	800334c <print_object+0x1e0>
 800334a:	e750      	b.n	80031ee <print_object+0x82>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	695b      	ldr	r3, [r3, #20]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d003      	beq.n	800335c <print_object+0x1f0>
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	3301      	adds	r3, #1
 800335a:	e000      	b.n	800335e <print_object+0x1f2>
 800335c:	2302      	movs	r3, #2
 800335e:	683a      	ldr	r2, [r7, #0]
 8003360:	0019      	movs	r1, r3
 8003362:	0010      	movs	r0, r2
 8003364:	f7ff fa7a 	bl	800285c <ensure>
 8003368:	0003      	movs	r3, r0
 800336a:	61fb      	str	r3, [r7, #28]
    if (output_pointer == NULL)
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d101      	bne.n	8003376 <print_object+0x20a>
    {
        return false;
 8003372:	2300      	movs	r3, #0
 8003374:	e022      	b.n	80033bc <print_object+0x250>
    }
    if (output_buffer->format)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d010      	beq.n	80033a0 <print_object+0x234>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 800337e:	2300      	movs	r3, #0
 8003380:	613b      	str	r3, [r7, #16]
 8003382:	e007      	b.n	8003394 <print_object+0x228>
        {
            *output_pointer++ = '\t';
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	1c5a      	adds	r2, r3, #1
 8003388:	61fa      	str	r2, [r7, #28]
 800338a:	2209      	movs	r2, #9
 800338c:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	3301      	adds	r3, #1
 8003392:	613b      	str	r3, [r7, #16]
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	3b01      	subs	r3, #1
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	429a      	cmp	r2, r3
 800339e:	d3f1      	bcc.n	8003384 <print_object+0x218>
        }
    }
    *output_pointer++ = '}';
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	1c5a      	adds	r2, r3, #1
 80033a4:	61fa      	str	r2, [r7, #28]
 80033a6:	227d      	movs	r2, #125	; 0x7d
 80033a8:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	2200      	movs	r2, #0
 80033ae:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	1e5a      	subs	r2, r3, #1
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	60da      	str	r2, [r3, #12]

    return true;
 80033ba:	2301      	movs	r3, #1
}
 80033bc:	0018      	movs	r0, r3
 80033be:	46bd      	mov	sp, r7
 80033c0:	b008      	add	sp, #32
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
    prev->next = item;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	683a      	ldr	r2, [r7, #0]
 80033d2:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	605a      	str	r2, [r3, #4]
}
 80033da:	46c0      	nop			; (mov r8, r8)
 80033dc:	46bd      	mov	sp, r7
 80033de:	b002      	add	sp, #8
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b084      	sub	sp, #16
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
 80033ea:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 80033ec:	2300      	movs	r3, #0
 80033ee:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL))
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d002      	beq.n	80033fc <add_item_to_array+0x1a>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d101      	bne.n	8003400 <add_item_to_array+0x1e>
    {
        return false;
 80033fc:	2300      	movs	r3, #0
 80033fe:	e017      	b.n	8003430 <add_item_to_array+0x4e>
    }

    child = array->child;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	60fb      	str	r3, [r7, #12]

    if (child == NULL)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d106      	bne.n	800341a <add_item_to_array+0x38>
    {
        /* list is empty, start new one */
        array->child = item;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	609a      	str	r2, [r3, #8]
 8003412:	e00c      	b.n	800342e <add_item_to_array+0x4c>
    else
    {
        /* append to the end */
        while (child->next)
        {
            child = child->next;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	60fb      	str	r3, [r7, #12]
        while (child->next)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f8      	bne.n	8003414 <add_item_to_array+0x32>
        }
        suffix_object(child, item);
 8003422:	683a      	ldr	r2, [r7, #0]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	0011      	movs	r1, r2
 8003428:	0018      	movs	r0, r3
 800342a:	f7ff ffcb 	bl	80033c4 <suffix_object>
    }

    return true;
 800342e:	2301      	movs	r3, #1
}
 8003430:	0018      	movs	r0, r3
 8003432:	46bd      	mov	sp, r7
 8003434:	b004      	add	sp, #16
 8003436:	bd80      	pop	{r7, pc}

08003438 <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8003440:	687b      	ldr	r3, [r7, #4]
}
 8003442:	0018      	movs	r0, r3
 8003444:	46bd      	mov	sp, r7
 8003446:	b002      	add	sp, #8
 8003448:	bd80      	pop	{r7, pc}
	...

0800344c <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
 8003458:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 800345a:	2300      	movs	r3, #0
 800345c:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 800345e:	2300      	movs	r3, #0
 8003460:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL))
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d005      	beq.n	8003474 <add_item_to_object+0x28>
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d002      	beq.n	8003474 <add_item_to_object+0x28>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d101      	bne.n	8003478 <add_item_to_object+0x2c>
    {
        return false;
 8003474:	2300      	movs	r3, #0
 8003476:	e03e      	b.n	80034f6 <add_item_to_object+0xaa>
    }

    if (constant_key)
 8003478:	6a3b      	ldr	r3, [r7, #32]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d00c      	beq.n	8003498 <add_item_to_object+0x4c>
    {
        new_key = (char*)cast_away_const(string);
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	0018      	movs	r0, r3
 8003482:	f7ff ffd9 	bl	8003438 <cast_away_const>
 8003486:	0003      	movs	r3, r0
 8003488:	617b      	str	r3, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	2280      	movs	r2, #128	; 0x80
 8003490:	0092      	lsls	r2, r2, #2
 8003492:	4313      	orrs	r3, r2
 8003494:	613b      	str	r3, [r7, #16]
 8003496:	e011      	b.n	80034bc <add_item_to_object+0x70>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8003498:	683a      	ldr	r2, [r7, #0]
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	0011      	movs	r1, r2
 800349e:	0018      	movs	r0, r3
 80034a0:	f7ff f948 	bl	8002734 <cJSON_strdup>
 80034a4:	0003      	movs	r3, r0
 80034a6:	617b      	str	r3, [r7, #20]
        if (new_key == NULL)
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <add_item_to_object+0x66>
        {
            return false;
 80034ae:	2300      	movs	r3, #0
 80034b0:	e021      	b.n	80034f6 <add_item_to_object+0xaa>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	4a12      	ldr	r2, [pc, #72]	; (8003500 <add_item_to_object+0xb4>)
 80034b8:	4013      	ands	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	2380      	movs	r3, #128	; 0x80
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	4013      	ands	r3, r2
 80034c6:	d109      	bne.n	80034dc <add_item_to_object+0x90>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d005      	beq.n	80034dc <add_item_to_object+0x90>
    {
        hooks->deallocate(item->string);
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a1b      	ldr	r3, [r3, #32]
 80034d8:	0018      	movs	r0, r3
 80034da:	4790      	blx	r2
    }

    item->string = new_key;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	0011      	movs	r1, r2
 80034ee:	0018      	movs	r0, r3
 80034f0:	f7ff ff77 	bl	80033e2 <add_item_to_array>
 80034f4:	0003      	movs	r3, r0
}
 80034f6:	0018      	movs	r0, r3
 80034f8:	46bd      	mov	sp, r7
 80034fa:	b006      	add	sp, #24
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	46c0      	nop			; (mov r8, r8)
 8003500:	fffffdff 	.word	0xfffffdff

08003504 <cJSON_AddItemToObject>:

CJSON_PUBLIC(void) cJSON_AddItemToObject(cJSON *object, const char *string, cJSON *item)
{
 8003504:	b590      	push	{r4, r7, lr}
 8003506:	b087      	sub	sp, #28
 8003508:	af02      	add	r7, sp, #8
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
    add_item_to_object(object, string, item, &global_hooks, false);
 8003510:	4c06      	ldr	r4, [pc, #24]	; (800352c <cJSON_AddItemToObject+0x28>)
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	68b9      	ldr	r1, [r7, #8]
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	2300      	movs	r3, #0
 800351a:	9300      	str	r3, [sp, #0]
 800351c:	0023      	movs	r3, r4
 800351e:	f7ff ff95 	bl	800344c <add_item_to_object>
}
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	46bd      	mov	sp, r7
 8003526:	b005      	add	sp, #20
 8003528:	bd90      	pop	{r4, r7, pc}
 800352a:	46c0      	nop			; (mov r8, r8)
 800352c:	20000000 	.word	0x20000000

08003530 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8003530:	b590      	push	{r4, r7, lr}
 8003532:	b085      	sub	sp, #20
 8003534:	af00      	add	r7, sp, #0
 8003536:	6038      	str	r0, [r7, #0]
 8003538:	6079      	str	r1, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 800353a:	4b1b      	ldr	r3, [pc, #108]	; (80035a8 <cJSON_CreateNumber+0x78>)
 800353c:	0018      	movs	r0, r3
 800353e:	f7ff f925 	bl	800278c <cJSON_New_Item>
 8003542:	0003      	movs	r3, r0
 8003544:	60fb      	str	r3, [r7, #12]
    if(item)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d027      	beq.n	800359c <cJSON_CreateNumber+0x6c>
    {
        item->type = cJSON_Number;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2208      	movs	r2, #8
 8003550:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8003552:	68fa      	ldr	r2, [r7, #12]
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	687c      	ldr	r4, [r7, #4]
 8003558:	6193      	str	r3, [r2, #24]
 800355a:	61d4      	str	r4, [r2, #28]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 800355c:	4a13      	ldr	r2, [pc, #76]	; (80035ac <cJSON_CreateNumber+0x7c>)
 800355e:	4b14      	ldr	r3, [pc, #80]	; (80035b0 <cJSON_CreateNumber+0x80>)
 8003560:	6838      	ldr	r0, [r7, #0]
 8003562:	6879      	ldr	r1, [r7, #4]
 8003564:	f7fc fe98 	bl	8000298 <__aeabi_dcmpge>
 8003568:	1e03      	subs	r3, r0, #0
 800356a:	d003      	beq.n	8003574 <cJSON_CreateNumber+0x44>
        {
            item->valueint = INT_MAX;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	4a11      	ldr	r2, [pc, #68]	; (80035b4 <cJSON_CreateNumber+0x84>)
 8003570:	615a      	str	r2, [r3, #20]
 8003572:	e013      	b.n	800359c <cJSON_CreateNumber+0x6c>
        }
        else if (num <= (double)INT_MIN)
 8003574:	2200      	movs	r2, #0
 8003576:	4b10      	ldr	r3, [pc, #64]	; (80035b8 <cJSON_CreateNumber+0x88>)
 8003578:	6838      	ldr	r0, [r7, #0]
 800357a:	6879      	ldr	r1, [r7, #4]
 800357c:	f7fc fe78 	bl	8000270 <__aeabi_dcmple>
 8003580:	1e03      	subs	r3, r0, #0
 8003582:	d004      	beq.n	800358e <cJSON_CreateNumber+0x5e>
        {
            item->valueint = INT_MIN;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2280      	movs	r2, #128	; 0x80
 8003588:	0612      	lsls	r2, r2, #24
 800358a:	615a      	str	r2, [r3, #20]
 800358c:	e006      	b.n	800359c <cJSON_CreateNumber+0x6c>
        }
        else
        {
            item->valueint = (int)num;
 800358e:	6838      	ldr	r0, [r7, #0]
 8003590:	6879      	ldr	r1, [r7, #4]
 8003592:	f7fe ff2d 	bl	80023f0 <__aeabi_d2iz>
 8003596:	0002      	movs	r2, r0
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 800359c:	68fb      	ldr	r3, [r7, #12]
}
 800359e:	0018      	movs	r0, r3
 80035a0:	46bd      	mov	sp, r7
 80035a2:	b005      	add	sp, #20
 80035a4:	bd90      	pop	{r4, r7, pc}
 80035a6:	46c0      	nop			; (mov r8, r8)
 80035a8:	20000000 	.word	0x20000000
 80035ac:	ffc00000 	.word	0xffc00000
 80035b0:	41dfffff 	.word	0x41dfffff
 80035b4:	7fffffff 	.word	0x7fffffff
 80035b8:	c1e00000 	.word	0xc1e00000

080035bc <cJSON_CreateObject>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 80035c2:	4b08      	ldr	r3, [pc, #32]	; (80035e4 <cJSON_CreateObject+0x28>)
 80035c4:	0018      	movs	r0, r3
 80035c6:	f7ff f8e1 	bl	800278c <cJSON_New_Item>
 80035ca:	0003      	movs	r3, r0
 80035cc:	607b      	str	r3, [r7, #4]
    if (item)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d002      	beq.n	80035da <cJSON_CreateObject+0x1e>
    {
        item->type = cJSON_Object;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2240      	movs	r2, #64	; 0x40
 80035d8:	60da      	str	r2, [r3, #12]
    }

    return item;
 80035da:	687b      	ldr	r3, [r7, #4]
}
 80035dc:	0018      	movs	r0, r3
 80035de:	46bd      	mov	sp, r7
 80035e0:	b002      	add	sp, #8
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	20000000 	.word	0x20000000

080035e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80035ec:	f002 fad4 	bl	8005b98 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80035f0:	f000 f820 	bl	8003634 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80035f4:	f000 f9b4 	bl	8003960 <MX_GPIO_Init>
  MX_SPI1_Init();
 80035f8:	f000 f8da 	bl	80037b0 <MX_SPI1_Init>
  MX_TIM2_Init();
 80035fc:	f000 f910 	bl	8003820 <MX_TIM2_Init>
  MX_I2C1_Init();
 8003600:	f000 f894 	bl	800372c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003604:	f000 f97c 	bl	8003900 <MX_USART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8003608:	f000 f882 	bl	8003710 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  //wifiRST();
  //HAL_Delay(1000);
  //wifiInit();
  HAL_Delay(1000);
 800360c:	23fa      	movs	r3, #250	; 0xfa
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	0018      	movs	r0, r3
 8003612:	f002 fb21 	bl	8005c58 <HAL_Delay>
  BME280_INIT();
 8003616:	f000 fa65 	bl	8003ae4 <BME280_INIT>
  bme280_init_complete = 1;
 800361a:	4b04      	ldr	r3, [pc, #16]	; (800362c <main+0x44>)
 800361c:	2201      	movs	r2, #1
 800361e:	601a      	str	r2, [r3, #0]
  //connectWifi();
  //HAL_Delay(5000);
  HAL_TIM_Base_Start_IT(&htim2);
 8003620:	4b03      	ldr	r3, [pc, #12]	; (8003630 <main+0x48>)
 8003622:	0018      	movs	r0, r3
 8003624:	f005 f99b 	bl	800895e <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003628:	e7fe      	b.n	8003628 <main+0x40>
 800362a:	46c0      	nop			; (mov r8, r8)
 800362c:	20000208 	.word	0x20000208
 8003630:	2000038c 	.word	0x2000038c

08003634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003634:	b590      	push	{r4, r7, lr}
 8003636:	b09f      	sub	sp, #124	; 0x7c
 8003638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800363a:	2440      	movs	r4, #64	; 0x40
 800363c:	193b      	adds	r3, r7, r4
 800363e:	0018      	movs	r0, r3
 8003640:	2338      	movs	r3, #56	; 0x38
 8003642:	001a      	movs	r2, r3
 8003644:	2100      	movs	r1, #0
 8003646:	f006 fb60 	bl	8009d0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800364a:	232c      	movs	r3, #44	; 0x2c
 800364c:	18fb      	adds	r3, r7, r3
 800364e:	0018      	movs	r0, r3
 8003650:	2314      	movs	r3, #20
 8003652:	001a      	movs	r2, r3
 8003654:	2100      	movs	r1, #0
 8003656:	f006 fb58 	bl	8009d0a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800365a:	1d3b      	adds	r3, r7, #4
 800365c:	0018      	movs	r0, r3
 800365e:	2328      	movs	r3, #40	; 0x28
 8003660:	001a      	movs	r2, r3
 8003662:	2100      	movs	r1, #0
 8003664:	f006 fb51 	bl	8009d0a <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003668:	4b27      	ldr	r3, [pc, #156]	; (8003708 <SystemClock_Config+0xd4>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a27      	ldr	r2, [pc, #156]	; (800370c <SystemClock_Config+0xd8>)
 800366e:	401a      	ands	r2, r3
 8003670:	4b25      	ldr	r3, [pc, #148]	; (8003708 <SystemClock_Config+0xd4>)
 8003672:	2180      	movs	r1, #128	; 0x80
 8003674:	0109      	lsls	r1, r1, #4
 8003676:	430a      	orrs	r2, r1
 8003678:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800367a:	0021      	movs	r1, r4
 800367c:	187b      	adds	r3, r7, r1
 800367e:	2210      	movs	r2, #16
 8003680:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003682:	187b      	adds	r3, r7, r1
 8003684:	2201      	movs	r2, #1
 8003686:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003688:	187b      	adds	r3, r7, r1
 800368a:	2200      	movs	r2, #0
 800368c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800368e:	187b      	adds	r3, r7, r1
 8003690:	22a0      	movs	r2, #160	; 0xa0
 8003692:	0212      	lsls	r2, r2, #8
 8003694:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003696:	187b      	adds	r3, r7, r1
 8003698:	2200      	movs	r2, #0
 800369a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800369c:	187b      	adds	r3, r7, r1
 800369e:	0018      	movs	r0, r3
 80036a0:	f003 fc60 	bl	8006f64 <HAL_RCC_OscConfig>
 80036a4:	1e03      	subs	r3, r0, #0
 80036a6:	d001      	beq.n	80036ac <SystemClock_Config+0x78>
  {
    Error_Handler();
 80036a8:	f000 fb36 	bl	8003d18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036ac:	212c      	movs	r1, #44	; 0x2c
 80036ae:	187b      	adds	r3, r7, r1
 80036b0:	220f      	movs	r2, #15
 80036b2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80036b4:	187b      	adds	r3, r7, r1
 80036b6:	2200      	movs	r2, #0
 80036b8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036ba:	187b      	adds	r3, r7, r1
 80036bc:	2200      	movs	r2, #0
 80036be:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80036c0:	187b      	adds	r3, r7, r1
 80036c2:	2200      	movs	r2, #0
 80036c4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80036c6:	187b      	adds	r3, r7, r1
 80036c8:	2200      	movs	r2, #0
 80036ca:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80036cc:	187b      	adds	r3, r7, r1
 80036ce:	2100      	movs	r1, #0
 80036d0:	0018      	movs	r0, r3
 80036d2:	f004 f817 	bl	8007704 <HAL_RCC_ClockConfig>
 80036d6:	1e03      	subs	r3, r0, #0
 80036d8:	d001      	beq.n	80036de <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80036da:	f000 fb1d 	bl	8003d18 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80036de:	1d3b      	adds	r3, r7, #4
 80036e0:	2209      	movs	r2, #9
 80036e2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80036e4:	1d3b      	adds	r3, r7, #4
 80036e6:	2200      	movs	r2, #0
 80036e8:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80036ea:	1d3b      	adds	r3, r7, #4
 80036ec:	2200      	movs	r2, #0
 80036ee:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036f0:	1d3b      	adds	r3, r7, #4
 80036f2:	0018      	movs	r0, r3
 80036f4:	f004 f9ea 	bl	8007acc <HAL_RCCEx_PeriphCLKConfig>
 80036f8:	1e03      	subs	r3, r0, #0
 80036fa:	d001      	beq.n	8003700 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80036fc:	f000 fb0c 	bl	8003d18 <Error_Handler>
  }
}
 8003700:	46c0      	nop			; (mov r8, r8)
 8003702:	46bd      	mov	sp, r7
 8003704:	b01f      	add	sp, #124	; 0x7c
 8003706:	bd90      	pop	{r4, r7, pc}
 8003708:	40007000 	.word	0x40007000
 800370c:	ffffe7ff 	.word	0xffffe7ff

08003710 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8003714:	2200      	movs	r2, #0
 8003716:	2101      	movs	r1, #1
 8003718:	200f      	movs	r0, #15
 800371a:	f002 fb63 	bl	8005de4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800371e:	200f      	movs	r0, #15
 8003720:	f002 fb75 	bl	8005e0e <HAL_NVIC_EnableIRQ>
}
 8003724:	46c0      	nop			; (mov r8, r8)
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
	...

0800372c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003730:	4b1c      	ldr	r3, [pc, #112]	; (80037a4 <MX_I2C1_Init+0x78>)
 8003732:	4a1d      	ldr	r2, [pc, #116]	; (80037a8 <MX_I2C1_Init+0x7c>)
 8003734:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000609;
 8003736:	4b1b      	ldr	r3, [pc, #108]	; (80037a4 <MX_I2C1_Init+0x78>)
 8003738:	4a1c      	ldr	r2, [pc, #112]	; (80037ac <MX_I2C1_Init+0x80>)
 800373a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800373c:	4b19      	ldr	r3, [pc, #100]	; (80037a4 <MX_I2C1_Init+0x78>)
 800373e:	2200      	movs	r2, #0
 8003740:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003742:	4b18      	ldr	r3, [pc, #96]	; (80037a4 <MX_I2C1_Init+0x78>)
 8003744:	2201      	movs	r2, #1
 8003746:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003748:	4b16      	ldr	r3, [pc, #88]	; (80037a4 <MX_I2C1_Init+0x78>)
 800374a:	2200      	movs	r2, #0
 800374c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800374e:	4b15      	ldr	r3, [pc, #84]	; (80037a4 <MX_I2C1_Init+0x78>)
 8003750:	2200      	movs	r2, #0
 8003752:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003754:	4b13      	ldr	r3, [pc, #76]	; (80037a4 <MX_I2C1_Init+0x78>)
 8003756:	2200      	movs	r2, #0
 8003758:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800375a:	4b12      	ldr	r3, [pc, #72]	; (80037a4 <MX_I2C1_Init+0x78>)
 800375c:	2200      	movs	r2, #0
 800375e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003760:	4b10      	ldr	r3, [pc, #64]	; (80037a4 <MX_I2C1_Init+0x78>)
 8003762:	2200      	movs	r2, #0
 8003764:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003766:	4b0f      	ldr	r3, [pc, #60]	; (80037a4 <MX_I2C1_Init+0x78>)
 8003768:	0018      	movs	r0, r3
 800376a:	f002 fdfd 	bl	8006368 <HAL_I2C_Init>
 800376e:	1e03      	subs	r3, r0, #0
 8003770:	d001      	beq.n	8003776 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003772:	f000 fad1 	bl	8003d18 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 8003776:	2380      	movs	r3, #128	; 0x80
 8003778:	015a      	lsls	r2, r3, #5
 800377a:	4b0a      	ldr	r3, [pc, #40]	; (80037a4 <MX_I2C1_Init+0x78>)
 800377c:	0011      	movs	r1, r2
 800377e:	0018      	movs	r0, r3
 8003780:	f003 fb58 	bl	8006e34 <HAL_I2CEx_ConfigAnalogFilter>
 8003784:	1e03      	subs	r3, r0, #0
 8003786:	d001      	beq.n	800378c <MX_I2C1_Init+0x60>
  {
    Error_Handler();
 8003788:	f000 fac6 	bl	8003d18 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800378c:	4b05      	ldr	r3, [pc, #20]	; (80037a4 <MX_I2C1_Init+0x78>)
 800378e:	2100      	movs	r1, #0
 8003790:	0018      	movs	r0, r3
 8003792:	f003 fb9b 	bl	8006ecc <HAL_I2CEx_ConfigDigitalFilter>
 8003796:	1e03      	subs	r3, r0, #0
 8003798:	d001      	beq.n	800379e <MX_I2C1_Init+0x72>
  {
    Error_Handler();
 800379a:	f000 fabd 	bl	8003d18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800379e:	46c0      	nop			; (mov r8, r8)
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	2000021c 	.word	0x2000021c
 80037a8:	40005400 	.word	0x40005400
 80037ac:	00000609 	.word	0x00000609

080037b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80037b4:	4b18      	ldr	r3, [pc, #96]	; (8003818 <MX_SPI1_Init+0x68>)
 80037b6:	4a19      	ldr	r2, [pc, #100]	; (800381c <MX_SPI1_Init+0x6c>)
 80037b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80037ba:	4b17      	ldr	r3, [pc, #92]	; (8003818 <MX_SPI1_Init+0x68>)
 80037bc:	2282      	movs	r2, #130	; 0x82
 80037be:	0052      	lsls	r2, r2, #1
 80037c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80037c2:	4b15      	ldr	r3, [pc, #84]	; (8003818 <MX_SPI1_Init+0x68>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80037c8:	4b13      	ldr	r3, [pc, #76]	; (8003818 <MX_SPI1_Init+0x68>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80037ce:	4b12      	ldr	r3, [pc, #72]	; (8003818 <MX_SPI1_Init+0x68>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80037d4:	4b10      	ldr	r3, [pc, #64]	; (8003818 <MX_SPI1_Init+0x68>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80037da:	4b0f      	ldr	r3, [pc, #60]	; (8003818 <MX_SPI1_Init+0x68>)
 80037dc:	2280      	movs	r2, #128	; 0x80
 80037de:	02d2      	lsls	r2, r2, #11
 80037e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80037e2:	4b0d      	ldr	r3, [pc, #52]	; (8003818 <MX_SPI1_Init+0x68>)
 80037e4:	2238      	movs	r2, #56	; 0x38
 80037e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80037e8:	4b0b      	ldr	r3, [pc, #44]	; (8003818 <MX_SPI1_Init+0x68>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80037ee:	4b0a      	ldr	r3, [pc, #40]	; (8003818 <MX_SPI1_Init+0x68>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037f4:	4b08      	ldr	r3, [pc, #32]	; (8003818 <MX_SPI1_Init+0x68>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80037fa:	4b07      	ldr	r3, [pc, #28]	; (8003818 <MX_SPI1_Init+0x68>)
 80037fc:	2207      	movs	r2, #7
 80037fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003800:	4b05      	ldr	r3, [pc, #20]	; (8003818 <MX_SPI1_Init+0x68>)
 8003802:	0018      	movs	r0, r3
 8003804:	f004 fad6 	bl	8007db4 <HAL_SPI_Init>
 8003808:	1e03      	subs	r3, r0, #0
 800380a:	d001      	beq.n	8003810 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800380c:	f000 fa84 	bl	8003d18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003810:	46c0      	nop			; (mov r8, r8)
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	46c0      	nop			; (mov r8, r8)
 8003818:	20000334 	.word	0x20000334
 800381c:	40013000 	.word	0x40013000

08003820 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b08c      	sub	sp, #48	; 0x30
 8003824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003826:	2320      	movs	r3, #32
 8003828:	18fb      	adds	r3, r7, r3
 800382a:	0018      	movs	r0, r3
 800382c:	2310      	movs	r3, #16
 800382e:	001a      	movs	r2, r3
 8003830:	2100      	movs	r1, #0
 8003832:	f006 fa6a 	bl	8009d0a <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8003836:	230c      	movs	r3, #12
 8003838:	18fb      	adds	r3, r7, r3
 800383a:	0018      	movs	r0, r3
 800383c:	2314      	movs	r3, #20
 800383e:	001a      	movs	r2, r3
 8003840:	2100      	movs	r1, #0
 8003842:	f006 fa62 	bl	8009d0a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003846:	1d3b      	adds	r3, r7, #4
 8003848:	0018      	movs	r0, r3
 800384a:	2308      	movs	r3, #8
 800384c:	001a      	movs	r2, r3
 800384e:	2100      	movs	r1, #0
 8003850:	f006 fa5b 	bl	8009d0a <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003854:	4b27      	ldr	r3, [pc, #156]	; (80038f4 <MX_TIM2_Init+0xd4>)
 8003856:	2280      	movs	r2, #128	; 0x80
 8003858:	05d2      	lsls	r2, r2, #23
 800385a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7000;
 800385c:	4b25      	ldr	r3, [pc, #148]	; (80038f4 <MX_TIM2_Init+0xd4>)
 800385e:	4a26      	ldr	r2, [pc, #152]	; (80038f8 <MX_TIM2_Init+0xd8>)
 8003860:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003862:	4b24      	ldr	r3, [pc, #144]	; (80038f4 <MX_TIM2_Init+0xd4>)
 8003864:	2200      	movs	r2, #0
 8003866:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3000;
 8003868:	4b22      	ldr	r3, [pc, #136]	; (80038f4 <MX_TIM2_Init+0xd4>)
 800386a:	4a24      	ldr	r2, [pc, #144]	; (80038fc <MX_TIM2_Init+0xdc>)
 800386c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800386e:	4b21      	ldr	r3, [pc, #132]	; (80038f4 <MX_TIM2_Init+0xd4>)
 8003870:	2200      	movs	r2, #0
 8003872:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003874:	4b1f      	ldr	r3, [pc, #124]	; (80038f4 <MX_TIM2_Init+0xd4>)
 8003876:	2200      	movs	r2, #0
 8003878:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800387a:	4b1e      	ldr	r3, [pc, #120]	; (80038f4 <MX_TIM2_Init+0xd4>)
 800387c:	0018      	movs	r0, r3
 800387e:	f005 f842 	bl	8008906 <HAL_TIM_Base_Init>
 8003882:	1e03      	subs	r3, r0, #0
 8003884:	d001      	beq.n	800388a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8003886:	f000 fa47 	bl	8003d18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800388a:	2120      	movs	r1, #32
 800388c:	187b      	adds	r3, r7, r1
 800388e:	2280      	movs	r2, #128	; 0x80
 8003890:	0152      	lsls	r2, r2, #5
 8003892:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003894:	187a      	adds	r2, r7, r1
 8003896:	4b17      	ldr	r3, [pc, #92]	; (80038f4 <MX_TIM2_Init+0xd4>)
 8003898:	0011      	movs	r1, r2
 800389a:	0018      	movs	r0, r3
 800389c:	f005 f96a 	bl	8008b74 <HAL_TIM_ConfigClockSource>
 80038a0:	1e03      	subs	r3, r0, #0
 80038a2:	d001      	beq.n	80038a8 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80038a4:	f000 fa38 	bl	8003d18 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80038a8:	210c      	movs	r1, #12
 80038aa:	187b      	adds	r3, r7, r1
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80038b0:	187b      	adds	r3, r7, r1
 80038b2:	2200      	movs	r2, #0
 80038b4:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80038b6:	187a      	adds	r2, r7, r1
 80038b8:	4b0e      	ldr	r3, [pc, #56]	; (80038f4 <MX_TIM2_Init+0xd4>)
 80038ba:	0011      	movs	r1, r2
 80038bc:	0018      	movs	r0, r3
 80038be:	f005 fa17 	bl	8008cf0 <HAL_TIM_SlaveConfigSynchro>
 80038c2:	1e03      	subs	r3, r0, #0
 80038c4:	d001      	beq.n	80038ca <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 80038c6:	f000 fa27 	bl	8003d18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038ca:	1d3b      	adds	r3, r7, #4
 80038cc:	2200      	movs	r2, #0
 80038ce:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038d0:	1d3b      	adds	r3, r7, #4
 80038d2:	2200      	movs	r2, #0
 80038d4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038d6:	1d3a      	adds	r2, r7, #4
 80038d8:	4b06      	ldr	r3, [pc, #24]	; (80038f4 <MX_TIM2_Init+0xd4>)
 80038da:	0011      	movs	r1, r2
 80038dc:	0018      	movs	r0, r3
 80038de:	f005 fbf1 	bl	80090c4 <HAL_TIMEx_MasterConfigSynchronization>
 80038e2:	1e03      	subs	r3, r0, #0
 80038e4:	d001      	beq.n	80038ea <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 80038e6:	f000 fa17 	bl	8003d18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */

}
 80038ea:	46c0      	nop			; (mov r8, r8)
 80038ec:	46bd      	mov	sp, r7
 80038ee:	b00c      	add	sp, #48	; 0x30
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	46c0      	nop			; (mov r8, r8)
 80038f4:	2000038c 	.word	0x2000038c
 80038f8:	00001b58 	.word	0x00001b58
 80038fc:	00000bb8 	.word	0x00000bb8

08003900 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003904:	4b14      	ldr	r3, [pc, #80]	; (8003958 <MX_USART1_UART_Init+0x58>)
 8003906:	4a15      	ldr	r2, [pc, #84]	; (800395c <MX_USART1_UART_Init+0x5c>)
 8003908:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800390a:	4b13      	ldr	r3, [pc, #76]	; (8003958 <MX_USART1_UART_Init+0x58>)
 800390c:	22e1      	movs	r2, #225	; 0xe1
 800390e:	0252      	lsls	r2, r2, #9
 8003910:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003912:	4b11      	ldr	r3, [pc, #68]	; (8003958 <MX_USART1_UART_Init+0x58>)
 8003914:	2200      	movs	r2, #0
 8003916:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003918:	4b0f      	ldr	r3, [pc, #60]	; (8003958 <MX_USART1_UART_Init+0x58>)
 800391a:	2200      	movs	r2, #0
 800391c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800391e:	4b0e      	ldr	r3, [pc, #56]	; (8003958 <MX_USART1_UART_Init+0x58>)
 8003920:	2200      	movs	r2, #0
 8003922:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003924:	4b0c      	ldr	r3, [pc, #48]	; (8003958 <MX_USART1_UART_Init+0x58>)
 8003926:	220c      	movs	r2, #12
 8003928:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800392a:	4b0b      	ldr	r3, [pc, #44]	; (8003958 <MX_USART1_UART_Init+0x58>)
 800392c:	2200      	movs	r2, #0
 800392e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003930:	4b09      	ldr	r3, [pc, #36]	; (8003958 <MX_USART1_UART_Init+0x58>)
 8003932:	2200      	movs	r2, #0
 8003934:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003936:	4b08      	ldr	r3, [pc, #32]	; (8003958 <MX_USART1_UART_Init+0x58>)
 8003938:	2200      	movs	r2, #0
 800393a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800393c:	4b06      	ldr	r3, [pc, #24]	; (8003958 <MX_USART1_UART_Init+0x58>)
 800393e:	2200      	movs	r2, #0
 8003940:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003942:	4b05      	ldr	r3, [pc, #20]	; (8003958 <MX_USART1_UART_Init+0x58>)
 8003944:	0018      	movs	r0, r3
 8003946:	f005 fc01 	bl	800914c <HAL_UART_Init>
 800394a:	1e03      	subs	r3, r0, #0
 800394c:	d001      	beq.n	8003952 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800394e:	f000 f9e3 	bl	8003d18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003952:	46c0      	nop			; (mov r8, r8)
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	200002b4 	.word	0x200002b4
 800395c:	40013800 	.word	0x40013800

08003960 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003960:	b590      	push	{r4, r7, lr}
 8003962:	b08b      	sub	sp, #44	; 0x2c
 8003964:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003966:	2414      	movs	r4, #20
 8003968:	193b      	adds	r3, r7, r4
 800396a:	0018      	movs	r0, r3
 800396c:	2314      	movs	r3, #20
 800396e:	001a      	movs	r2, r3
 8003970:	2100      	movs	r1, #0
 8003972:	f006 f9ca 	bl	8009d0a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003976:	4b56      	ldr	r3, [pc, #344]	; (8003ad0 <MX_GPIO_Init+0x170>)
 8003978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800397a:	4b55      	ldr	r3, [pc, #340]	; (8003ad0 <MX_GPIO_Init+0x170>)
 800397c:	2104      	movs	r1, #4
 800397e:	430a      	orrs	r2, r1
 8003980:	62da      	str	r2, [r3, #44]	; 0x2c
 8003982:	4b53      	ldr	r3, [pc, #332]	; (8003ad0 <MX_GPIO_Init+0x170>)
 8003984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003986:	2204      	movs	r2, #4
 8003988:	4013      	ands	r3, r2
 800398a:	613b      	str	r3, [r7, #16]
 800398c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800398e:	4b50      	ldr	r3, [pc, #320]	; (8003ad0 <MX_GPIO_Init+0x170>)
 8003990:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003992:	4b4f      	ldr	r3, [pc, #316]	; (8003ad0 <MX_GPIO_Init+0x170>)
 8003994:	2180      	movs	r1, #128	; 0x80
 8003996:	430a      	orrs	r2, r1
 8003998:	62da      	str	r2, [r3, #44]	; 0x2c
 800399a:	4b4d      	ldr	r3, [pc, #308]	; (8003ad0 <MX_GPIO_Init+0x170>)
 800399c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800399e:	2280      	movs	r2, #128	; 0x80
 80039a0:	4013      	ands	r3, r2
 80039a2:	60fb      	str	r3, [r7, #12]
 80039a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039a6:	4b4a      	ldr	r3, [pc, #296]	; (8003ad0 <MX_GPIO_Init+0x170>)
 80039a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039aa:	4b49      	ldr	r3, [pc, #292]	; (8003ad0 <MX_GPIO_Init+0x170>)
 80039ac:	2101      	movs	r1, #1
 80039ae:	430a      	orrs	r2, r1
 80039b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80039b2:	4b47      	ldr	r3, [pc, #284]	; (8003ad0 <MX_GPIO_Init+0x170>)
 80039b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b6:	2201      	movs	r2, #1
 80039b8:	4013      	ands	r3, r2
 80039ba:	60bb      	str	r3, [r7, #8]
 80039bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80039be:	4b44      	ldr	r3, [pc, #272]	; (8003ad0 <MX_GPIO_Init+0x170>)
 80039c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c2:	4b43      	ldr	r3, [pc, #268]	; (8003ad0 <MX_GPIO_Init+0x170>)
 80039c4:	2102      	movs	r1, #2
 80039c6:	430a      	orrs	r2, r1
 80039c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80039ca:	4b41      	ldr	r3, [pc, #260]	; (8003ad0 <MX_GPIO_Init+0x170>)
 80039cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ce:	2202      	movs	r2, #2
 80039d0:	4013      	ands	r3, r2
 80039d2:	607b      	str	r3, [r7, #4]
 80039d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(User_LED_GPIO_Port, User_LED_Pin, GPIO_PIN_RESET);
 80039d6:	23a0      	movs	r3, #160	; 0xa0
 80039d8:	05db      	lsls	r3, r3, #23
 80039da:	2200      	movs	r2, #0
 80039dc:	2120      	movs	r1, #32
 80039de:	0018      	movs	r0, r3
 80039e0:	f002 fc92 	bl	8006308 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS0_GPIO_Port, SS0_Pin, GPIO_PIN_SET);
 80039e4:	4b3b      	ldr	r3, [pc, #236]	; (8003ad4 <MX_GPIO_Init+0x174>)
 80039e6:	2201      	movs	r2, #1
 80039e8:	2110      	movs	r1, #16
 80039ea:	0018      	movs	r0, r3
 80039ec:	f002 fc8c 	bl	8006308 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS1_GPIO_Port, SS1_Pin, GPIO_PIN_RESET);
 80039f0:	4b38      	ldr	r3, [pc, #224]	; (8003ad4 <MX_GPIO_Init+0x174>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	2120      	movs	r1, #32
 80039f6:	0018      	movs	r0, r3
 80039f8:	f002 fc86 	bl	8006308 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SS2_Pin|GPIO_PIN_13, GPIO_PIN_RESET);
 80039fc:	4936      	ldr	r1, [pc, #216]	; (8003ad8 <MX_GPIO_Init+0x178>)
 80039fe:	4b37      	ldr	r3, [pc, #220]	; (8003adc <MX_GPIO_Init+0x17c>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	0018      	movs	r0, r3
 8003a04:	f002 fc80 	bl	8006308 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003a08:	193b      	adds	r3, r7, r4
 8003a0a:	2280      	movs	r2, #128	; 0x80
 8003a0c:	0192      	lsls	r2, r2, #6
 8003a0e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003a10:	193b      	adds	r3, r7, r4
 8003a12:	4a33      	ldr	r2, [pc, #204]	; (8003ae0 <MX_GPIO_Init+0x180>)
 8003a14:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a16:	193b      	adds	r3, r7, r4
 8003a18:	2200      	movs	r2, #0
 8003a1a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003a1c:	193b      	adds	r3, r7, r4
 8003a1e:	4a2d      	ldr	r2, [pc, #180]	; (8003ad4 <MX_GPIO_Init+0x174>)
 8003a20:	0019      	movs	r1, r3
 8003a22:	0010      	movs	r0, r2
 8003a24:	f002 fa10 	bl	8005e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003a28:	193b      	adds	r3, r7, r4
 8003a2a:	220c      	movs	r2, #12
 8003a2c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a2e:	193b      	adds	r3, r7, r4
 8003a30:	2202      	movs	r2, #2
 8003a32:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a34:	193b      	adds	r3, r7, r4
 8003a36:	2200      	movs	r2, #0
 8003a38:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a3a:	193b      	adds	r3, r7, r4
 8003a3c:	2203      	movs	r2, #3
 8003a3e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003a40:	193b      	adds	r3, r7, r4
 8003a42:	2204      	movs	r2, #4
 8003a44:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a46:	193a      	adds	r2, r7, r4
 8003a48:	23a0      	movs	r3, #160	; 0xa0
 8003a4a:	05db      	lsls	r3, r3, #23
 8003a4c:	0011      	movs	r1, r2
 8003a4e:	0018      	movs	r0, r3
 8003a50:	f002 f9fa 	bl	8005e48 <HAL_GPIO_Init>

  /*Configure GPIO pin : User_LED_Pin */
  GPIO_InitStruct.Pin = User_LED_Pin;
 8003a54:	193b      	adds	r3, r7, r4
 8003a56:	2220      	movs	r2, #32
 8003a58:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a5a:	193b      	adds	r3, r7, r4
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a60:	193b      	adds	r3, r7, r4
 8003a62:	2200      	movs	r2, #0
 8003a64:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a66:	193b      	adds	r3, r7, r4
 8003a68:	2200      	movs	r2, #0
 8003a6a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
 8003a6c:	193a      	adds	r2, r7, r4
 8003a6e:	23a0      	movs	r3, #160	; 0xa0
 8003a70:	05db      	lsls	r3, r3, #23
 8003a72:	0011      	movs	r1, r2
 8003a74:	0018      	movs	r0, r3
 8003a76:	f002 f9e7 	bl	8005e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : SS0_Pin SS1_Pin */
  GPIO_InitStruct.Pin = SS0_Pin|SS1_Pin;
 8003a7a:	0021      	movs	r1, r4
 8003a7c:	187b      	adds	r3, r7, r1
 8003a7e:	2230      	movs	r2, #48	; 0x30
 8003a80:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a82:	187b      	adds	r3, r7, r1
 8003a84:	2201      	movs	r2, #1
 8003a86:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a88:	187b      	adds	r3, r7, r1
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a8e:	187b      	adds	r3, r7, r1
 8003a90:	2200      	movs	r2, #0
 8003a92:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a94:	000c      	movs	r4, r1
 8003a96:	187b      	adds	r3, r7, r1
 8003a98:	4a0e      	ldr	r2, [pc, #56]	; (8003ad4 <MX_GPIO_Init+0x174>)
 8003a9a:	0019      	movs	r1, r3
 8003a9c:	0010      	movs	r0, r2
 8003a9e:	f002 f9d3 	bl	8005e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : SS2_Pin PB13 */
  GPIO_InitStruct.Pin = SS2_Pin|GPIO_PIN_13;
 8003aa2:	0021      	movs	r1, r4
 8003aa4:	187b      	adds	r3, r7, r1
 8003aa6:	4a0c      	ldr	r2, [pc, #48]	; (8003ad8 <MX_GPIO_Init+0x178>)
 8003aa8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aaa:	187b      	adds	r3, r7, r1
 8003aac:	2201      	movs	r2, #1
 8003aae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab0:	187b      	adds	r3, r7, r1
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ab6:	187b      	adds	r3, r7, r1
 8003ab8:	2200      	movs	r2, #0
 8003aba:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003abc:	187b      	adds	r3, r7, r1
 8003abe:	4a07      	ldr	r2, [pc, #28]	; (8003adc <MX_GPIO_Init+0x17c>)
 8003ac0:	0019      	movs	r1, r3
 8003ac2:	0010      	movs	r0, r2
 8003ac4:	f002 f9c0 	bl	8005e48 <HAL_GPIO_Init>

}
 8003ac8:	46c0      	nop			; (mov r8, r8)
 8003aca:	46bd      	mov	sp, r7
 8003acc:	b00b      	add	sp, #44	; 0x2c
 8003ace:	bd90      	pop	{r4, r7, pc}
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	50000800 	.word	0x50000800
 8003ad8:	00002001 	.word	0x00002001
 8003adc:	50000400 	.word	0x50000400
 8003ae0:	10210000 	.word	0x10210000

08003ae4 <BME280_INIT>:
/* USER CODE BEGIN 4 */
/**
 * Initializes Bosch BME280 Temperature, Pressure, and Humidity Sensor
 */
static void BME280_INIT(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
	/* Device Sampling, Filter, and Standby Time Settings */
	/* Recommended mode of operation: Indoor navigation */
	bme280_device_settings.osr_p = BME280_OVERSAMPLING_16X;		// Pressure
 8003ae8:	4b29      	ldr	r3, [pc, #164]	; (8003b90 <BME280_INIT+0xac>)
 8003aea:	2205      	movs	r2, #5
 8003aec:	701a      	strb	r2, [r3, #0]
	bme280_device_settings.osr_t = BME280_OVERSAMPLING_2X;		// Temperature
 8003aee:	4b28      	ldr	r3, [pc, #160]	; (8003b90 <BME280_INIT+0xac>)
 8003af0:	2202      	movs	r2, #2
 8003af2:	705a      	strb	r2, [r3, #1]
	bme280_device_settings.osr_h = BME280_OVERSAMPLING_1X;		// Humidity
 8003af4:	4b26      	ldr	r3, [pc, #152]	; (8003b90 <BME280_INIT+0xac>)
 8003af6:	2201      	movs	r2, #1
 8003af8:	709a      	strb	r2, [r3, #2]
	bme280_device_settings.filter = BME280_FILTER_COEFF_16;		// Filter
 8003afa:	4b25      	ldr	r3, [pc, #148]	; (8003b90 <BME280_INIT+0xac>)
 8003afc:	2204      	movs	r2, #4
 8003afe:	70da      	strb	r2, [r3, #3]
	bme280_device_settings.standby_time = 0;					// Standby Time
 8003b00:	4b23      	ldr	r3, [pc, #140]	; (8003b90 <BME280_INIT+0xac>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	711a      	strb	r2, [r3, #4]
	bme280_device.dev_id = BME280_I2C_ADDR_SEC;					// I2C Address
 8003b06:	4b23      	ldr	r3, [pc, #140]	; (8003b94 <BME280_INIT+0xb0>)
 8003b08:	2277      	movs	r2, #119	; 0x77
 8003b0a:	705a      	strb	r2, [r3, #1]
	bme280_device.intf = BME280_I2C_INTF;						// I2C Mode
 8003b0c:	4b21      	ldr	r3, [pc, #132]	; (8003b94 <BME280_INIT+0xb0>)
 8003b0e:	2201      	movs	r2, #1
 8003b10:	709a      	strb	r2, [r3, #2]
	bme280_device.read = user_i2c_read;							// Read Function Ptr
 8003b12:	4b20      	ldr	r3, [pc, #128]	; (8003b94 <BME280_INIT+0xb0>)
 8003b14:	4a20      	ldr	r2, [pc, #128]	; (8003b98 <BME280_INIT+0xb4>)
 8003b16:	605a      	str	r2, [r3, #4]
	bme280_device.write = user_i2c_write;						// Write Function Ptr
 8003b18:	4b1e      	ldr	r3, [pc, #120]	; (8003b94 <BME280_INIT+0xb0>)
 8003b1a:	4a20      	ldr	r2, [pc, #128]	; (8003b9c <BME280_INIT+0xb8>)
 8003b1c:	609a      	str	r2, [r3, #8]
	bme280_device.delay_ms = user_delay_ms;						// Delay Function Ptr
 8003b1e:	4b1d      	ldr	r3, [pc, #116]	; (8003b94 <BME280_INIT+0xb0>)
 8003b20:	4a1f      	ldr	r2, [pc, #124]	; (8003ba0 <BME280_INIT+0xbc>)
 8003b22:	60da      	str	r2, [r3, #12]
	bme280_device.settings = bme280_device_settings;			// Device Settings set above
 8003b24:	4b1b      	ldr	r3, [pc, #108]	; (8003b94 <BME280_INIT+0xb0>)
 8003b26:	4a1a      	ldr	r2, [pc, #104]	; (8003b90 <BME280_INIT+0xac>)
 8003b28:	3338      	adds	r3, #56	; 0x38
 8003b2a:	0011      	movs	r1, r2
 8003b2c:	2205      	movs	r2, #5
 8003b2e:	0018      	movs	r0, r3
 8003b30:	f006 f8e2 	bl	8009cf8 <memcpy>
	bme280_init_rslt |= bme280_init(&bme280_device);					// Initizialize Device
 8003b34:	4b17      	ldr	r3, [pc, #92]	; (8003b94 <BME280_INIT+0xb0>)
 8003b36:	0018      	movs	r0, r3
 8003b38:	f000 fe51 	bl	80047de <bme280_init>
 8003b3c:	0003      	movs	r3, r0
 8003b3e:	001a      	movs	r2, r3
 8003b40:	4b18      	ldr	r3, [pc, #96]	; (8003ba4 <BME280_INIT+0xc0>)
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	b25b      	sxtb	r3, r3
 8003b46:	4313      	orrs	r3, r2
 8003b48:	b25a      	sxtb	r2, r3
 8003b4a:	4b16      	ldr	r3, [pc, #88]	; (8003ba4 <BME280_INIT+0xc0>)
 8003b4c:	701a      	strb	r2, [r3, #0]
	bme280_init_rslt |= bme280_set_sensor_settings(bme280_settings_sel, &bme280_device); // Apply Settings
 8003b4e:	4b16      	ldr	r3, [pc, #88]	; (8003ba8 <BME280_INIT+0xc4>)
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	4a10      	ldr	r2, [pc, #64]	; (8003b94 <BME280_INIT+0xb0>)
 8003b54:	0011      	movs	r1, r2
 8003b56:	0018      	movs	r0, r3
 8003b58:	f000 ff8d 	bl	8004a76 <bme280_set_sensor_settings>
 8003b5c:	0003      	movs	r3, r0
 8003b5e:	001a      	movs	r2, r3
 8003b60:	4b10      	ldr	r3, [pc, #64]	; (8003ba4 <BME280_INIT+0xc0>)
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	b25b      	sxtb	r3, r3
 8003b66:	4313      	orrs	r3, r2
 8003b68:	b25a      	sxtb	r2, r3
 8003b6a:	4b0e      	ldr	r3, [pc, #56]	; (8003ba4 <BME280_INIT+0xc0>)
 8003b6c:	701a      	strb	r2, [r3, #0]
	bme280_init_rslt |= bme280_set_sensor_mode(BME280_SLEEP_MODE, &bme280_device); // Set to sleep mode
 8003b6e:	4b09      	ldr	r3, [pc, #36]	; (8003b94 <BME280_INIT+0xb0>)
 8003b70:	0019      	movs	r1, r3
 8003b72:	2000      	movs	r0, #0
 8003b74:	f000 ffee 	bl	8004b54 <bme280_set_sensor_mode>
 8003b78:	0003      	movs	r3, r0
 8003b7a:	001a      	movs	r2, r3
 8003b7c:	4b09      	ldr	r3, [pc, #36]	; (8003ba4 <BME280_INIT+0xc0>)
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	b25b      	sxtb	r3, r3
 8003b82:	4313      	orrs	r3, r2
 8003b84:	b25a      	sxtb	r2, r3
 8003b86:	4b07      	ldr	r3, [pc, #28]	; (8003ba4 <BME280_INIT+0xc0>)
 8003b88:	701a      	strb	r2, [r3, #0]
}
 8003b8a:	46c0      	nop			; (mov r8, r8)
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	200003c8 	.word	0x200003c8
 8003b94:	20000274 	.word	0x20000274
 8003b98:	08003bc5 	.word	0x08003bc5
 8003b9c:	08003c75 	.word	0x08003c75
 8003ba0:	08003bad 	.word	0x08003bad
 8003ba4:	2000020c 	.word	0x2000020c
 8003ba8:	2000000c 	.word	0x2000000c

08003bac <user_delay_ms>:
 *	After a number of milliseconds have passed, we
 *	return control.
 * 	@param[in] milliseconds : How much to delay by in milliseconds.
 */
void user_delay_ms(uint32_t milliseconds)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
	HAL_Delay(milliseconds);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	0018      	movs	r0, r3
 8003bb8:	f002 f84e 	bl	8005c58 <HAL_Delay>
}
 8003bbc:	46c0      	nop			; (mov r8, r8)
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	b002      	add	sp, #8
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <user_i2c_read>:
 *	0xFD - Humidity_MSB - 8 bits - Bits[15:8]
 *	0xFE - Humidity_LSB - 8 bits - Bits[7:0]
 *	See BME280 Datasheet Page 27 for more info
 */
int8_t user_i2c_read(uint8_t dev_id, uint8_t reg_addr, uint8_t *reg_data, uint16_t len)
{
 8003bc4:	b590      	push	{r4, r7, lr}
 8003bc6:	b089      	sub	sp, #36	; 0x24
 8003bc8:	af04      	add	r7, sp, #16
 8003bca:	0004      	movs	r4, r0
 8003bcc:	0008      	movs	r0, r1
 8003bce:	603a      	str	r2, [r7, #0]
 8003bd0:	0019      	movs	r1, r3
 8003bd2:	1dfb      	adds	r3, r7, #7
 8003bd4:	1c22      	adds	r2, r4, #0
 8003bd6:	701a      	strb	r2, [r3, #0]
 8003bd8:	1dbb      	adds	r3, r7, #6
 8003bda:	1c02      	adds	r2, r0, #0
 8003bdc:	701a      	strb	r2, [r3, #0]
 8003bde:	1d3b      	adds	r3, r7, #4
 8003be0:	1c0a      	adds	r2, r1, #0
 8003be2:	801a      	strh	r2, [r3, #0]
	 * | Read       | (reg_data[len - 1]) |
	 * | Stop       | -                   |
	 * |------------+---------------------|
	 */
	//TODO: Verify this is correct
	int8_t rslt = 0; /* Return 0 for Success, non-zero for failure */
 8003be4:	230d      	movs	r3, #13
 8003be6:	18fb      	adds	r3, r7, r3
 8003be8:	2200      	movs	r2, #0
 8003bea:	701a      	strb	r2, [r3, #0]
	uint16_t read_mode = dev_id;
 8003bec:	230e      	movs	r3, #14
 8003bee:	18fb      	adds	r3, r7, r3
 8003bf0:	1dfa      	adds	r2, r7, #7
 8003bf2:	7812      	ldrb	r2, [r2, #0]
 8003bf4:	801a      	strh	r2, [r3, #0]
	/* Check if our dev_id is already left shifted with a read bit */
	if (dev_id == (uint8_t)(BME280_I2C_ADDR_PRIM) || dev_id == (uint8_t)(BME280_I2C_ADDR_SEC))
 8003bf6:	1dfb      	adds	r3, r7, #7
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	2b76      	cmp	r3, #118	; 0x76
 8003bfc:	d003      	beq.n	8003c06 <user_i2c_read+0x42>
 8003bfe:	1dfb      	adds	r3, r7, #7
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	2b77      	cmp	r3, #119	; 0x77
 8003c04:	d109      	bne.n	8003c1a <user_i2c_read+0x56>
	{
		read_mode = (dev_id << 1) | 1;
 8003c06:	1dfb      	adds	r3, r7, #7
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	005b      	lsls	r3, r3, #1
 8003c0c:	b21b      	sxth	r3, r3
 8003c0e:	2201      	movs	r2, #1
 8003c10:	4313      	orrs	r3, r2
 8003c12:	b21a      	sxth	r2, r3
 8003c14:	230e      	movs	r3, #14
 8003c16:	18fb      	adds	r3, r7, r3
 8003c18:	801a      	strh	r2, [r3, #0]
	}
	// Initing then Deiniting fixed I2C Busy Flag bug
	HAL_I2C_Init(&hi2c1);
 8003c1a:	4b15      	ldr	r3, [pc, #84]	; (8003c70 <user_i2c_read+0xac>)
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	f002 fba3 	bl	8006368 <HAL_I2C_Init>
	rslt |= HAL_I2C_Mem_Read(&hi2c1, read_mode, reg_addr, sizeof(uint8_t), reg_data, len, I2C_TIMEOUT);
 8003c22:	1dbb      	adds	r3, r7, #6
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	23fa      	movs	r3, #250	; 0xfa
 8003c2a:	005b      	lsls	r3, r3, #1
 8003c2c:	001c      	movs	r4, r3
 8003c2e:	230e      	movs	r3, #14
 8003c30:	18fb      	adds	r3, r7, r3
 8003c32:	8819      	ldrh	r1, [r3, #0]
 8003c34:	480e      	ldr	r0, [pc, #56]	; (8003c70 <user_i2c_read+0xac>)
 8003c36:	9402      	str	r4, [sp, #8]
 8003c38:	1d3b      	adds	r3, r7, #4
 8003c3a:	881b      	ldrh	r3, [r3, #0]
 8003c3c:	9301      	str	r3, [sp, #4]
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	9300      	str	r3, [sp, #0]
 8003c42:	2301      	movs	r3, #1
 8003c44:	f002 fd84 	bl	8006750 <HAL_I2C_Mem_Read>
 8003c48:	0003      	movs	r3, r0
 8003c4a:	b259      	sxtb	r1, r3
 8003c4c:	240d      	movs	r4, #13
 8003c4e:	193b      	adds	r3, r7, r4
 8003c50:	193a      	adds	r2, r7, r4
 8003c52:	7812      	ldrb	r2, [r2, #0]
 8003c54:	430a      	orrs	r2, r1
 8003c56:	701a      	strb	r2, [r3, #0]
	HAL_I2C_DeInit(&hi2c1);
 8003c58:	4b05      	ldr	r3, [pc, #20]	; (8003c70 <user_i2c_read+0xac>)
 8003c5a:	0018      	movs	r0, r3
 8003c5c:	f002 fc1a 	bl	8006494 <HAL_I2C_DeInit>
	return rslt;
 8003c60:	193b      	adds	r3, r7, r4
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	b25b      	sxtb	r3, r3
}
 8003c66:	0018      	movs	r0, r3
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	b005      	add	sp, #20
 8003c6c:	bd90      	pop	{r4, r7, pc}
 8003c6e:	46c0      	nop			; (mov r8, r8)
 8003c70:	2000021c 	.word	0x2000021c

08003c74 <user_i2c_write>:
 * 	@param[in] reg_addr : Register address of what we want to read in from the BME280.
 * 	@param[in] reg_data : Data we're writing to the register
 * 	@param[in] len : Amount of registers to write to
 */
int8_t user_i2c_write(uint8_t dev_id, uint8_t reg_addr, uint8_t *reg_data, uint16_t len)
{
 8003c74:	b590      	push	{r4, r7, lr}
 8003c76:	b089      	sub	sp, #36	; 0x24
 8003c78:	af04      	add	r7, sp, #16
 8003c7a:	0004      	movs	r4, r0
 8003c7c:	0008      	movs	r0, r1
 8003c7e:	603a      	str	r2, [r7, #0]
 8003c80:	0019      	movs	r1, r3
 8003c82:	1dfb      	adds	r3, r7, #7
 8003c84:	1c22      	adds	r2, r4, #0
 8003c86:	701a      	strb	r2, [r3, #0]
 8003c88:	1dbb      	adds	r3, r7, #6
 8003c8a:	1c02      	adds	r2, r0, #0
 8003c8c:	701a      	strb	r2, [r3, #0]
 8003c8e:	1d3b      	adds	r3, r7, #4
 8003c90:	1c0a      	adds	r2, r1, #0
 8003c92:	801a      	strh	r2, [r3, #0]
	 * | Write      | (reg_data[len - 1]) |
	 * | Stop       | -                   |
	 * |------------+---------------------|
	 */
	//TODO: Verify this is correct
	int8_t rslt = 0; /* Return 0 for Success, non-zero for failure */
 8003c94:	230d      	movs	r3, #13
 8003c96:	18fb      	adds	r3, r7, r3
 8003c98:	2200      	movs	r2, #0
 8003c9a:	701a      	strb	r2, [r3, #0]
	uint16_t write_mode = dev_id;
 8003c9c:	230e      	movs	r3, #14
 8003c9e:	18fb      	adds	r3, r7, r3
 8003ca0:	1dfa      	adds	r2, r7, #7
 8003ca2:	7812      	ldrb	r2, [r2, #0]
 8003ca4:	801a      	strh	r2, [r3, #0]
	/* Check if our dev_id is already left shifted with a write bit */
	if (dev_id == (uint8_t)(BME280_I2C_ADDR_PRIM) || dev_id == (uint8_t)(BME280_I2C_ADDR_SEC))
 8003ca6:	1dfb      	adds	r3, r7, #7
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	2b76      	cmp	r3, #118	; 0x76
 8003cac:	d003      	beq.n	8003cb6 <user_i2c_write+0x42>
 8003cae:	1dfb      	adds	r3, r7, #7
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	2b77      	cmp	r3, #119	; 0x77
 8003cb4:	d106      	bne.n	8003cc4 <user_i2c_write+0x50>
	{
		write_mode = (dev_id << 1) | 0;
 8003cb6:	1dfb      	adds	r3, r7, #7
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	220e      	movs	r2, #14
 8003cbe:	18ba      	adds	r2, r7, r2
 8003cc0:	18db      	adds	r3, r3, r3
 8003cc2:	8013      	strh	r3, [r2, #0]
	}
	// Initing then Deiniting fixed I2C Busy Flag bug
	HAL_I2C_Init(&hi2c1);
 8003cc4:	4b13      	ldr	r3, [pc, #76]	; (8003d14 <user_i2c_write+0xa0>)
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	f002 fb4e 	bl	8006368 <HAL_I2C_Init>
	rslt = HAL_I2C_Mem_Write(&hi2c1, write_mode, reg_addr, sizeof(uint8_t), reg_data, len, I2C_TIMEOUT);
 8003ccc:	1dbb      	adds	r3, r7, #6
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	b29a      	uxth	r2, r3
 8003cd2:	23fa      	movs	r3, #250	; 0xfa
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	001c      	movs	r4, r3
 8003cd8:	230e      	movs	r3, #14
 8003cda:	18fb      	adds	r3, r7, r3
 8003cdc:	8819      	ldrh	r1, [r3, #0]
 8003cde:	480d      	ldr	r0, [pc, #52]	; (8003d14 <user_i2c_write+0xa0>)
 8003ce0:	9402      	str	r4, [sp, #8]
 8003ce2:	1d3b      	adds	r3, r7, #4
 8003ce4:	881b      	ldrh	r3, [r3, #0]
 8003ce6:	9301      	str	r3, [sp, #4]
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	2301      	movs	r3, #1
 8003cee:	f002 fc01 	bl	80064f4 <HAL_I2C_Mem_Write>
 8003cf2:	0003      	movs	r3, r0
 8003cf4:	001a      	movs	r2, r3
 8003cf6:	240d      	movs	r4, #13
 8003cf8:	193b      	adds	r3, r7, r4
 8003cfa:	701a      	strb	r2, [r3, #0]
	HAL_I2C_DeInit(&hi2c1);
 8003cfc:	4b05      	ldr	r3, [pc, #20]	; (8003d14 <user_i2c_write+0xa0>)
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f002 fbc8 	bl	8006494 <HAL_I2C_DeInit>
	return rslt;
 8003d04:	193b      	adds	r3, r7, r4
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	b25b      	sxtb	r3, r3
}
 8003d0a:	0018      	movs	r0, r3
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	b005      	add	sp, #20
 8003d10:	bd90      	pop	{r4, r7, pc}
 8003d12:	46c0      	nop			; (mov r8, r8)
 8003d14:	2000021c 	.word	0x2000021c

08003d18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003d1c:	46c0      	nop			; (mov r8, r8)
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
	...

08003d24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d28:	4b0e      	ldr	r3, [pc, #56]	; (8003d64 <HAL_MspInit+0x40>)
 8003d2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d2c:	4b0d      	ldr	r3, [pc, #52]	; (8003d64 <HAL_MspInit+0x40>)
 8003d2e:	2101      	movs	r1, #1
 8003d30:	430a      	orrs	r2, r1
 8003d32:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d34:	4b0b      	ldr	r3, [pc, #44]	; (8003d64 <HAL_MspInit+0x40>)
 8003d36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d38:	4b0a      	ldr	r3, [pc, #40]	; (8003d64 <HAL_MspInit+0x40>)
 8003d3a:	2180      	movs	r1, #128	; 0x80
 8003d3c:	0549      	lsls	r1, r1, #21
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 1, 0);
 8003d42:	2305      	movs	r3, #5
 8003d44:	425b      	negs	r3, r3
 8003d46:	2200      	movs	r2, #0
 8003d48:	2101      	movs	r1, #1
 8003d4a:	0018      	movs	r0, r3
 8003d4c:	f002 f84a 	bl	8005de4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8003d50:	2302      	movs	r3, #2
 8003d52:	425b      	negs	r3, r3
 8003d54:	2200      	movs	r2, #0
 8003d56:	2101      	movs	r1, #1
 8003d58:	0018      	movs	r0, r3
 8003d5a:	f002 f843 	bl	8005de4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d5e:	46c0      	nop			; (mov r8, r8)
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	40021000 	.word	0x40021000

08003d68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b088      	sub	sp, #32
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d70:	230c      	movs	r3, #12
 8003d72:	18fb      	adds	r3, r7, r3
 8003d74:	0018      	movs	r0, r3
 8003d76:	2314      	movs	r3, #20
 8003d78:	001a      	movs	r2, r3
 8003d7a:	2100      	movs	r1, #0
 8003d7c:	f005 ffc5 	bl	8009d0a <memset>
  if(hi2c->Instance==I2C1)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a18      	ldr	r2, [pc, #96]	; (8003de8 <HAL_I2C_MspInit+0x80>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d12a      	bne.n	8003de0 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d8a:	4b18      	ldr	r3, [pc, #96]	; (8003dec <HAL_I2C_MspInit+0x84>)
 8003d8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d8e:	4b17      	ldr	r3, [pc, #92]	; (8003dec <HAL_I2C_MspInit+0x84>)
 8003d90:	2101      	movs	r1, #1
 8003d92:	430a      	orrs	r2, r1
 8003d94:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d96:	4b15      	ldr	r3, [pc, #84]	; (8003dec <HAL_I2C_MspInit+0x84>)
 8003d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	60bb      	str	r3, [r7, #8]
 8003da0:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration    
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003da2:	210c      	movs	r1, #12
 8003da4:	187b      	adds	r3, r7, r1
 8003da6:	22c0      	movs	r2, #192	; 0xc0
 8003da8:	00d2      	lsls	r2, r2, #3
 8003daa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003dac:	187b      	adds	r3, r7, r1
 8003dae:	2212      	movs	r2, #18
 8003db0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003db2:	187b      	adds	r3, r7, r1
 8003db4:	2201      	movs	r2, #1
 8003db6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003db8:	187b      	adds	r3, r7, r1
 8003dba:	2203      	movs	r2, #3
 8003dbc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8003dbe:	187b      	adds	r3, r7, r1
 8003dc0:	2206      	movs	r2, #6
 8003dc2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dc4:	187a      	adds	r2, r7, r1
 8003dc6:	23a0      	movs	r3, #160	; 0xa0
 8003dc8:	05db      	lsls	r3, r3, #23
 8003dca:	0011      	movs	r1, r2
 8003dcc:	0018      	movs	r0, r3
 8003dce:	f002 f83b 	bl	8005e48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003dd2:	4b06      	ldr	r3, [pc, #24]	; (8003dec <HAL_I2C_MspInit+0x84>)
 8003dd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dd6:	4b05      	ldr	r3, [pc, #20]	; (8003dec <HAL_I2C_MspInit+0x84>)
 8003dd8:	2180      	movs	r1, #128	; 0x80
 8003dda:	0389      	lsls	r1, r1, #14
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */
  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003de0:	46c0      	nop			; (mov r8, r8)
 8003de2:	46bd      	mov	sp, r7
 8003de4:	b008      	add	sp, #32
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	40005400 	.word	0x40005400
 8003dec:	40021000 	.word	0x40021000

08003df0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a0a      	ldr	r2, [pc, #40]	; (8003e28 <HAL_I2C_MspDeInit+0x38>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d10d      	bne.n	8003e1e <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003e02:	4b0a      	ldr	r3, [pc, #40]	; (8003e2c <HAL_I2C_MspDeInit+0x3c>)
 8003e04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e06:	4b09      	ldr	r3, [pc, #36]	; (8003e2c <HAL_I2C_MspDeInit+0x3c>)
 8003e08:	4909      	ldr	r1, [pc, #36]	; (8003e30 <HAL_I2C_MspDeInit+0x40>)
 8003e0a:	400a      	ands	r2, r1
 8003e0c:	639a      	str	r2, [r3, #56]	; 0x38
  
    /**I2C1 GPIO Configuration    
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8003e0e:	23c0      	movs	r3, #192	; 0xc0
 8003e10:	00da      	lsls	r2, r3, #3
 8003e12:	23a0      	movs	r3, #160	; 0xa0
 8003e14:	05db      	lsls	r3, r3, #23
 8003e16:	0011      	movs	r1, r2
 8003e18:	0018      	movs	r0, r3
 8003e1a:	f002 f993 	bl	8006144 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8003e1e:	46c0      	nop			; (mov r8, r8)
 8003e20:	46bd      	mov	sp, r7
 8003e22:	b002      	add	sp, #8
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	46c0      	nop			; (mov r8, r8)
 8003e28:	40005400 	.word	0x40005400
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	ffdfffff 	.word	0xffdfffff

08003e34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003e34:	b590      	push	{r4, r7, lr}
 8003e36:	b08b      	sub	sp, #44	; 0x2c
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e3c:	2314      	movs	r3, #20
 8003e3e:	18fb      	adds	r3, r7, r3
 8003e40:	0018      	movs	r0, r3
 8003e42:	2314      	movs	r3, #20
 8003e44:	001a      	movs	r2, r3
 8003e46:	2100      	movs	r1, #0
 8003e48:	f005 ff5f 	bl	8009d0a <memset>
  if(hspi->Instance==SPI1)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a29      	ldr	r2, [pc, #164]	; (8003ef8 <HAL_SPI_MspInit+0xc4>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d14b      	bne.n	8003eee <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003e56:	4b29      	ldr	r3, [pc, #164]	; (8003efc <HAL_SPI_MspInit+0xc8>)
 8003e58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e5a:	4b28      	ldr	r3, [pc, #160]	; (8003efc <HAL_SPI_MspInit+0xc8>)
 8003e5c:	2180      	movs	r1, #128	; 0x80
 8003e5e:	0149      	lsls	r1, r1, #5
 8003e60:	430a      	orrs	r2, r1
 8003e62:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e64:	4b25      	ldr	r3, [pc, #148]	; (8003efc <HAL_SPI_MspInit+0xc8>)
 8003e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e68:	4b24      	ldr	r3, [pc, #144]	; (8003efc <HAL_SPI_MspInit+0xc8>)
 8003e6a:	2101      	movs	r1, #1
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e70:	4b22      	ldr	r3, [pc, #136]	; (8003efc <HAL_SPI_MspInit+0xc8>)
 8003e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e74:	2201      	movs	r2, #1
 8003e76:	4013      	ands	r3, r2
 8003e78:	613b      	str	r3, [r7, #16]
 8003e7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e7c:	4b1f      	ldr	r3, [pc, #124]	; (8003efc <HAL_SPI_MspInit+0xc8>)
 8003e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e80:	4b1e      	ldr	r3, [pc, #120]	; (8003efc <HAL_SPI_MspInit+0xc8>)
 8003e82:	2102      	movs	r1, #2
 8003e84:	430a      	orrs	r2, r1
 8003e86:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e88:	4b1c      	ldr	r3, [pc, #112]	; (8003efc <HAL_SPI_MspInit+0xc8>)
 8003e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	4013      	ands	r3, r2
 8003e90:	60fb      	str	r3, [r7, #12]
 8003e92:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK 
    */
    GPIO_InitStruct.Pin = SPI1_NSS_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8003e94:	2414      	movs	r4, #20
 8003e96:	193b      	adds	r3, r7, r4
 8003e98:	22d0      	movs	r2, #208	; 0xd0
 8003e9a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e9c:	193b      	adds	r3, r7, r4
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea2:	193b      	adds	r3, r7, r4
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ea8:	193b      	adds	r3, r7, r4
 8003eaa:	2203      	movs	r2, #3
 8003eac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003eae:	193b      	adds	r3, r7, r4
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eb4:	193a      	adds	r2, r7, r4
 8003eb6:	23a0      	movs	r3, #160	; 0xa0
 8003eb8:	05db      	lsls	r3, r3, #23
 8003eba:	0011      	movs	r1, r2
 8003ebc:	0018      	movs	r0, r3
 8003ebe:	f001 ffc3 	bl	8005e48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_SCK_Pin;
 8003ec2:	0021      	movs	r1, r4
 8003ec4:	187b      	adds	r3, r7, r1
 8003ec6:	2208      	movs	r2, #8
 8003ec8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eca:	187b      	adds	r3, r7, r1
 8003ecc:	2202      	movs	r2, #2
 8003ece:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ed0:	187b      	adds	r3, r7, r1
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ed6:	187b      	adds	r3, r7, r1
 8003ed8:	2203      	movs	r2, #3
 8003eda:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003edc:	187b      	adds	r3, r7, r1
 8003ede:	2200      	movs	r2, #0
 8003ee0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 8003ee2:	187b      	adds	r3, r7, r1
 8003ee4:	4a06      	ldr	r2, [pc, #24]	; (8003f00 <HAL_SPI_MspInit+0xcc>)
 8003ee6:	0019      	movs	r1, r3
 8003ee8:	0010      	movs	r0, r2
 8003eea:	f001 ffad 	bl	8005e48 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003eee:	46c0      	nop			; (mov r8, r8)
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	b00b      	add	sp, #44	; 0x2c
 8003ef4:	bd90      	pop	{r4, r7, pc}
 8003ef6:	46c0      	nop			; (mov r8, r8)
 8003ef8:	40013000 	.word	0x40013000
 8003efc:	40021000 	.word	0x40021000
 8003f00:	50000400 	.word	0x50000400

08003f04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	2380      	movs	r3, #128	; 0x80
 8003f12:	05db      	lsls	r3, r3, #23
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d105      	bne.n	8003f24 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f18:	4b04      	ldr	r3, [pc, #16]	; (8003f2c <HAL_TIM_Base_MspInit+0x28>)
 8003f1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f1c:	4b03      	ldr	r3, [pc, #12]	; (8003f2c <HAL_TIM_Base_MspInit+0x28>)
 8003f1e:	2101      	movs	r1, #1
 8003f20:	430a      	orrs	r2, r1
 8003f22:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003f24:	46c0      	nop			; (mov r8, r8)
 8003f26:	46bd      	mov	sp, r7
 8003f28:	b002      	add	sp, #8
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	40021000 	.word	0x40021000

08003f30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b088      	sub	sp, #32
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f38:	230c      	movs	r3, #12
 8003f3a:	18fb      	adds	r3, r7, r3
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	2314      	movs	r3, #20
 8003f40:	001a      	movs	r2, r3
 8003f42:	2100      	movs	r1, #0
 8003f44:	f005 fee1 	bl	8009d0a <memset>
  if(huart->Instance==USART1)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a17      	ldr	r2, [pc, #92]	; (8003fac <HAL_UART_MspInit+0x7c>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d128      	bne.n	8003fa4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003f52:	4b17      	ldr	r3, [pc, #92]	; (8003fb0 <HAL_UART_MspInit+0x80>)
 8003f54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f56:	4b16      	ldr	r3, [pc, #88]	; (8003fb0 <HAL_UART_MspInit+0x80>)
 8003f58:	2180      	movs	r1, #128	; 0x80
 8003f5a:	01c9      	lsls	r1, r1, #7
 8003f5c:	430a      	orrs	r2, r1
 8003f5e:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f60:	4b13      	ldr	r3, [pc, #76]	; (8003fb0 <HAL_UART_MspInit+0x80>)
 8003f62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f64:	4b12      	ldr	r3, [pc, #72]	; (8003fb0 <HAL_UART_MspInit+0x80>)
 8003f66:	2102      	movs	r1, #2
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	62da      	str	r2, [r3, #44]	; 0x2c
 8003f6c:	4b10      	ldr	r3, [pc, #64]	; (8003fb0 <HAL_UART_MspInit+0x80>)
 8003f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f70:	2202      	movs	r2, #2
 8003f72:	4013      	ands	r3, r2
 8003f74:	60bb      	str	r3, [r7, #8]
 8003f76:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003f78:	210c      	movs	r1, #12
 8003f7a:	187b      	adds	r3, r7, r1
 8003f7c:	22c0      	movs	r2, #192	; 0xc0
 8003f7e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f80:	187b      	adds	r3, r7, r1
 8003f82:	2202      	movs	r2, #2
 8003f84:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f86:	187b      	adds	r3, r7, r1
 8003f88:	2200      	movs	r2, #0
 8003f8a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f8c:	187b      	adds	r3, r7, r1
 8003f8e:	2203      	movs	r2, #3
 8003f90:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003f92:	187b      	adds	r3, r7, r1
 8003f94:	2200      	movs	r2, #0
 8003f96:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f98:	187b      	adds	r3, r7, r1
 8003f9a:	4a06      	ldr	r2, [pc, #24]	; (8003fb4 <HAL_UART_MspInit+0x84>)
 8003f9c:	0019      	movs	r1, r3
 8003f9e:	0010      	movs	r0, r2
 8003fa0:	f001 ff52 	bl	8005e48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003fa4:	46c0      	nop			; (mov r8, r8)
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	b008      	add	sp, #32
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	40013800 	.word	0x40013800
 8003fb0:	40021000 	.word	0x40021000
 8003fb4:	50000400 	.word	0x50000400

08003fb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003fbc:	46c0      	nop			; (mov r8, r8)
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fc6:	e7fe      	b.n	8003fc6 <HardFault_Handler+0x4>

08003fc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003fcc:	46c0      	nop			; (mov r8, r8)
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003fd6:	46c0      	nop			; (mov r8, r8)
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  HAL_IncTick();
 8003fe0:	f001 fe24 	bl	8005c2c <HAL_IncTick>
  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003fe4:	46c0      	nop			; (mov r8, r8)
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
	...

08003fec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003fec:	b5b0      	push	{r4, r5, r7, lr}
 8003fee:	b09e      	sub	sp, #120	; 0x78
 8003ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  uint16_t wind_speed_digital = 0;
 8003ff2:	236a      	movs	r3, #106	; 0x6a
 8003ff4:	18fb      	adds	r3, r7, r3
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	801a      	strh	r2, [r3, #0]
  uint16_t wind_temp_digital = 0;
 8003ffa:	2368      	movs	r3, #104	; 0x68
 8003ffc:	18fb      	adds	r3, r7, r3
 8003ffe:	2200      	movs	r2, #0
 8004000:	801a      	strh	r2, [r3, #0]
  uint16_t din_ch2 = 0;
 8004002:	2366      	movs	r3, #102	; 0x66
 8004004:	18fb      	adds	r3, r7, r3
 8004006:	2200      	movs	r2, #0
 8004008:	801a      	strh	r2, [r3, #0]
  uint16_t din_ch3 = 0;
 800400a:	2364      	movs	r3, #100	; 0x64
 800400c:	18fb      	adds	r3, r7, r3
 800400e:	2200      	movs	r2, #0
 8004010:	801a      	strh	r2, [r3, #0]
  uint16_t din_ch4 = 0;
 8004012:	2362      	movs	r3, #98	; 0x62
 8004014:	18fb      	adds	r3, r7, r3
 8004016:	2200      	movs	r2, #0
 8004018:	801a      	strh	r2, [r3, #0]
  uint16_t din_ch5 = 0;
 800401a:	2360      	movs	r3, #96	; 0x60
 800401c:	18fb      	adds	r3, r7, r3
 800401e:	2200      	movs	r2, #0
 8004020:	801a      	strh	r2, [r3, #0]
  uint16_t din_ch6 = 0;
 8004022:	235e      	movs	r3, #94	; 0x5e
 8004024:	18fb      	adds	r3, r7, r3
 8004026:	2200      	movs	r2, #0
 8004028:	801a      	strh	r2, [r3, #0]
  uint16_t din_ch7 = 0;
 800402a:	235c      	movs	r3, #92	; 0x5c
 800402c:	18fb      	adds	r3, r7, r3
 800402e:	2200      	movs	r2, #0
 8004030:	801a      	strh	r2, [r3, #0]
  char wifi_data1[2];
  float bme280_pressure = 0;
 8004032:	2300      	movs	r3, #0
 8004034:	677b      	str	r3, [r7, #116]	; 0x74
  float bme280_temperature = 0;
 8004036:	2300      	movs	r3, #0
 8004038:	673b      	str	r3, [r7, #112]	; 0x70
  float bme280_humidity = 0;
 800403a:	2300      	movs	r3, #0
 800403c:	66fb      	str	r3, [r7, #108]	; 0x6c
  float md_wind_speed = 0;
 800403e:	2300      	movs	r3, #0
 8004040:	657b      	str	r3, [r7, #84]	; 0x54
  float md_temp = 0;
 8004042:	2300      	movs	r3, #0
 8004044:	653b      	str	r3, [r7, #80]	; 0x50
  char data[80];

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004046:	4b4b      	ldr	r3, [pc, #300]	; (8004174 <TIM2_IRQHandler+0x188>)
 8004048:	0018      	movs	r0, r3
 800404a:	f004 fcaa 	bl	80089a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  Toggle_User_LED();
 800404e:	f000 f8a1 	bl	8004194 <Toggle_User_LED>
  if (bme280_init_complete == 0)
 8004052:	4b49      	ldr	r3, [pc, #292]	; (8004178 <TIM2_IRQHandler+0x18c>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d100      	bne.n	800405c <TIM2_IRQHandler+0x70>
 800405a:	e086      	b.n	800416a <TIM2_IRQHandler+0x17e>
  {
	  return;
  }

  /* Read ADC Wind Speed Sensor Channel */
  Read_ADC((uint8_t) ADC_WIND_SENSOR_SPEED_CH, &wind_speed_digital);
 800405c:	246a      	movs	r4, #106	; 0x6a
 800405e:	193b      	adds	r3, r7, r4
 8004060:	0019      	movs	r1, r3
 8004062:	2080      	movs	r0, #128	; 0x80
 8004064:	f000 f8c4 	bl	80041f0 <Read_ADC>

  /* Read ADC Wind Temp Sensor Channel */
  Read_ADC((uint8_t) ADC_WIND_SENSOR_TEMP_CH, &wind_temp_digital);
 8004068:	2568      	movs	r5, #104	; 0x68
 800406a:	197b      	adds	r3, r7, r5
 800406c:	0019      	movs	r1, r3
 800406e:	2090      	movs	r0, #144	; 0x90
 8004070:	f000 f8be 	bl	80041f0 <Read_ADC>

  Read_ADC((uint8_t) ADC_DIN_CH2, &din_ch2);
 8004074:	2366      	movs	r3, #102	; 0x66
 8004076:	18fb      	adds	r3, r7, r3
 8004078:	0019      	movs	r1, r3
 800407a:	20a0      	movs	r0, #160	; 0xa0
 800407c:	f000 f8b8 	bl	80041f0 <Read_ADC>
  Read_ADC((uint8_t) ADC_DIN_CH3, &din_ch3);
 8004080:	2364      	movs	r3, #100	; 0x64
 8004082:	18fb      	adds	r3, r7, r3
 8004084:	0019      	movs	r1, r3
 8004086:	20b0      	movs	r0, #176	; 0xb0
 8004088:	f000 f8b2 	bl	80041f0 <Read_ADC>
  Read_ADC((uint8_t) ADC_DIN_CH4, &din_ch4);
 800408c:	2362      	movs	r3, #98	; 0x62
 800408e:	18fb      	adds	r3, r7, r3
 8004090:	0019      	movs	r1, r3
 8004092:	20c0      	movs	r0, #192	; 0xc0
 8004094:	f000 f8ac 	bl	80041f0 <Read_ADC>
  Read_ADC((uint8_t) ADC_DIN_CH5, &din_ch5);
 8004098:	2360      	movs	r3, #96	; 0x60
 800409a:	18fb      	adds	r3, r7, r3
 800409c:	0019      	movs	r1, r3
 800409e:	20d0      	movs	r0, #208	; 0xd0
 80040a0:	f000 f8a6 	bl	80041f0 <Read_ADC>
  Read_ADC((uint8_t) ADC_DIN_CH6, &din_ch6);
 80040a4:	235e      	movs	r3, #94	; 0x5e
 80040a6:	18fb      	adds	r3, r7, r3
 80040a8:	0019      	movs	r1, r3
 80040aa:	20e0      	movs	r0, #224	; 0xe0
 80040ac:	f000 f8a0 	bl	80041f0 <Read_ADC>
  Read_ADC((uint8_t) ADC_DIN_CH7, &din_ch7);
 80040b0:	235c      	movs	r3, #92	; 0x5c
 80040b2:	18fb      	adds	r3, r7, r3
 80040b4:	0019      	movs	r1, r3
 80040b6:	20f0      	movs	r0, #240	; 0xf0
 80040b8:	f000 f89a 	bl	80041f0 <Read_ADC>

  /* Data is output to comp_data */
  bme280_read_data_forced_mode(&bme280_device);
 80040bc:	4b2f      	ldr	r3, [pc, #188]	; (800417c <TIM2_IRQHandler+0x190>)
 80040be:	0018      	movs	r0, r3
 80040c0:	f000 faba 	bl	8004638 <bme280_read_data_forced_mode>

  /* Calculations Done Here */
  // TODO: Double check later if this is properly compensated
  calculate_wind_speed(wind_speed_digital, wind_temp_digital, &md_wind_speed, &md_temp);
 80040c4:	193b      	adds	r3, r7, r4
 80040c6:	8818      	ldrh	r0, [r3, #0]
 80040c8:	197b      	adds	r3, r7, r5
 80040ca:	8819      	ldrh	r1, [r3, #0]
 80040cc:	2350      	movs	r3, #80	; 0x50
 80040ce:	18fb      	adds	r3, r7, r3
 80040d0:	2254      	movs	r2, #84	; 0x54
 80040d2:	18ba      	adds	r2, r7, r2
 80040d4:	f000 fa00 	bl	80044d8 <calculate_wind_speed>
  bme280_temperature = comp_data.temperature * 0.01; // Celsius
 80040d8:	4b29      	ldr	r3, [pc, #164]	; (8004180 <TIM2_IRQHandler+0x194>)
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	0018      	movs	r0, r3
 80040de:	f7fe f9bd 	bl	800245c <__aeabi_i2d>
 80040e2:	4a28      	ldr	r2, [pc, #160]	; (8004184 <TIM2_IRQHandler+0x198>)
 80040e4:	4b28      	ldr	r3, [pc, #160]	; (8004188 <TIM2_IRQHandler+0x19c>)
 80040e6:	f7fd fbad 	bl	8001844 <__aeabi_dmul>
 80040ea:	0003      	movs	r3, r0
 80040ec:	000c      	movs	r4, r1
 80040ee:	0018      	movs	r0, r3
 80040f0:	0021      	movs	r1, r4
 80040f2:	f7fe fa71 	bl	80025d8 <__aeabi_d2f>
 80040f6:	1c03      	adds	r3, r0, #0
 80040f8:	673b      	str	r3, [r7, #112]	; 0x70
  bme280_humidity = comp_data.humidity / 1024.0; // Output is in percentage... so 43.33 is 43.33 %rH
 80040fa:	4b21      	ldr	r3, [pc, #132]	; (8004180 <TIM2_IRQHandler+0x194>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	0018      	movs	r0, r3
 8004100:	f7fe f9e6 	bl	80024d0 <__aeabi_ui2d>
 8004104:	2200      	movs	r2, #0
 8004106:	4b21      	ldr	r3, [pc, #132]	; (800418c <TIM2_IRQHandler+0x1a0>)
 8004108:	f7fc ff92 	bl	8001030 <__aeabi_ddiv>
 800410c:	0003      	movs	r3, r0
 800410e:	000c      	movs	r4, r1
 8004110:	0018      	movs	r0, r3
 8004112:	0021      	movs	r1, r4
 8004114:	f7fe fa60 	bl	80025d8 <__aeabi_d2f>
 8004118:	1c03      	adds	r3, r0, #0
 800411a:	66fb      	str	r3, [r7, #108]	; 0x6c
  bme280_pressure = comp_data.pressure * 0.01; // hPa Pressure Units... for Debug Purposes
 800411c:	4b18      	ldr	r3, [pc, #96]	; (8004180 <TIM2_IRQHandler+0x194>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	0018      	movs	r0, r3
 8004122:	f7fe f9d5 	bl	80024d0 <__aeabi_ui2d>
 8004126:	4a17      	ldr	r2, [pc, #92]	; (8004184 <TIM2_IRQHandler+0x198>)
 8004128:	4b17      	ldr	r3, [pc, #92]	; (8004188 <TIM2_IRQHandler+0x19c>)
 800412a:	f7fd fb8b 	bl	8001844 <__aeabi_dmul>
 800412e:	0003      	movs	r3, r0
 8004130:	000c      	movs	r4, r1
 8004132:	0018      	movs	r0, r3
 8004134:	0021      	movs	r1, r4
 8004136:	f7fe fa4f 	bl	80025d8 <__aeabi_d2f>
 800413a:	1c03      	adds	r3, r0, #0
 800413c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Transmit over WiFi */
  strcpy(data,createJSON(md_wind_speed, bme280_temperature));
 800413e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004140:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004142:	1c11      	adds	r1, r2, #0
 8004144:	1c18      	adds	r0, r3, #0
 8004146:	f000 f91b 	bl	8004380 <createJSON>
 800414a:	0002      	movs	r2, r0
 800414c:	003b      	movs	r3, r7
 800414e:	0011      	movs	r1, r2
 8004150:	0018      	movs	r0, r3
 8004152:	f005 fef1 	bl	8009f38 <strcpy>

  transmitWifi(data);
 8004156:	003b      	movs	r3, r7
 8004158:	0018      	movs	r0, r3
 800415a:	f000 f889 	bl	8004270 <transmitWifi>
//  /* Toggle SS1 Pin Low to select sensor */
    HAL_GPIO_TogglePin(SS1_GPIO_Port, SS1_Pin);
 800415e:	4b0c      	ldr	r3, [pc, #48]	; (8004190 <TIM2_IRQHandler+0x1a4>)
 8004160:	2120      	movs	r1, #32
 8004162:	0018      	movs	r0, r3
 8004164:	f002 f8ed 	bl	8006342 <HAL_GPIO_TogglePin>
 8004168:	e000      	b.n	800416c <TIM2_IRQHandler+0x180>
	  return;
 800416a:	46c0      	nop			; (mov r8, r8)
//  // TODO: Read from Sensor
//  HAL_GPIO_TogglePin(SS2_GPIO_Port, SS2_Pin);
//  /* Toggle SS2 High to un-select sensor */

  /* USER CODE END TIM2_IRQn 1 */
}
 800416c:	46bd      	mov	sp, r7
 800416e:	b01e      	add	sp, #120	; 0x78
 8004170:	bdb0      	pop	{r4, r5, r7, pc}
 8004172:	46c0      	nop			; (mov r8, r8)
 8004174:	2000038c 	.word	0x2000038c
 8004178:	20000208 	.word	0x20000208
 800417c:	20000274 	.word	0x20000274
 8004180:	20000268 	.word	0x20000268
 8004184:	47ae147b 	.word	0x47ae147b
 8004188:	3f847ae1 	.word	0x3f847ae1
 800418c:	40900000 	.word	0x40900000
 8004190:	50000800 	.word	0x50000800

08004194 <Toggle_User_LED>:
/* USER CODE BEGIN 1 */
/**
 * 	@brief Toggle LED
 */
void Toggle_User_LED()
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(User_LED_GPIO_Port, User_LED_Pin);
 8004198:	23a0      	movs	r3, #160	; 0xa0
 800419a:	05db      	lsls	r3, r3, #23
 800419c:	2120      	movs	r1, #32
 800419e:	0018      	movs	r0, r3
 80041a0:	f002 f8cf 	bl	8006342 <HAL_GPIO_TogglePin>
}
 80041a4:	46c0      	nop			; (mov r8, r8)
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
	...

080041ac <Toggle_ADC_Chip_Select>:

/**
 * 	@brief Toggle ADC Chip Select Pin
 */
void Toggle_ADC_Chip_Select()
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(ADC_CS_GPIO_Port, ADC_CS_PIN);
 80041b0:	4b03      	ldr	r3, [pc, #12]	; (80041c0 <Toggle_ADC_Chip_Select+0x14>)
 80041b2:	2110      	movs	r1, #16
 80041b4:	0018      	movs	r0, r3
 80041b6:	f002 f8c4 	bl	8006342 <HAL_GPIO_TogglePin>
}
 80041ba:	46c0      	nop			; (mov r8, r8)
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	50000800 	.word	0x50000800

080041c4 <HAL_SPI_Transmit_Start>:

/**
 * 	@brief Transmit Start Bit in HAL SPI
 */
void HAL_SPI_Transmit_Start()
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
	uint8_t adc_start = (uint8_t) ADC_START_BIT;
 80041ca:	1dfb      	adds	r3, r7, #7
 80041cc:	2201      	movs	r2, #1
 80041ce:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &adc_start, sizeof(adc_start), SPI_TIMEOUT);
 80041d0:	4b05      	ldr	r3, [pc, #20]	; (80041e8 <HAL_SPI_Transmit_Start+0x24>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	1df9      	adds	r1, r7, #7
 80041d6:	4805      	ldr	r0, [pc, #20]	; (80041ec <HAL_SPI_Transmit_Start+0x28>)
 80041d8:	2201      	movs	r2, #1
 80041da:	f003 fe55 	bl	8007e88 <HAL_SPI_Transmit>
}
 80041de:	46c0      	nop			; (mov r8, r8)
 80041e0:	46bd      	mov	sp, r7
 80041e2:	b002      	add	sp, #8
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	46c0      	nop			; (mov r8, r8)
 80041e8:	0800c1c4 	.word	0x0800c1c4
 80041ec:	20000334 	.word	0x20000334

080041f0 <Read_ADC>:
 * 	@brief Read MCP3008 ADC based on given channel enum.
 *	Output is set to the pointer of a uint16_t set in the parameters.
 *	Output will be set to 0 before setting the ADC Value to it.
 */
void Read_ADC(uint8_t adc_ch_select, uint16_t *output)
{
 80041f0:	b5b0      	push	{r4, r5, r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af02      	add	r7, sp, #8
 80041f6:	0002      	movs	r2, r0
 80041f8:	6039      	str	r1, [r7, #0]
 80041fa:	1dfb      	adds	r3, r7, #7
 80041fc:	701a      	strb	r2, [r3, #0]
	uint8_t adc_byte_1 = 0;
 80041fe:	240f      	movs	r4, #15
 8004200:	193b      	adds	r3, r7, r4
 8004202:	2200      	movs	r2, #0
 8004204:	701a      	strb	r2, [r3, #0]
	uint8_t adc_byte_2 = 0;
 8004206:	250e      	movs	r5, #14
 8004208:	197b      	adds	r3, r7, r5
 800420a:	2200      	movs	r2, #0
 800420c:	701a      	strb	r2, [r3, #0]
	/* Set output to 0 */
	*output = 0;
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2200      	movs	r2, #0
 8004212:	801a      	strh	r2, [r3, #0]

	/* Toggle SS0 Pin (CS) Low to use ADC */
	Toggle_ADC_Chip_Select();
 8004214:	f7ff ffca 	bl	80041ac <Toggle_ADC_Chip_Select>
	/* Send to DIN CH0 Select */
	HAL_SPI_Transmit_Start();
 8004218:	f7ff ffd4 	bl	80041c4 <HAL_SPI_Transmit_Start>
	HAL_SPI_TransmitReceive(&hspi1, &adc_ch_select, &adc_byte_1, sizeof(adc_ch_select), SPI_TIMEOUT);
 800421c:	4b12      	ldr	r3, [pc, #72]	; (8004268 <Read_ADC+0x78>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	193a      	adds	r2, r7, r4
 8004222:	1df9      	adds	r1, r7, #7
 8004224:	4811      	ldr	r0, [pc, #68]	; (800426c <Read_ADC+0x7c>)
 8004226:	9300      	str	r3, [sp, #0]
 8004228:	2301      	movs	r3, #1
 800422a:	f004 f899 	bl	8008360 <HAL_SPI_TransmitReceive>
	/* Read from Dout of ADC */
	HAL_SPI_Receive(&hspi1, &adc_byte_2, sizeof(adc_byte_2), SPI_TIMEOUT);
 800422e:	4b0e      	ldr	r3, [pc, #56]	; (8004268 <Read_ADC+0x78>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	1979      	adds	r1, r7, r5
 8004234:	480d      	ldr	r0, [pc, #52]	; (800426c <Read_ADC+0x7c>)
 8004236:	2201      	movs	r2, #1
 8004238:	f003 ff74 	bl	8008124 <HAL_SPI_Receive>
	/* Toggle SS0 High (CS) to signify we're done with a round of the ADC */
	Toggle_ADC_Chip_Select();
 800423c:	f7ff ffb6 	bl	80041ac <Toggle_ADC_Chip_Select>
	/* Set Output to adc_value */
	*output = ADC_16_TO_10_BIT(adc_byte_1, adc_byte_2);
 8004240:	193b      	adds	r3, r7, r4
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	021b      	lsls	r3, r3, #8
 8004246:	b21a      	sxth	r2, r3
 8004248:	197b      	adds	r3, r7, r5
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	b21b      	sxth	r3, r3
 800424e:	4313      	orrs	r3, r2
 8004250:	b21b      	sxth	r3, r3
 8004252:	b29b      	uxth	r3, r3
 8004254:	059b      	lsls	r3, r3, #22
 8004256:	0d9b      	lsrs	r3, r3, #22
 8004258:	b29a      	uxth	r2, r3
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	801a      	strh	r2, [r3, #0]
}
 800425e:	46c0      	nop			; (mov r8, r8)
 8004260:	46bd      	mov	sp, r7
 8004262:	b004      	add	sp, #16
 8004264:	bdb0      	pop	{r4, r5, r7, pc}
 8004266:	46c0      	nop			; (mov r8, r8)
 8004268:	0800c1c4 	.word	0x0800c1c4
 800426c:	20000334 	.word	0x20000334

08004270 <transmitWifi>:

/**
 * TODO: Write function to write data to WiFi module
 */
void transmitWifi(char* info)
{
 8004270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004272:	b0bd      	sub	sp, #244	; 0xf4
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]

	//char start[] = "AT+CIPSTART=\"TCP\",\"weatherbox.azurewebsites.net\",80\r\n";
	//HAL_UART_Transmit(&huart1, (uint8_t *) start, strlen(start), 500);
	//HAL_Delay(2000);
	char send[] = "AT+CIPSEND=";
 8004278:	25e0      	movs	r5, #224	; 0xe0
 800427a:	197b      	adds	r3, r7, r5
 800427c:	4a3a      	ldr	r2, [pc, #232]	; (8004368 <transmitWifi+0xf8>)
 800427e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004280:	c313      	stmia	r3!, {r0, r1, r4}
	char ret[] = "\r\n";
 8004282:	24dc      	movs	r4, #220	; 0xdc
 8004284:	193b      	adds	r3, r7, r4
 8004286:	4a39      	ldr	r2, [pc, #228]	; (800436c <transmitWifi+0xfc>)
 8004288:	8811      	ldrh	r1, [r2, #0]
 800428a:	8019      	strh	r1, [r3, #0]
 800428c:	7892      	ldrb	r2, [r2, #2]
 800428e:	709a      	strb	r2, [r3, #2]
	char post[] = "POST /map/data HTTP/1.1\nAccept:application/json, text/plain, */*\nAccept-Language:en-US,en;q=0.8,hi;q=0.6\nConnection:keep-alive\nContent-Type:application/json;charset=UTF-8\nHost:weatherbox.azurewebsites.net\n";
 8004290:	260c      	movs	r6, #12
 8004292:	19ba      	adds	r2, r7, r6
 8004294:	4b36      	ldr	r3, [pc, #216]	; (8004370 <transmitWifi+0x100>)
 8004296:	0010      	movs	r0, r2
 8004298:	0019      	movs	r1, r3
 800429a:	23ce      	movs	r3, #206	; 0xce
 800429c:	001a      	movs	r2, r3
 800429e:	f005 fd2b 	bl	8009cf8 <memcpy>
	int size = (int)(sizeof(info)+sizeof(post));
 80042a2:	23d2      	movs	r3, #210	; 0xd2
 80042a4:	22ec      	movs	r2, #236	; 0xec
 80042a6:	18b9      	adds	r1, r7, r2
 80042a8:	600b      	str	r3, [r1, #0]
	char sizeStr[3];
	sprintf(sizeStr, "%u", size);
 80042aa:	18bb      	adds	r3, r7, r2
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	4931      	ldr	r1, [pc, #196]	; (8004374 <transmitWifi+0x104>)
 80042b0:	2308      	movs	r3, #8
 80042b2:	18fb      	adds	r3, r7, r3
 80042b4:	0018      	movs	r0, r3
 80042b6:	f005 fdf5 	bl	8009ea4 <siprintf>

	// Send Command with size of message
	HAL_UART_Transmit(&huart1, (uint8_t *) send, strlen(send), 500);
 80042ba:	197b      	adds	r3, r7, r5
 80042bc:	0018      	movs	r0, r3
 80042be:	f7fb ff23 	bl	8000108 <strlen>
 80042c2:	0003      	movs	r3, r0
 80042c4:	b29a      	uxth	r2, r3
 80042c6:	23fa      	movs	r3, #250	; 0xfa
 80042c8:	005b      	lsls	r3, r3, #1
 80042ca:	1979      	adds	r1, r7, r5
 80042cc:	482a      	ldr	r0, [pc, #168]	; (8004378 <transmitWifi+0x108>)
 80042ce:	f004 ff91 	bl	80091f4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t *) sizeStr, strlen(sizeStr), 500);
 80042d2:	2308      	movs	r3, #8
 80042d4:	001d      	movs	r5, r3
 80042d6:	18fb      	adds	r3, r7, r3
 80042d8:	0018      	movs	r0, r3
 80042da:	f7fb ff15 	bl	8000108 <strlen>
 80042de:	0003      	movs	r3, r0
 80042e0:	b29a      	uxth	r2, r3
 80042e2:	23fa      	movs	r3, #250	; 0xfa
 80042e4:	005b      	lsls	r3, r3, #1
 80042e6:	1979      	adds	r1, r7, r5
 80042e8:	4823      	ldr	r0, [pc, #140]	; (8004378 <transmitWifi+0x108>)
 80042ea:	f004 ff83 	bl	80091f4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t *) ret, strlen(ret), 500);
 80042ee:	193b      	adds	r3, r7, r4
 80042f0:	0018      	movs	r0, r3
 80042f2:	f7fb ff09 	bl	8000108 <strlen>
 80042f6:	0003      	movs	r3, r0
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	23fa      	movs	r3, #250	; 0xfa
 80042fc:	005b      	lsls	r3, r3, #1
 80042fe:	1939      	adds	r1, r7, r4
 8004300:	481d      	ldr	r0, [pc, #116]	; (8004378 <transmitWifi+0x108>)
 8004302:	f004 ff77 	bl	80091f4 <HAL_UART_Transmit>
	HAL_Delay(5000);
 8004306:	4b1d      	ldr	r3, [pc, #116]	; (800437c <transmitWifi+0x10c>)
 8004308:	0018      	movs	r0, r3
 800430a:	f001 fca5 	bl	8005c58 <HAL_Delay>
	
	//Sending POST message
	HAL_UART_Transmit(&huart1, (uint8_t *) post, strlen(post), 500);
 800430e:	19bb      	adds	r3, r7, r6
 8004310:	0018      	movs	r0, r3
 8004312:	f7fb fef9 	bl	8000108 <strlen>
 8004316:	0003      	movs	r3, r0
 8004318:	b29a      	uxth	r2, r3
 800431a:	23fa      	movs	r3, #250	; 0xfa
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	19b9      	adds	r1, r7, r6
 8004320:	4815      	ldr	r0, [pc, #84]	; (8004378 <transmitWifi+0x108>)
 8004322:	f004 ff67 	bl	80091f4 <HAL_UART_Transmit>
	HAL_Delay(2000);
 8004326:	23fa      	movs	r3, #250	; 0xfa
 8004328:	00db      	lsls	r3, r3, #3
 800432a:	0018      	movs	r0, r3
 800432c:	f001 fc94 	bl	8005c58 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t *) info, strlen(info), 500);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	0018      	movs	r0, r3
 8004334:	f7fb fee8 	bl	8000108 <strlen>
 8004338:	0003      	movs	r3, r0
 800433a:	b29a      	uxth	r2, r3
 800433c:	23fa      	movs	r3, #250	; 0xfa
 800433e:	005b      	lsls	r3, r3, #1
 8004340:	6879      	ldr	r1, [r7, #4]
 8004342:	480d      	ldr	r0, [pc, #52]	; (8004378 <transmitWifi+0x108>)
 8004344:	f004 ff56 	bl	80091f4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t *) ret, strlen(ret), 500);
 8004348:	193b      	adds	r3, r7, r4
 800434a:	0018      	movs	r0, r3
 800434c:	f7fb fedc 	bl	8000108 <strlen>
 8004350:	0003      	movs	r3, r0
 8004352:	b29a      	uxth	r2, r3
 8004354:	23fa      	movs	r3, #250	; 0xfa
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	1939      	adds	r1, r7, r4
 800435a:	4807      	ldr	r0, [pc, #28]	; (8004378 <transmitWifi+0x108>)
 800435c:	f004 ff4a 	bl	80091f4 <HAL_UART_Transmit>
}
 8004360:	46c0      	nop			; (mov r8, r8)
 8004362:	46bd      	mov	sp, r7
 8004364:	b03d      	add	sp, #244	; 0xf4
 8004366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004368:	0800c024 	.word	0x0800c024
 800436c:	0800c030 	.word	0x0800c030
 8004370:	0800c034 	.word	0x0800c034
 8004374:	0800c020 	.word	0x0800c020
 8004378:	200002b4 	.word	0x200002b4
 800437c:	00001388 	.word	0x00001388

08004380 <createJSON>:

char *createJSON(float wind_speed, float temperature)
{
 8004380:	b590      	push	{r4, r7, lr}
 8004382:	b089      	sub	sp, #36	; 0x24
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
	cJSON *id = NULL;
 800438a:	2300      	movs	r3, #0
 800438c:	61bb      	str	r3, [r7, #24]
	cJSON *timestamp = NULL;
 800438e:	2300      	movs	r3, #0
 8004390:	617b      	str	r3, [r7, #20]
	cJSON *speed = NULL;
 8004392:	2300      	movs	r3, #0
 8004394:	613b      	str	r3, [r7, #16]
	cJSON *temp = NULL;
 8004396:	2300      	movs	r3, #0
 8004398:	60fb      	str	r3, [r7, #12]
	char *string = NULL;
 800439a:	2300      	movs	r3, #0
 800439c:	61fb      	str	r3, [r7, #28]

	cJSON *data = cJSON_CreateObject();
 800439e:	f7ff f90d 	bl	80035bc <cJSON_CreateObject>
 80043a2:	0003      	movs	r3, r0
 80043a4:	60bb      	str	r3, [r7, #8]
	if (data == NULL)
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d052      	beq.n	8004452 <createJSON+0xd2>
	{
		goto end;
	}
	id = cJSON_CreateNumber(1);
 80043ac:	2300      	movs	r3, #0
 80043ae:	4c32      	ldr	r4, [pc, #200]	; (8004478 <createJSON+0xf8>)
 80043b0:	0018      	movs	r0, r3
 80043b2:	0021      	movs	r1, r4
 80043b4:	f7ff f8bc 	bl	8003530 <cJSON_CreateNumber>
 80043b8:	0003      	movs	r3, r0
 80043ba:	61bb      	str	r3, [r7, #24]
	if (id == NULL)
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d049      	beq.n	8004456 <createJSON+0xd6>
	{
		goto end;
	}
	cJSON_AddItemToObject(data, "system_id", id);
 80043c2:	69ba      	ldr	r2, [r7, #24]
 80043c4:	492d      	ldr	r1, [pc, #180]	; (800447c <createJSON+0xfc>)
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	0018      	movs	r0, r3
 80043ca:	f7ff f89b 	bl	8003504 <cJSON_AddItemToObject>
	timestamp = cJSON_CreateNumber(1);
 80043ce:	2300      	movs	r3, #0
 80043d0:	4c29      	ldr	r4, [pc, #164]	; (8004478 <createJSON+0xf8>)
 80043d2:	0018      	movs	r0, r3
 80043d4:	0021      	movs	r1, r4
 80043d6:	f7ff f8ab 	bl	8003530 <cJSON_CreateNumber>
 80043da:	0003      	movs	r3, r0
 80043dc:	617b      	str	r3, [r7, #20]
	cJSON_AddItemToObject(data, "timestamp", timestamp);
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	4927      	ldr	r1, [pc, #156]	; (8004480 <createJSON+0x100>)
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	0018      	movs	r0, r3
 80043e6:	f7ff f88d 	bl	8003504 <cJSON_AddItemToObject>
	temp = cJSON_CreateNumber(temperature);
 80043ea:	6838      	ldr	r0, [r7, #0]
 80043ec:	f7fe f8a2 	bl	8002534 <__aeabi_f2d>
 80043f0:	0003      	movs	r3, r0
 80043f2:	000c      	movs	r4, r1
 80043f4:	0018      	movs	r0, r3
 80043f6:	0021      	movs	r1, r4
 80043f8:	f7ff f89a 	bl	8003530 <cJSON_CreateNumber>
 80043fc:	0003      	movs	r3, r0
 80043fe:	60fb      	str	r3, [r7, #12]
	if (temp == NULL)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d029      	beq.n	800445a <createJSON+0xda>
	{
		goto end;
	}
	cJSON_AddItemToObject(data, "temperature", temp);
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	491e      	ldr	r1, [pc, #120]	; (8004484 <createJSON+0x104>)
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	0018      	movs	r0, r3
 800440e:	f7ff f879 	bl	8003504 <cJSON_AddItemToObject>
	speed = cJSON_CreateNumber(wind_speed);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f7fe f88e 	bl	8002534 <__aeabi_f2d>
 8004418:	0003      	movs	r3, r0
 800441a:	000c      	movs	r4, r1
 800441c:	0018      	movs	r0, r3
 800441e:	0021      	movs	r1, r4
 8004420:	f7ff f886 	bl	8003530 <cJSON_CreateNumber>
 8004424:	0003      	movs	r3, r0
 8004426:	613b      	str	r3, [r7, #16]
	if (speed == NULL)
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d017      	beq.n	800445e <createJSON+0xde>
	{
		goto end;
	}
	cJSON_AddItemToObject(data, "wind_speed", speed);
 800442e:	693a      	ldr	r2, [r7, #16]
 8004430:	4915      	ldr	r1, [pc, #84]	; (8004488 <createJSON+0x108>)
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	0018      	movs	r0, r3
 8004436:	f7ff f865 	bl	8003504 <cJSON_AddItemToObject>

	string = cJSON_Print(data);
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	0018      	movs	r0, r3
 800443e:	f7fe fd37 	bl	8002eb0 <cJSON_Print>
 8004442:	0003      	movs	r3, r0
 8004444:	61fb      	str	r3, [r7, #28]
	if (string == NULL)
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10a      	bne.n	8004462 <createJSON+0xe2>
	{
		return -1;
 800444c:	2301      	movs	r3, #1
 800444e:	425b      	negs	r3, r3
 8004450:	e00d      	b.n	800446e <createJSON+0xee>
		goto end;
 8004452:	46c0      	nop			; (mov r8, r8)
 8004454:	e006      	b.n	8004464 <createJSON+0xe4>
		goto end;
 8004456:	46c0      	nop			; (mov r8, r8)
 8004458:	e004      	b.n	8004464 <createJSON+0xe4>
		goto end;
 800445a:	46c0      	nop			; (mov r8, r8)
 800445c:	e002      	b.n	8004464 <createJSON+0xe4>
		goto end;
 800445e:	46c0      	nop			; (mov r8, r8)
 8004460:	e000      	b.n	8004464 <createJSON+0xe4>
	}

	end:
 8004462:	46c0      	nop			; (mov r8, r8)
	cJSON_Delete(data);
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	0018      	movs	r0, r3
 8004468:	f7fe f9a8 	bl	80027bc <cJSON_Delete>
	return string;
 800446c:	69fb      	ldr	r3, [r7, #28]
}
 800446e:	0018      	movs	r0, r3
 8004470:	46bd      	mov	sp, r7
 8004472:	b009      	add	sp, #36	; 0x24
 8004474:	bd90      	pop	{r4, r7, pc}
 8004476:	46c0      	nop			; (mov r8, r8)
 8004478:	3ff00000 	.word	0x3ff00000
 800447c:	0800c104 	.word	0x0800c104
 8004480:	0800c110 	.word	0x0800c110
 8004484:	0800c11c 	.word	0x0800c11c
 8004488:	0800c128 	.word	0x0800c128

0800448c <adc_to_voltage>:
/**
 * 	@brief Function handles converting adc value to a voltage.
 * 	Call reverse_and_shift_adc_value before hand.
 */
static float adc_to_voltage(uint16_t adc_value)
{
 800448c:	b590      	push	{r4, r7, lr}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	0002      	movs	r2, r0
 8004494:	1dbb      	adds	r3, r7, #6
 8004496:	801a      	strh	r2, [r3, #0]
	return 5.0 * adc_value / 1024;;
 8004498:	1dbb      	adds	r3, r7, #6
 800449a:	881b      	ldrh	r3, [r3, #0]
 800449c:	0018      	movs	r0, r3
 800449e:	f7fd ffdd 	bl	800245c <__aeabi_i2d>
 80044a2:	2200      	movs	r2, #0
 80044a4:	4b0a      	ldr	r3, [pc, #40]	; (80044d0 <adc_to_voltage+0x44>)
 80044a6:	f7fd f9cd 	bl	8001844 <__aeabi_dmul>
 80044aa:	0003      	movs	r3, r0
 80044ac:	000c      	movs	r4, r1
 80044ae:	0018      	movs	r0, r3
 80044b0:	0021      	movs	r1, r4
 80044b2:	2200      	movs	r2, #0
 80044b4:	4b07      	ldr	r3, [pc, #28]	; (80044d4 <adc_to_voltage+0x48>)
 80044b6:	f7fc fdbb 	bl	8001030 <__aeabi_ddiv>
 80044ba:	0003      	movs	r3, r0
 80044bc:	000c      	movs	r4, r1
 80044be:	0018      	movs	r0, r3
 80044c0:	0021      	movs	r1, r4
 80044c2:	f7fe f889 	bl	80025d8 <__aeabi_d2f>
 80044c6:	1c03      	adds	r3, r0, #0
}
 80044c8:	1c18      	adds	r0, r3, #0
 80044ca:	46bd      	mov	sp, r7
 80044cc:	b003      	add	sp, #12
 80044ce:	bd90      	pop	{r4, r7, pc}
 80044d0:	40140000 	.word	0x40140000
 80044d4:	40900000 	.word	0x40900000

080044d8 <calculate_wind_speed>:
 *	TODO: Wait 40 seconds until we do the first measurement to let the wind sensor stabilize
 *	TODO: Use the Bosch sensor for ambiant temperature instead of the onboard Modern Device Sensor
 * 	https://moderndevice.com/uncategorized/calibrating-rev-p-wind-sensor-new-regression/?preview=true
 */
static void calculate_wind_speed(uint16_t wind_speed_adc, uint16_t wind_temp_adc, float *wind_speed, float *temp_amb)
{
 80044d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044da:	b087      	sub	sp, #28
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60ba      	str	r2, [r7, #8]
 80044e0:	607b      	str	r3, [r7, #4]
 80044e2:	240e      	movs	r4, #14
 80044e4:	193b      	adds	r3, r7, r4
 80044e6:	1c02      	adds	r2, r0, #0
 80044e8:	801a      	strh	r2, [r3, #0]
 80044ea:	250c      	movs	r5, #12
 80044ec:	197b      	adds	r3, r7, r5
 80044ee:	1c0a      	adds	r2, r1, #0
 80044f0:	801a      	strh	r2, [r3, #0]
	// Calculate Vin from ADC
	float wind_speed_vout = adc_to_voltage(wind_speed_adc);
 80044f2:	193b      	adds	r3, r7, r4
 80044f4:	881b      	ldrh	r3, [r3, #0]
 80044f6:	0018      	movs	r0, r3
 80044f8:	f7ff ffc8 	bl	800448c <adc_to_voltage>
 80044fc:	1c03      	adds	r3, r0, #0
 80044fe:	617b      	str	r3, [r7, #20]
	float wind_temp_vout = adc_to_voltage(wind_temp_adc);
 8004500:	197b      	adds	r3, r7, r5
 8004502:	881b      	ldrh	r3, [r3, #0]
 8004504:	0018      	movs	r0, r3
 8004506:	f7ff ffc1 	bl	800448c <adc_to_voltage>
 800450a:	1c03      	adds	r3, r0, #0
 800450c:	613b      	str	r3, [r7, #16]

	// Zero Voltage not set, set here
	// TODO: Check if 40 seconds of operation have passed before we decided to set the zero voltage.
	if (zero_voltage == -1) {
 800450e:	4b3c      	ldr	r3, [pc, #240]	; (8004600 <calculate_wind_speed+0x128>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	493c      	ldr	r1, [pc, #240]	; (8004604 <calculate_wind_speed+0x12c>)
 8004514:	1c18      	adds	r0, r3, #0
 8004516:	f7fb fed5 	bl	80002c4 <__aeabi_fcmpeq>
 800451a:	1e03      	subs	r3, r0, #0
 800451c:	d002      	beq.n	8004524 <calculate_wind_speed+0x4c>
		zero_voltage = wind_speed_vout;
 800451e:	4b38      	ldr	r3, [pc, #224]	; (8004600 <calculate_wind_speed+0x128>)
 8004520:	697a      	ldr	r2, [r7, #20]
 8004522:	601a      	str	r2, [r3, #0]
	}

	// Calculate Ambient Temperature in Celsius
	*temp_amb = (wind_temp_vout - 0.400) / 0.0195;
 8004524:	6938      	ldr	r0, [r7, #16]
 8004526:	f7fe f805 	bl	8002534 <__aeabi_f2d>
 800452a:	4a37      	ldr	r2, [pc, #220]	; (8004608 <calculate_wind_speed+0x130>)
 800452c:	4b37      	ldr	r3, [pc, #220]	; (800460c <calculate_wind_speed+0x134>)
 800452e:	f7fd fbfb 	bl	8001d28 <__aeabi_dsub>
 8004532:	0003      	movs	r3, r0
 8004534:	000c      	movs	r4, r1
 8004536:	0018      	movs	r0, r3
 8004538:	0021      	movs	r1, r4
 800453a:	4a35      	ldr	r2, [pc, #212]	; (8004610 <calculate_wind_speed+0x138>)
 800453c:	4b35      	ldr	r3, [pc, #212]	; (8004614 <calculate_wind_speed+0x13c>)
 800453e:	f7fc fd77 	bl	8001030 <__aeabi_ddiv>
 8004542:	0003      	movs	r3, r0
 8004544:	000c      	movs	r4, r1
 8004546:	0018      	movs	r0, r3
 8004548:	0021      	movs	r1, r4
 800454a:	f7fe f845 	bl	80025d8 <__aeabi_d2f>
 800454e:	1c02      	adds	r2, r0, #0
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	601a      	str	r2, [r3, #0]

	// Calculate the Wind Speed in MPH
	*wind_speed = (wind_speed_vout - zero_voltage) / (3.038517 * pow(*temp_amb, 0.115157));
 8004554:	4b2a      	ldr	r3, [pc, #168]	; (8004600 <calculate_wind_speed+0x128>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	1c19      	adds	r1, r3, #0
 800455a:	6978      	ldr	r0, [r7, #20]
 800455c:	f7fc f888 	bl	8000670 <__aeabi_fsub>
 8004560:	1c03      	adds	r3, r0, #0
 8004562:	1c18      	adds	r0, r3, #0
 8004564:	f7fd ffe6 	bl	8002534 <__aeabi_f2d>
 8004568:	0005      	movs	r5, r0
 800456a:	000e      	movs	r6, r1
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	1c18      	adds	r0, r3, #0
 8004572:	f7fd ffdf 	bl	8002534 <__aeabi_f2d>
 8004576:	4b28      	ldr	r3, [pc, #160]	; (8004618 <calculate_wind_speed+0x140>)
 8004578:	4c28      	ldr	r4, [pc, #160]	; (800461c <calculate_wind_speed+0x144>)
 800457a:	001a      	movs	r2, r3
 800457c:	0023      	movs	r3, r4
 800457e:	f006 fcd9 	bl	800af34 <pow>
 8004582:	4a27      	ldr	r2, [pc, #156]	; (8004620 <calculate_wind_speed+0x148>)
 8004584:	4b27      	ldr	r3, [pc, #156]	; (8004624 <calculate_wind_speed+0x14c>)
 8004586:	f7fd f95d 	bl	8001844 <__aeabi_dmul>
 800458a:	0003      	movs	r3, r0
 800458c:	000c      	movs	r4, r1
 800458e:	001a      	movs	r2, r3
 8004590:	0023      	movs	r3, r4
 8004592:	0028      	movs	r0, r5
 8004594:	0031      	movs	r1, r6
 8004596:	f7fc fd4b 	bl	8001030 <__aeabi_ddiv>
 800459a:	0003      	movs	r3, r0
 800459c:	000c      	movs	r4, r1
 800459e:	0018      	movs	r0, r3
 80045a0:	0021      	movs	r1, r4
 80045a2:	f7fe f819 	bl	80025d8 <__aeabi_d2f>
 80045a6:	1c02      	adds	r2, r0, #0
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	601a      	str	r2, [r3, #0]
	*wind_speed /= 0.087288;
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	1c18      	adds	r0, r3, #0
 80045b2:	f7fd ffbf 	bl	8002534 <__aeabi_f2d>
 80045b6:	4a1c      	ldr	r2, [pc, #112]	; (8004628 <calculate_wind_speed+0x150>)
 80045b8:	4b1c      	ldr	r3, [pc, #112]	; (800462c <calculate_wind_speed+0x154>)
 80045ba:	f7fc fd39 	bl	8001030 <__aeabi_ddiv>
 80045be:	0003      	movs	r3, r0
 80045c0:	000c      	movs	r4, r1
 80045c2:	0018      	movs	r0, r3
 80045c4:	0021      	movs	r1, r4
 80045c6:	f7fe f807 	bl	80025d8 <__aeabi_d2f>
 80045ca:	1c02      	adds	r2, r0, #0
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	601a      	str	r2, [r3, #0]
	*wind_speed = pow(*wind_speed, 3.009364);
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	1c18      	adds	r0, r3, #0
 80045d6:	f7fd ffad 	bl	8002534 <__aeabi_f2d>
 80045da:	4b15      	ldr	r3, [pc, #84]	; (8004630 <calculate_wind_speed+0x158>)
 80045dc:	4c15      	ldr	r4, [pc, #84]	; (8004634 <calculate_wind_speed+0x15c>)
 80045de:	001a      	movs	r2, r3
 80045e0:	0023      	movs	r3, r4
 80045e2:	f006 fca7 	bl	800af34 <pow>
 80045e6:	0003      	movs	r3, r0
 80045e8:	000c      	movs	r4, r1
 80045ea:	0018      	movs	r0, r3
 80045ec:	0021      	movs	r1, r4
 80045ee:	f7fd fff3 	bl	80025d8 <__aeabi_d2f>
 80045f2:	1c02      	adds	r2, r0, #0
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	601a      	str	r2, [r3, #0]
}
 80045f8:	46c0      	nop			; (mov r8, r8)
 80045fa:	46bd      	mov	sp, r7
 80045fc:	b007      	add	sp, #28
 80045fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004600:	20000010 	.word	0x20000010
 8004604:	bf800000 	.word	0xbf800000
 8004608:	9999999a 	.word	0x9999999a
 800460c:	3fd99999 	.word	0x3fd99999
 8004610:	d916872b 	.word	0xd916872b
 8004614:	3f93f7ce 	.word	0x3f93f7ce
 8004618:	dce7cd03 	.word	0xdce7cd03
 800461c:	3fbd7aed 	.word	0x3fbd7aed
 8004620:	003ab863 	.word	0x003ab863
 8004624:	40084ee2 	.word	0x40084ee2
 8004628:	a1554fbe 	.word	0xa1554fbe
 800462c:	3fb65881 	.word	0x3fb65881
 8004630:	6ece13f5 	.word	0x6ece13f5
 8004634:	4008132d 	.word	0x4008132d

08004638 <bme280_read_data_forced_mode>:

void bme280_read_data_forced_mode(struct bme280_dev *dev)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
	bme280_rslt = 0;
 8004640:	4b1b      	ldr	r3, [pc, #108]	; (80046b0 <bme280_read_data_forced_mode+0x78>)
 8004642:	2200      	movs	r2, #0
 8004644:	701a      	strb	r2, [r3, #0]
	/* Set measurement mode to Forced */
	bme280_rslt |= bme280_set_sensor_mode(BME280_FORCED_MODE, dev);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	0019      	movs	r1, r3
 800464a:	2001      	movs	r0, #1
 800464c:	f000 fa82 	bl	8004b54 <bme280_set_sensor_mode>
 8004650:	0003      	movs	r3, r0
 8004652:	001a      	movs	r2, r3
 8004654:	4b16      	ldr	r3, [pc, #88]	; (80046b0 <bme280_read_data_forced_mode+0x78>)
 8004656:	781b      	ldrb	r3, [r3, #0]
 8004658:	b25b      	sxtb	r3, r3
 800465a:	4313      	orrs	r3, r2
 800465c:	b25a      	sxtb	r2, r3
 800465e:	4b14      	ldr	r3, [pc, #80]	; (80046b0 <bme280_read_data_forced_mode+0x78>)
 8004660:	701a      	strb	r2, [r3, #0]
	/* Wait for the measurement to complete */
	dev->delay_ms(500);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	68db      	ldr	r3, [r3, #12]
 8004666:	22fa      	movs	r2, #250	; 0xfa
 8004668:	0052      	lsls	r2, r2, #1
 800466a:	0010      	movs	r0, r2
 800466c:	4798      	blx	r3
	/* Output data to comp_data */
	bme280_rslt |= bme280_get_sensor_data(BME280_ALL, &comp_data, dev);
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	4b10      	ldr	r3, [pc, #64]	; (80046b4 <bme280_read_data_forced_mode+0x7c>)
 8004672:	0019      	movs	r1, r3
 8004674:	2007      	movs	r0, #7
 8004676:	f000 fb4a 	bl	8004d0e <bme280_get_sensor_data>
 800467a:	0003      	movs	r3, r0
 800467c:	001a      	movs	r2, r3
 800467e:	4b0c      	ldr	r3, [pc, #48]	; (80046b0 <bme280_read_data_forced_mode+0x78>)
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	b25b      	sxtb	r3, r3
 8004684:	4313      	orrs	r3, r2
 8004686:	b25a      	sxtb	r2, r3
 8004688:	4b09      	ldr	r3, [pc, #36]	; (80046b0 <bme280_read_data_forced_mode+0x78>)
 800468a:	701a      	strb	r2, [r3, #0]
	/* Set sensor to Sleep */
	bme280_rslt |= bme280_set_sensor_mode(BME280_SLEEP_MODE, dev);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	0019      	movs	r1, r3
 8004690:	2000      	movs	r0, #0
 8004692:	f000 fa5f 	bl	8004b54 <bme280_set_sensor_mode>
 8004696:	0003      	movs	r3, r0
 8004698:	001a      	movs	r2, r3
 800469a:	4b05      	ldr	r3, [pc, #20]	; (80046b0 <bme280_read_data_forced_mode+0x78>)
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	b25b      	sxtb	r3, r3
 80046a0:	4313      	orrs	r3, r2
 80046a2:	b25a      	sxtb	r2, r3
 80046a4:	4b02      	ldr	r3, [pc, #8]	; (80046b0 <bme280_read_data_forced_mode+0x78>)
 80046a6:	701a      	strb	r2, [r3, #0]
}
 80046a8:	46c0      	nop			; (mov r8, r8)
 80046aa:	46bd      	mov	sp, r7
 80046ac:	b002      	add	sp, #8
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	2000020d 	.word	0x2000020d
 80046b4:	20000268 	.word	0x20000268

080046b8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80046c0:	4b11      	ldr	r3, [pc, #68]	; (8004708 <_sbrk+0x50>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d102      	bne.n	80046ce <_sbrk+0x16>
		heap_end = &end;
 80046c8:	4b0f      	ldr	r3, [pc, #60]	; (8004708 <_sbrk+0x50>)
 80046ca:	4a10      	ldr	r2, [pc, #64]	; (800470c <_sbrk+0x54>)
 80046cc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80046ce:	4b0e      	ldr	r3, [pc, #56]	; (8004708 <_sbrk+0x50>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80046d4:	4b0c      	ldr	r3, [pc, #48]	; (8004708 <_sbrk+0x50>)
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	18d3      	adds	r3, r2, r3
 80046dc:	466a      	mov	r2, sp
 80046de:	4293      	cmp	r3, r2
 80046e0:	d907      	bls.n	80046f2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80046e2:	f005 faa7 	bl	8009c34 <__errno>
 80046e6:	0003      	movs	r3, r0
 80046e8:	220c      	movs	r2, #12
 80046ea:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80046ec:	2301      	movs	r3, #1
 80046ee:	425b      	negs	r3, r3
 80046f0:	e006      	b.n	8004700 <_sbrk+0x48>
	}

	heap_end += incr;
 80046f2:	4b05      	ldr	r3, [pc, #20]	; (8004708 <_sbrk+0x50>)
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	18d2      	adds	r2, r2, r3
 80046fa:	4b03      	ldr	r3, [pc, #12]	; (8004708 <_sbrk+0x50>)
 80046fc:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 80046fe:	68fb      	ldr	r3, [r7, #12]
}
 8004700:	0018      	movs	r0, r3
 8004702:	46bd      	mov	sp, r7
 8004704:	b004      	add	sp, #16
 8004706:	bd80      	pop	{r7, pc}
 8004708:	20000210 	.word	0x20000210
 800470c:	200003d8 	.word	0x200003d8

08004710 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8004714:	4b17      	ldr	r3, [pc, #92]	; (8004774 <SystemInit+0x64>)
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	4b16      	ldr	r3, [pc, #88]	; (8004774 <SystemInit+0x64>)
 800471a:	2180      	movs	r1, #128	; 0x80
 800471c:	0049      	lsls	r1, r1, #1
 800471e:	430a      	orrs	r2, r1
 8004720:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8004722:	4b14      	ldr	r3, [pc, #80]	; (8004774 <SystemInit+0x64>)
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	4b13      	ldr	r3, [pc, #76]	; (8004774 <SystemInit+0x64>)
 8004728:	4913      	ldr	r1, [pc, #76]	; (8004778 <SystemInit+0x68>)
 800472a:	400a      	ands	r2, r1
 800472c:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 800472e:	4b11      	ldr	r3, [pc, #68]	; (8004774 <SystemInit+0x64>)
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	4b10      	ldr	r3, [pc, #64]	; (8004774 <SystemInit+0x64>)
 8004734:	4911      	ldr	r1, [pc, #68]	; (800477c <SystemInit+0x6c>)
 8004736:	400a      	ands	r2, r1
 8004738:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800473a:	4b0e      	ldr	r3, [pc, #56]	; (8004774 <SystemInit+0x64>)
 800473c:	689a      	ldr	r2, [r3, #8]
 800473e:	4b0d      	ldr	r3, [pc, #52]	; (8004774 <SystemInit+0x64>)
 8004740:	2101      	movs	r1, #1
 8004742:	438a      	bics	r2, r1
 8004744:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8004746:	4b0b      	ldr	r3, [pc, #44]	; (8004774 <SystemInit+0x64>)
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	4b0a      	ldr	r3, [pc, #40]	; (8004774 <SystemInit+0x64>)
 800474c:	490c      	ldr	r1, [pc, #48]	; (8004780 <SystemInit+0x70>)
 800474e:	400a      	ands	r2, r1
 8004750:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
 RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8004752:	4b08      	ldr	r3, [pc, #32]	; (8004774 <SystemInit+0x64>)
 8004754:	68da      	ldr	r2, [r3, #12]
 8004756:	4b07      	ldr	r3, [pc, #28]	; (8004774 <SystemInit+0x64>)
 8004758:	490a      	ldr	r1, [pc, #40]	; (8004784 <SystemInit+0x74>)
 800475a:	400a      	ands	r2, r1
 800475c:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800475e:	4b05      	ldr	r3, [pc, #20]	; (8004774 <SystemInit+0x64>)
 8004760:	2200      	movs	r2, #0
 8004762:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004764:	4b08      	ldr	r3, [pc, #32]	; (8004788 <SystemInit+0x78>)
 8004766:	2280      	movs	r2, #128	; 0x80
 8004768:	0512      	lsls	r2, r2, #20
 800476a:	609a      	str	r2, [r3, #8]
#endif
}
 800476c:	46c0      	nop			; (mov r8, r8)
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	46c0      	nop			; (mov r8, r8)
 8004774:	40021000 	.word	0x40021000
 8004778:	88ff400c 	.word	0x88ff400c
 800477c:	fef6fff6 	.word	0xfef6fff6
 8004780:	fffbffff 	.word	0xfffbffff
 8004784:	ff02ffff 	.word	0xff02ffff
 8004788:	e000ed00 	.word	0xe000ed00

0800478c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800478c:	480d      	ldr	r0, [pc, #52]	; (80047c4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800478e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8004790:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004792:	e003      	b.n	800479c <LoopCopyDataInit>

08004794 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004794:	4b0c      	ldr	r3, [pc, #48]	; (80047c8 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8004796:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004798:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800479a:	3104      	adds	r1, #4

0800479c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800479c:	480b      	ldr	r0, [pc, #44]	; (80047cc <LoopForever+0xa>)
  ldr  r3, =_edata
 800479e:	4b0c      	ldr	r3, [pc, #48]	; (80047d0 <LoopForever+0xe>)
  adds  r2, r0, r1
 80047a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80047a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80047a4:	d3f6      	bcc.n	8004794 <CopyDataInit>
  ldr  r2, =_sbss
 80047a6:	4a0b      	ldr	r2, [pc, #44]	; (80047d4 <LoopForever+0x12>)
  b  LoopFillZerobss
 80047a8:	e002      	b.n	80047b0 <LoopFillZerobss>

080047aa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80047aa:	2300      	movs	r3, #0
  str  r3, [r2]
 80047ac:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80047ae:	3204      	adds	r2, #4

080047b0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 80047b0:	4b09      	ldr	r3, [pc, #36]	; (80047d8 <LoopForever+0x16>)
  cmp  r2, r3
 80047b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80047b4:	d3f9      	bcc.n	80047aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80047b6:	f7ff ffab 	bl	8004710 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80047ba:	f005 fa41 	bl	8009c40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80047be:	f7fe ff13 	bl	80035e8 <main>

080047c2 <LoopForever>:

LoopForever:
    b LoopForever
 80047c2:	e7fe      	b.n	80047c2 <LoopForever>
   ldr   r0, =_estack
 80047c4:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 80047c8:	0800c448 	.word	0x0800c448
  ldr  r0, =_sdata
 80047cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80047d0:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 80047d4:	200001ec 	.word	0x200001ec
  ldr  r3, = _ebss
 80047d8:	200003d8 	.word	0x200003d8

080047dc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80047dc:	e7fe      	b.n	80047dc <ADC1_COMP_IRQHandler>

080047de <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 80047de:	b5b0      	push	{r4, r5, r7, lr}
 80047e0:	b084      	sub	sp, #16
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* chip id read try count */
    uint8_t try_count = 5;
 80047e6:	230e      	movs	r3, #14
 80047e8:	18fb      	adds	r3, r7, r3
 80047ea:	2205      	movs	r2, #5
 80047ec:	701a      	strb	r2, [r3, #0]
    uint8_t chip_id = 0;
 80047ee:	230d      	movs	r3, #13
 80047f0:	18fb      	adds	r3, r7, r3
 80047f2:	2200      	movs	r2, #0
 80047f4:	701a      	strb	r2, [r3, #0]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80047f6:	250f      	movs	r5, #15
 80047f8:	197c      	adds	r4, r7, r5
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	0018      	movs	r0, r3
 80047fe:	f001 f9a7 	bl	8005b50 <null_ptr_check>
 8004802:	0003      	movs	r3, r0
 8004804:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8004806:	197b      	adds	r3, r7, r5
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	b25b      	sxtb	r3, r3
 800480c:	2b00      	cmp	r3, #0
 800480e:	d14a      	bne.n	80048a6 <bme280_init+0xc8>
    {
        while (try_count)
 8004810:	e039      	b.n	8004886 <bme280_init+0xa8>
        {
            /* Read the chip-id of bme280 sensor */
            rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8004812:	250f      	movs	r5, #15
 8004814:	197c      	adds	r4, r7, r5
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	220d      	movs	r2, #13
 800481a:	18b9      	adds	r1, r7, r2
 800481c:	2201      	movs	r2, #1
 800481e:	20d0      	movs	r0, #208	; 0xd0
 8004820:	f000 f849 	bl	80048b6 <bme280_get_regs>
 8004824:	0003      	movs	r3, r0
 8004826:	7023      	strb	r3, [r4, #0]

            /* Check for chip id validity */
            if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID))
 8004828:	197b      	adds	r3, r7, r5
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	b25b      	sxtb	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	d11f      	bne.n	8004872 <bme280_init+0x94>
 8004832:	230d      	movs	r3, #13
 8004834:	18fb      	adds	r3, r7, r3
 8004836:	781b      	ldrb	r3, [r3, #0]
 8004838:	2b60      	cmp	r3, #96	; 0x60
 800483a:	d11a      	bne.n	8004872 <bme280_init+0x94>
            {
                dev->chip_id = chip_id;
 800483c:	230d      	movs	r3, #13
 800483e:	18fb      	adds	r3, r7, r3
 8004840:	781a      	ldrb	r2, [r3, #0]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	701a      	strb	r2, [r3, #0]

                /* Reset the sensor */
                rslt = bme280_soft_reset(dev);
 8004846:	250f      	movs	r5, #15
 8004848:	197c      	adds	r4, r7, r5
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	0018      	movs	r0, r3
 800484e:	f000 f9f6 	bl	8004c3e <bme280_soft_reset>
 8004852:	0003      	movs	r3, r0
 8004854:	7023      	strb	r3, [r4, #0]
                if (rslt == BME280_OK)
 8004856:	197b      	adds	r3, r7, r5
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	b25b      	sxtb	r3, r3
 800485c:	2b00      	cmp	r3, #0
 800485e:	d118      	bne.n	8004892 <bme280_init+0xb4>
                {
                    /* Read the calibration data */
                    rslt = get_calib_data(dev);
 8004860:	230f      	movs	r3, #15
 8004862:	18fc      	adds	r4, r7, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	0018      	movs	r0, r3
 8004868:	f000 ffc4 	bl	80057f4 <get_calib_data>
 800486c:	0003      	movs	r3, r0
 800486e:	7023      	strb	r3, [r4, #0]
                }
                break;
 8004870:	e00f      	b.n	8004892 <bme280_init+0xb4>
            }

            /* Wait for 1 ms */
            dev->delay_ms(1);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	2001      	movs	r0, #1
 8004878:	4798      	blx	r3
            --try_count;
 800487a:	220e      	movs	r2, #14
 800487c:	18bb      	adds	r3, r7, r2
 800487e:	18ba      	adds	r2, r7, r2
 8004880:	7812      	ldrb	r2, [r2, #0]
 8004882:	3a01      	subs	r2, #1
 8004884:	701a      	strb	r2, [r3, #0]
        while (try_count)
 8004886:	230e      	movs	r3, #14
 8004888:	18fb      	adds	r3, r7, r3
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1c0      	bne.n	8004812 <bme280_init+0x34>
 8004890:	e000      	b.n	8004894 <bme280_init+0xb6>
                break;
 8004892:	46c0      	nop			; (mov r8, r8)
        }

        /* Chip id check failed */
        if (!try_count)
 8004894:	230e      	movs	r3, #14
 8004896:	18fb      	adds	r3, r7, r3
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d103      	bne.n	80048a6 <bme280_init+0xc8>
        {
            rslt = BME280_E_DEV_NOT_FOUND;
 800489e:	230f      	movs	r3, #15
 80048a0:	18fb      	adds	r3, r7, r3
 80048a2:	22fe      	movs	r2, #254	; 0xfe
 80048a4:	701a      	strb	r2, [r3, #0]
        }
    }

    return rslt;
 80048a6:	230f      	movs	r3, #15
 80048a8:	18fb      	adds	r3, r7, r3
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	b25b      	sxtb	r3, r3
}
 80048ae:	0018      	movs	r0, r3
 80048b0:	46bd      	mov	sp, r7
 80048b2:	b004      	add	sp, #16
 80048b4:	bdb0      	pop	{r4, r5, r7, pc}

080048b6 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 80048b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048b8:	b087      	sub	sp, #28
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	0011      	movs	r1, r2
 80048c0:	607b      	str	r3, [r7, #4]
 80048c2:	230f      	movs	r3, #15
 80048c4:	18fb      	adds	r3, r7, r3
 80048c6:	1c02      	adds	r2, r0, #0
 80048c8:	701a      	strb	r2, [r3, #0]
 80048ca:	230c      	movs	r3, #12
 80048cc:	18fb      	adds	r3, r7, r3
 80048ce:	1c0a      	adds	r2, r1, #0
 80048d0:	801a      	strh	r2, [r3, #0]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80048d2:	2517      	movs	r5, #23
 80048d4:	197c      	adds	r4, r7, r5
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	0018      	movs	r0, r3
 80048da:	f001 f939 	bl	8005b50 <null_ptr_check>
 80048de:	0003      	movs	r3, r0
 80048e0:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 80048e2:	197b      	adds	r3, r7, r5
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	b25b      	sxtb	r3, r3
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d126      	bne.n	800493a <bme280_get_regs+0x84>
    {
        /* If interface selected is SPI */
        if (dev->intf != BME280_I2C_INTF)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	789b      	ldrb	r3, [r3, #2]
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d007      	beq.n	8004904 <bme280_get_regs+0x4e>
        {
            reg_addr = reg_addr | 0x80;
 80048f4:	220f      	movs	r2, #15
 80048f6:	18bb      	adds	r3, r7, r2
 80048f8:	18ba      	adds	r2, r7, r2
 80048fa:	7812      	ldrb	r2, [r2, #0]
 80048fc:	2180      	movs	r1, #128	; 0x80
 80048fe:	4249      	negs	r1, r1
 8004900:	430a      	orrs	r2, r1
 8004902:	701a      	strb	r2, [r3, #0]
        }

        /* Read the data  */
        rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	685d      	ldr	r5, [r3, #4]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	7858      	ldrb	r0, [r3, #1]
 800490c:	2317      	movs	r3, #23
 800490e:	18fc      	adds	r4, r7, r3
 8004910:	220c      	movs	r2, #12
 8004912:	18bb      	adds	r3, r7, r2
 8004914:	881e      	ldrh	r6, [r3, #0]
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	210f      	movs	r1, #15
 800491a:	187b      	adds	r3, r7, r1
 800491c:	7819      	ldrb	r1, [r3, #0]
 800491e:	0033      	movs	r3, r6
 8004920:	47a8      	blx	r5
 8004922:	0003      	movs	r3, r0
 8004924:	7023      	strb	r3, [r4, #0]

        /* Check for communication error */
        if (rslt != BME280_OK)
 8004926:	2317      	movs	r3, #23
 8004928:	18fb      	adds	r3, r7, r3
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	b25b      	sxtb	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d003      	beq.n	800493a <bme280_get_regs+0x84>
        {
            rslt = BME280_E_COMM_FAIL;
 8004932:	2317      	movs	r3, #23
 8004934:	18fb      	adds	r3, r7, r3
 8004936:	22fc      	movs	r2, #252	; 0xfc
 8004938:	701a      	strb	r2, [r3, #0]
        }
    }

    return rslt;
 800493a:	2317      	movs	r3, #23
 800493c:	18fb      	adds	r3, r7, r3
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	b25b      	sxtb	r3, r3
}
 8004942:	0018      	movs	r0, r3
 8004944:	46bd      	mov	sp, r7
 8004946:	b007      	add	sp, #28
 8004948:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800494a <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 800494a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800494c:	b08d      	sub	sp, #52	; 0x34
 800494e:	af00      	add	r7, sp, #0
 8004950:	60f8      	str	r0, [r7, #12]
 8004952:	60b9      	str	r1, [r7, #8]
 8004954:	603b      	str	r3, [r7, #0]
 8004956:	1dfb      	adds	r3, r7, #7
 8004958:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

    if (len > 10)
 800495a:	1dfb      	adds	r3, r7, #7
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	2b0a      	cmp	r3, #10
 8004960:	d902      	bls.n	8004968 <bme280_set_regs+0x1e>
    {
        len = 10;
 8004962:	1dfb      	adds	r3, r7, #7
 8004964:	220a      	movs	r2, #10
 8004966:	701a      	strb	r2, [r3, #0]
    }
    uint16_t temp_len;
    uint8_t reg_addr_cnt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8004968:	252f      	movs	r5, #47	; 0x2f
 800496a:	197c      	adds	r4, r7, r5
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	0018      	movs	r0, r3
 8004970:	f001 f8ee 	bl	8005b50 <null_ptr_check>
 8004974:	0003      	movs	r3, r0
 8004976:	7023      	strb	r3, [r4, #0]

    /* Check for arguments validity */
    if ((rslt == BME280_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8004978:	197b      	adds	r3, r7, r5
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	b25b      	sxtb	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d16b      	bne.n	8004a5a <bme280_set_regs+0x110>
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d068      	beq.n	8004a5a <bme280_set_regs+0x110>
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d065      	beq.n	8004a5a <bme280_set_regs+0x110>
    {
        if (len != 0)
 800498e:	1dfb      	adds	r3, r7, #7
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d05c      	beq.n	8004a50 <bme280_set_regs+0x106>
        {
            temp_buff[0] = reg_data[0];
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	781a      	ldrb	r2, [r3, #0]
 800499a:	2314      	movs	r3, #20
 800499c:	18fb      	adds	r3, r7, r3
 800499e:	701a      	strb	r2, [r3, #0]

            /* If interface selected is SPI */
            if (dev->intf != BME280_I2C_INTF)
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	789b      	ldrb	r3, [r3, #2]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d01e      	beq.n	80049e6 <bme280_set_regs+0x9c>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80049a8:	232b      	movs	r3, #43	; 0x2b
 80049aa:	18fb      	adds	r3, r7, r3
 80049ac:	2200      	movs	r2, #0
 80049ae:	701a      	strb	r2, [r3, #0]
 80049b0:	e012      	b.n	80049d8 <bme280_set_regs+0x8e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80049b2:	202b      	movs	r0, #43	; 0x2b
 80049b4:	183b      	adds	r3, r7, r0
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	18d3      	adds	r3, r2, r3
 80049bc:	781a      	ldrb	r2, [r3, #0]
 80049be:	183b      	adds	r3, r7, r0
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	68f9      	ldr	r1, [r7, #12]
 80049c4:	18cb      	adds	r3, r1, r3
 80049c6:	217f      	movs	r1, #127	; 0x7f
 80049c8:	400a      	ands	r2, r1
 80049ca:	b2d2      	uxtb	r2, r2
 80049cc:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80049ce:	183b      	adds	r3, r7, r0
 80049d0:	781a      	ldrb	r2, [r3, #0]
 80049d2:	183b      	adds	r3, r7, r0
 80049d4:	3201      	adds	r2, #1
 80049d6:	701a      	strb	r2, [r3, #0]
 80049d8:	232b      	movs	r3, #43	; 0x2b
 80049da:	18fa      	adds	r2, r7, r3
 80049dc:	1dfb      	adds	r3, r7, #7
 80049de:	7812      	ldrb	r2, [r2, #0]
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d3e5      	bcc.n	80049b2 <bme280_set_regs+0x68>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80049e6:	1dfb      	adds	r3, r7, #7
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d911      	bls.n	8004a12 <bme280_set_regs+0xc8>
            {
                /* Interleave register address w.r.t data for
                 * burst write
                 */
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80049ee:	1dfb      	adds	r3, r7, #7
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	68ba      	ldr	r2, [r7, #8]
 80049f4:	2114      	movs	r1, #20
 80049f6:	1879      	adds	r1, r7, r1
 80049f8:	68f8      	ldr	r0, [r7, #12]
 80049fa:	f000 ff48 	bl	800588e <interleave_reg_addr>
                temp_len = ((len * 2) - 1);
 80049fe:	1dfb      	adds	r3, r7, #7
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	18db      	adds	r3, r3, r3
 8004a06:	b29a      	uxth	r2, r3
 8004a08:	232c      	movs	r3, #44	; 0x2c
 8004a0a:	18fb      	adds	r3, r7, r3
 8004a0c:	3a01      	subs	r2, #1
 8004a0e:	801a      	strh	r2, [r3, #0]
 8004a10:	e004      	b.n	8004a1c <bme280_set_regs+0xd2>
            }
            else
            {
                temp_len = len;
 8004a12:	232c      	movs	r3, #44	; 0x2c
 8004a14:	18fb      	adds	r3, r7, r3
 8004a16:	1dfa      	adds	r2, r7, #7
 8004a18:	7812      	ldrb	r2, [r2, #0]
 8004a1a:	801a      	strh	r2, [r3, #0]
            }
            rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	689d      	ldr	r5, [r3, #8]
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	7858      	ldrb	r0, [r3, #1]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	7819      	ldrb	r1, [r3, #0]
 8004a28:	262f      	movs	r6, #47	; 0x2f
 8004a2a:	19bc      	adds	r4, r7, r6
 8004a2c:	232c      	movs	r3, #44	; 0x2c
 8004a2e:	18fb      	adds	r3, r7, r3
 8004a30:	881b      	ldrh	r3, [r3, #0]
 8004a32:	2214      	movs	r2, #20
 8004a34:	18ba      	adds	r2, r7, r2
 8004a36:	47a8      	blx	r5
 8004a38:	0003      	movs	r3, r0
 8004a3a:	7023      	strb	r3, [r4, #0]

            /* Check for communication error */
            if (rslt != BME280_OK)
 8004a3c:	19bb      	adds	r3, r7, r6
 8004a3e:	781b      	ldrb	r3, [r3, #0]
 8004a40:	b25b      	sxtb	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00e      	beq.n	8004a64 <bme280_set_regs+0x11a>
            {
                rslt = BME280_E_COMM_FAIL;
 8004a46:	232f      	movs	r3, #47	; 0x2f
 8004a48:	18fb      	adds	r3, r7, r3
 8004a4a:	22fc      	movs	r2, #252	; 0xfc
 8004a4c:	701a      	strb	r2, [r3, #0]
        if (len != 0)
 8004a4e:	e009      	b.n	8004a64 <bme280_set_regs+0x11a>
            }
        }
        else
        {
            rslt = BME280_E_INVALID_LEN;
 8004a50:	232f      	movs	r3, #47	; 0x2f
 8004a52:	18fb      	adds	r3, r7, r3
 8004a54:	22fd      	movs	r2, #253	; 0xfd
 8004a56:	701a      	strb	r2, [r3, #0]
        if (len != 0)
 8004a58:	e004      	b.n	8004a64 <bme280_set_regs+0x11a>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8004a5a:	232f      	movs	r3, #47	; 0x2f
 8004a5c:	18fb      	adds	r3, r7, r3
 8004a5e:	22ff      	movs	r2, #255	; 0xff
 8004a60:	701a      	strb	r2, [r3, #0]
 8004a62:	e000      	b.n	8004a66 <bme280_set_regs+0x11c>
        if (len != 0)
 8004a64:	46c0      	nop			; (mov r8, r8)
    }

    return rslt;
 8004a66:	232f      	movs	r3, #47	; 0x2f
 8004a68:	18fb      	adds	r3, r7, r3
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	b25b      	sxtb	r3, r3
}
 8004a6e:	0018      	movs	r0, r3
 8004a70:	46bd      	mov	sp, r7
 8004a72:	b00d      	add	sp, #52	; 0x34
 8004a74:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004a76 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 8004a76:	b5b0      	push	{r4, r5, r7, lr}
 8004a78:	b084      	sub	sp, #16
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	0002      	movs	r2, r0
 8004a7e:	6039      	str	r1, [r7, #0]
 8004a80:	1dfb      	adds	r3, r7, #7
 8004a82:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t sensor_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8004a84:	250f      	movs	r5, #15
 8004a86:	197c      	adds	r4, r7, r5
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	0018      	movs	r0, r3
 8004a8c:	f001 f860 	bl	8005b50 <null_ptr_check>
 8004a90:	0003      	movs	r3, r0
 8004a92:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8004a94:	197b      	adds	r3, r7, r5
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	b25b      	sxtb	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d152      	bne.n	8004b44 <bme280_set_sensor_settings+0xce>
    {
        rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8004a9e:	250f      	movs	r5, #15
 8004aa0:	197c      	adds	r4, r7, r5
 8004aa2:	683a      	ldr	r2, [r7, #0]
 8004aa4:	230e      	movs	r3, #14
 8004aa6:	18fb      	adds	r3, r7, r3
 8004aa8:	0011      	movs	r1, r2
 8004aaa:	0018      	movs	r0, r3
 8004aac:	f000 f89c 	bl	8004be8 <bme280_get_sensor_mode>
 8004ab0:	0003      	movs	r3, r0
 8004ab2:	7023      	strb	r3, [r4, #0]
        if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8004ab4:	197b      	adds	r3, r7, r5
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	b25b      	sxtb	r3, r3
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10c      	bne.n	8004ad8 <bme280_set_sensor_settings+0x62>
 8004abe:	230e      	movs	r3, #14
 8004ac0:	18fb      	adds	r3, r7, r3
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d007      	beq.n	8004ad8 <bme280_set_sensor_settings+0x62>
        {
            rslt = put_device_to_sleep(dev);
 8004ac8:	230f      	movs	r3, #15
 8004aca:	18fc      	adds	r4, r7, r3
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	0018      	movs	r0, r3
 8004ad0:	f000 fc08 	bl	80052e4 <put_device_to_sleep>
 8004ad4:	0003      	movs	r3, r0
 8004ad6:	7023      	strb	r3, [r4, #0]
        }
        if (rslt == BME280_OK)
 8004ad8:	230f      	movs	r3, #15
 8004ada:	18fb      	adds	r3, r7, r3
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	b25b      	sxtb	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d12f      	bne.n	8004b44 <bme280_set_sensor_settings+0xce>
        {
            /* Check if user wants to change oversampling
             * settings
             */
            if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8004ae4:	1dfb      	adds	r3, r7, #7
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	0019      	movs	r1, r3
 8004aea:	2007      	movs	r0, #7
 8004aec:	f001 f80b 	bl	8005b06 <are_settings_changed>
 8004af0:	1e03      	subs	r3, r0, #0
 8004af2:	d00c      	beq.n	8004b0e <bme280_set_sensor_settings+0x98>
            {
                rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	3338      	adds	r3, #56	; 0x38
 8004af8:	0019      	movs	r1, r3
 8004afa:	230f      	movs	r3, #15
 8004afc:	18fc      	adds	r4, r7, r3
 8004afe:	683a      	ldr	r2, [r7, #0]
 8004b00:	1dfb      	adds	r3, r7, #7
 8004b02:	781b      	ldrb	r3, [r3, #0]
 8004b04:	0018      	movs	r0, r3
 8004b06:	f000 f9fd 	bl	8004f04 <set_osr_settings>
 8004b0a:	0003      	movs	r3, r0
 8004b0c:	7023      	strb	r3, [r4, #0]
            }

            /* Check if user wants to change filter and/or
             * standby settings
             */
            if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 8004b0e:	230f      	movs	r3, #15
 8004b10:	18fb      	adds	r3, r7, r3
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	b25b      	sxtb	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d114      	bne.n	8004b44 <bme280_set_sensor_settings+0xce>
 8004b1a:	1dfb      	adds	r3, r7, #7
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	0019      	movs	r1, r3
 8004b20:	2018      	movs	r0, #24
 8004b22:	f000 fff0 	bl	8005b06 <are_settings_changed>
 8004b26:	1e03      	subs	r3, r0, #0
 8004b28:	d00c      	beq.n	8004b44 <bme280_set_sensor_settings+0xce>
            {
                rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	3338      	adds	r3, #56	; 0x38
 8004b2e:	0019      	movs	r1, r3
 8004b30:	230f      	movs	r3, #15
 8004b32:	18fc      	adds	r4, r7, r3
 8004b34:	683a      	ldr	r2, [r7, #0]
 8004b36:	1dfb      	adds	r3, r7, #7
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	0018      	movs	r0, r3
 8004b3c:	f000 faad 	bl	800509a <set_filter_standby_settings>
 8004b40:	0003      	movs	r3, r0
 8004b42:	7023      	strb	r3, [r4, #0]
            }
        }
    }

    return rslt;
 8004b44:	230f      	movs	r3, #15
 8004b46:	18fb      	adds	r3, r7, r3
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	b25b      	sxtb	r3, r3
}
 8004b4c:	0018      	movs	r0, r3
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	b004      	add	sp, #16
 8004b52:	bdb0      	pop	{r4, r5, r7, pc}

08004b54 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8004b54:	b5b0      	push	{r4, r5, r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	0002      	movs	r2, r0
 8004b5c:	6039      	str	r1, [r7, #0]
 8004b5e:	1dfb      	adds	r3, r7, #7
 8004b60:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t last_set_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8004b62:	250f      	movs	r5, #15
 8004b64:	197c      	adds	r4, r7, r5
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	0018      	movs	r0, r3
 8004b6a:	f000 fff1 	bl	8005b50 <null_ptr_check>
 8004b6e:	0003      	movs	r3, r0
 8004b70:	7023      	strb	r3, [r4, #0]
    if (rslt == BME280_OK)
 8004b72:	197b      	adds	r3, r7, r5
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	b25b      	sxtb	r3, r3
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d12d      	bne.n	8004bd8 <bme280_set_sensor_mode+0x84>
    {
        rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8004b7c:	250f      	movs	r5, #15
 8004b7e:	197c      	adds	r4, r7, r5
 8004b80:	683a      	ldr	r2, [r7, #0]
 8004b82:	230e      	movs	r3, #14
 8004b84:	18fb      	adds	r3, r7, r3
 8004b86:	0011      	movs	r1, r2
 8004b88:	0018      	movs	r0, r3
 8004b8a:	f000 f82d 	bl	8004be8 <bme280_get_sensor_mode>
 8004b8e:	0003      	movs	r3, r0
 8004b90:	7023      	strb	r3, [r4, #0]

        /* If the sensor is not in sleep mode put the device to sleep
         * mode
         */
        if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8004b92:	197b      	adds	r3, r7, r5
 8004b94:	781b      	ldrb	r3, [r3, #0]
 8004b96:	b25b      	sxtb	r3, r3
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d10c      	bne.n	8004bb6 <bme280_set_sensor_mode+0x62>
 8004b9c:	230e      	movs	r3, #14
 8004b9e:	18fb      	adds	r3, r7, r3
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d007      	beq.n	8004bb6 <bme280_set_sensor_mode+0x62>
        {
            rslt = put_device_to_sleep(dev);
 8004ba6:	230f      	movs	r3, #15
 8004ba8:	18fc      	adds	r4, r7, r3
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	0018      	movs	r0, r3
 8004bae:	f000 fb99 	bl	80052e4 <put_device_to_sleep>
 8004bb2:	0003      	movs	r3, r0
 8004bb4:	7023      	strb	r3, [r4, #0]
        }

        /* Set the power mode */
        if (rslt == BME280_OK)
 8004bb6:	230f      	movs	r3, #15
 8004bb8:	18fb      	adds	r3, r7, r3
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	b25b      	sxtb	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10a      	bne.n	8004bd8 <bme280_set_sensor_mode+0x84>
        {
            rslt = write_power_mode(sensor_mode, dev);
 8004bc2:	230f      	movs	r3, #15
 8004bc4:	18fc      	adds	r4, r7, r3
 8004bc6:	683a      	ldr	r2, [r7, #0]
 8004bc8:	1dfb      	adds	r3, r7, #7
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	0011      	movs	r1, r2
 8004bce:	0018      	movs	r0, r3
 8004bd0:	f000 fb47 	bl	8005262 <write_power_mode>
 8004bd4:	0003      	movs	r3, r0
 8004bd6:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 8004bd8:	230f      	movs	r3, #15
 8004bda:	18fb      	adds	r3, r7, r3
 8004bdc:	781b      	ldrb	r3, [r3, #0]
 8004bde:	b25b      	sxtb	r3, r3
}
 8004be0:	0018      	movs	r0, r3
 8004be2:	46bd      	mov	sp, r7
 8004be4:	b004      	add	sp, #16
 8004be6:	bdb0      	pop	{r4, r5, r7, pc}

08004be8 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 8004be8:	b5b0      	push	{r4, r5, r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8004bf2:	250f      	movs	r5, #15
 8004bf4:	197c      	adds	r4, r7, r5
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	0018      	movs	r0, r3
 8004bfa:	f000 ffa9 	bl	8005b50 <null_ptr_check>
 8004bfe:	0003      	movs	r3, r0
 8004c00:	7023      	strb	r3, [r4, #0]
    if (rslt == BME280_OK)
 8004c02:	197b      	adds	r3, r7, r5
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	b25b      	sxtb	r3, r3
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d110      	bne.n	8004c2e <bme280_get_sensor_mode+0x46>
    {
        /* Read the power mode register */
        rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8004c0c:	230f      	movs	r3, #15
 8004c0e:	18fc      	adds	r4, r7, r3
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	6879      	ldr	r1, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	20f4      	movs	r0, #244	; 0xf4
 8004c18:	f7ff fe4d 	bl	80048b6 <bme280_get_regs>
 8004c1c:	0003      	movs	r3, r0
 8004c1e:	7023      	strb	r3, [r4, #0]

        /* Assign the power mode in the device structure */
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	2203      	movs	r2, #3
 8004c26:	4013      	ands	r3, r2
 8004c28:	b2da      	uxtb	r2, r3
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8004c2e:	230f      	movs	r3, #15
 8004c30:	18fb      	adds	r3, r7, r3
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	b25b      	sxtb	r3, r3
}
 8004c36:	0018      	movs	r0, r3
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	b004      	add	sp, #16
 8004c3c:	bdb0      	pop	{r4, r5, r7, pc}

08004c3e <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 8004c3e:	b5b0      	push	{r4, r5, r7, lr}
 8004c40:	b084      	sub	sp, #16
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_RESET_ADDR;
 8004c46:	230d      	movs	r3, #13
 8004c48:	18fb      	adds	r3, r7, r3
 8004c4a:	22e0      	movs	r2, #224	; 0xe0
 8004c4c:	701a      	strb	r2, [r3, #0]
    uint8_t status_reg = 0;
 8004c4e:	230c      	movs	r3, #12
 8004c50:	18fb      	adds	r3, r7, r3
 8004c52:	2200      	movs	r2, #0
 8004c54:	701a      	strb	r2, [r3, #0]
    uint8_t try_run = 5;
 8004c56:	230e      	movs	r3, #14
 8004c58:	18fb      	adds	r3, r7, r3
 8004c5a:	2205      	movs	r2, #5
 8004c5c:	701a      	strb	r2, [r3, #0]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BME280_SOFT_RESET_COMMAND;
 8004c5e:	230b      	movs	r3, #11
 8004c60:	18fb      	adds	r3, r7, r3
 8004c62:	22b6      	movs	r2, #182	; 0xb6
 8004c64:	701a      	strb	r2, [r3, #0]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8004c66:	250f      	movs	r5, #15
 8004c68:	197c      	adds	r4, r7, r5
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	0018      	movs	r0, r3
 8004c6e:	f000 ff6f 	bl	8005b50 <null_ptr_check>
 8004c72:	0003      	movs	r3, r0
 8004c74:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8004c76:	197b      	adds	r3, r7, r5
 8004c78:	781b      	ldrb	r3, [r3, #0]
 8004c7a:	b25b      	sxtb	r3, r3
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d13e      	bne.n	8004cfe <bme280_soft_reset+0xc0>
    {
        /* Write the soft reset command in the sensor */
        rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8004c80:	250f      	movs	r5, #15
 8004c82:	197c      	adds	r4, r7, r5
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	220b      	movs	r2, #11
 8004c88:	18b9      	adds	r1, r7, r2
 8004c8a:	220d      	movs	r2, #13
 8004c8c:	18b8      	adds	r0, r7, r2
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f7ff fe5b 	bl	800494a <bme280_set_regs>
 8004c94:	0003      	movs	r3, r0
 8004c96:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 8004c98:	197b      	adds	r3, r7, r5
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	b25b      	sxtb	r3, r3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d12d      	bne.n	8004cfe <bme280_soft_reset+0xc0>
        {
            /* If NVM not copied yet, Wait for NVM to copy */
            do
            {
                /* As per data sheet - Table 1, startup time is 2 ms. */
                dev->delay_ms(2);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	2002      	movs	r0, #2
 8004ca8:	4798      	blx	r3
                rslt = bme280_get_regs(BME280_STATUS_REG_ADDR, &status_reg, 1, dev);
 8004caa:	250f      	movs	r5, #15
 8004cac:	197c      	adds	r4, r7, r5
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	220c      	movs	r2, #12
 8004cb2:	18b9      	adds	r1, r7, r2
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	20f3      	movs	r0, #243	; 0xf3
 8004cb8:	f7ff fdfd 	bl	80048b6 <bme280_get_regs>
 8004cbc:	0003      	movs	r3, r0
 8004cbe:	7023      	strb	r3, [r4, #0]
            } while ((rslt == BME280_OK) && (try_run--) && (status_reg & BME280_STATUS_IM_UPDATE));
 8004cc0:	197b      	adds	r3, r7, r5
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	b25b      	sxtb	r3, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10e      	bne.n	8004ce8 <bme280_soft_reset+0xaa>
 8004cca:	220e      	movs	r2, #14
 8004ccc:	18bb      	adds	r3, r7, r2
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	18ba      	adds	r2, r7, r2
 8004cd2:	1e59      	subs	r1, r3, #1
 8004cd4:	7011      	strb	r1, [r2, #0]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d006      	beq.n	8004ce8 <bme280_soft_reset+0xaa>
 8004cda:	230c      	movs	r3, #12
 8004cdc:	18fb      	adds	r3, r7, r3
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	001a      	movs	r2, r3
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	d1dc      	bne.n	8004ca2 <bme280_soft_reset+0x64>

            if (status_reg & BME280_STATUS_IM_UPDATE)
 8004ce8:	230c      	movs	r3, #12
 8004cea:	18fb      	adds	r3, r7, r3
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	001a      	movs	r2, r3
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	d003      	beq.n	8004cfe <bme280_soft_reset+0xc0>
            {
                rslt = BME280_E_NVM_COPY_FAILED;
 8004cf6:	230f      	movs	r3, #15
 8004cf8:	18fb      	adds	r3, r7, r3
 8004cfa:	22fa      	movs	r2, #250	; 0xfa
 8004cfc:	701a      	strb	r2, [r3, #0]
            }

        }
    }

    return rslt;
 8004cfe:	230f      	movs	r3, #15
 8004d00:	18fb      	adds	r3, r7, r3
 8004d02:	781b      	ldrb	r3, [r3, #0]
 8004d04:	b25b      	sxtb	r3, r3
}
 8004d06:	0018      	movs	r0, r3
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	b004      	add	sp, #16
 8004d0c:	bdb0      	pop	{r4, r5, r7, pc}

08004d0e <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 8004d0e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d10:	b08b      	sub	sp, #44	; 0x2c
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	607a      	str	r2, [r7, #4]
 8004d18:	230f      	movs	r3, #15
 8004d1a:	18fb      	adds	r3, r7, r3
 8004d1c:	1c02      	adds	r2, r0, #0
 8004d1e:	701a      	strb	r2, [r3, #0]
    int8_t rslt;

    /* Array to store the pressure, temperature and humidity data read from
     * the sensor
     */
    uint8_t reg_data[BME280_P_T_H_DATA_LEN] = { 0 };
 8004d20:	231c      	movs	r3, #28
 8004d22:	18fb      	adds	r3, r7, r3
 8004d24:	0018      	movs	r0, r3
 8004d26:	2308      	movs	r3, #8
 8004d28:	001a      	movs	r2, r3
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	f004 ffed 	bl	8009d0a <memset>
    struct bme280_uncomp_data uncomp_data = { 0 };
 8004d30:	2310      	movs	r3, #16
 8004d32:	18fb      	adds	r3, r7, r3
 8004d34:	0018      	movs	r0, r3
 8004d36:	230c      	movs	r3, #12
 8004d38:	001a      	movs	r2, r3
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	f004 ffe5 	bl	8009d0a <memset>

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8004d40:	2527      	movs	r5, #39	; 0x27
 8004d42:	197c      	adds	r4, r7, r5
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	0018      	movs	r0, r3
 8004d48:	f000 ff02 	bl	8005b50 <null_ptr_check>
 8004d4c:	0003      	movs	r3, r0
 8004d4e:	7023      	strb	r3, [r4, #0]
    if ((rslt == BME280_OK) && (comp_data != NULL))
 8004d50:	197b      	adds	r3, r7, r5
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	b25b      	sxtb	r3, r3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d12a      	bne.n	8004db0 <bme280_get_sensor_data+0xa2>
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d027      	beq.n	8004db0 <bme280_get_sensor_data+0xa2>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8004d60:	2527      	movs	r5, #39	; 0x27
 8004d62:	197c      	adds	r4, r7, r5
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	221c      	movs	r2, #28
 8004d68:	18b9      	adds	r1, r7, r2
 8004d6a:	2208      	movs	r2, #8
 8004d6c:	20f7      	movs	r0, #247	; 0xf7
 8004d6e:	f7ff fda2 	bl	80048b6 <bme280_get_regs>
 8004d72:	0003      	movs	r3, r0
 8004d74:	7023      	strb	r3, [r4, #0]
        if (rslt == BME280_OK)
 8004d76:	197b      	adds	r3, r7, r5
 8004d78:	781b      	ldrb	r3, [r3, #0]
 8004d7a:	b25b      	sxtb	r3, r3
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d11b      	bne.n	8004db8 <bme280_get_sensor_data+0xaa>
        {
            /* Parse the read data from the sensor */
            bme280_parse_sensor_data(reg_data, &uncomp_data);
 8004d80:	2610      	movs	r6, #16
 8004d82:	19ba      	adds	r2, r7, r6
 8004d84:	231c      	movs	r3, #28
 8004d86:	18fb      	adds	r3, r7, r3
 8004d88:	0011      	movs	r1, r2
 8004d8a:	0018      	movs	r0, r3
 8004d8c:	f000 f81c 	bl	8004dc8 <bme280_parse_sensor_data>

            /* Compensate the pressure and/or temperature and/or
             * humidity data from the sensor
             */
            rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	3310      	adds	r3, #16
 8004d94:	001d      	movs	r5, r3
 8004d96:	2327      	movs	r3, #39	; 0x27
 8004d98:	18fc      	adds	r4, r7, r3
 8004d9a:	68ba      	ldr	r2, [r7, #8]
 8004d9c:	19b9      	adds	r1, r7, r6
 8004d9e:	230f      	movs	r3, #15
 8004da0:	18fb      	adds	r3, r7, r3
 8004da2:	7818      	ldrb	r0, [r3, #0]
 8004da4:	002b      	movs	r3, r5
 8004da6:	f000 f853 	bl	8004e50 <bme280_compensate_data>
 8004daa:	0003      	movs	r3, r0
 8004dac:	7023      	strb	r3, [r4, #0]
        if (rslt == BME280_OK)
 8004dae:	e003      	b.n	8004db8 <bme280_get_sensor_data+0xaa>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8004db0:	2327      	movs	r3, #39	; 0x27
 8004db2:	18fb      	adds	r3, r7, r3
 8004db4:	22ff      	movs	r2, #255	; 0xff
 8004db6:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8004db8:	2327      	movs	r3, #39	; 0x27
 8004dba:	18fb      	adds	r3, r7, r3
 8004dbc:	781b      	ldrb	r3, [r3, #0]
 8004dbe:	b25b      	sxtb	r3, r3
}
 8004dc0:	0018      	movs	r0, r3
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	b00b      	add	sp, #44	; 0x2c
 8004dc6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004dc8 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	031b      	lsls	r3, r3, #12
 8004dd8:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	3301      	adds	r3, #1
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	011b      	lsls	r3, r3, #4
 8004de2:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	3302      	adds	r3, #2
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	091b      	lsrs	r3, r3, #4
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	431a      	orrs	r2, r3
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	431a      	orrs	r2, r3
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	601a      	str	r2, [r3, #0]

    /* Store the parsed register values for temperature data */
    data_msb = (uint32_t)reg_data[3] << 12;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	3303      	adds	r3, #3
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	031b      	lsls	r3, r3, #12
 8004e06:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << 4;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	3304      	adds	r3, #4
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	011b      	lsls	r3, r3, #4
 8004e10:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[5] >> 4;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	3305      	adds	r3, #5
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	091b      	lsrs	r3, r3, #4
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	431a      	orrs	r2, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	431a      	orrs	r2, r3
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_lsb = (uint32_t)reg_data[6] << 8;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	3306      	adds	r3, #6
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	021b      	lsls	r3, r3, #8
 8004e34:	613b      	str	r3, [r7, #16]
    data_msb = (uint32_t)reg_data[7];
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	3307      	adds	r3, #7
 8004e3a:	781b      	ldrb	r3, [r3, #0]
 8004e3c:	617b      	str	r3, [r7, #20]
    uncomp_data->humidity = data_msb | data_lsb;
 8004e3e:	697a      	ldr	r2, [r7, #20]
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	431a      	orrs	r2, r3
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	609a      	str	r2, [r3, #8]
}
 8004e48:	46c0      	nop			; (mov r8, r8)
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	b006      	add	sp, #24
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <bme280_compensate_data>:
 */
int8_t bme280_compensate_data(uint8_t sensor_comp,
                              const struct bme280_uncomp_data *uncomp_data,
                              struct bme280_data *comp_data,
                              struct bme280_calib_data *calib_data)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	60b9      	str	r1, [r7, #8]
 8004e58:	607a      	str	r2, [r7, #4]
 8004e5a:	603b      	str	r3, [r7, #0]
 8004e5c:	230f      	movs	r3, #15
 8004e5e:	18fb      	adds	r3, r7, r3
 8004e60:	1c02      	adds	r2, r0, #0
 8004e62:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME280_OK;
 8004e64:	2317      	movs	r3, #23
 8004e66:	18fb      	adds	r3, r7, r3
 8004e68:	2200      	movs	r2, #0
 8004e6a:	701a      	strb	r2, [r3, #0]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d03c      	beq.n	8004eec <bme280_compensate_data+0x9c>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d039      	beq.n	8004eec <bme280_compensate_data+0x9c>
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d036      	beq.n	8004eec <bme280_compensate_data+0x9c>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	605a      	str	r2, [r3, #4]
        comp_data->pressure = 0;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2200      	movs	r2, #0
 8004e88:	601a      	str	r2, [r3, #0]
        comp_data->humidity = 0;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	609a      	str	r2, [r3, #8]

        /* If pressure or temperature component is selected */
        if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM))
 8004e90:	230f      	movs	r3, #15
 8004e92:	18fb      	adds	r3, r7, r3
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	2207      	movs	r2, #7
 8004e98:	4013      	ands	r3, r2
 8004e9a:	d008      	beq.n	8004eae <bme280_compensate_data+0x5e>
        {
            /* Compensate the temperature data */
            comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8004e9c:	683a      	ldr	r2, [r7, #0]
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	0011      	movs	r1, r2
 8004ea2:	0018      	movs	r0, r3
 8004ea4:	f000 fa80 	bl	80053a8 <compensate_temperature>
 8004ea8:	0002      	movs	r2, r0
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	605a      	str	r2, [r3, #4]
        }
        if (sensor_comp & BME280_PRESS)
 8004eae:	230f      	movs	r3, #15
 8004eb0:	18fb      	adds	r3, r7, r3
 8004eb2:	781b      	ldrb	r3, [r3, #0]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	d008      	beq.n	8004ecc <bme280_compensate_data+0x7c>
        {
            /* Compensate the pressure data */
            comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	0011      	movs	r1, r2
 8004ec0:	0018      	movs	r0, r3
 8004ec2:	f000 fad7 	bl	8005474 <compensate_pressure>
 8004ec6:	0002      	movs	r2, r0
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	601a      	str	r2, [r3, #0]
        }
        if (sensor_comp & BME280_HUM)
 8004ecc:	230f      	movs	r3, #15
 8004ece:	18fb      	adds	r3, r7, r3
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	2204      	movs	r2, #4
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	d00d      	beq.n	8004ef4 <bme280_compensate_data+0xa4>
        {
            /* Compensate the humidity data */
            comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	0011      	movs	r1, r2
 8004ede:	0018      	movs	r0, r3
 8004ee0:	f000 fbca 	bl	8005678 <compensate_humidity>
 8004ee4:	0002      	movs	r2, r0
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	609a      	str	r2, [r3, #8]
        if (sensor_comp & BME280_HUM)
 8004eea:	e003      	b.n	8004ef4 <bme280_compensate_data+0xa4>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8004eec:	2317      	movs	r3, #23
 8004eee:	18fb      	adds	r3, r7, r3
 8004ef0:	22ff      	movs	r2, #255	; 0xff
 8004ef2:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8004ef4:	2317      	movs	r3, #23
 8004ef6:	18fb      	adds	r3, r7, r3
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	b25b      	sxtb	r3, r3
}
 8004efc:	0018      	movs	r0, r3
 8004efe:	46bd      	mov	sp, r7
 8004f00:	b006      	add	sp, #24
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <set_osr_settings>:
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings,
                               const struct bme280_settings *settings,
                               const struct bme280_dev *dev)
{
 8004f04:	b590      	push	{r4, r7, lr}
 8004f06:	b087      	sub	sp, #28
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60b9      	str	r1, [r7, #8]
 8004f0c:	607a      	str	r2, [r7, #4]
 8004f0e:	210f      	movs	r1, #15
 8004f10:	187b      	adds	r3, r7, r1
 8004f12:	1c02      	adds	r2, r0, #0
 8004f14:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 8004f16:	2317      	movs	r3, #23
 8004f18:	18fb      	adds	r3, r7, r3
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	701a      	strb	r2, [r3, #0]

    if (desired_settings & BME280_OSR_HUM_SEL)
 8004f1e:	187b      	adds	r3, r7, r1
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	2204      	movs	r2, #4
 8004f24:	4013      	ands	r3, r2
 8004f26:	d009      	beq.n	8004f3c <set_osr_settings+0x38>
    {
        rslt = set_osr_humidity_settings(settings, dev);
 8004f28:	2317      	movs	r3, #23
 8004f2a:	18fc      	adds	r4, r7, r3
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	0011      	movs	r1, r2
 8004f32:	0018      	movs	r0, r3
 8004f34:	f000 f81c 	bl	8004f70 <set_osr_humidity_settings>
 8004f38:	0003      	movs	r3, r0
 8004f3a:	7023      	strb	r3, [r4, #0]
    }
    if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 8004f3c:	230f      	movs	r3, #15
 8004f3e:	18fb      	adds	r3, r7, r3
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	2203      	movs	r2, #3
 8004f44:	4013      	ands	r3, r2
 8004f46:	d00b      	beq.n	8004f60 <set_osr_settings+0x5c>
    {
        rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8004f48:	2317      	movs	r3, #23
 8004f4a:	18fc      	adds	r4, r7, r3
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	68b9      	ldr	r1, [r7, #8]
 8004f50:	230f      	movs	r3, #15
 8004f52:	18fb      	adds	r3, r7, r3
 8004f54:	781b      	ldrb	r3, [r3, #0]
 8004f56:	0018      	movs	r0, r3
 8004f58:	f000 f853 	bl	8005002 <set_osr_press_temp_settings>
 8004f5c:	0003      	movs	r3, r0
 8004f5e:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 8004f60:	2317      	movs	r3, #23
 8004f62:	18fb      	adds	r3, r7, r3
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	b25b      	sxtb	r3, r3
}
 8004f68:	0018      	movs	r0, r3
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	b007      	add	sp, #28
 8004f6e:	bd90      	pop	{r4, r7, pc}

08004f70 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8004f70:	b5b0      	push	{r4, r5, r7, lr}
 8004f72:	b084      	sub	sp, #16
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t ctrl_hum;
    uint8_t ctrl_meas;
    uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8004f7a:	200c      	movs	r0, #12
 8004f7c:	183b      	adds	r3, r7, r0
 8004f7e:	22f2      	movs	r2, #242	; 0xf2
 8004f80:	701a      	strb	r2, [r3, #0]

    ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	789b      	ldrb	r3, [r3, #2]
 8004f86:	2207      	movs	r2, #7
 8004f88:	4013      	ands	r3, r2
 8004f8a:	b2da      	uxtb	r2, r3
 8004f8c:	210e      	movs	r1, #14
 8004f8e:	187b      	adds	r3, r7, r1
 8004f90:	701a      	strb	r2, [r3, #0]

    /* Write the humidity control value in the register */
    rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8004f92:	250f      	movs	r5, #15
 8004f94:	197c      	adds	r4, r7, r5
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	1879      	adds	r1, r7, r1
 8004f9a:	1838      	adds	r0, r7, r0
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	f7ff fcd4 	bl	800494a <bme280_set_regs>
 8004fa2:	0003      	movs	r3, r0
 8004fa4:	7023      	strb	r3, [r4, #0]

    /* Humidity related changes will be only effective after a
     * write operation to ctrl_meas register
     */
    if (rslt == BME280_OK)
 8004fa6:	197b      	adds	r3, r7, r5
 8004fa8:	781b      	ldrb	r3, [r3, #0]
 8004faa:	b25b      	sxtb	r3, r3
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d120      	bne.n	8004ff2 <set_osr_humidity_settings+0x82>
    {
        reg_addr = BME280_CTRL_MEAS_ADDR;
 8004fb0:	210c      	movs	r1, #12
 8004fb2:	187b      	adds	r3, r7, r1
 8004fb4:	22f4      	movs	r2, #244	; 0xf4
 8004fb6:	701a      	strb	r2, [r3, #0]
        rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8004fb8:	187b      	adds	r3, r7, r1
 8004fba:	7818      	ldrb	r0, [r3, #0]
 8004fbc:	250f      	movs	r5, #15
 8004fbe:	197c      	adds	r4, r7, r5
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	220d      	movs	r2, #13
 8004fc4:	18b9      	adds	r1, r7, r2
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f7ff fc75 	bl	80048b6 <bme280_get_regs>
 8004fcc:	0003      	movs	r3, r0
 8004fce:	7023      	strb	r3, [r4, #0]
        if (rslt == BME280_OK)
 8004fd0:	197b      	adds	r3, r7, r5
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	b25b      	sxtb	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d10b      	bne.n	8004ff2 <set_osr_humidity_settings+0x82>
        {
            rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8004fda:	230f      	movs	r3, #15
 8004fdc:	18fc      	adds	r4, r7, r3
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	220d      	movs	r2, #13
 8004fe2:	18b9      	adds	r1, r7, r2
 8004fe4:	220c      	movs	r2, #12
 8004fe6:	18b8      	adds	r0, r7, r2
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f7ff fcae 	bl	800494a <bme280_set_regs>
 8004fee:	0003      	movs	r3, r0
 8004ff0:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 8004ff2:	230f      	movs	r3, #15
 8004ff4:	18fb      	adds	r3, r7, r3
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	b25b      	sxtb	r3, r3
}
 8004ffa:	0018      	movs	r0, r3
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	b004      	add	sp, #16
 8005000:	bdb0      	pop	{r4, r5, r7, pc}

08005002 <set_osr_press_temp_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          const struct bme280_dev *dev)
{
 8005002:	b5b0      	push	{r4, r5, r7, lr}
 8005004:	b086      	sub	sp, #24
 8005006:	af00      	add	r7, sp, #0
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
 800500c:	230f      	movs	r3, #15
 800500e:	18fb      	adds	r3, r7, r3
 8005010:	1c02      	adds	r2, r0, #0
 8005012:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 8005014:	2116      	movs	r1, #22
 8005016:	187b      	adds	r3, r7, r1
 8005018:	22f4      	movs	r2, #244	; 0xf4
 800501a:	701a      	strb	r2, [r3, #0]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800501c:	187b      	adds	r3, r7, r1
 800501e:	7818      	ldrb	r0, [r3, #0]
 8005020:	2517      	movs	r5, #23
 8005022:	197c      	adds	r4, r7, r5
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2215      	movs	r2, #21
 8005028:	18b9      	adds	r1, r7, r2
 800502a:	2201      	movs	r2, #1
 800502c:	f7ff fc43 	bl	80048b6 <bme280_get_regs>
 8005030:	0003      	movs	r3, r0
 8005032:	7023      	strb	r3, [r4, #0]
    if (rslt == BME280_OK)
 8005034:	197b      	adds	r3, r7, r5
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	b25b      	sxtb	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d125      	bne.n	800508a <set_osr_press_temp_settings+0x88>
    {
        if (desired_settings & BME280_OSR_PRESS_SEL)
 800503e:	230f      	movs	r3, #15
 8005040:	18fb      	adds	r3, r7, r3
 8005042:	781b      	ldrb	r3, [r3, #0]
 8005044:	2201      	movs	r2, #1
 8005046:	4013      	ands	r3, r2
 8005048:	d006      	beq.n	8005058 <set_osr_press_temp_settings+0x56>
        {
            fill_osr_press_settings(&reg_data, settings);
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	2315      	movs	r3, #21
 800504e:	18fb      	adds	r3, r7, r3
 8005050:	0011      	movs	r1, r2
 8005052:	0018      	movs	r0, r3
 8005054:	f000 f8a0 	bl	8005198 <fill_osr_press_settings>
        }
        if (desired_settings & BME280_OSR_TEMP_SEL)
 8005058:	230f      	movs	r3, #15
 800505a:	18fb      	adds	r3, r7, r3
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	2202      	movs	r2, #2
 8005060:	4013      	ands	r3, r2
 8005062:	d006      	beq.n	8005072 <set_osr_press_temp_settings+0x70>
        {
            fill_osr_temp_settings(&reg_data, settings);
 8005064:	68ba      	ldr	r2, [r7, #8]
 8005066:	2315      	movs	r3, #21
 8005068:	18fb      	adds	r3, r7, r3
 800506a:	0011      	movs	r1, r2
 800506c:	0018      	movs	r0, r3
 800506e:	f000 f8ae 	bl	80051ce <fill_osr_temp_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8005072:	2317      	movs	r3, #23
 8005074:	18fc      	adds	r4, r7, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2215      	movs	r2, #21
 800507a:	18b9      	adds	r1, r7, r2
 800507c:	2216      	movs	r2, #22
 800507e:	18b8      	adds	r0, r7, r2
 8005080:	2201      	movs	r2, #1
 8005082:	f7ff fc62 	bl	800494a <bme280_set_regs>
 8005086:	0003      	movs	r3, r0
 8005088:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800508a:	2317      	movs	r3, #23
 800508c:	18fb      	adds	r3, r7, r3
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	b25b      	sxtb	r3, r3
}
 8005092:	0018      	movs	r0, r3
 8005094:	46bd      	mov	sp, r7
 8005096:	b006      	add	sp, #24
 8005098:	bdb0      	pop	{r4, r5, r7, pc}

0800509a <set_filter_standby_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          const struct bme280_dev *dev)
{
 800509a:	b5b0      	push	{r4, r5, r7, lr}
 800509c:	b086      	sub	sp, #24
 800509e:	af00      	add	r7, sp, #0
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
 80050a4:	230f      	movs	r3, #15
 80050a6:	18fb      	adds	r3, r7, r3
 80050a8:	1c02      	adds	r2, r0, #0
 80050aa:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_CONFIG_ADDR;
 80050ac:	2116      	movs	r1, #22
 80050ae:	187b      	adds	r3, r7, r1
 80050b0:	22f5      	movs	r2, #245	; 0xf5
 80050b2:	701a      	strb	r2, [r3, #0]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80050b4:	187b      	adds	r3, r7, r1
 80050b6:	7818      	ldrb	r0, [r3, #0]
 80050b8:	2517      	movs	r5, #23
 80050ba:	197c      	adds	r4, r7, r5
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2215      	movs	r2, #21
 80050c0:	18b9      	adds	r1, r7, r2
 80050c2:	2201      	movs	r2, #1
 80050c4:	f7ff fbf7 	bl	80048b6 <bme280_get_regs>
 80050c8:	0003      	movs	r3, r0
 80050ca:	7023      	strb	r3, [r4, #0]
    if (rslt == BME280_OK)
 80050cc:	197b      	adds	r3, r7, r5
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	b25b      	sxtb	r3, r3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d125      	bne.n	8005122 <set_filter_standby_settings+0x88>
    {
        if (desired_settings & BME280_FILTER_SEL)
 80050d6:	230f      	movs	r3, #15
 80050d8:	18fb      	adds	r3, r7, r3
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	2208      	movs	r2, #8
 80050de:	4013      	ands	r3, r2
 80050e0:	d006      	beq.n	80050f0 <set_filter_standby_settings+0x56>
        {
            fill_filter_settings(&reg_data, settings);
 80050e2:	68ba      	ldr	r2, [r7, #8]
 80050e4:	2315      	movs	r3, #21
 80050e6:	18fb      	adds	r3, r7, r3
 80050e8:	0011      	movs	r1, r2
 80050ea:	0018      	movs	r0, r3
 80050ec:	f000 f821 	bl	8005132 <fill_filter_settings>
        }
        if (desired_settings & BME280_STANDBY_SEL)
 80050f0:	230f      	movs	r3, #15
 80050f2:	18fb      	adds	r3, r7, r3
 80050f4:	781b      	ldrb	r3, [r3, #0]
 80050f6:	2210      	movs	r2, #16
 80050f8:	4013      	ands	r3, r2
 80050fa:	d006      	beq.n	800510a <set_filter_standby_settings+0x70>
        {
            fill_standby_settings(&reg_data, settings);
 80050fc:	68ba      	ldr	r2, [r7, #8]
 80050fe:	2315      	movs	r3, #21
 8005100:	18fb      	adds	r3, r7, r3
 8005102:	0011      	movs	r1, r2
 8005104:	0018      	movs	r0, r3
 8005106:	f000 f82f 	bl	8005168 <fill_standby_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800510a:	2317      	movs	r3, #23
 800510c:	18fc      	adds	r4, r7, r3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2215      	movs	r2, #21
 8005112:	18b9      	adds	r1, r7, r2
 8005114:	2216      	movs	r2, #22
 8005116:	18b8      	adds	r0, r7, r2
 8005118:	2201      	movs	r2, #1
 800511a:	f7ff fc16 	bl	800494a <bme280_set_regs>
 800511e:	0003      	movs	r3, r0
 8005120:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 8005122:	2317      	movs	r3, #23
 8005124:	18fb      	adds	r3, r7, r3
 8005126:	781b      	ldrb	r3, [r3, #0]
 8005128:	b25b      	sxtb	r3, r3
}
 800512a:	0018      	movs	r0, r3
 800512c:	46bd      	mov	sp, r7
 800512e:	b006      	add	sp, #24
 8005130:	bdb0      	pop	{r4, r5, r7, pc}

08005132 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8005132:	b580      	push	{r7, lr}
 8005134:	b082      	sub	sp, #8
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
 800513a:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	b25b      	sxtb	r3, r3
 8005142:	221c      	movs	r2, #28
 8005144:	4393      	bics	r3, r2
 8005146:	b25a      	sxtb	r2, r3
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	78db      	ldrb	r3, [r3, #3]
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	b25b      	sxtb	r3, r3
 8005150:	211c      	movs	r1, #28
 8005152:	400b      	ands	r3, r1
 8005154:	b25b      	sxtb	r3, r3
 8005156:	4313      	orrs	r3, r2
 8005158:	b25b      	sxtb	r3, r3
 800515a:	b2da      	uxtb	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	701a      	strb	r2, [r3, #0]
}
 8005160:	46c0      	nop			; (mov r8, r8)
 8005162:	46bd      	mov	sp, r7
 8005164:	b002      	add	sp, #8
 8005166:	bd80      	pop	{r7, pc}

08005168 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	b25b      	sxtb	r3, r3
 8005178:	221f      	movs	r2, #31
 800517a:	4013      	ands	r3, r2
 800517c:	b25a      	sxtb	r2, r3
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	791b      	ldrb	r3, [r3, #4]
 8005182:	015b      	lsls	r3, r3, #5
 8005184:	b25b      	sxtb	r3, r3
 8005186:	4313      	orrs	r3, r2
 8005188:	b25b      	sxtb	r3, r3
 800518a:	b2da      	uxtb	r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	701a      	strb	r2, [r3, #0]
}
 8005190:	46c0      	nop			; (mov r8, r8)
 8005192:	46bd      	mov	sp, r7
 8005194:	b002      	add	sp, #8
 8005196:	bd80      	pop	{r7, pc}

08005198 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	b25b      	sxtb	r3, r3
 80051a8:	221c      	movs	r2, #28
 80051aa:	4393      	bics	r3, r2
 80051ac:	b25a      	sxtb	r2, r3
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	781b      	ldrb	r3, [r3, #0]
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	b25b      	sxtb	r3, r3
 80051b6:	211c      	movs	r1, #28
 80051b8:	400b      	ands	r3, r1
 80051ba:	b25b      	sxtb	r3, r3
 80051bc:	4313      	orrs	r3, r2
 80051be:	b25b      	sxtb	r3, r3
 80051c0:	b2da      	uxtb	r2, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	701a      	strb	r2, [r3, #0]
}
 80051c6:	46c0      	nop			; (mov r8, r8)
 80051c8:	46bd      	mov	sp, r7
 80051ca:	b002      	add	sp, #8
 80051cc:	bd80      	pop	{r7, pc}

080051ce <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b082      	sub	sp, #8
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
 80051d6:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	781b      	ldrb	r3, [r3, #0]
 80051dc:	b25b      	sxtb	r3, r3
 80051de:	221f      	movs	r2, #31
 80051e0:	4013      	ands	r3, r2
 80051e2:	b25a      	sxtb	r2, r3
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	785b      	ldrb	r3, [r3, #1]
 80051e8:	015b      	lsls	r3, r3, #5
 80051ea:	b25b      	sxtb	r3, r3
 80051ec:	4313      	orrs	r3, r2
 80051ee:	b25b      	sxtb	r3, r3
 80051f0:	b2da      	uxtb	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	701a      	strb	r2, [r3, #0]
}
 80051f6:	46c0      	nop			; (mov r8, r8)
 80051f8:	46bd      	mov	sp, r7
 80051fa:	b002      	add	sp, #8
 80051fc:	bd80      	pop	{r7, pc}

080051fe <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 80051fe:	b580      	push	{r7, lr}
 8005200:	b082      	sub	sp, #8
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
 8005206:	6039      	str	r1, [r7, #0]
    settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	2207      	movs	r2, #7
 800520e:	4013      	ands	r3, r2
 8005210:	b2da      	uxtb	r2, r3
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	709a      	strb	r2, [r3, #2]
    settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	3302      	adds	r3, #2
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	109b      	asrs	r3, r3, #2
 800521e:	b2db      	uxtb	r3, r3
 8005220:	2207      	movs	r2, #7
 8005222:	4013      	ands	r3, r2
 8005224:	b2da      	uxtb	r2, r3
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	701a      	strb	r2, [r3, #0]
    settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	3302      	adds	r3, #2
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	095b      	lsrs	r3, r3, #5
 8005232:	b2da      	uxtb	r2, r3
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	705a      	strb	r2, [r3, #1]
    settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	3303      	adds	r3, #3
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	109b      	asrs	r3, r3, #2
 8005240:	b2db      	uxtb	r3, r3
 8005242:	2207      	movs	r2, #7
 8005244:	4013      	ands	r3, r2
 8005246:	b2da      	uxtb	r2, r3
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	70da      	strb	r2, [r3, #3]
    settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	3303      	adds	r3, #3
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	095b      	lsrs	r3, r3, #5
 8005254:	b2da      	uxtb	r2, r3
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	711a      	strb	r2, [r3, #4]
}
 800525a:	46c0      	nop			; (mov r8, r8)
 800525c:	46bd      	mov	sp, r7
 800525e:	b002      	add	sp, #8
 8005260:	bd80      	pop	{r7, pc}

08005262 <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8005262:	b5b0      	push	{r4, r5, r7, lr}
 8005264:	b084      	sub	sp, #16
 8005266:	af00      	add	r7, sp, #0
 8005268:	0002      	movs	r2, r0
 800526a:	6039      	str	r1, [r7, #0]
 800526c:	1dfb      	adds	r3, r7, #7
 800526e:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 8005270:	210e      	movs	r1, #14
 8005272:	187b      	adds	r3, r7, r1
 8005274:	22f4      	movs	r2, #244	; 0xf4
 8005276:	701a      	strb	r2, [r3, #0]

    /* Variable to store the value read from power mode register */
    uint8_t sensor_mode_reg_val;

    /* Read the power mode register */
    rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 8005278:	187b      	adds	r3, r7, r1
 800527a:	7818      	ldrb	r0, [r3, #0]
 800527c:	250f      	movs	r5, #15
 800527e:	197c      	adds	r4, r7, r5
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	220d      	movs	r2, #13
 8005284:	18b9      	adds	r1, r7, r2
 8005286:	2201      	movs	r2, #1
 8005288:	f7ff fb15 	bl	80048b6 <bme280_get_regs>
 800528c:	0003      	movs	r3, r0
 800528e:	7023      	strb	r3, [r4, #0]

    /* Set the power mode */
    if (rslt == BME280_OK)
 8005290:	197b      	adds	r3, r7, r5
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	b25b      	sxtb	r3, r3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d11c      	bne.n	80052d4 <write_power_mode+0x72>
    {
        sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 800529a:	200d      	movs	r0, #13
 800529c:	183b      	adds	r3, r7, r0
 800529e:	781b      	ldrb	r3, [r3, #0]
 80052a0:	b25b      	sxtb	r3, r3
 80052a2:	2203      	movs	r2, #3
 80052a4:	4393      	bics	r3, r2
 80052a6:	b25a      	sxtb	r2, r3
 80052a8:	1dfb      	adds	r3, r7, #7
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	b25b      	sxtb	r3, r3
 80052ae:	2103      	movs	r1, #3
 80052b0:	400b      	ands	r3, r1
 80052b2:	b25b      	sxtb	r3, r3
 80052b4:	4313      	orrs	r3, r2
 80052b6:	b25b      	sxtb	r3, r3
 80052b8:	b2da      	uxtb	r2, r3
 80052ba:	183b      	adds	r3, r7, r0
 80052bc:	701a      	strb	r2, [r3, #0]

        /* Write the power mode in the register */
        rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 80052be:	230f      	movs	r3, #15
 80052c0:	18fc      	adds	r4, r7, r3
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	1839      	adds	r1, r7, r0
 80052c6:	220e      	movs	r2, #14
 80052c8:	18b8      	adds	r0, r7, r2
 80052ca:	2201      	movs	r2, #1
 80052cc:	f7ff fb3d 	bl	800494a <bme280_set_regs>
 80052d0:	0003      	movs	r3, r0
 80052d2:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 80052d4:	230f      	movs	r3, #15
 80052d6:	18fb      	adds	r3, r7, r3
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	b25b      	sxtb	r3, r3
}
 80052dc:	0018      	movs	r0, r3
 80052de:	46bd      	mov	sp, r7
 80052e0:	b004      	add	sp, #16
 80052e2:	bdb0      	pop	{r4, r5, r7, pc}

080052e4 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 80052e4:	b5b0      	push	{r4, r5, r7, lr}
 80052e6:	b086      	sub	sp, #24
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data[4];
    struct bme280_settings settings;

    rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 80052ec:	2517      	movs	r5, #23
 80052ee:	197c      	adds	r4, r7, r5
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2210      	movs	r2, #16
 80052f4:	18b9      	adds	r1, r7, r2
 80052f6:	2204      	movs	r2, #4
 80052f8:	20f2      	movs	r0, #242	; 0xf2
 80052fa:	f7ff fadc 	bl	80048b6 <bme280_get_regs>
 80052fe:	0003      	movs	r3, r0
 8005300:	7023      	strb	r3, [r4, #0]
    if (rslt == BME280_OK)
 8005302:	197b      	adds	r3, r7, r5
 8005304:	781b      	ldrb	r3, [r3, #0]
 8005306:	b25b      	sxtb	r3, r3
 8005308:	2b00      	cmp	r3, #0
 800530a:	d11f      	bne.n	800534c <put_device_to_sleep+0x68>
    {
        parse_device_settings(reg_data, &settings);
 800530c:	2308      	movs	r3, #8
 800530e:	18fa      	adds	r2, r7, r3
 8005310:	2310      	movs	r3, #16
 8005312:	18fb      	adds	r3, r7, r3
 8005314:	0011      	movs	r1, r2
 8005316:	0018      	movs	r0, r3
 8005318:	f7ff ff71 	bl	80051fe <parse_device_settings>
        rslt = bme280_soft_reset(dev);
 800531c:	2517      	movs	r5, #23
 800531e:	197c      	adds	r4, r7, r5
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	0018      	movs	r0, r3
 8005324:	f7ff fc8b 	bl	8004c3e <bme280_soft_reset>
 8005328:	0003      	movs	r3, r0
 800532a:	7023      	strb	r3, [r4, #0]
        if (rslt == BME280_OK)
 800532c:	197b      	adds	r3, r7, r5
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	b25b      	sxtb	r3, r3
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10a      	bne.n	800534c <put_device_to_sleep+0x68>
        {
            rslt = reload_device_settings(&settings, dev);
 8005336:	2317      	movs	r3, #23
 8005338:	18fc      	adds	r4, r7, r3
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	2308      	movs	r3, #8
 800533e:	18fb      	adds	r3, r7, r3
 8005340:	0011      	movs	r1, r2
 8005342:	0018      	movs	r0, r3
 8005344:	f000 f80a 	bl	800535c <reload_device_settings>
 8005348:	0003      	movs	r3, r0
 800534a:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 800534c:	2317      	movs	r3, #23
 800534e:	18fb      	adds	r3, r7, r3
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	b25b      	sxtb	r3, r3
}
 8005354:	0018      	movs	r0, r3
 8005356:	46bd      	mov	sp, r7
 8005358:	b006      	add	sp, #24
 800535a:	bdb0      	pop	{r4, r5, r7, pc}

0800535c <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 800535c:	b5b0      	push	{r4, r5, r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8005366:	250f      	movs	r5, #15
 8005368:	197c      	adds	r4, r7, r5
 800536a:	683a      	ldr	r2, [r7, #0]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	0019      	movs	r1, r3
 8005370:	201f      	movs	r0, #31
 8005372:	f7ff fdc7 	bl	8004f04 <set_osr_settings>
 8005376:	0003      	movs	r3, r0
 8005378:	7023      	strb	r3, [r4, #0]
    if (rslt == BME280_OK)
 800537a:	197b      	adds	r3, r7, r5
 800537c:	781b      	ldrb	r3, [r3, #0]
 800537e:	b25b      	sxtb	r3, r3
 8005380:	2b00      	cmp	r3, #0
 8005382:	d109      	bne.n	8005398 <reload_device_settings+0x3c>
    {
        rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8005384:	230f      	movs	r3, #15
 8005386:	18fc      	adds	r4, r7, r3
 8005388:	683a      	ldr	r2, [r7, #0]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	0019      	movs	r1, r3
 800538e:	201f      	movs	r0, #31
 8005390:	f7ff fe83 	bl	800509a <set_filter_standby_settings>
 8005394:	0003      	movs	r3, r0
 8005396:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 8005398:	230f      	movs	r3, #15
 800539a:	18fb      	adds	r3, r7, r3
 800539c:	781b      	ldrb	r3, [r3, #0]
 800539e:	b25b      	sxtb	r3, r3
}
 80053a0:	0018      	movs	r0, r3
 80053a2:	46bd      	mov	sp, r7
 80053a4:	b004      	add	sp, #16
 80053a6:	bdb0      	pop	{r4, r5, r7, pc}

080053a8 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
                                      struct bme280_calib_data *calib_data)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b088      	sub	sp, #32
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
    int32_t var1;
    int32_t var2;
    int32_t temperature;
    int32_t temperature_min = -4000;
 80053b2:	4b2b      	ldr	r3, [pc, #172]	; (8005460 <compensate_temperature+0xb8>)
 80053b4:	61bb      	str	r3, [r7, #24]
    int32_t temperature_max = 8500;
 80053b6:	4b2b      	ldr	r3, [pc, #172]	; (8005464 <compensate_temperature+0xbc>)
 80053b8:	617b      	str	r3, [r7, #20]

    var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	08db      	lsrs	r3, r3, #3
 80053c0:	683a      	ldr	r2, [r7, #0]
 80053c2:	8812      	ldrh	r2, [r2, #0]
 80053c4:	0052      	lsls	r2, r2, #1
 80053c6:	1a9b      	subs	r3, r3, r2
 80053c8:	613b      	str	r3, [r7, #16]
    var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	2202      	movs	r2, #2
 80053ce:	5e9b      	ldrsh	r3, [r3, r2]
 80053d0:	001a      	movs	r2, r3
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	4353      	muls	r3, r2
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	da02      	bge.n	80053e0 <compensate_temperature+0x38>
 80053da:	4a23      	ldr	r2, [pc, #140]	; (8005468 <compensate_temperature+0xc0>)
 80053dc:	4694      	mov	ip, r2
 80053de:	4463      	add	r3, ip
 80053e0:	12db      	asrs	r3, r3, #11
 80053e2:	613b      	str	r3, [r7, #16]
    var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_T1));
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	091b      	lsrs	r3, r3, #4
 80053ea:	683a      	ldr	r2, [r7, #0]
 80053ec:	8812      	ldrh	r2, [r2, #0]
 80053ee:	1a9b      	subs	r3, r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]
    var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	4353      	muls	r3, r2
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	da02      	bge.n	8005402 <compensate_temperature+0x5a>
 80053fc:	4a1b      	ldr	r2, [pc, #108]	; (800546c <compensate_temperature+0xc4>)
 80053fe:	4694      	mov	ip, r2
 8005400:	4463      	add	r3, ip
 8005402:	131b      	asrs	r3, r3, #12
 8005404:	001a      	movs	r2, r3
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	2104      	movs	r1, #4
 800540a:	5e5b      	ldrsh	r3, [r3, r1]
 800540c:	4353      	muls	r3, r2
 800540e:	2b00      	cmp	r3, #0
 8005410:	da02      	bge.n	8005418 <compensate_temperature+0x70>
 8005412:	4a17      	ldr	r2, [pc, #92]	; (8005470 <compensate_temperature+0xc8>)
 8005414:	4694      	mov	ip, r2
 8005416:	4463      	add	r3, ip
 8005418:	139b      	asrs	r3, r3, #14
 800541a:	60fb      	str	r3, [r7, #12]
    calib_data->t_fine = var1 + var2;
 800541c:	693a      	ldr	r2, [r7, #16]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	18d2      	adds	r2, r2, r3
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	625a      	str	r2, [r3, #36]	; 0x24
    temperature = (calib_data->t_fine * 5 + 128) / 256;
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800542a:	0013      	movs	r3, r2
 800542c:	009b      	lsls	r3, r3, #2
 800542e:	189b      	adds	r3, r3, r2
 8005430:	3380      	adds	r3, #128	; 0x80
 8005432:	2b00      	cmp	r3, #0
 8005434:	da00      	bge.n	8005438 <compensate_temperature+0x90>
 8005436:	33ff      	adds	r3, #255	; 0xff
 8005438:	121b      	asrs	r3, r3, #8
 800543a:	61fb      	str	r3, [r7, #28]
    if (temperature < temperature_min)
 800543c:	69fa      	ldr	r2, [r7, #28]
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	429a      	cmp	r2, r3
 8005442:	da02      	bge.n	800544a <compensate_temperature+0xa2>
    {
        temperature = temperature_min;
 8005444:	69bb      	ldr	r3, [r7, #24]
 8005446:	61fb      	str	r3, [r7, #28]
 8005448:	e005      	b.n	8005456 <compensate_temperature+0xae>
    }
    else if (temperature > temperature_max)
 800544a:	69fa      	ldr	r2, [r7, #28]
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	429a      	cmp	r2, r3
 8005450:	dd01      	ble.n	8005456 <compensate_temperature+0xae>
    {
        temperature = temperature_max;
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	61fb      	str	r3, [r7, #28]
    }

    return temperature;
 8005456:	69fb      	ldr	r3, [r7, #28]
}
 8005458:	0018      	movs	r0, r3
 800545a:	46bd      	mov	sp, r7
 800545c:	b008      	add	sp, #32
 800545e:	bd80      	pop	{r7, pc}
 8005460:	fffff060 	.word	0xfffff060
 8005464:	00002134 	.word	0x00002134
 8005468:	000007ff 	.word	0x000007ff
 800546c:	00000fff 	.word	0x00000fff
 8005470:	00003fff 	.word	0x00003fff

08005474 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in integer data type.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
                                    const struct bme280_calib_data *calib_data)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b08a      	sub	sp, #40	; 0x28
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	6039      	str	r1, [r7, #0]
    int32_t var2;
    int32_t var3;
    int32_t var4;
    uint32_t var5;
    uint32_t pressure;
    uint32_t pressure_min = 30000;
 800547e:	4b75      	ldr	r3, [pc, #468]	; (8005654 <compensate_pressure+0x1e0>)
 8005480:	623b      	str	r3, [r7, #32]
    uint32_t pressure_max = 110000;
 8005482:	4b75      	ldr	r3, [pc, #468]	; (8005658 <compensate_pressure+0x1e4>)
 8005484:	61fb      	str	r3, [r7, #28]

    var1 = (((int32_t)calib_data->t_fine) / 2) - (int32_t)64000;
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800548a:	2b00      	cmp	r3, #0
 800548c:	da00      	bge.n	8005490 <compensate_pressure+0x1c>
 800548e:	3301      	adds	r3, #1
 8005490:	105b      	asrs	r3, r3, #1
 8005492:	4a72      	ldr	r2, [pc, #456]	; (800565c <compensate_pressure+0x1e8>)
 8005494:	4694      	mov	ip, r2
 8005496:	4463      	add	r3, ip
 8005498:	61bb      	str	r3, [r7, #24]
    var2 = (((var1 / 4) * (var1 / 4)) / 2048) * ((int32_t)calib_data->dig_P6);
 800549a:	69bb      	ldr	r3, [r7, #24]
 800549c:	2b00      	cmp	r3, #0
 800549e:	da00      	bge.n	80054a2 <compensate_pressure+0x2e>
 80054a0:	3303      	adds	r3, #3
 80054a2:	109b      	asrs	r3, r3, #2
 80054a4:	001a      	movs	r2, r3
 80054a6:	69bb      	ldr	r3, [r7, #24]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	da00      	bge.n	80054ae <compensate_pressure+0x3a>
 80054ac:	3303      	adds	r3, #3
 80054ae:	109b      	asrs	r3, r3, #2
 80054b0:	4353      	muls	r3, r2
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	da02      	bge.n	80054bc <compensate_pressure+0x48>
 80054b6:	4a6a      	ldr	r2, [pc, #424]	; (8005660 <compensate_pressure+0x1ec>)
 80054b8:	4694      	mov	ip, r2
 80054ba:	4463      	add	r3, ip
 80054bc:	12db      	asrs	r3, r3, #11
 80054be:	001a      	movs	r2, r3
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	2110      	movs	r1, #16
 80054c4:	5e5b      	ldrsh	r3, [r3, r1]
 80054c6:	4353      	muls	r3, r2
 80054c8:	617b      	str	r3, [r7, #20]
    var2 = var2 + ((var1 * ((int32_t)calib_data->dig_P5)) * 2);
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	220e      	movs	r2, #14
 80054ce:	5e9b      	ldrsh	r3, [r3, r2]
 80054d0:	001a      	movs	r2, r3
 80054d2:	69bb      	ldr	r3, [r7, #24]
 80054d4:	4353      	muls	r3, r2
 80054d6:	005b      	lsls	r3, r3, #1
 80054d8:	697a      	ldr	r2, [r7, #20]
 80054da:	18d3      	adds	r3, r2, r3
 80054dc:	617b      	str	r3, [r7, #20]
    var2 = (var2 / 4) + (((int32_t)calib_data->dig_P4) * 65536);
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	da00      	bge.n	80054e6 <compensate_pressure+0x72>
 80054e4:	3303      	adds	r3, #3
 80054e6:	109b      	asrs	r3, r3, #2
 80054e8:	001a      	movs	r2, r3
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	210c      	movs	r1, #12
 80054ee:	5e5b      	ldrsh	r3, [r3, r1]
 80054f0:	041b      	lsls	r3, r3, #16
 80054f2:	18d3      	adds	r3, r2, r3
 80054f4:	617b      	str	r3, [r7, #20]
    var3 = (calib_data->dig_P3 * (((var1 / 4) * (var1 / 4)) / 8192)) / 8;
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	220a      	movs	r2, #10
 80054fa:	5e9b      	ldrsh	r3, [r3, r2]
 80054fc:	001a      	movs	r2, r3
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	2b00      	cmp	r3, #0
 8005502:	da00      	bge.n	8005506 <compensate_pressure+0x92>
 8005504:	3303      	adds	r3, #3
 8005506:	109b      	asrs	r3, r3, #2
 8005508:	0019      	movs	r1, r3
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	2b00      	cmp	r3, #0
 800550e:	da00      	bge.n	8005512 <compensate_pressure+0x9e>
 8005510:	3303      	adds	r3, #3
 8005512:	109b      	asrs	r3, r3, #2
 8005514:	434b      	muls	r3, r1
 8005516:	2b00      	cmp	r3, #0
 8005518:	da02      	bge.n	8005520 <compensate_pressure+0xac>
 800551a:	4952      	ldr	r1, [pc, #328]	; (8005664 <compensate_pressure+0x1f0>)
 800551c:	468c      	mov	ip, r1
 800551e:	4463      	add	r3, ip
 8005520:	135b      	asrs	r3, r3, #13
 8005522:	4353      	muls	r3, r2
 8005524:	2b00      	cmp	r3, #0
 8005526:	da00      	bge.n	800552a <compensate_pressure+0xb6>
 8005528:	3307      	adds	r3, #7
 800552a:	10db      	asrs	r3, r3, #3
 800552c:	613b      	str	r3, [r7, #16]
    var4 = (((int32_t)calib_data->dig_P2) * var1) / 2;
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	2208      	movs	r2, #8
 8005532:	5e9b      	ldrsh	r3, [r3, r2]
 8005534:	001a      	movs	r2, r3
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	4353      	muls	r3, r2
 800553a:	2b00      	cmp	r3, #0
 800553c:	da00      	bge.n	8005540 <compensate_pressure+0xcc>
 800553e:	3301      	adds	r3, #1
 8005540:	105b      	asrs	r3, r3, #1
 8005542:	60fb      	str	r3, [r7, #12]
    var1 = (var3 + var4) / 262144;
 8005544:	693a      	ldr	r2, [r7, #16]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	18d3      	adds	r3, r2, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	da02      	bge.n	8005554 <compensate_pressure+0xe0>
 800554e:	4a46      	ldr	r2, [pc, #280]	; (8005668 <compensate_pressure+0x1f4>)
 8005550:	4694      	mov	ip, r2
 8005552:	4463      	add	r3, ip
 8005554:	149b      	asrs	r3, r3, #18
 8005556:	61bb      	str	r3, [r7, #24]
    var1 = (((32768 + var1)) * ((int32_t)calib_data->dig_P1)) / 32768;
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	2280      	movs	r2, #128	; 0x80
 800555c:	0212      	lsls	r2, r2, #8
 800555e:	4694      	mov	ip, r2
 8005560:	4463      	add	r3, ip
 8005562:	683a      	ldr	r2, [r7, #0]
 8005564:	88d2      	ldrh	r2, [r2, #6]
 8005566:	4353      	muls	r3, r2
 8005568:	2b00      	cmp	r3, #0
 800556a:	da02      	bge.n	8005572 <compensate_pressure+0xfe>
 800556c:	4a3f      	ldr	r2, [pc, #252]	; (800566c <compensate_pressure+0x1f8>)
 800556e:	4694      	mov	ip, r2
 8005570:	4463      	add	r3, ip
 8005572:	13db      	asrs	r3, r3, #15
 8005574:	61bb      	str	r3, [r7, #24]

    /* avoid exception caused by division by zero */
    if (var1)
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d064      	beq.n	8005646 <compensate_pressure+0x1d2>
    {
        var5 = (uint32_t)((uint32_t)1048576) - uncomp_data->pressure;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2280      	movs	r2, #128	; 0x80
 8005582:	0352      	lsls	r2, r2, #13
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	60bb      	str	r3, [r7, #8]
        pressure = ((uint32_t)(var5 - (uint32_t)(var2 / 4096))) * 3125;
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	2b00      	cmp	r3, #0
 800558c:	da02      	bge.n	8005594 <compensate_pressure+0x120>
 800558e:	4a38      	ldr	r2, [pc, #224]	; (8005670 <compensate_pressure+0x1fc>)
 8005590:	4694      	mov	ip, r2
 8005592:	4463      	add	r3, ip
 8005594:	131b      	asrs	r3, r3, #12
 8005596:	001a      	movs	r2, r3
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	1a9b      	subs	r3, r3, r2
 800559c:	4a35      	ldr	r2, [pc, #212]	; (8005674 <compensate_pressure+0x200>)
 800559e:	4353      	muls	r3, r2
 80055a0:	627b      	str	r3, [r7, #36]	; 0x24
        if (pressure < 0x80000000)
 80055a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	db09      	blt.n	80055bc <compensate_pressure+0x148>
        {
            pressure = (pressure << 1) / ((uint32_t)var1);
 80055a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055aa:	005b      	lsls	r3, r3, #1
 80055ac:	69ba      	ldr	r2, [r7, #24]
 80055ae:	0011      	movs	r1, r2
 80055b0:	0018      	movs	r0, r3
 80055b2:	f7fa fdb1 	bl	8000118 <__udivsi3>
 80055b6:	0003      	movs	r3, r0
 80055b8:	627b      	str	r3, [r7, #36]	; 0x24
 80055ba:	e007      	b.n	80055cc <compensate_pressure+0x158>
        }
        else
        {
            pressure = (pressure / (uint32_t)var1) * 2;
 80055bc:	69bb      	ldr	r3, [r7, #24]
 80055be:	0019      	movs	r1, r3
 80055c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80055c2:	f7fa fda9 	bl	8000118 <__udivsi3>
 80055c6:	0003      	movs	r3, r0
 80055c8:	005b      	lsls	r3, r3, #1
 80055ca:	627b      	str	r3, [r7, #36]	; 0x24
        }
        var1 = (((int32_t)calib_data->dig_P9) * ((int32_t)(((pressure / 8) * (pressure / 8)) / 8192))) / 4096;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	2216      	movs	r2, #22
 80055d0:	5e9b      	ldrsh	r3, [r3, r2]
 80055d2:	0019      	movs	r1, r3
 80055d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d6:	08db      	lsrs	r3, r3, #3
 80055d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055da:	08d2      	lsrs	r2, r2, #3
 80055dc:	4353      	muls	r3, r2
 80055de:	0b5b      	lsrs	r3, r3, #13
 80055e0:	434b      	muls	r3, r1
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	da02      	bge.n	80055ec <compensate_pressure+0x178>
 80055e6:	4a22      	ldr	r2, [pc, #136]	; (8005670 <compensate_pressure+0x1fc>)
 80055e8:	4694      	mov	ip, r2
 80055ea:	4463      	add	r3, ip
 80055ec:	131b      	asrs	r3, r3, #12
 80055ee:	61bb      	str	r3, [r7, #24]
        var2 = (((int32_t)(pressure / 4)) * ((int32_t)calib_data->dig_P8)) / 8192;
 80055f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f2:	089b      	lsrs	r3, r3, #2
 80055f4:	001a      	movs	r2, r3
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	2114      	movs	r1, #20
 80055fa:	5e5b      	ldrsh	r3, [r3, r1]
 80055fc:	4353      	muls	r3, r2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	da02      	bge.n	8005608 <compensate_pressure+0x194>
 8005602:	4a18      	ldr	r2, [pc, #96]	; (8005664 <compensate_pressure+0x1f0>)
 8005604:	4694      	mov	ip, r2
 8005606:	4463      	add	r3, ip
 8005608:	135b      	asrs	r3, r3, #13
 800560a:	617b      	str	r3, [r7, #20]
        pressure = (uint32_t)((int32_t)pressure + ((var1 + var2 + calib_data->dig_P7) / 16));
 800560c:	69ba      	ldr	r2, [r7, #24]
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	18d3      	adds	r3, r2, r3
 8005612:	683a      	ldr	r2, [r7, #0]
 8005614:	2112      	movs	r1, #18
 8005616:	5e52      	ldrsh	r2, [r2, r1]
 8005618:	189b      	adds	r3, r3, r2
 800561a:	2b00      	cmp	r3, #0
 800561c:	da00      	bge.n	8005620 <compensate_pressure+0x1ac>
 800561e:	330f      	adds	r3, #15
 8005620:	111b      	asrs	r3, r3, #4
 8005622:	001a      	movs	r2, r3
 8005624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005626:	18d3      	adds	r3, r2, r3
 8005628:	627b      	str	r3, [r7, #36]	; 0x24
        if (pressure < pressure_min)
 800562a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800562c:	6a3b      	ldr	r3, [r7, #32]
 800562e:	429a      	cmp	r2, r3
 8005630:	d202      	bcs.n	8005638 <compensate_pressure+0x1c4>
        {
            pressure = pressure_min;
 8005632:	6a3b      	ldr	r3, [r7, #32]
 8005634:	627b      	str	r3, [r7, #36]	; 0x24
 8005636:	e008      	b.n	800564a <compensate_pressure+0x1d6>
        }
        else if (pressure > pressure_max)
 8005638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	429a      	cmp	r2, r3
 800563e:	d904      	bls.n	800564a <compensate_pressure+0x1d6>
        {
            pressure = pressure_max;
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	627b      	str	r3, [r7, #36]	; 0x24
 8005644:	e001      	b.n	800564a <compensate_pressure+0x1d6>
        }
    }
    else
    {
        pressure = pressure_min;
 8005646:	6a3b      	ldr	r3, [r7, #32]
 8005648:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return pressure;
 800564a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800564c:	0018      	movs	r0, r3
 800564e:	46bd      	mov	sp, r7
 8005650:	b00a      	add	sp, #40	; 0x28
 8005652:	bd80      	pop	{r7, pc}
 8005654:	00007530 	.word	0x00007530
 8005658:	0001adb0 	.word	0x0001adb0
 800565c:	ffff0600 	.word	0xffff0600
 8005660:	000007ff 	.word	0x000007ff
 8005664:	00001fff 	.word	0x00001fff
 8005668:	0003ffff 	.word	0x0003ffff
 800566c:	00007fff 	.word	0x00007fff
 8005670:	00000fff 	.word	0x00000fff
 8005674:	00000c35 	.word	0x00000c35

08005678 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
                                    const struct bme280_calib_data *calib_data)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b08a      	sub	sp, #40	; 0x28
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
    int32_t var2;
    int32_t var3;
    int32_t var4;
    int32_t var5;
    uint32_t humidity;
    uint32_t humidity_max = 102400;
 8005682:	23c8      	movs	r3, #200	; 0xc8
 8005684:	025b      	lsls	r3, r3, #9
 8005686:	623b      	str	r3, [r7, #32]

    var1 = calib_data->t_fine - ((int32_t)76800);
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568c:	4a53      	ldr	r2, [pc, #332]	; (80057dc <compensate_humidity+0x164>)
 800568e:	4694      	mov	ip, r2
 8005690:	4463      	add	r3, ip
 8005692:	61fb      	str	r3, [r7, #28]
    var2 = (int32_t)(uncomp_data->humidity * 16384);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	039b      	lsls	r3, r3, #14
 800569a:	61bb      	str	r3, [r7, #24]
    var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	221e      	movs	r2, #30
 80056a0:	5e9b      	ldrsh	r3, [r3, r2]
 80056a2:	051b      	lsls	r3, r3, #20
 80056a4:	617b      	str	r3, [r7, #20]
    var4 = ((int32_t)calib_data->dig_H5) * var1;
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2220      	movs	r2, #32
 80056aa:	5e9b      	ldrsh	r3, [r3, r2]
 80056ac:	001a      	movs	r2, r3
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	4353      	muls	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]
    var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 80056b4:	69ba      	ldr	r2, [r7, #24]
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	1ad2      	subs	r2, r2, r3
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	2280      	movs	r2, #128	; 0x80
 80056c0:	01d2      	lsls	r2, r2, #7
 80056c2:	4694      	mov	ip, r2
 80056c4:	4463      	add	r3, ip
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	da02      	bge.n	80056d0 <compensate_humidity+0x58>
 80056ca:	4a45      	ldr	r2, [pc, #276]	; (80057e0 <compensate_humidity+0x168>)
 80056cc:	4694      	mov	ip, r2
 80056ce:	4463      	add	r3, ip
 80056d0:	13db      	asrs	r3, r3, #15
 80056d2:	60fb      	str	r3, [r7, #12]
    var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	2222      	movs	r2, #34	; 0x22
 80056d8:	569b      	ldrsb	r3, [r3, r2]
 80056da:	001a      	movs	r2, r3
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	4353      	muls	r3, r2
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	da02      	bge.n	80056ea <compensate_humidity+0x72>
 80056e4:	4a3f      	ldr	r2, [pc, #252]	; (80057e4 <compensate_humidity+0x16c>)
 80056e6:	4694      	mov	ip, r2
 80056e8:	4463      	add	r3, ip
 80056ea:	129b      	asrs	r3, r3, #10
 80056ec:	61bb      	str	r3, [r7, #24]
    var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	7f1b      	ldrb	r3, [r3, #28]
 80056f2:	001a      	movs	r2, r3
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	4353      	muls	r3, r2
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	da02      	bge.n	8005702 <compensate_humidity+0x8a>
 80056fc:	4a3a      	ldr	r2, [pc, #232]	; (80057e8 <compensate_humidity+0x170>)
 80056fe:	4694      	mov	ip, r2
 8005700:	4463      	add	r3, ip
 8005702:	12db      	asrs	r3, r3, #11
 8005704:	617b      	str	r3, [r7, #20]
    var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	2280      	movs	r2, #128	; 0x80
 800570a:	0212      	lsls	r2, r2, #8
 800570c:	4694      	mov	ip, r2
 800570e:	4463      	add	r3, ip
 8005710:	69ba      	ldr	r2, [r7, #24]
 8005712:	4353      	muls	r3, r2
 8005714:	2b00      	cmp	r3, #0
 8005716:	da02      	bge.n	800571e <compensate_humidity+0xa6>
 8005718:	4a32      	ldr	r2, [pc, #200]	; (80057e4 <compensate_humidity+0x16c>)
 800571a:	4694      	mov	ip, r2
 800571c:	4463      	add	r3, ip
 800571e:	129b      	asrs	r3, r3, #10
 8005720:	2280      	movs	r2, #128	; 0x80
 8005722:	0392      	lsls	r2, r2, #14
 8005724:	4694      	mov	ip, r2
 8005726:	4463      	add	r3, ip
 8005728:	613b      	str	r3, [r7, #16]
    var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	221a      	movs	r2, #26
 800572e:	5e9b      	ldrsh	r3, [r3, r2]
 8005730:	001a      	movs	r2, r3
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	4353      	muls	r3, r2
 8005736:	2280      	movs	r2, #128	; 0x80
 8005738:	0192      	lsls	r2, r2, #6
 800573a:	4694      	mov	ip, r2
 800573c:	4463      	add	r3, ip
 800573e:	2b00      	cmp	r3, #0
 8005740:	da02      	bge.n	8005748 <compensate_humidity+0xd0>
 8005742:	4a2a      	ldr	r2, [pc, #168]	; (80057ec <compensate_humidity+0x174>)
 8005744:	4694      	mov	ip, r2
 8005746:	4463      	add	r3, ip
 8005748:	139b      	asrs	r3, r3, #14
 800574a:	61bb      	str	r3, [r7, #24]
    var3 = var5 * var2;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	69ba      	ldr	r2, [r7, #24]
 8005750:	4353      	muls	r3, r2
 8005752:	617b      	str	r3, [r7, #20]
    var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	2b00      	cmp	r3, #0
 8005758:	da02      	bge.n	8005760 <compensate_humidity+0xe8>
 800575a:	4a21      	ldr	r2, [pc, #132]	; (80057e0 <compensate_humidity+0x168>)
 800575c:	4694      	mov	ip, r2
 800575e:	4463      	add	r3, ip
 8005760:	13db      	asrs	r3, r3, #15
 8005762:	001a      	movs	r2, r3
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	2b00      	cmp	r3, #0
 8005768:	da02      	bge.n	8005770 <compensate_humidity+0xf8>
 800576a:	491d      	ldr	r1, [pc, #116]	; (80057e0 <compensate_humidity+0x168>)
 800576c:	468c      	mov	ip, r1
 800576e:	4463      	add	r3, ip
 8005770:	13db      	asrs	r3, r3, #15
 8005772:	4353      	muls	r3, r2
 8005774:	2b00      	cmp	r3, #0
 8005776:	da00      	bge.n	800577a <compensate_humidity+0x102>
 8005778:	337f      	adds	r3, #127	; 0x7f
 800577a:	11db      	asrs	r3, r3, #7
 800577c:	613b      	str	r3, [r7, #16]
    var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	7e1b      	ldrb	r3, [r3, #24]
 8005782:	001a      	movs	r2, r3
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	4353      	muls	r3, r2
 8005788:	2b00      	cmp	r3, #0
 800578a:	da00      	bge.n	800578e <compensate_humidity+0x116>
 800578c:	330f      	adds	r3, #15
 800578e:	111b      	asrs	r3, r3, #4
 8005790:	425b      	negs	r3, r3
 8005792:	001a      	movs	r2, r3
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	189b      	adds	r3, r3, r2
 8005798:	60fb      	str	r3, [r7, #12]
    var5 = (var5 < 0 ? 0 : var5);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2b00      	cmp	r3, #0
 800579e:	da00      	bge.n	80057a2 <compensate_humidity+0x12a>
 80057a0:	2300      	movs	r3, #0
 80057a2:	60fb      	str	r3, [r7, #12]
    var5 = (var5 > 419430400 ? 419430400 : var5);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	22c8      	movs	r2, #200	; 0xc8
 80057a8:	0552      	lsls	r2, r2, #21
 80057aa:	4293      	cmp	r3, r2
 80057ac:	dd01      	ble.n	80057b2 <compensate_humidity+0x13a>
 80057ae:	23c8      	movs	r3, #200	; 0xc8
 80057b0:	055b      	lsls	r3, r3, #21
 80057b2:	60fb      	str	r3, [r7, #12]
    humidity = (uint32_t)(var5 / 4096);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	da02      	bge.n	80057c0 <compensate_humidity+0x148>
 80057ba:	4a0d      	ldr	r2, [pc, #52]	; (80057f0 <compensate_humidity+0x178>)
 80057bc:	4694      	mov	ip, r2
 80057be:	4463      	add	r3, ip
 80057c0:	131b      	asrs	r3, r3, #12
 80057c2:	627b      	str	r3, [r7, #36]	; 0x24
    if (humidity > humidity_max)
 80057c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057c6:	6a3b      	ldr	r3, [r7, #32]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d901      	bls.n	80057d0 <compensate_humidity+0x158>
    {
        humidity = humidity_max;
 80057cc:	6a3b      	ldr	r3, [r7, #32]
 80057ce:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return humidity;
 80057d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80057d2:	0018      	movs	r0, r3
 80057d4:	46bd      	mov	sp, r7
 80057d6:	b00a      	add	sp, #40	; 0x28
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	46c0      	nop			; (mov r8, r8)
 80057dc:	fffed400 	.word	0xfffed400
 80057e0:	00007fff 	.word	0x00007fff
 80057e4:	000003ff 	.word	0x000003ff
 80057e8:	000007ff 	.word	0x000007ff
 80057ec:	00003fff 	.word	0x00003fff
 80057f0:	00000fff 	.word	0x00000fff

080057f4 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 80057f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057f6:	b08b      	sub	sp, #44	; 0x2c
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 80057fc:	2526      	movs	r5, #38	; 0x26
 80057fe:	197b      	adds	r3, r7, r5
 8005800:	2288      	movs	r2, #136	; 0x88
 8005802:	701a      	strb	r2, [r3, #0]

    /* Array to store calibration data */
    uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = { 0 };
 8005804:	260c      	movs	r6, #12
 8005806:	19bb      	adds	r3, r7, r6
 8005808:	0018      	movs	r0, r3
 800580a:	231a      	movs	r3, #26
 800580c:	001a      	movs	r2, r3
 800580e:	2100      	movs	r1, #0
 8005810:	f004 fa7b 	bl	8009d0a <memset>

    /* Read the calibration data from the sensor */
    rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 8005814:	2327      	movs	r3, #39	; 0x27
 8005816:	18fc      	adds	r4, r7, r3
 8005818:	687a      	ldr	r2, [r7, #4]
 800581a:	19b9      	adds	r1, r7, r6
 800581c:	197b      	adds	r3, r7, r5
 800581e:	7818      	ldrb	r0, [r3, #0]
 8005820:	0013      	movs	r3, r2
 8005822:	221a      	movs	r2, #26
 8005824:	f7ff f847 	bl	80048b6 <bme280_get_regs>
 8005828:	0003      	movs	r3, r0
 800582a:	7023      	strb	r3, [r4, #0]
    if (rslt == BME280_OK)
 800582c:	2327      	movs	r3, #39	; 0x27
 800582e:	18fb      	adds	r3, r7, r3
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	b25b      	sxtb	r3, r3
 8005834:	2b00      	cmp	r3, #0
 8005836:	d122      	bne.n	800587e <get_calib_data+0x8a>
    {
        /* Parse temperature and pressure calibration data and store
         * it in device structure
         */
        parse_temp_press_calib_data(calib_data, dev);
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	250c      	movs	r5, #12
 800583c:	197b      	adds	r3, r7, r5
 800583e:	0011      	movs	r1, r2
 8005840:	0018      	movs	r0, r3
 8005842:	f000 f85b 	bl	80058fc <parse_temp_press_calib_data>
        reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8005846:	2026      	movs	r0, #38	; 0x26
 8005848:	183b      	adds	r3, r7, r0
 800584a:	22e1      	movs	r2, #225	; 0xe1
 800584c:	701a      	strb	r2, [r3, #0]

        /* Read the humidity calibration data from the sensor */
        rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800584e:	2627      	movs	r6, #39	; 0x27
 8005850:	19bc      	adds	r4, r7, r6
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	1979      	adds	r1, r7, r5
 8005856:	183b      	adds	r3, r7, r0
 8005858:	7818      	ldrb	r0, [r3, #0]
 800585a:	0013      	movs	r3, r2
 800585c:	2207      	movs	r2, #7
 800585e:	f7ff f82a 	bl	80048b6 <bme280_get_regs>
 8005862:	0003      	movs	r3, r0
 8005864:	7023      	strb	r3, [r4, #0]
        if (rslt == BME280_OK)
 8005866:	19bb      	adds	r3, r7, r6
 8005868:	781b      	ldrb	r3, [r3, #0]
 800586a:	b25b      	sxtb	r3, r3
 800586c:	2b00      	cmp	r3, #0
 800586e:	d106      	bne.n	800587e <get_calib_data+0x8a>
        {
            /* Parse humidity calibration data and store it in
             * device structure
             */
            parse_humidity_calib_data(calib_data, dev);
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	230c      	movs	r3, #12
 8005874:	18fb      	adds	r3, r7, r3
 8005876:	0011      	movs	r1, r2
 8005878:	0018      	movs	r0, r3
 800587a:	f000 f8ec 	bl	8005a56 <parse_humidity_calib_data>
        }
    }

    return rslt;
 800587e:	2327      	movs	r3, #39	; 0x27
 8005880:	18fb      	adds	r3, r7, r3
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	b25b      	sxtb	r3, r3
}
 8005886:	0018      	movs	r0, r3
 8005888:	46bd      	mov	sp, r7
 800588a:	b00b      	add	sp, #44	; 0x2c
 800588c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800588e <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b086      	sub	sp, #24
 8005892:	af00      	add	r7, sp, #0
 8005894:	60f8      	str	r0, [r7, #12]
 8005896:	60b9      	str	r1, [r7, #8]
 8005898:	607a      	str	r2, [r7, #4]
 800589a:	001a      	movs	r2, r3
 800589c:	1cfb      	adds	r3, r7, #3
 800589e:	701a      	strb	r2, [r3, #0]
    uint8_t index;

    for (index = 1; index < len; index++)
 80058a0:	2317      	movs	r3, #23
 80058a2:	18fb      	adds	r3, r7, r3
 80058a4:	2201      	movs	r2, #1
 80058a6:	701a      	strb	r2, [r3, #0]
 80058a8:	e01d      	b.n	80058e6 <interleave_reg_addr+0x58>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 80058aa:	2017      	movs	r0, #23
 80058ac:	183b      	adds	r3, r7, r0
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	68fa      	ldr	r2, [r7, #12]
 80058b2:	18d2      	adds	r2, r2, r3
 80058b4:	183b      	adds	r3, r7, r0
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	005b      	lsls	r3, r3, #1
 80058ba:	3b01      	subs	r3, #1
 80058bc:	68b9      	ldr	r1, [r7, #8]
 80058be:	18cb      	adds	r3, r1, r3
 80058c0:	7812      	ldrb	r2, [r2, #0]
 80058c2:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 80058c4:	183b      	adds	r3, r7, r0
 80058c6:	781b      	ldrb	r3, [r3, #0]
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	18d2      	adds	r2, r2, r3
 80058cc:	183b      	adds	r3, r7, r0
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	005b      	lsls	r3, r3, #1
 80058d2:	0019      	movs	r1, r3
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	185b      	adds	r3, r3, r1
 80058d8:	7812      	ldrb	r2, [r2, #0]
 80058da:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 80058dc:	183b      	adds	r3, r7, r0
 80058de:	781a      	ldrb	r2, [r3, #0]
 80058e0:	183b      	adds	r3, r7, r0
 80058e2:	3201      	adds	r2, #1
 80058e4:	701a      	strb	r2, [r3, #0]
 80058e6:	2317      	movs	r3, #23
 80058e8:	18fa      	adds	r2, r7, r3
 80058ea:	1cfb      	adds	r3, r7, #3
 80058ec:	7812      	ldrb	r2, [r2, #0]
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d3da      	bcc.n	80058aa <interleave_reg_addr+0x1c>
    }
}
 80058f4:	46c0      	nop			; (mov r8, r8)
 80058f6:	46bd      	mov	sp, r7
 80058f8:	b006      	add	sp, #24
 80058fa:	bd80      	pop	{r7, pc}

080058fc <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	3310      	adds	r3, #16
 800590a:	60fb      	str	r3, [r7, #12]

    calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	3301      	adds	r3, #1
 8005910:	781b      	ldrb	r3, [r3, #0]
 8005912:	021b      	lsls	r3, r3, #8
 8005914:	b21a      	sxth	r2, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	781b      	ldrb	r3, [r3, #0]
 800591a:	b21b      	sxth	r3, r3
 800591c:	4313      	orrs	r3, r2
 800591e:	b21b      	sxth	r3, r3
 8005920:	b29a      	uxth	r2, r3
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	801a      	strh	r2, [r3, #0]
    calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	3303      	adds	r3, #3
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	021b      	lsls	r3, r3, #8
 800592e:	b21a      	sxth	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	3302      	adds	r3, #2
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	b21b      	sxth	r3, r3
 8005938:	4313      	orrs	r3, r2
 800593a:	b21a      	sxth	r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	805a      	strh	r2, [r3, #2]
    calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	3305      	adds	r3, #5
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	021b      	lsls	r3, r3, #8
 8005948:	b21a      	sxth	r2, r3
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	3304      	adds	r3, #4
 800594e:	781b      	ldrb	r3, [r3, #0]
 8005950:	b21b      	sxth	r3, r3
 8005952:	4313      	orrs	r3, r2
 8005954:	b21a      	sxth	r2, r3
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	809a      	strh	r2, [r3, #4]
    calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	3307      	adds	r3, #7
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	021b      	lsls	r3, r3, #8
 8005962:	b21a      	sxth	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	3306      	adds	r3, #6
 8005968:	781b      	ldrb	r3, [r3, #0]
 800596a:	b21b      	sxth	r3, r3
 800596c:	4313      	orrs	r3, r2
 800596e:	b21b      	sxth	r3, r3
 8005970:	b29a      	uxth	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	80da      	strh	r2, [r3, #6]
    calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	3309      	adds	r3, #9
 800597a:	781b      	ldrb	r3, [r3, #0]
 800597c:	021b      	lsls	r3, r3, #8
 800597e:	b21a      	sxth	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	3308      	adds	r3, #8
 8005984:	781b      	ldrb	r3, [r3, #0]
 8005986:	b21b      	sxth	r3, r3
 8005988:	4313      	orrs	r3, r2
 800598a:	b21a      	sxth	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	811a      	strh	r2, [r3, #8]
    calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	330b      	adds	r3, #11
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	021b      	lsls	r3, r3, #8
 8005998:	b21a      	sxth	r2, r3
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	330a      	adds	r3, #10
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	b21b      	sxth	r3, r3
 80059a2:	4313      	orrs	r3, r2
 80059a4:	b21a      	sxth	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	815a      	strh	r2, [r3, #10]
    calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	330d      	adds	r3, #13
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	021b      	lsls	r3, r3, #8
 80059b2:	b21a      	sxth	r2, r3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	330c      	adds	r3, #12
 80059b8:	781b      	ldrb	r3, [r3, #0]
 80059ba:	b21b      	sxth	r3, r3
 80059bc:	4313      	orrs	r3, r2
 80059be:	b21a      	sxth	r2, r3
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	819a      	strh	r2, [r3, #12]
    calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	330f      	adds	r3, #15
 80059c8:	781b      	ldrb	r3, [r3, #0]
 80059ca:	021b      	lsls	r3, r3, #8
 80059cc:	b21a      	sxth	r2, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	330e      	adds	r3, #14
 80059d2:	781b      	ldrb	r3, [r3, #0]
 80059d4:	b21b      	sxth	r3, r3
 80059d6:	4313      	orrs	r3, r2
 80059d8:	b21a      	sxth	r2, r3
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	81da      	strh	r2, [r3, #14]
    calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	3311      	adds	r3, #17
 80059e2:	781b      	ldrb	r3, [r3, #0]
 80059e4:	021b      	lsls	r3, r3, #8
 80059e6:	b21a      	sxth	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	3310      	adds	r3, #16
 80059ec:	781b      	ldrb	r3, [r3, #0]
 80059ee:	b21b      	sxth	r3, r3
 80059f0:	4313      	orrs	r3, r2
 80059f2:	b21a      	sxth	r2, r3
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	821a      	strh	r2, [r3, #16]
    calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	3313      	adds	r3, #19
 80059fc:	781b      	ldrb	r3, [r3, #0]
 80059fe:	021b      	lsls	r3, r3, #8
 8005a00:	b21a      	sxth	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	3312      	adds	r3, #18
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	b21b      	sxth	r3, r3
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	b21a      	sxth	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	825a      	strh	r2, [r3, #18]
    calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	3315      	adds	r3, #21
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	021b      	lsls	r3, r3, #8
 8005a1a:	b21a      	sxth	r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	3314      	adds	r3, #20
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	b21b      	sxth	r3, r3
 8005a24:	4313      	orrs	r3, r2
 8005a26:	b21a      	sxth	r2, r3
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	829a      	strh	r2, [r3, #20]
    calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	3317      	adds	r3, #23
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	021b      	lsls	r3, r3, #8
 8005a34:	b21a      	sxth	r2, r3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	3316      	adds	r3, #22
 8005a3a:	781b      	ldrb	r3, [r3, #0]
 8005a3c:	b21b      	sxth	r3, r3
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	b21a      	sxth	r2, r3
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	82da      	strh	r2, [r3, #22]
    calib_data->dig_H1 = reg_data[25];
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	7e5a      	ldrb	r2, [r3, #25]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	761a      	strb	r2, [r3, #24]
}
 8005a4e:	46c0      	nop			; (mov r8, r8)
 8005a50:	46bd      	mov	sp, r7
 8005a52:	b004      	add	sp, #16
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8005a56:	b590      	push	{r4, r7, lr}
 8005a58:	b087      	sub	sp, #28
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	3310      	adds	r3, #16
 8005a64:	617b      	str	r3, [r7, #20]
    int16_t dig_H4_lsb;
    int16_t dig_H4_msb;
    int16_t dig_H5_lsb;
    int16_t dig_H5_msb;

    calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	3301      	adds	r3, #1
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	021b      	lsls	r3, r3, #8
 8005a6e:	b21a      	sxth	r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	b21b      	sxth	r3, r3
 8005a76:	4313      	orrs	r3, r2
 8005a78:	b21a      	sxth	r2, r3
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	835a      	strh	r2, [r3, #26]
    calib_data->dig_H3 = reg_data[2];
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	789a      	ldrb	r2, [r3, #2]
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	771a      	strb	r2, [r3, #28]
    dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	3303      	adds	r3, #3
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	b25b      	sxtb	r3, r3
 8005a8e:	b29b      	uxth	r3, r3
 8005a90:	011b      	lsls	r3, r3, #4
 8005a92:	b29a      	uxth	r2, r3
 8005a94:	2012      	movs	r0, #18
 8005a96:	183b      	adds	r3, r7, r0
 8005a98:	801a      	strh	r2, [r3, #0]
    dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	3304      	adds	r3, #4
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	b21a      	sxth	r2, r3
 8005aa2:	2410      	movs	r4, #16
 8005aa4:	193b      	adds	r3, r7, r4
 8005aa6:	210f      	movs	r1, #15
 8005aa8:	400a      	ands	r2, r1
 8005aaa:	801a      	strh	r2, [r3, #0]
    calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 8005aac:	183a      	adds	r2, r7, r0
 8005aae:	193b      	adds	r3, r7, r4
 8005ab0:	8812      	ldrh	r2, [r2, #0]
 8005ab2:	881b      	ldrh	r3, [r3, #0]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	b21a      	sxth	r2, r3
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	83da      	strh	r2, [r3, #30]
    dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	3305      	adds	r3, #5
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	b25b      	sxtb	r3, r3
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	011b      	lsls	r3, r3, #4
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	210e      	movs	r1, #14
 8005acc:	187b      	adds	r3, r7, r1
 8005ace:	801a      	strh	r2, [r3, #0]
    dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	3304      	adds	r3, #4
 8005ad4:	781b      	ldrb	r3, [r3, #0]
 8005ad6:	091b      	lsrs	r3, r3, #4
 8005ad8:	b2da      	uxtb	r2, r3
 8005ada:	200c      	movs	r0, #12
 8005adc:	183b      	adds	r3, r7, r0
 8005ade:	801a      	strh	r2, [r3, #0]
    calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 8005ae0:	187a      	adds	r2, r7, r1
 8005ae2:	183b      	adds	r3, r7, r0
 8005ae4:	8812      	ldrh	r2, [r2, #0]
 8005ae6:	881b      	ldrh	r3, [r3, #0]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	b21a      	sxth	r2, r3
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	841a      	strh	r2, [r3, #32]
    calib_data->dig_H6 = (int8_t)reg_data[6];
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	3306      	adds	r3, #6
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	b259      	sxtb	r1, r3
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	2222      	movs	r2, #34	; 0x22
 8005afc:	5499      	strb	r1, [r3, r2]
}
 8005afe:	46c0      	nop			; (mov r8, r8)
 8005b00:	46bd      	mov	sp, r7
 8005b02:	b007      	add	sp, #28
 8005b04:	bd90      	pop	{r4, r7, pc}

08005b06 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b084      	sub	sp, #16
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	0002      	movs	r2, r0
 8005b0e:	1dfb      	adds	r3, r7, #7
 8005b10:	701a      	strb	r2, [r3, #0]
 8005b12:	1dbb      	adds	r3, r7, #6
 8005b14:	1c0a      	adds	r2, r1, #0
 8005b16:	701a      	strb	r2, [r3, #0]
    uint8_t settings_changed = FALSE;
 8005b18:	230f      	movs	r3, #15
 8005b1a:	18fb      	adds	r3, r7, r3
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	701a      	strb	r2, [r3, #0]

    if (sub_settings & desired_settings)
 8005b20:	1dfb      	adds	r3, r7, #7
 8005b22:	1dba      	adds	r2, r7, #6
 8005b24:	781b      	ldrb	r3, [r3, #0]
 8005b26:	7812      	ldrb	r2, [r2, #0]
 8005b28:	4013      	ands	r3, r2
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d004      	beq.n	8005b3a <are_settings_changed+0x34>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 8005b30:	230f      	movs	r3, #15
 8005b32:	18fb      	adds	r3, r7, r3
 8005b34:	2201      	movs	r2, #1
 8005b36:	701a      	strb	r2, [r3, #0]
 8005b38:	e003      	b.n	8005b42 <are_settings_changed+0x3c>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 8005b3a:	230f      	movs	r3, #15
 8005b3c:	18fb      	adds	r3, r7, r3
 8005b3e:	2200      	movs	r2, #0
 8005b40:	701a      	strb	r2, [r3, #0]
    }

    return settings_changed;
 8005b42:	230f      	movs	r3, #15
 8005b44:	18fb      	adds	r3, r7, r3
 8005b46:	781b      	ldrb	r3, [r3, #0]
}
 8005b48:	0018      	movs	r0, r3
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	b004      	add	sp, #16
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00b      	beq.n	8005b76 <null_ptr_check+0x26>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d007      	beq.n	8005b76 <null_ptr_check+0x26>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d003      	beq.n	8005b76 <null_ptr_check+0x26>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d104      	bne.n	8005b80 <null_ptr_check+0x30>
    {
        /* Device structure pointer is not valid */
        rslt = BME280_E_NULL_PTR;
 8005b76:	230f      	movs	r3, #15
 8005b78:	18fb      	adds	r3, r7, r3
 8005b7a:	22ff      	movs	r2, #255	; 0xff
 8005b7c:	701a      	strb	r2, [r3, #0]
 8005b7e:	e003      	b.n	8005b88 <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BME280_OK;
 8005b80:	230f      	movs	r3, #15
 8005b82:	18fb      	adds	r3, r7, r3
 8005b84:	2200      	movs	r2, #0
 8005b86:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8005b88:	230f      	movs	r3, #15
 8005b8a:	18fb      	adds	r3, r7, r3
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	b25b      	sxtb	r3, r3
}
 8005b90:	0018      	movs	r0, r3
 8005b92:	46bd      	mov	sp, r7
 8005b94:	b004      	add	sp, #16
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b082      	sub	sp, #8
 8005b9c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005b9e:	1dfb      	adds	r3, r7, #7
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8005ba4:	4b0b      	ldr	r3, [pc, #44]	; (8005bd4 <HAL_Init+0x3c>)
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	4b0a      	ldr	r3, [pc, #40]	; (8005bd4 <HAL_Init+0x3c>)
 8005baa:	2140      	movs	r1, #64	; 0x40
 8005bac:	430a      	orrs	r2, r1
 8005bae:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005bb0:	2000      	movs	r0, #0
 8005bb2:	f000 f811 	bl	8005bd8 <HAL_InitTick>
 8005bb6:	1e03      	subs	r3, r0, #0
 8005bb8:	d003      	beq.n	8005bc2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8005bba:	1dfb      	adds	r3, r7, #7
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	701a      	strb	r2, [r3, #0]
 8005bc0:	e001      	b.n	8005bc6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005bc2:	f7fe f8af 	bl	8003d24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005bc6:	1dfb      	adds	r3, r7, #7
 8005bc8:	781b      	ldrb	r3, [r3, #0]
}
 8005bca:	0018      	movs	r0, r3
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	b002      	add	sp, #8
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	46c0      	nop			; (mov r8, r8)
 8005bd4:	40022000 	.word	0x40022000

08005bd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005be0:	230f      	movs	r3, #15
 8005be2:	18fb      	adds	r3, r7, r3
 8005be4:	2200      	movs	r2, #0
 8005be6:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8005be8:	4b0f      	ldr	r3, [pc, #60]	; (8005c28 <HAL_InitTick+0x50>)
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	23fa      	movs	r3, #250	; 0xfa
 8005bee:	0099      	lsls	r1, r3, #2
 8005bf0:	0010      	movs	r0, r2
 8005bf2:	f7fa fa91 	bl	8000118 <__udivsi3>
 8005bf6:	0003      	movs	r3, r0
 8005bf8:	0018      	movs	r0, r3
 8005bfa:	f000 f918 	bl	8005e2e <HAL_SYSTICK_Config>
 8005bfe:	1e03      	subs	r3, r0, #0
 8005c00:	d004      	beq.n	8005c0c <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8005c02:	230f      	movs	r3, #15
 8005c04:	18fb      	adds	r3, r7, r3
 8005c06:	2201      	movs	r2, #1
 8005c08:	701a      	strb	r2, [r3, #0]
 8005c0a:	e006      	b.n	8005c1a <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8005c0c:	6879      	ldr	r1, [r7, #4]
 8005c0e:	2301      	movs	r3, #1
 8005c10:	425b      	negs	r3, r3
 8005c12:	2200      	movs	r2, #0
 8005c14:	0018      	movs	r0, r3
 8005c16:	f000 f8e5 	bl	8005de4 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8005c1a:	230f      	movs	r3, #15
 8005c1c:	18fb      	adds	r3, r7, r3
 8005c1e:	781b      	ldrb	r3, [r3, #0]
}
 8005c20:	0018      	movs	r0, r3
 8005c22:	46bd      	mov	sp, r7
 8005c24:	b004      	add	sp, #16
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	20000014 	.word	0x20000014

08005c2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	af00      	add	r7, sp, #0
  uwTick++;
 8005c30:	4b03      	ldr	r3, [pc, #12]	; (8005c40 <HAL_IncTick+0x14>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	1c5a      	adds	r2, r3, #1
 8005c36:	4b02      	ldr	r3, [pc, #8]	; (8005c40 <HAL_IncTick+0x14>)
 8005c38:	601a      	str	r2, [r3, #0]
}
 8005c3a:	46c0      	nop			; (mov r8, r8)
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	200003d0 	.word	0x200003d0

08005c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	af00      	add	r7, sp, #0
  return uwTick;
 8005c48:	4b02      	ldr	r3, [pc, #8]	; (8005c54 <HAL_GetTick+0x10>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
}
 8005c4c:	0018      	movs	r0, r3
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	46c0      	nop			; (mov r8, r8)
 8005c54:	200003d0 	.word	0x200003d0

08005c58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005c60:	f7ff fff0 	bl	8005c44 <HAL_GetTick>
 8005c64:	0003      	movs	r3, r0
 8005c66:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	3301      	adds	r3, #1
 8005c70:	d002      	beq.n	8005c78 <HAL_Delay+0x20>
  {
    wait++;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	3301      	adds	r3, #1
 8005c76:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005c78:	46c0      	nop			; (mov r8, r8)
 8005c7a:	f7ff ffe3 	bl	8005c44 <HAL_GetTick>
 8005c7e:	0002      	movs	r2, r0
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	429a      	cmp	r2, r3
 8005c88:	d8f7      	bhi.n	8005c7a <HAL_Delay+0x22>
  {
  }
}
 8005c8a:	46c0      	nop			; (mov r8, r8)
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	b004      	add	sp, #16
 8005c90:	bd80      	pop	{r7, pc}
	...

08005c94 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b082      	sub	sp, #8
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	0002      	movs	r2, r0
 8005c9c:	1dfb      	adds	r3, r7, #7
 8005c9e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8005ca0:	1dfb      	adds	r3, r7, #7
 8005ca2:	781b      	ldrb	r3, [r3, #0]
 8005ca4:	001a      	movs	r2, r3
 8005ca6:	231f      	movs	r3, #31
 8005ca8:	401a      	ands	r2, r3
 8005caa:	4b04      	ldr	r3, [pc, #16]	; (8005cbc <NVIC_EnableIRQ+0x28>)
 8005cac:	2101      	movs	r1, #1
 8005cae:	4091      	lsls	r1, r2
 8005cb0:	000a      	movs	r2, r1
 8005cb2:	601a      	str	r2, [r3, #0]
}
 8005cb4:	46c0      	nop			; (mov r8, r8)
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	b002      	add	sp, #8
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	e000e100 	.word	0xe000e100

08005cc0 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005cc0:	b590      	push	{r4, r7, lr}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	0002      	movs	r2, r0
 8005cc8:	6039      	str	r1, [r7, #0]
 8005cca:	1dfb      	adds	r3, r7, #7
 8005ccc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8005cce:	1dfb      	adds	r3, r7, #7
 8005cd0:	781b      	ldrb	r3, [r3, #0]
 8005cd2:	2b7f      	cmp	r3, #127	; 0x7f
 8005cd4:	d932      	bls.n	8005d3c <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005cd6:	4a2f      	ldr	r2, [pc, #188]	; (8005d94 <NVIC_SetPriority+0xd4>)
 8005cd8:	1dfb      	adds	r3, r7, #7
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	0019      	movs	r1, r3
 8005cde:	230f      	movs	r3, #15
 8005ce0:	400b      	ands	r3, r1
 8005ce2:	3b08      	subs	r3, #8
 8005ce4:	089b      	lsrs	r3, r3, #2
 8005ce6:	3306      	adds	r3, #6
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	18d3      	adds	r3, r2, r3
 8005cec:	3304      	adds	r3, #4
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	1dfa      	adds	r2, r7, #7
 8005cf2:	7812      	ldrb	r2, [r2, #0]
 8005cf4:	0011      	movs	r1, r2
 8005cf6:	2203      	movs	r2, #3
 8005cf8:	400a      	ands	r2, r1
 8005cfa:	00d2      	lsls	r2, r2, #3
 8005cfc:	21ff      	movs	r1, #255	; 0xff
 8005cfe:	4091      	lsls	r1, r2
 8005d00:	000a      	movs	r2, r1
 8005d02:	43d2      	mvns	r2, r2
 8005d04:	401a      	ands	r2, r3
 8005d06:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	019b      	lsls	r3, r3, #6
 8005d0c:	22ff      	movs	r2, #255	; 0xff
 8005d0e:	401a      	ands	r2, r3
 8005d10:	1dfb      	adds	r3, r7, #7
 8005d12:	781b      	ldrb	r3, [r3, #0]
 8005d14:	0018      	movs	r0, r3
 8005d16:	2303      	movs	r3, #3
 8005d18:	4003      	ands	r3, r0
 8005d1a:	00db      	lsls	r3, r3, #3
 8005d1c:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005d1e:	481d      	ldr	r0, [pc, #116]	; (8005d94 <NVIC_SetPriority+0xd4>)
 8005d20:	1dfb      	adds	r3, r7, #7
 8005d22:	781b      	ldrb	r3, [r3, #0]
 8005d24:	001c      	movs	r4, r3
 8005d26:	230f      	movs	r3, #15
 8005d28:	4023      	ands	r3, r4
 8005d2a:	3b08      	subs	r3, #8
 8005d2c:	089b      	lsrs	r3, r3, #2
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	3306      	adds	r3, #6
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	18c3      	adds	r3, r0, r3
 8005d36:	3304      	adds	r3, #4
 8005d38:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005d3a:	e027      	b.n	8005d8c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005d3c:	4a16      	ldr	r2, [pc, #88]	; (8005d98 <NVIC_SetPriority+0xd8>)
 8005d3e:	1dfb      	adds	r3, r7, #7
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	b25b      	sxtb	r3, r3
 8005d44:	089b      	lsrs	r3, r3, #2
 8005d46:	33c0      	adds	r3, #192	; 0xc0
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	589b      	ldr	r3, [r3, r2]
 8005d4c:	1dfa      	adds	r2, r7, #7
 8005d4e:	7812      	ldrb	r2, [r2, #0]
 8005d50:	0011      	movs	r1, r2
 8005d52:	2203      	movs	r2, #3
 8005d54:	400a      	ands	r2, r1
 8005d56:	00d2      	lsls	r2, r2, #3
 8005d58:	21ff      	movs	r1, #255	; 0xff
 8005d5a:	4091      	lsls	r1, r2
 8005d5c:	000a      	movs	r2, r1
 8005d5e:	43d2      	mvns	r2, r2
 8005d60:	401a      	ands	r2, r3
 8005d62:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	019b      	lsls	r3, r3, #6
 8005d68:	22ff      	movs	r2, #255	; 0xff
 8005d6a:	401a      	ands	r2, r3
 8005d6c:	1dfb      	adds	r3, r7, #7
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	0018      	movs	r0, r3
 8005d72:	2303      	movs	r3, #3
 8005d74:	4003      	ands	r3, r0
 8005d76:	00db      	lsls	r3, r3, #3
 8005d78:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005d7a:	4807      	ldr	r0, [pc, #28]	; (8005d98 <NVIC_SetPriority+0xd8>)
 8005d7c:	1dfb      	adds	r3, r7, #7
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	b25b      	sxtb	r3, r3
 8005d82:	089b      	lsrs	r3, r3, #2
 8005d84:	430a      	orrs	r2, r1
 8005d86:	33c0      	adds	r3, #192	; 0xc0
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	501a      	str	r2, [r3, r0]
}
 8005d8c:	46c0      	nop			; (mov r8, r8)
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	b003      	add	sp, #12
 8005d92:	bd90      	pop	{r4, r7, pc}
 8005d94:	e000ed00 	.word	0xe000ed00
 8005d98:	e000e100 	.word	0xe000e100

08005d9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b082      	sub	sp, #8
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	3b01      	subs	r3, #1
 8005da8:	4a0c      	ldr	r2, [pc, #48]	; (8005ddc <SysTick_Config+0x40>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d901      	bls.n	8005db2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005dae:	2301      	movs	r3, #1
 8005db0:	e010      	b.n	8005dd4 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005db2:	4b0b      	ldr	r3, [pc, #44]	; (8005de0 <SysTick_Config+0x44>)
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	3a01      	subs	r2, #1
 8005db8:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005dba:	2301      	movs	r3, #1
 8005dbc:	425b      	negs	r3, r3
 8005dbe:	2103      	movs	r1, #3
 8005dc0:	0018      	movs	r0, r3
 8005dc2:	f7ff ff7d 	bl	8005cc0 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005dc6:	4b06      	ldr	r3, [pc, #24]	; (8005de0 <SysTick_Config+0x44>)
 8005dc8:	2200      	movs	r2, #0
 8005dca:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005dcc:	4b04      	ldr	r3, [pc, #16]	; (8005de0 <SysTick_Config+0x44>)
 8005dce:	2207      	movs	r2, #7
 8005dd0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005dd2:	2300      	movs	r3, #0
}
 8005dd4:	0018      	movs	r0, r3
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	b002      	add	sp, #8
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	00ffffff 	.word	0x00ffffff
 8005de0:	e000e010 	.word	0xe000e010

08005de4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60b9      	str	r1, [r7, #8]
 8005dec:	607a      	str	r2, [r7, #4]
 8005dee:	210f      	movs	r1, #15
 8005df0:	187b      	adds	r3, r7, r1
 8005df2:	1c02      	adds	r2, r0, #0
 8005df4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	187b      	adds	r3, r7, r1
 8005dfa:	781b      	ldrb	r3, [r3, #0]
 8005dfc:	b25b      	sxtb	r3, r3
 8005dfe:	0011      	movs	r1, r2
 8005e00:	0018      	movs	r0, r3
 8005e02:	f7ff ff5d 	bl	8005cc0 <NVIC_SetPriority>
}
 8005e06:	46c0      	nop			; (mov r8, r8)
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	b004      	add	sp, #16
 8005e0c:	bd80      	pop	{r7, pc}

08005e0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e0e:	b580      	push	{r7, lr}
 8005e10:	b082      	sub	sp, #8
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	0002      	movs	r2, r0
 8005e16:	1dfb      	adds	r3, r7, #7
 8005e18:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e1a:	1dfb      	adds	r3, r7, #7
 8005e1c:	781b      	ldrb	r3, [r3, #0]
 8005e1e:	b25b      	sxtb	r3, r3
 8005e20:	0018      	movs	r0, r3
 8005e22:	f7ff ff37 	bl	8005c94 <NVIC_EnableIRQ>
}
 8005e26:	46c0      	nop			; (mov r8, r8)
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	b002      	add	sp, #8
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b082      	sub	sp, #8
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	0018      	movs	r0, r3
 8005e3a:	f7ff ffaf 	bl	8005d9c <SysTick_Config>
 8005e3e:	0003      	movs	r3, r0
}
 8005e40:	0018      	movs	r0, r3
 8005e42:	46bd      	mov	sp, r7
 8005e44:	b002      	add	sp, #8
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b086      	sub	sp, #24
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005e52:	2300      	movs	r3, #0
 8005e54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005e56:	2300      	movs	r3, #0
 8005e58:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8005e5e:	e155      	b.n	800610c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2101      	movs	r1, #1
 8005e66:	697a      	ldr	r2, [r7, #20]
 8005e68:	4091      	lsls	r1, r2
 8005e6a:	000a      	movs	r2, r1
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d100      	bne.n	8005e78 <HAL_GPIO_Init+0x30>
 8005e76:	e146      	b.n	8006106 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	d003      	beq.n	8005e88 <HAL_GPIO_Init+0x40>
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	2b12      	cmp	r3, #18
 8005e86:	d123      	bne.n	8005ed0 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	08da      	lsrs	r2, r3, #3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	3208      	adds	r2, #8
 8005e90:	0092      	lsls	r2, r2, #2
 8005e92:	58d3      	ldr	r3, [r2, r3]
 8005e94:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	2207      	movs	r2, #7
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	009b      	lsls	r3, r3, #2
 8005e9e:	220f      	movs	r2, #15
 8005ea0:	409a      	lsls	r2, r3
 8005ea2:	0013      	movs	r3, r2
 8005ea4:	43da      	mvns	r2, r3
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	691a      	ldr	r2, [r3, #16]
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	2107      	movs	r1, #7
 8005eb4:	400b      	ands	r3, r1
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	409a      	lsls	r2, r3
 8005eba:	0013      	movs	r3, r2
 8005ebc:	693a      	ldr	r2, [r7, #16]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	08da      	lsrs	r2, r3, #3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	3208      	adds	r2, #8
 8005eca:	0092      	lsls	r2, r2, #2
 8005ecc:	6939      	ldr	r1, [r7, #16]
 8005ece:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d00b      	beq.n	8005ef0 <HAL_GPIO_Init+0xa8>
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	d007      	beq.n	8005ef0 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005ee4:	2b11      	cmp	r3, #17
 8005ee6:	d003      	beq.n	8005ef0 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	2b12      	cmp	r3, #18
 8005eee:	d130      	bne.n	8005f52 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	005b      	lsls	r3, r3, #1
 8005efa:	2203      	movs	r2, #3
 8005efc:	409a      	lsls	r2, r3
 8005efe:	0013      	movs	r3, r2
 8005f00:	43da      	mvns	r2, r3
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	4013      	ands	r3, r2
 8005f06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	68da      	ldr	r2, [r3, #12]
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	005b      	lsls	r3, r3, #1
 8005f10:	409a      	lsls	r2, r3
 8005f12:	0013      	movs	r3, r2
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005f26:	2201      	movs	r2, #1
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	409a      	lsls	r2, r3
 8005f2c:	0013      	movs	r3, r2
 8005f2e:	43da      	mvns	r2, r3
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	4013      	ands	r3, r2
 8005f34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	091b      	lsrs	r3, r3, #4
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	401a      	ands	r2, r3
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	409a      	lsls	r2, r3
 8005f44:	0013      	movs	r3, r2
 8005f46:	693a      	ldr	r2, [r7, #16]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	693a      	ldr	r2, [r7, #16]
 8005f50:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	005b      	lsls	r3, r3, #1
 8005f5c:	2203      	movs	r2, #3
 8005f5e:	409a      	lsls	r2, r3
 8005f60:	0013      	movs	r3, r2
 8005f62:	43da      	mvns	r2, r3
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	4013      	ands	r3, r2
 8005f68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	2203      	movs	r2, #3
 8005f70:	401a      	ands	r2, r3
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	005b      	lsls	r3, r3, #1
 8005f76:	409a      	lsls	r2, r3
 8005f78:	0013      	movs	r3, r2
 8005f7a:	693a      	ldr	r2, [r7, #16]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	693a      	ldr	r2, [r7, #16]
 8005f84:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	005b      	lsls	r3, r3, #1
 8005f90:	2203      	movs	r2, #3
 8005f92:	409a      	lsls	r2, r3
 8005f94:	0013      	movs	r3, r2
 8005f96:	43da      	mvns	r2, r3
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	689a      	ldr	r2, [r3, #8]
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	005b      	lsls	r3, r3, #1
 8005fa6:	409a      	lsls	r2, r3
 8005fa8:	0013      	movs	r3, r2
 8005faa:	693a      	ldr	r2, [r7, #16]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	685a      	ldr	r2, [r3, #4]
 8005fba:	2380      	movs	r3, #128	; 0x80
 8005fbc:	055b      	lsls	r3, r3, #21
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	d100      	bne.n	8005fc4 <HAL_GPIO_Init+0x17c>
 8005fc2:	e0a0      	b.n	8006106 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005fc4:	4b57      	ldr	r3, [pc, #348]	; (8006124 <HAL_GPIO_Init+0x2dc>)
 8005fc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005fc8:	4b56      	ldr	r3, [pc, #344]	; (8006124 <HAL_GPIO_Init+0x2dc>)
 8005fca:	2101      	movs	r1, #1
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8005fd0:	4a55      	ldr	r2, [pc, #340]	; (8006128 <HAL_GPIO_Init+0x2e0>)
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	089b      	lsrs	r3, r3, #2
 8005fd6:	3302      	adds	r3, #2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	589b      	ldr	r3, [r3, r2]
 8005fdc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	2203      	movs	r2, #3
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	220f      	movs	r2, #15
 8005fe8:	409a      	lsls	r2, r3
 8005fea:	0013      	movs	r3, r2
 8005fec:	43da      	mvns	r2, r3
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	23a0      	movs	r3, #160	; 0xa0
 8005ff8:	05db      	lsls	r3, r3, #23
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d01f      	beq.n	800603e <HAL_GPIO_Init+0x1f6>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a4a      	ldr	r2, [pc, #296]	; (800612c <HAL_GPIO_Init+0x2e4>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d019      	beq.n	800603a <HAL_GPIO_Init+0x1f2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a49      	ldr	r2, [pc, #292]	; (8006130 <HAL_GPIO_Init+0x2e8>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d013      	beq.n	8006036 <HAL_GPIO_Init+0x1ee>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	4a48      	ldr	r2, [pc, #288]	; (8006134 <HAL_GPIO_Init+0x2ec>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d00d      	beq.n	8006032 <HAL_GPIO_Init+0x1ea>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a47      	ldr	r2, [pc, #284]	; (8006138 <HAL_GPIO_Init+0x2f0>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d007      	beq.n	800602e <HAL_GPIO_Init+0x1e6>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a46      	ldr	r2, [pc, #280]	; (800613c <HAL_GPIO_Init+0x2f4>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d101      	bne.n	800602a <HAL_GPIO_Init+0x1e2>
 8006026:	2305      	movs	r3, #5
 8006028:	e00a      	b.n	8006040 <HAL_GPIO_Init+0x1f8>
 800602a:	2306      	movs	r3, #6
 800602c:	e008      	b.n	8006040 <HAL_GPIO_Init+0x1f8>
 800602e:	2304      	movs	r3, #4
 8006030:	e006      	b.n	8006040 <HAL_GPIO_Init+0x1f8>
 8006032:	2303      	movs	r3, #3
 8006034:	e004      	b.n	8006040 <HAL_GPIO_Init+0x1f8>
 8006036:	2302      	movs	r3, #2
 8006038:	e002      	b.n	8006040 <HAL_GPIO_Init+0x1f8>
 800603a:	2301      	movs	r3, #1
 800603c:	e000      	b.n	8006040 <HAL_GPIO_Init+0x1f8>
 800603e:	2300      	movs	r3, #0
 8006040:	697a      	ldr	r2, [r7, #20]
 8006042:	2103      	movs	r1, #3
 8006044:	400a      	ands	r2, r1
 8006046:	0092      	lsls	r2, r2, #2
 8006048:	4093      	lsls	r3, r2
 800604a:	693a      	ldr	r2, [r7, #16]
 800604c:	4313      	orrs	r3, r2
 800604e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006050:	4935      	ldr	r1, [pc, #212]	; (8006128 <HAL_GPIO_Init+0x2e0>)
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	089b      	lsrs	r3, r3, #2
 8006056:	3302      	adds	r3, #2
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800605e:	4b38      	ldr	r3, [pc, #224]	; (8006140 <HAL_GPIO_Init+0x2f8>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	43da      	mvns	r2, r3
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	4013      	ands	r3, r2
 800606c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	685a      	ldr	r2, [r3, #4]
 8006072:	2380      	movs	r3, #128	; 0x80
 8006074:	025b      	lsls	r3, r3, #9
 8006076:	4013      	ands	r3, r2
 8006078:	d003      	beq.n	8006082 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	4313      	orrs	r3, r2
 8006080:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006082:	4b2f      	ldr	r3, [pc, #188]	; (8006140 <HAL_GPIO_Init+0x2f8>)
 8006084:	693a      	ldr	r2, [r7, #16]
 8006086:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8006088:	4b2d      	ldr	r3, [pc, #180]	; (8006140 <HAL_GPIO_Init+0x2f8>)
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	43da      	mvns	r2, r3
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	4013      	ands	r3, r2
 8006096:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	685a      	ldr	r2, [r3, #4]
 800609c:	2380      	movs	r3, #128	; 0x80
 800609e:	029b      	lsls	r3, r3, #10
 80060a0:	4013      	ands	r3, r2
 80060a2:	d003      	beq.n	80060ac <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80060a4:	693a      	ldr	r2, [r7, #16]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80060ac:	4b24      	ldr	r3, [pc, #144]	; (8006140 <HAL_GPIO_Init+0x2f8>)
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80060b2:	4b23      	ldr	r3, [pc, #140]	; (8006140 <HAL_GPIO_Init+0x2f8>)
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	43da      	mvns	r2, r3
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	4013      	ands	r3, r2
 80060c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	685a      	ldr	r2, [r3, #4]
 80060c6:	2380      	movs	r3, #128	; 0x80
 80060c8:	035b      	lsls	r3, r3, #13
 80060ca:	4013      	ands	r3, r2
 80060cc:	d003      	beq.n	80060d6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80060ce:	693a      	ldr	r2, [r7, #16]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80060d6:	4b1a      	ldr	r3, [pc, #104]	; (8006140 <HAL_GPIO_Init+0x2f8>)
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80060dc:	4b18      	ldr	r3, [pc, #96]	; (8006140 <HAL_GPIO_Init+0x2f8>)
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	43da      	mvns	r2, r3
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	4013      	ands	r3, r2
 80060ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	685a      	ldr	r2, [r3, #4]
 80060f0:	2380      	movs	r3, #128	; 0x80
 80060f2:	039b      	lsls	r3, r3, #14
 80060f4:	4013      	ands	r3, r2
 80060f6:	d003      	beq.n	8006100 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80060f8:	693a      	ldr	r2, [r7, #16]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8006100:	4b0f      	ldr	r3, [pc, #60]	; (8006140 <HAL_GPIO_Init+0x2f8>)
 8006102:	693a      	ldr	r2, [r7, #16]
 8006104:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	3301      	adds	r3, #1
 800610a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	40da      	lsrs	r2, r3
 8006114:	1e13      	subs	r3, r2, #0
 8006116:	d000      	beq.n	800611a <HAL_GPIO_Init+0x2d2>
 8006118:	e6a2      	b.n	8005e60 <HAL_GPIO_Init+0x18>
  }
}
 800611a:	46c0      	nop			; (mov r8, r8)
 800611c:	46bd      	mov	sp, r7
 800611e:	b006      	add	sp, #24
 8006120:	bd80      	pop	{r7, pc}
 8006122:	46c0      	nop			; (mov r8, r8)
 8006124:	40021000 	.word	0x40021000
 8006128:	40010000 	.word	0x40010000
 800612c:	50000400 	.word	0x50000400
 8006130:	50000800 	.word	0x50000800
 8006134:	50000c00 	.word	0x50000c00
 8006138:	50001000 	.word	0x50001000
 800613c:	50001c00 	.word	0x50001c00
 8006140:	40010400 	.word	0x40010400

08006144 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{ 
 8006144:	b580      	push	{r7, lr}
 8006146:	b086      	sub	sp, #24
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800614e:	2300      	movs	r3, #0
 8006150:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006152:	2300      	movs	r3, #0
 8006154:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 8006156:	2300      	movs	r3, #0
 8006158:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 800615a:	e0bc      	b.n	80062d6 <HAL_GPIO_DeInit+0x192>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 800615c:	2201      	movs	r2, #1
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	409a      	lsls	r2, r3
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	4013      	ands	r3, r2
 8006166:	613b      	str	r3, [r7, #16]

    if(iocurrent)
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d100      	bne.n	8006170 <HAL_GPIO_DeInit+0x2c>
 800616e:	e0af      	b.n	80062d0 <HAL_GPIO_DeInit+0x18c>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	005b      	lsls	r3, r3, #1
 8006178:	2103      	movs	r1, #3
 800617a:	4099      	lsls	r1, r3
 800617c:	000b      	movs	r3, r1
 800617e:	431a      	orrs	r2, r3
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	601a      	str	r2, [r3, #0]
           
      /* Configure the default Alternate Function in current IO */ 
      GPIOx->AFR[position >> 3U] &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	08da      	lsrs	r2, r3, #3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	3208      	adds	r2, #8
 800618c:	0092      	lsls	r2, r2, #2
 800618e:	58d3      	ldr	r3, [r2, r3]
 8006190:	697a      	ldr	r2, [r7, #20]
 8006192:	2107      	movs	r1, #7
 8006194:	400a      	ands	r2, r1
 8006196:	0092      	lsls	r2, r2, #2
 8006198:	210f      	movs	r1, #15
 800619a:	4091      	lsls	r1, r2
 800619c:	000a      	movs	r2, r1
 800619e:	43d1      	mvns	r1, r2
 80061a0:	697a      	ldr	r2, [r7, #20]
 80061a2:	08d2      	lsrs	r2, r2, #3
 80061a4:	4019      	ands	r1, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	3208      	adds	r2, #8
 80061aa:	0092      	lsls	r2, r2, #2
 80061ac:	50d1      	str	r1, [r2, r3]
      
      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	0052      	lsls	r2, r2, #1
 80061b6:	2103      	movs	r1, #3
 80061b8:	4091      	lsls	r1, r2
 80061ba:	000a      	movs	r2, r1
 80061bc:	43d2      	mvns	r2, r2
 80061be:	401a      	ands	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	609a      	str	r2, [r3, #8]
      
      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	2101      	movs	r1, #1
 80061ca:	697a      	ldr	r2, [r7, #20]
 80061cc:	4091      	lsls	r1, r2
 80061ce:	000a      	movs	r2, r1
 80061d0:	43d2      	mvns	r2, r2
 80061d2:	401a      	ands	r2, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	605a      	str	r2, [r3, #4]
      
      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	697a      	ldr	r2, [r7, #20]
 80061de:	0052      	lsls	r2, r2, #1
 80061e0:	2103      	movs	r1, #3
 80061e2:	4091      	lsls	r1, r2
 80061e4:	000a      	movs	r2, r1
 80061e6:	43d2      	mvns	r2, r2
 80061e8:	401a      	ands	r2, r3
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	60da      	str	r2, [r3, #12]
      
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
 80061ee:	4a3f      	ldr	r2, [pc, #252]	; (80062ec <HAL_GPIO_DeInit+0x1a8>)
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	089b      	lsrs	r3, r3, #2
 80061f4:	3302      	adds	r3, #2
 80061f6:	009b      	lsls	r3, r3, #2
 80061f8:	589b      	ldr	r3, [r3, r2]
 80061fa:	60fb      	str	r3, [r7, #12]
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	2203      	movs	r2, #3
 8006200:	4013      	ands	r3, r2
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	220f      	movs	r2, #15
 8006206:	409a      	lsls	r2, r3
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	4013      	ands	r3, r2
 800620c:	60fb      	str	r3, [r7, #12]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	23a0      	movs	r3, #160	; 0xa0
 8006212:	05db      	lsls	r3, r3, #23
 8006214:	429a      	cmp	r2, r3
 8006216:	d01f      	beq.n	8006258 <HAL_GPIO_DeInit+0x114>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a35      	ldr	r2, [pc, #212]	; (80062f0 <HAL_GPIO_DeInit+0x1ac>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d019      	beq.n	8006254 <HAL_GPIO_DeInit+0x110>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4a34      	ldr	r2, [pc, #208]	; (80062f4 <HAL_GPIO_DeInit+0x1b0>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d013      	beq.n	8006250 <HAL_GPIO_DeInit+0x10c>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a33      	ldr	r2, [pc, #204]	; (80062f8 <HAL_GPIO_DeInit+0x1b4>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d00d      	beq.n	800624c <HAL_GPIO_DeInit+0x108>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a32      	ldr	r2, [pc, #200]	; (80062fc <HAL_GPIO_DeInit+0x1b8>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d007      	beq.n	8006248 <HAL_GPIO_DeInit+0x104>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a31      	ldr	r2, [pc, #196]	; (8006300 <HAL_GPIO_DeInit+0x1bc>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d101      	bne.n	8006244 <HAL_GPIO_DeInit+0x100>
 8006240:	2305      	movs	r3, #5
 8006242:	e00a      	b.n	800625a <HAL_GPIO_DeInit+0x116>
 8006244:	2306      	movs	r3, #6
 8006246:	e008      	b.n	800625a <HAL_GPIO_DeInit+0x116>
 8006248:	2304      	movs	r3, #4
 800624a:	e006      	b.n	800625a <HAL_GPIO_DeInit+0x116>
 800624c:	2303      	movs	r3, #3
 800624e:	e004      	b.n	800625a <HAL_GPIO_DeInit+0x116>
 8006250:	2302      	movs	r3, #2
 8006252:	e002      	b.n	800625a <HAL_GPIO_DeInit+0x116>
 8006254:	2301      	movs	r3, #1
 8006256:	e000      	b.n	800625a <HAL_GPIO_DeInit+0x116>
 8006258:	2300      	movs	r3, #0
 800625a:	697a      	ldr	r2, [r7, #20]
 800625c:	2103      	movs	r1, #3
 800625e:	400a      	ands	r2, r1
 8006260:	0092      	lsls	r2, r2, #2
 8006262:	4093      	lsls	r3, r2
 8006264:	68fa      	ldr	r2, [r7, #12]
 8006266:	429a      	cmp	r2, r3
 8006268:	d132      	bne.n	80062d0 <HAL_GPIO_DeInit+0x18c>
      {
        tmp = ((uint32_t)0x0FU) << (4U * (position & 0x03U));
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	2203      	movs	r2, #3
 800626e:	4013      	ands	r3, r2
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	220f      	movs	r2, #15
 8006274:	409a      	lsls	r2, r3
 8006276:	0013      	movs	r3, r2
 8006278:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800627a:	4a1c      	ldr	r2, [pc, #112]	; (80062ec <HAL_GPIO_DeInit+0x1a8>)
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	089b      	lsrs	r3, r3, #2
 8006280:	3302      	adds	r3, #2
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	589a      	ldr	r2, [r3, r2]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	43d9      	mvns	r1, r3
 800628a:	4818      	ldr	r0, [pc, #96]	; (80062ec <HAL_GPIO_DeInit+0x1a8>)
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	089b      	lsrs	r3, r3, #2
 8006290:	400a      	ands	r2, r1
 8006292:	3302      	adds	r3, #2
 8006294:	009b      	lsls	r3, r3, #2
 8006296:	501a      	str	r2, [r3, r0]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006298:	4b1a      	ldr	r3, [pc, #104]	; (8006304 <HAL_GPIO_DeInit+0x1c0>)
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	43d9      	mvns	r1, r3
 80062a0:	4b18      	ldr	r3, [pc, #96]	; (8006304 <HAL_GPIO_DeInit+0x1c0>)
 80062a2:	400a      	ands	r2, r1
 80062a4:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80062a6:	4b17      	ldr	r3, [pc, #92]	; (8006304 <HAL_GPIO_DeInit+0x1c0>)
 80062a8:	685a      	ldr	r2, [r3, #4]
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	43d9      	mvns	r1, r3
 80062ae:	4b15      	ldr	r3, [pc, #84]	; (8006304 <HAL_GPIO_DeInit+0x1c0>)
 80062b0:	400a      	ands	r2, r1
 80062b2:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80062b4:	4b13      	ldr	r3, [pc, #76]	; (8006304 <HAL_GPIO_DeInit+0x1c0>)
 80062b6:	689a      	ldr	r2, [r3, #8]
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	43d9      	mvns	r1, r3
 80062bc:	4b11      	ldr	r3, [pc, #68]	; (8006304 <HAL_GPIO_DeInit+0x1c0>)
 80062be:	400a      	ands	r2, r1
 80062c0:	609a      	str	r2, [r3, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80062c2:	4b10      	ldr	r3, [pc, #64]	; (8006304 <HAL_GPIO_DeInit+0x1c0>)
 80062c4:	68da      	ldr	r2, [r3, #12]
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	43d9      	mvns	r1, r3
 80062ca:	4b0e      	ldr	r3, [pc, #56]	; (8006304 <HAL_GPIO_DeInit+0x1c0>)
 80062cc:	400a      	ands	r2, r1
 80062ce:	60da      	str	r2, [r3, #12]
      }
    }
     position++;
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	3301      	adds	r3, #1
 80062d4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 80062d6:	683a      	ldr	r2, [r7, #0]
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	40da      	lsrs	r2, r3
 80062dc:	1e13      	subs	r3, r2, #0
 80062de:	d000      	beq.n	80062e2 <HAL_GPIO_DeInit+0x19e>
 80062e0:	e73c      	b.n	800615c <HAL_GPIO_DeInit+0x18>
  }
}
 80062e2:	46c0      	nop			; (mov r8, r8)
 80062e4:	46bd      	mov	sp, r7
 80062e6:	b006      	add	sp, #24
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	46c0      	nop			; (mov r8, r8)
 80062ec:	40010000 	.word	0x40010000
 80062f0:	50000400 	.word	0x50000400
 80062f4:	50000800 	.word	0x50000800
 80062f8:	50000c00 	.word	0x50000c00
 80062fc:	50001000 	.word	0x50001000
 8006300:	50001c00 	.word	0x50001c00
 8006304:	40010400 	.word	0x40010400

08006308 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b082      	sub	sp, #8
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	0008      	movs	r0, r1
 8006312:	0011      	movs	r1, r2
 8006314:	1cbb      	adds	r3, r7, #2
 8006316:	1c02      	adds	r2, r0, #0
 8006318:	801a      	strh	r2, [r3, #0]
 800631a:	1c7b      	adds	r3, r7, #1
 800631c:	1c0a      	adds	r2, r1, #0
 800631e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8006320:	1c7b      	adds	r3, r7, #1
 8006322:	781b      	ldrb	r3, [r3, #0]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d004      	beq.n	8006332 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006328:	1cbb      	adds	r3, r7, #2
 800632a:	881a      	ldrh	r2, [r3, #0]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8006330:	e003      	b.n	800633a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8006332:	1cbb      	adds	r3, r7, #2
 8006334:	881a      	ldrh	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	629a      	str	r2, [r3, #40]	; 0x28
}
 800633a:	46c0      	nop			; (mov r8, r8)
 800633c:	46bd      	mov	sp, r7
 800633e:	b002      	add	sp, #8
 8006340:	bd80      	pop	{r7, pc}

08006342 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006342:	b580      	push	{r7, lr}
 8006344:	b082      	sub	sp, #8
 8006346:	af00      	add	r7, sp, #0
 8006348:	6078      	str	r0, [r7, #4]
 800634a:	000a      	movs	r2, r1
 800634c:	1cbb      	adds	r3, r7, #2
 800634e:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	695a      	ldr	r2, [r3, #20]
 8006354:	1cbb      	adds	r3, r7, #2
 8006356:	881b      	ldrh	r3, [r3, #0]
 8006358:	405a      	eors	r2, r3
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	615a      	str	r2, [r3, #20]
}
 800635e:	46c0      	nop			; (mov r8, r8)
 8006360:	46bd      	mov	sp, r7
 8006362:	b002      	add	sp, #8
 8006364:	bd80      	pop	{r7, pc}
	...

08006368 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d101      	bne.n	800637a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e082      	b.n	8006480 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2241      	movs	r2, #65	; 0x41
 800637e:	5c9b      	ldrb	r3, [r3, r2]
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b00      	cmp	r3, #0
 8006384:	d107      	bne.n	8006396 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2240      	movs	r2, #64	; 0x40
 800638a:	2100      	movs	r1, #0
 800638c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	0018      	movs	r0, r3
 8006392:	f7fd fce9 	bl	8003d68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2241      	movs	r2, #65	; 0x41
 800639a:	2124      	movs	r1, #36	; 0x24
 800639c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2101      	movs	r1, #1
 80063aa:	438a      	bics	r2, r1
 80063ac:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	685a      	ldr	r2, [r3, #4]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4934      	ldr	r1, [pc, #208]	; (8006488 <HAL_I2C_Init+0x120>)
 80063b8:	400a      	ands	r2, r1
 80063ba:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	689a      	ldr	r2, [r3, #8]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4931      	ldr	r1, [pc, #196]	; (800648c <HAL_I2C_Init+0x124>)
 80063c8:	400a      	ands	r2, r1
 80063ca:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d108      	bne.n	80063e6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689a      	ldr	r2, [r3, #8]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2180      	movs	r1, #128	; 0x80
 80063de:	0209      	lsls	r1, r1, #8
 80063e0:	430a      	orrs	r2, r1
 80063e2:	609a      	str	r2, [r3, #8]
 80063e4:	e007      	b.n	80063f6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	689a      	ldr	r2, [r3, #8]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2184      	movs	r1, #132	; 0x84
 80063f0:	0209      	lsls	r1, r1, #8
 80063f2:	430a      	orrs	r2, r1
 80063f4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	68db      	ldr	r3, [r3, #12]
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d104      	bne.n	8006408 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2280      	movs	r2, #128	; 0x80
 8006404:	0112      	lsls	r2, r2, #4
 8006406:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	685a      	ldr	r2, [r3, #4]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	491f      	ldr	r1, [pc, #124]	; (8006490 <HAL_I2C_Init+0x128>)
 8006414:	430a      	orrs	r2, r1
 8006416:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	68da      	ldr	r2, [r3, #12]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	491a      	ldr	r1, [pc, #104]	; (800648c <HAL_I2C_Init+0x124>)
 8006424:	400a      	ands	r2, r1
 8006426:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	691a      	ldr	r2, [r3, #16]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	695b      	ldr	r3, [r3, #20]
 8006430:	431a      	orrs	r2, r3
 8006432:	0011      	movs	r1, r2
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	021a      	lsls	r2, r3, #8
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	430a      	orrs	r2, r1
 8006440:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	69d9      	ldr	r1, [r3, #28]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a1a      	ldr	r2, [r3, #32]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	430a      	orrs	r2, r1
 8006450:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2101      	movs	r1, #1
 800645e:	430a      	orrs	r2, r1
 8006460:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2241      	movs	r2, #65	; 0x41
 800646c:	2120      	movs	r1, #32
 800646e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2242      	movs	r2, #66	; 0x42
 800647a:	2100      	movs	r1, #0
 800647c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800647e:	2300      	movs	r3, #0
}
 8006480:	0018      	movs	r0, r3
 8006482:	46bd      	mov	sp, r7
 8006484:	b002      	add	sp, #8
 8006486:	bd80      	pop	{r7, pc}
 8006488:	f0ffffff 	.word	0xf0ffffff
 800648c:	ffff7fff 	.word	0xffff7fff
 8006490:	02008000 	.word	0x02008000

08006494 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b082      	sub	sp, #8
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d101      	bne.n	80064a6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e022      	b.n	80064ec <HAL_I2C_DeInit+0x58>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2241      	movs	r2, #65	; 0x41
 80064aa:	2124      	movs	r1, #36	; 0x24
 80064ac:	5499      	strb	r1, [r3, r2]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2101      	movs	r1, #1
 80064ba:	438a      	bics	r2, r1
 80064bc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	0018      	movs	r0, r3
 80064c2:	f7fd fc95 	bl	8003df0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2241      	movs	r2, #65	; 0x41
 80064d0:	2100      	movs	r1, #0
 80064d2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2242      	movs	r2, #66	; 0x42
 80064de:	2100      	movs	r1, #0
 80064e0:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2240      	movs	r2, #64	; 0x40
 80064e6:	2100      	movs	r1, #0
 80064e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80064ea:	2300      	movs	r3, #0
}
 80064ec:	0018      	movs	r0, r3
 80064ee:	46bd      	mov	sp, r7
 80064f0:	b002      	add	sp, #8
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064f4:	b590      	push	{r4, r7, lr}
 80064f6:	b089      	sub	sp, #36	; 0x24
 80064f8:	af02      	add	r7, sp, #8
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	000c      	movs	r4, r1
 80064fe:	0010      	movs	r0, r2
 8006500:	0019      	movs	r1, r3
 8006502:	230a      	movs	r3, #10
 8006504:	18fb      	adds	r3, r7, r3
 8006506:	1c22      	adds	r2, r4, #0
 8006508:	801a      	strh	r2, [r3, #0]
 800650a:	2308      	movs	r3, #8
 800650c:	18fb      	adds	r3, r7, r3
 800650e:	1c02      	adds	r2, r0, #0
 8006510:	801a      	strh	r2, [r3, #0]
 8006512:	1dbb      	adds	r3, r7, #6
 8006514:	1c0a      	adds	r2, r1, #0
 8006516:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2241      	movs	r2, #65	; 0x41
 800651c:	5c9b      	ldrb	r3, [r3, r2]
 800651e:	b2db      	uxtb	r3, r3
 8006520:	2b20      	cmp	r3, #32
 8006522:	d000      	beq.n	8006526 <HAL_I2C_Mem_Write+0x32>
 8006524:	e10c      	b.n	8006740 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006528:	2b00      	cmp	r3, #0
 800652a:	d004      	beq.n	8006536 <HAL_I2C_Mem_Write+0x42>
 800652c:	232c      	movs	r3, #44	; 0x2c
 800652e:	18fb      	adds	r3, r7, r3
 8006530:	881b      	ldrh	r3, [r3, #0]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d105      	bne.n	8006542 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2280      	movs	r2, #128	; 0x80
 800653a:	0092      	lsls	r2, r2, #2
 800653c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e0ff      	b.n	8006742 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2240      	movs	r2, #64	; 0x40
 8006546:	5c9b      	ldrb	r3, [r3, r2]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d101      	bne.n	8006550 <HAL_I2C_Mem_Write+0x5c>
 800654c:	2302      	movs	r3, #2
 800654e:	e0f8      	b.n	8006742 <HAL_I2C_Mem_Write+0x24e>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2240      	movs	r2, #64	; 0x40
 8006554:	2101      	movs	r1, #1
 8006556:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006558:	f7ff fb74 	bl	8005c44 <HAL_GetTick>
 800655c:	0003      	movs	r3, r0
 800655e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006560:	2380      	movs	r3, #128	; 0x80
 8006562:	0219      	lsls	r1, r3, #8
 8006564:	68f8      	ldr	r0, [r7, #12]
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	2319      	movs	r3, #25
 800656c:	2201      	movs	r2, #1
 800656e:	f000 fb0b 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 8006572:	1e03      	subs	r3, r0, #0
 8006574:	d001      	beq.n	800657a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e0e3      	b.n	8006742 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2241      	movs	r2, #65	; 0x41
 800657e:	2121      	movs	r1, #33	; 0x21
 8006580:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2242      	movs	r2, #66	; 0x42
 8006586:	2140      	movs	r1, #64	; 0x40
 8006588:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2200      	movs	r2, #0
 800658e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006594:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	222c      	movs	r2, #44	; 0x2c
 800659a:	18ba      	adds	r2, r7, r2
 800659c:	8812      	ldrh	r2, [r2, #0]
 800659e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2200      	movs	r2, #0
 80065a4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80065a6:	1dbb      	adds	r3, r7, #6
 80065a8:	881c      	ldrh	r4, [r3, #0]
 80065aa:	2308      	movs	r3, #8
 80065ac:	18fb      	adds	r3, r7, r3
 80065ae:	881a      	ldrh	r2, [r3, #0]
 80065b0:	230a      	movs	r3, #10
 80065b2:	18fb      	adds	r3, r7, r3
 80065b4:	8819      	ldrh	r1, [r3, #0]
 80065b6:	68f8      	ldr	r0, [r7, #12]
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	9301      	str	r3, [sp, #4]
 80065bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065be:	9300      	str	r3, [sp, #0]
 80065c0:	0023      	movs	r3, r4
 80065c2:	f000 f9f9 	bl	80069b8 <I2C_RequestMemoryWrite>
 80065c6:	1e03      	subs	r3, r0, #0
 80065c8:	d005      	beq.n	80065d6 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2240      	movs	r2, #64	; 0x40
 80065ce:	2100      	movs	r1, #0
 80065d0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e0b5      	b.n	8006742 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065da:	b29b      	uxth	r3, r3
 80065dc:	2bff      	cmp	r3, #255	; 0xff
 80065de:	d911      	bls.n	8006604 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	22ff      	movs	r2, #255	; 0xff
 80065e4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065ea:	b2da      	uxtb	r2, r3
 80065ec:	2380      	movs	r3, #128	; 0x80
 80065ee:	045c      	lsls	r4, r3, #17
 80065f0:	230a      	movs	r3, #10
 80065f2:	18fb      	adds	r3, r7, r3
 80065f4:	8819      	ldrh	r1, [r3, #0]
 80065f6:	68f8      	ldr	r0, [r7, #12]
 80065f8:	2300      	movs	r3, #0
 80065fa:	9300      	str	r3, [sp, #0]
 80065fc:	0023      	movs	r3, r4
 80065fe:	f000 fbe3 	bl	8006dc8 <I2C_TransferConfig>
 8006602:	e012      	b.n	800662a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006608:	b29a      	uxth	r2, r3
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006612:	b2da      	uxtb	r2, r3
 8006614:	2380      	movs	r3, #128	; 0x80
 8006616:	049c      	lsls	r4, r3, #18
 8006618:	230a      	movs	r3, #10
 800661a:	18fb      	adds	r3, r7, r3
 800661c:	8819      	ldrh	r1, [r3, #0]
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	2300      	movs	r3, #0
 8006622:	9300      	str	r3, [sp, #0]
 8006624:	0023      	movs	r3, r4
 8006626:	f000 fbcf 	bl	8006dc8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800662a:	697a      	ldr	r2, [r7, #20]
 800662c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	0018      	movs	r0, r3
 8006632:	f000 fae8 	bl	8006c06 <I2C_WaitOnTXISFlagUntilTimeout>
 8006636:	1e03      	subs	r3, r0, #0
 8006638:	d001      	beq.n	800663e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e081      	b.n	8006742 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006642:	781a      	ldrb	r2, [r3, #0]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800664e:	1c5a      	adds	r2, r3, #1
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006658:	b29b      	uxth	r3, r3
 800665a:	3b01      	subs	r3, #1
 800665c:	b29a      	uxth	r2, r3
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006666:	3b01      	subs	r3, #1
 8006668:	b29a      	uxth	r2, r3
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006672:	b29b      	uxth	r3, r3
 8006674:	2b00      	cmp	r3, #0
 8006676:	d03a      	beq.n	80066ee <HAL_I2C_Mem_Write+0x1fa>
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800667c:	2b00      	cmp	r3, #0
 800667e:	d136      	bne.n	80066ee <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006680:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	9300      	str	r3, [sp, #0]
 8006688:	0013      	movs	r3, r2
 800668a:	2200      	movs	r2, #0
 800668c:	2180      	movs	r1, #128	; 0x80
 800668e:	f000 fa7b 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 8006692:	1e03      	subs	r3, r0, #0
 8006694:	d001      	beq.n	800669a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	e053      	b.n	8006742 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800669e:	b29b      	uxth	r3, r3
 80066a0:	2bff      	cmp	r3, #255	; 0xff
 80066a2:	d911      	bls.n	80066c8 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	22ff      	movs	r2, #255	; 0xff
 80066a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066ae:	b2da      	uxtb	r2, r3
 80066b0:	2380      	movs	r3, #128	; 0x80
 80066b2:	045c      	lsls	r4, r3, #17
 80066b4:	230a      	movs	r3, #10
 80066b6:	18fb      	adds	r3, r7, r3
 80066b8:	8819      	ldrh	r1, [r3, #0]
 80066ba:	68f8      	ldr	r0, [r7, #12]
 80066bc:	2300      	movs	r3, #0
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	0023      	movs	r3, r4
 80066c2:	f000 fb81 	bl	8006dc8 <I2C_TransferConfig>
 80066c6:	e012      	b.n	80066ee <HAL_I2C_Mem_Write+0x1fa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066cc:	b29a      	uxth	r2, r3
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066d6:	b2da      	uxtb	r2, r3
 80066d8:	2380      	movs	r3, #128	; 0x80
 80066da:	049c      	lsls	r4, r3, #18
 80066dc:	230a      	movs	r3, #10
 80066de:	18fb      	adds	r3, r7, r3
 80066e0:	8819      	ldrh	r1, [r3, #0]
 80066e2:	68f8      	ldr	r0, [r7, #12]
 80066e4:	2300      	movs	r3, #0
 80066e6:	9300      	str	r3, [sp, #0]
 80066e8:	0023      	movs	r3, r4
 80066ea:	f000 fb6d 	bl	8006dc8 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d198      	bne.n	800662a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066f8:	697a      	ldr	r2, [r7, #20]
 80066fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	0018      	movs	r0, r3
 8006700:	f000 fac0 	bl	8006c84 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006704:	1e03      	subs	r3, r0, #0
 8006706:	d001      	beq.n	800670c <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e01a      	b.n	8006742 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	2220      	movs	r2, #32
 8006712:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	685a      	ldr	r2, [r3, #4]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	490b      	ldr	r1, [pc, #44]	; (800674c <HAL_I2C_Mem_Write+0x258>)
 8006720:	400a      	ands	r2, r1
 8006722:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2241      	movs	r2, #65	; 0x41
 8006728:	2120      	movs	r1, #32
 800672a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2242      	movs	r2, #66	; 0x42
 8006730:	2100      	movs	r1, #0
 8006732:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2240      	movs	r2, #64	; 0x40
 8006738:	2100      	movs	r1, #0
 800673a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800673c:	2300      	movs	r3, #0
 800673e:	e000      	b.n	8006742 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8006740:	2302      	movs	r3, #2
  }
}
 8006742:	0018      	movs	r0, r3
 8006744:	46bd      	mov	sp, r7
 8006746:	b007      	add	sp, #28
 8006748:	bd90      	pop	{r4, r7, pc}
 800674a:	46c0      	nop			; (mov r8, r8)
 800674c:	fe00e800 	.word	0xfe00e800

08006750 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006750:	b590      	push	{r4, r7, lr}
 8006752:	b089      	sub	sp, #36	; 0x24
 8006754:	af02      	add	r7, sp, #8
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	000c      	movs	r4, r1
 800675a:	0010      	movs	r0, r2
 800675c:	0019      	movs	r1, r3
 800675e:	230a      	movs	r3, #10
 8006760:	18fb      	adds	r3, r7, r3
 8006762:	1c22      	adds	r2, r4, #0
 8006764:	801a      	strh	r2, [r3, #0]
 8006766:	2308      	movs	r3, #8
 8006768:	18fb      	adds	r3, r7, r3
 800676a:	1c02      	adds	r2, r0, #0
 800676c:	801a      	strh	r2, [r3, #0]
 800676e:	1dbb      	adds	r3, r7, #6
 8006770:	1c0a      	adds	r2, r1, #0
 8006772:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2241      	movs	r2, #65	; 0x41
 8006778:	5c9b      	ldrb	r3, [r3, r2]
 800677a:	b2db      	uxtb	r3, r3
 800677c:	2b20      	cmp	r3, #32
 800677e:	d000      	beq.n	8006782 <HAL_I2C_Mem_Read+0x32>
 8006780:	e110      	b.n	80069a4 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8006782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006784:	2b00      	cmp	r3, #0
 8006786:	d004      	beq.n	8006792 <HAL_I2C_Mem_Read+0x42>
 8006788:	232c      	movs	r3, #44	; 0x2c
 800678a:	18fb      	adds	r3, r7, r3
 800678c:	881b      	ldrh	r3, [r3, #0]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d105      	bne.n	800679e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2280      	movs	r2, #128	; 0x80
 8006796:	0092      	lsls	r2, r2, #2
 8006798:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e103      	b.n	80069a6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2240      	movs	r2, #64	; 0x40
 80067a2:	5c9b      	ldrb	r3, [r3, r2]
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d101      	bne.n	80067ac <HAL_I2C_Mem_Read+0x5c>
 80067a8:	2302      	movs	r3, #2
 80067aa:	e0fc      	b.n	80069a6 <HAL_I2C_Mem_Read+0x256>
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2240      	movs	r2, #64	; 0x40
 80067b0:	2101      	movs	r1, #1
 80067b2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80067b4:	f7ff fa46 	bl	8005c44 <HAL_GetTick>
 80067b8:	0003      	movs	r3, r0
 80067ba:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80067bc:	2380      	movs	r3, #128	; 0x80
 80067be:	0219      	lsls	r1, r3, #8
 80067c0:	68f8      	ldr	r0, [r7, #12]
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	2319      	movs	r3, #25
 80067c8:	2201      	movs	r2, #1
 80067ca:	f000 f9dd 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 80067ce:	1e03      	subs	r3, r0, #0
 80067d0:	d001      	beq.n	80067d6 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	e0e7      	b.n	80069a6 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2241      	movs	r2, #65	; 0x41
 80067da:	2122      	movs	r1, #34	; 0x22
 80067dc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2242      	movs	r2, #66	; 0x42
 80067e2:	2140      	movs	r1, #64	; 0x40
 80067e4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2200      	movs	r2, #0
 80067ea:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	222c      	movs	r2, #44	; 0x2c
 80067f6:	18ba      	adds	r2, r7, r2
 80067f8:	8812      	ldrh	r2, [r2, #0]
 80067fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2200      	movs	r2, #0
 8006800:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006802:	1dbb      	adds	r3, r7, #6
 8006804:	881c      	ldrh	r4, [r3, #0]
 8006806:	2308      	movs	r3, #8
 8006808:	18fb      	adds	r3, r7, r3
 800680a:	881a      	ldrh	r2, [r3, #0]
 800680c:	230a      	movs	r3, #10
 800680e:	18fb      	adds	r3, r7, r3
 8006810:	8819      	ldrh	r1, [r3, #0]
 8006812:	68f8      	ldr	r0, [r7, #12]
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	9301      	str	r3, [sp, #4]
 8006818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800681a:	9300      	str	r3, [sp, #0]
 800681c:	0023      	movs	r3, r4
 800681e:	f000 f92f 	bl	8006a80 <I2C_RequestMemoryRead>
 8006822:	1e03      	subs	r3, r0, #0
 8006824:	d005      	beq.n	8006832 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2240      	movs	r2, #64	; 0x40
 800682a:	2100      	movs	r1, #0
 800682c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e0b9      	b.n	80069a6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006836:	b29b      	uxth	r3, r3
 8006838:	2bff      	cmp	r3, #255	; 0xff
 800683a:	d911      	bls.n	8006860 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	22ff      	movs	r2, #255	; 0xff
 8006840:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006846:	b2da      	uxtb	r2, r3
 8006848:	2380      	movs	r3, #128	; 0x80
 800684a:	045c      	lsls	r4, r3, #17
 800684c:	230a      	movs	r3, #10
 800684e:	18fb      	adds	r3, r7, r3
 8006850:	8819      	ldrh	r1, [r3, #0]
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	4b56      	ldr	r3, [pc, #344]	; (80069b0 <HAL_I2C_Mem_Read+0x260>)
 8006856:	9300      	str	r3, [sp, #0]
 8006858:	0023      	movs	r3, r4
 800685a:	f000 fab5 	bl	8006dc8 <I2C_TransferConfig>
 800685e:	e012      	b.n	8006886 <HAL_I2C_Mem_Read+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006864:	b29a      	uxth	r2, r3
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800686e:	b2da      	uxtb	r2, r3
 8006870:	2380      	movs	r3, #128	; 0x80
 8006872:	049c      	lsls	r4, r3, #18
 8006874:	230a      	movs	r3, #10
 8006876:	18fb      	adds	r3, r7, r3
 8006878:	8819      	ldrh	r1, [r3, #0]
 800687a:	68f8      	ldr	r0, [r7, #12]
 800687c:	4b4c      	ldr	r3, [pc, #304]	; (80069b0 <HAL_I2C_Mem_Read+0x260>)
 800687e:	9300      	str	r3, [sp, #0]
 8006880:	0023      	movs	r3, r4
 8006882:	f000 faa1 	bl	8006dc8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006886:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006888:	68f8      	ldr	r0, [r7, #12]
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	9300      	str	r3, [sp, #0]
 800688e:	0013      	movs	r3, r2
 8006890:	2200      	movs	r2, #0
 8006892:	2104      	movs	r1, #4
 8006894:	f000 f978 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 8006898:	1e03      	subs	r3, r0, #0
 800689a:	d001      	beq.n	80068a0 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	e082      	b.n	80069a6 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068aa:	b2d2      	uxtb	r2, r2
 80068ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b2:	1c5a      	adds	r2, r3, #1
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068bc:	3b01      	subs	r3, #1
 80068be:	b29a      	uxth	r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	3b01      	subs	r3, #1
 80068cc:	b29a      	uxth	r2, r3
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d03a      	beq.n	8006952 <HAL_I2C_Mem_Read+0x202>
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d136      	bne.n	8006952 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80068e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068e6:	68f8      	ldr	r0, [r7, #12]
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	9300      	str	r3, [sp, #0]
 80068ec:	0013      	movs	r3, r2
 80068ee:	2200      	movs	r2, #0
 80068f0:	2180      	movs	r1, #128	; 0x80
 80068f2:	f000 f949 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 80068f6:	1e03      	subs	r3, r0, #0
 80068f8:	d001      	beq.n	80068fe <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e053      	b.n	80069a6 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006902:	b29b      	uxth	r3, r3
 8006904:	2bff      	cmp	r3, #255	; 0xff
 8006906:	d911      	bls.n	800692c <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	22ff      	movs	r2, #255	; 0xff
 800690c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006912:	b2da      	uxtb	r2, r3
 8006914:	2380      	movs	r3, #128	; 0x80
 8006916:	045c      	lsls	r4, r3, #17
 8006918:	230a      	movs	r3, #10
 800691a:	18fb      	adds	r3, r7, r3
 800691c:	8819      	ldrh	r1, [r3, #0]
 800691e:	68f8      	ldr	r0, [r7, #12]
 8006920:	2300      	movs	r3, #0
 8006922:	9300      	str	r3, [sp, #0]
 8006924:	0023      	movs	r3, r4
 8006926:	f000 fa4f 	bl	8006dc8 <I2C_TransferConfig>
 800692a:	e012      	b.n	8006952 <HAL_I2C_Mem_Read+0x202>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006930:	b29a      	uxth	r2, r3
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800693a:	b2da      	uxtb	r2, r3
 800693c:	2380      	movs	r3, #128	; 0x80
 800693e:	049c      	lsls	r4, r3, #18
 8006940:	230a      	movs	r3, #10
 8006942:	18fb      	adds	r3, r7, r3
 8006944:	8819      	ldrh	r1, [r3, #0]
 8006946:	68f8      	ldr	r0, [r7, #12]
 8006948:	2300      	movs	r3, #0
 800694a:	9300      	str	r3, [sp, #0]
 800694c:	0023      	movs	r3, r4
 800694e:	f000 fa3b 	bl	8006dc8 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006956:	b29b      	uxth	r3, r3
 8006958:	2b00      	cmp	r3, #0
 800695a:	d194      	bne.n	8006886 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800695c:	697a      	ldr	r2, [r7, #20]
 800695e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	0018      	movs	r0, r3
 8006964:	f000 f98e 	bl	8006c84 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006968:	1e03      	subs	r3, r0, #0
 800696a:	d001      	beq.n	8006970 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e01a      	b.n	80069a6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2220      	movs	r2, #32
 8006976:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	685a      	ldr	r2, [r3, #4]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	490c      	ldr	r1, [pc, #48]	; (80069b4 <HAL_I2C_Mem_Read+0x264>)
 8006984:	400a      	ands	r2, r1
 8006986:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2241      	movs	r2, #65	; 0x41
 800698c:	2120      	movs	r1, #32
 800698e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2242      	movs	r2, #66	; 0x42
 8006994:	2100      	movs	r1, #0
 8006996:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2240      	movs	r2, #64	; 0x40
 800699c:	2100      	movs	r1, #0
 800699e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80069a0:	2300      	movs	r3, #0
 80069a2:	e000      	b.n	80069a6 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80069a4:	2302      	movs	r3, #2
  }
}
 80069a6:	0018      	movs	r0, r3
 80069a8:	46bd      	mov	sp, r7
 80069aa:	b007      	add	sp, #28
 80069ac:	bd90      	pop	{r4, r7, pc}
 80069ae:	46c0      	nop			; (mov r8, r8)
 80069b0:	80002400 	.word	0x80002400
 80069b4:	fe00e800 	.word	0xfe00e800

080069b8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80069b8:	b5b0      	push	{r4, r5, r7, lr}
 80069ba:	b086      	sub	sp, #24
 80069bc:	af02      	add	r7, sp, #8
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	000c      	movs	r4, r1
 80069c2:	0010      	movs	r0, r2
 80069c4:	0019      	movs	r1, r3
 80069c6:	250a      	movs	r5, #10
 80069c8:	197b      	adds	r3, r7, r5
 80069ca:	1c22      	adds	r2, r4, #0
 80069cc:	801a      	strh	r2, [r3, #0]
 80069ce:	2308      	movs	r3, #8
 80069d0:	18fb      	adds	r3, r7, r3
 80069d2:	1c02      	adds	r2, r0, #0
 80069d4:	801a      	strh	r2, [r3, #0]
 80069d6:	1dbb      	adds	r3, r7, #6
 80069d8:	1c0a      	adds	r2, r1, #0
 80069da:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80069dc:	1dbb      	adds	r3, r7, #6
 80069de:	881b      	ldrh	r3, [r3, #0]
 80069e0:	b2da      	uxtb	r2, r3
 80069e2:	2380      	movs	r3, #128	; 0x80
 80069e4:	045c      	lsls	r4, r3, #17
 80069e6:	197b      	adds	r3, r7, r5
 80069e8:	8819      	ldrh	r1, [r3, #0]
 80069ea:	68f8      	ldr	r0, [r7, #12]
 80069ec:	4b23      	ldr	r3, [pc, #140]	; (8006a7c <I2C_RequestMemoryWrite+0xc4>)
 80069ee:	9300      	str	r3, [sp, #0]
 80069f0:	0023      	movs	r3, r4
 80069f2:	f000 f9e9 	bl	8006dc8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80069f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069f8:	6a39      	ldr	r1, [r7, #32]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	0018      	movs	r0, r3
 80069fe:	f000 f902 	bl	8006c06 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a02:	1e03      	subs	r3, r0, #0
 8006a04:	d001      	beq.n	8006a0a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e033      	b.n	8006a72 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a0a:	1dbb      	adds	r3, r7, #6
 8006a0c:	881b      	ldrh	r3, [r3, #0]
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d107      	bne.n	8006a22 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a12:	2308      	movs	r3, #8
 8006a14:	18fb      	adds	r3, r7, r3
 8006a16:	881b      	ldrh	r3, [r3, #0]
 8006a18:	b2da      	uxtb	r2, r3
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	629a      	str	r2, [r3, #40]	; 0x28
 8006a20:	e019      	b.n	8006a56 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006a22:	2308      	movs	r3, #8
 8006a24:	18fb      	adds	r3, r7, r3
 8006a26:	881b      	ldrh	r3, [r3, #0]
 8006a28:	0a1b      	lsrs	r3, r3, #8
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	b2da      	uxtb	r2, r3
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a36:	6a39      	ldr	r1, [r7, #32]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	0018      	movs	r0, r3
 8006a3c:	f000 f8e3 	bl	8006c06 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a40:	1e03      	subs	r3, r0, #0
 8006a42:	d001      	beq.n	8006a48 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	e014      	b.n	8006a72 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a48:	2308      	movs	r3, #8
 8006a4a:	18fb      	adds	r3, r7, r3
 8006a4c:	881b      	ldrh	r3, [r3, #0]
 8006a4e:	b2da      	uxtb	r2, r3
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006a56:	6a3a      	ldr	r2, [r7, #32]
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a5c:	9300      	str	r3, [sp, #0]
 8006a5e:	0013      	movs	r3, r2
 8006a60:	2200      	movs	r2, #0
 8006a62:	2180      	movs	r1, #128	; 0x80
 8006a64:	f000 f890 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 8006a68:	1e03      	subs	r3, r0, #0
 8006a6a:	d001      	beq.n	8006a70 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	e000      	b.n	8006a72 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	0018      	movs	r0, r3
 8006a74:	46bd      	mov	sp, r7
 8006a76:	b004      	add	sp, #16
 8006a78:	bdb0      	pop	{r4, r5, r7, pc}
 8006a7a:	46c0      	nop			; (mov r8, r8)
 8006a7c:	80002000 	.word	0x80002000

08006a80 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006a80:	b5b0      	push	{r4, r5, r7, lr}
 8006a82:	b086      	sub	sp, #24
 8006a84:	af02      	add	r7, sp, #8
 8006a86:	60f8      	str	r0, [r7, #12]
 8006a88:	000c      	movs	r4, r1
 8006a8a:	0010      	movs	r0, r2
 8006a8c:	0019      	movs	r1, r3
 8006a8e:	250a      	movs	r5, #10
 8006a90:	197b      	adds	r3, r7, r5
 8006a92:	1c22      	adds	r2, r4, #0
 8006a94:	801a      	strh	r2, [r3, #0]
 8006a96:	2308      	movs	r3, #8
 8006a98:	18fb      	adds	r3, r7, r3
 8006a9a:	1c02      	adds	r2, r0, #0
 8006a9c:	801a      	strh	r2, [r3, #0]
 8006a9e:	1dbb      	adds	r3, r7, #6
 8006aa0:	1c0a      	adds	r2, r1, #0
 8006aa2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006aa4:	1dbb      	adds	r3, r7, #6
 8006aa6:	881b      	ldrh	r3, [r3, #0]
 8006aa8:	b2da      	uxtb	r2, r3
 8006aaa:	197b      	adds	r3, r7, r5
 8006aac:	8819      	ldrh	r1, [r3, #0]
 8006aae:	68f8      	ldr	r0, [r7, #12]
 8006ab0:	4b23      	ldr	r3, [pc, #140]	; (8006b40 <I2C_RequestMemoryRead+0xc0>)
 8006ab2:	9300      	str	r3, [sp, #0]
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	f000 f987 	bl	8006dc8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006aba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006abc:	6a39      	ldr	r1, [r7, #32]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	0018      	movs	r0, r3
 8006ac2:	f000 f8a0 	bl	8006c06 <I2C_WaitOnTXISFlagUntilTimeout>
 8006ac6:	1e03      	subs	r3, r0, #0
 8006ac8:	d001      	beq.n	8006ace <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	e033      	b.n	8006b36 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ace:	1dbb      	adds	r3, r7, #6
 8006ad0:	881b      	ldrh	r3, [r3, #0]
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d107      	bne.n	8006ae6 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006ad6:	2308      	movs	r3, #8
 8006ad8:	18fb      	adds	r3, r7, r3
 8006ada:	881b      	ldrh	r3, [r3, #0]
 8006adc:	b2da      	uxtb	r2, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	629a      	str	r2, [r3, #40]	; 0x28
 8006ae4:	e019      	b.n	8006b1a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006ae6:	2308      	movs	r3, #8
 8006ae8:	18fb      	adds	r3, r7, r3
 8006aea:	881b      	ldrh	r3, [r3, #0]
 8006aec:	0a1b      	lsrs	r3, r3, #8
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	b2da      	uxtb	r2, r3
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006af8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006afa:	6a39      	ldr	r1, [r7, #32]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	0018      	movs	r0, r3
 8006b00:	f000 f881 	bl	8006c06 <I2C_WaitOnTXISFlagUntilTimeout>
 8006b04:	1e03      	subs	r3, r0, #0
 8006b06:	d001      	beq.n	8006b0c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e014      	b.n	8006b36 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006b0c:	2308      	movs	r3, #8
 8006b0e:	18fb      	adds	r3, r7, r3
 8006b10:	881b      	ldrh	r3, [r3, #0]
 8006b12:	b2da      	uxtb	r2, r3
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006b1a:	6a3a      	ldr	r2, [r7, #32]
 8006b1c:	68f8      	ldr	r0, [r7, #12]
 8006b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b20:	9300      	str	r3, [sp, #0]
 8006b22:	0013      	movs	r3, r2
 8006b24:	2200      	movs	r2, #0
 8006b26:	2140      	movs	r1, #64	; 0x40
 8006b28:	f000 f82e 	bl	8006b88 <I2C_WaitOnFlagUntilTimeout>
 8006b2c:	1e03      	subs	r3, r0, #0
 8006b2e:	d001      	beq.n	8006b34 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8006b30:	2301      	movs	r3, #1
 8006b32:	e000      	b.n	8006b36 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	0018      	movs	r0, r3
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	b004      	add	sp, #16
 8006b3c:	bdb0      	pop	{r4, r5, r7, pc}
 8006b3e:	46c0      	nop			; (mov r8, r8)
 8006b40:	80002000 	.word	0x80002000

08006b44 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b082      	sub	sp, #8
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	699b      	ldr	r3, [r3, #24]
 8006b52:	2202      	movs	r2, #2
 8006b54:	4013      	ands	r3, r2
 8006b56:	2b02      	cmp	r3, #2
 8006b58:	d103      	bne.n	8006b62 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	699b      	ldr	r3, [r3, #24]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	4013      	ands	r3, r2
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d007      	beq.n	8006b80 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	699a      	ldr	r2, [r3, #24]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	2101      	movs	r1, #1
 8006b7c:	430a      	orrs	r2, r1
 8006b7e:	619a      	str	r2, [r3, #24]
  }
}
 8006b80:	46c0      	nop			; (mov r8, r8)
 8006b82:	46bd      	mov	sp, r7
 8006b84:	b002      	add	sp, #8
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	60b9      	str	r1, [r7, #8]
 8006b92:	603b      	str	r3, [r7, #0]
 8006b94:	1dfb      	adds	r3, r7, #7
 8006b96:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b98:	e021      	b.n	8006bde <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	3301      	adds	r3, #1
 8006b9e:	d01e      	beq.n	8006bde <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ba0:	f7ff f850 	bl	8005c44 <HAL_GetTick>
 8006ba4:	0002      	movs	r2, r0
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	1ad3      	subs	r3, r2, r3
 8006baa:	683a      	ldr	r2, [r7, #0]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d302      	bcc.n	8006bb6 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d113      	bne.n	8006bde <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bba:	2220      	movs	r2, #32
 8006bbc:	431a      	orrs	r2, r3
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2241      	movs	r2, #65	; 0x41
 8006bc6:	2120      	movs	r1, #32
 8006bc8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2242      	movs	r2, #66	; 0x42
 8006bce:	2100      	movs	r1, #0
 8006bd0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2240      	movs	r2, #64	; 0x40
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e00f      	b.n	8006bfe <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	699b      	ldr	r3, [r3, #24]
 8006be4:	68ba      	ldr	r2, [r7, #8]
 8006be6:	4013      	ands	r3, r2
 8006be8:	68ba      	ldr	r2, [r7, #8]
 8006bea:	1ad3      	subs	r3, r2, r3
 8006bec:	425a      	negs	r2, r3
 8006bee:	4153      	adcs	r3, r2
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	001a      	movs	r2, r3
 8006bf4:	1dfb      	adds	r3, r7, #7
 8006bf6:	781b      	ldrb	r3, [r3, #0]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d0ce      	beq.n	8006b9a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	0018      	movs	r0, r3
 8006c00:	46bd      	mov	sp, r7
 8006c02:	b004      	add	sp, #16
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b084      	sub	sp, #16
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	60f8      	str	r0, [r7, #12]
 8006c0e:	60b9      	str	r1, [r7, #8]
 8006c10:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006c12:	e02b      	b.n	8006c6c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	68b9      	ldr	r1, [r7, #8]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	0018      	movs	r0, r3
 8006c1c:	f000 f86e 	bl	8006cfc <I2C_IsAcknowledgeFailed>
 8006c20:	1e03      	subs	r3, r0, #0
 8006c22:	d001      	beq.n	8006c28 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e029      	b.n	8006c7c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	d01e      	beq.n	8006c6c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c2e:	f7ff f809 	bl	8005c44 <HAL_GetTick>
 8006c32:	0002      	movs	r2, r0
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	1ad3      	subs	r3, r2, r3
 8006c38:	68ba      	ldr	r2, [r7, #8]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d302      	bcc.n	8006c44 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d113      	bne.n	8006c6c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c48:	2220      	movs	r2, #32
 8006c4a:	431a      	orrs	r2, r3
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2241      	movs	r2, #65	; 0x41
 8006c54:	2120      	movs	r1, #32
 8006c56:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2242      	movs	r2, #66	; 0x42
 8006c5c:	2100      	movs	r1, #0
 8006c5e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2240      	movs	r2, #64	; 0x40
 8006c64:	2100      	movs	r1, #0
 8006c66:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e007      	b.n	8006c7c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	2202      	movs	r2, #2
 8006c74:	4013      	ands	r3, r2
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d1cc      	bne.n	8006c14 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
}
 8006c7c:	0018      	movs	r0, r3
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	b004      	add	sp, #16
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c90:	e028      	b.n	8006ce4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	68b9      	ldr	r1, [r7, #8]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	0018      	movs	r0, r3
 8006c9a:	f000 f82f 	bl	8006cfc <I2C_IsAcknowledgeFailed>
 8006c9e:	1e03      	subs	r3, r0, #0
 8006ca0:	d001      	beq.n	8006ca6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e026      	b.n	8006cf4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ca6:	f7fe ffcd 	bl	8005c44 <HAL_GetTick>
 8006caa:	0002      	movs	r2, r0
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d302      	bcc.n	8006cbc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d113      	bne.n	8006ce4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cc0:	2220      	movs	r2, #32
 8006cc2:	431a      	orrs	r2, r3
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2241      	movs	r2, #65	; 0x41
 8006ccc:	2120      	movs	r1, #32
 8006cce:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2242      	movs	r2, #66	; 0x42
 8006cd4:	2100      	movs	r1, #0
 8006cd6:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	2240      	movs	r2, #64	; 0x40
 8006cdc:	2100      	movs	r1, #0
 8006cde:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	e007      	b.n	8006cf4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	699b      	ldr	r3, [r3, #24]
 8006cea:	2220      	movs	r2, #32
 8006cec:	4013      	ands	r3, r2
 8006cee:	2b20      	cmp	r3, #32
 8006cf0:	d1cf      	bne.n	8006c92 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	0018      	movs	r0, r3
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	b004      	add	sp, #16
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	699b      	ldr	r3, [r3, #24]
 8006d0e:	2210      	movs	r2, #16
 8006d10:	4013      	ands	r3, r2
 8006d12:	2b10      	cmp	r3, #16
 8006d14:	d151      	bne.n	8006dba <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006d16:	e021      	b.n	8006d5c <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	3301      	adds	r3, #1
 8006d1c:	d01e      	beq.n	8006d5c <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d1e:	f7fe ff91 	bl	8005c44 <HAL_GetTick>
 8006d22:	0002      	movs	r2, r0
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	1ad3      	subs	r3, r2, r3
 8006d28:	68ba      	ldr	r2, [r7, #8]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d302      	bcc.n	8006d34 <I2C_IsAcknowledgeFailed+0x38>
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d113      	bne.n	8006d5c <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d38:	2220      	movs	r2, #32
 8006d3a:	431a      	orrs	r2, r3
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2241      	movs	r2, #65	; 0x41
 8006d44:	2120      	movs	r1, #32
 8006d46:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2242      	movs	r2, #66	; 0x42
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2240      	movs	r2, #64	; 0x40
 8006d54:	2100      	movs	r1, #0
 8006d56:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e02f      	b.n	8006dbc <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	699b      	ldr	r3, [r3, #24]
 8006d62:	2220      	movs	r2, #32
 8006d64:	4013      	ands	r3, r2
 8006d66:	2b20      	cmp	r3, #32
 8006d68:	d1d6      	bne.n	8006d18 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2210      	movs	r2, #16
 8006d70:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2220      	movs	r2, #32
 8006d78:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	0018      	movs	r0, r3
 8006d7e:	f7ff fee1 	bl	8006b44 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	685a      	ldr	r2, [r3, #4]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	490d      	ldr	r1, [pc, #52]	; (8006dc4 <I2C_IsAcknowledgeFailed+0xc8>)
 8006d8e:	400a      	ands	r2, r1
 8006d90:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d96:	2204      	movs	r2, #4
 8006d98:	431a      	orrs	r2, r3
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2241      	movs	r2, #65	; 0x41
 8006da2:	2120      	movs	r1, #32
 8006da4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2242      	movs	r2, #66	; 0x42
 8006daa:	2100      	movs	r1, #0
 8006dac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2240      	movs	r2, #64	; 0x40
 8006db2:	2100      	movs	r1, #0
 8006db4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e000      	b.n	8006dbc <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	0018      	movs	r0, r3
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	b004      	add	sp, #16
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	fe00e800 	.word	0xfe00e800

08006dc8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8006dc8:	b590      	push	{r4, r7, lr}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	0008      	movs	r0, r1
 8006dd2:	0011      	movs	r1, r2
 8006dd4:	607b      	str	r3, [r7, #4]
 8006dd6:	240a      	movs	r4, #10
 8006dd8:	193b      	adds	r3, r7, r4
 8006dda:	1c02      	adds	r2, r0, #0
 8006ddc:	801a      	strh	r2, [r3, #0]
 8006dde:	2009      	movs	r0, #9
 8006de0:	183b      	adds	r3, r7, r0
 8006de2:	1c0a      	adds	r2, r1, #0
 8006de4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	6a3a      	ldr	r2, [r7, #32]
 8006dee:	0d51      	lsrs	r1, r2, #21
 8006df0:	2280      	movs	r2, #128	; 0x80
 8006df2:	00d2      	lsls	r2, r2, #3
 8006df4:	400a      	ands	r2, r1
 8006df6:	490e      	ldr	r1, [pc, #56]	; (8006e30 <I2C_TransferConfig+0x68>)
 8006df8:	430a      	orrs	r2, r1
 8006dfa:	43d2      	mvns	r2, r2
 8006dfc:	401a      	ands	r2, r3
 8006dfe:	0011      	movs	r1, r2
 8006e00:	193b      	adds	r3, r7, r4
 8006e02:	881b      	ldrh	r3, [r3, #0]
 8006e04:	059b      	lsls	r3, r3, #22
 8006e06:	0d9a      	lsrs	r2, r3, #22
 8006e08:	183b      	adds	r3, r7, r0
 8006e0a:	781b      	ldrb	r3, [r3, #0]
 8006e0c:	0418      	lsls	r0, r3, #16
 8006e0e:	23ff      	movs	r3, #255	; 0xff
 8006e10:	041b      	lsls	r3, r3, #16
 8006e12:	4003      	ands	r3, r0
 8006e14:	431a      	orrs	r2, r3
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	431a      	orrs	r2, r3
 8006e1a:	6a3b      	ldr	r3, [r7, #32]
 8006e1c:	431a      	orrs	r2, r3
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	430a      	orrs	r2, r1
 8006e24:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8006e26:	46c0      	nop			; (mov r8, r8)
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	b005      	add	sp, #20
 8006e2c:	bd90      	pop	{r4, r7, pc}
 8006e2e:	46c0      	nop			; (mov r8, r8)
 8006e30:	03ff63ff 	.word	0x03ff63ff

08006e34 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2241      	movs	r2, #65	; 0x41
 8006e42:	5c9b      	ldrb	r3, [r3, r2]
 8006e44:	b2db      	uxtb	r3, r3
 8006e46:	2b20      	cmp	r3, #32
 8006e48:	d138      	bne.n	8006ebc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2240      	movs	r2, #64	; 0x40
 8006e4e:	5c9b      	ldrb	r3, [r3, r2]
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d101      	bne.n	8006e58 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006e54:	2302      	movs	r3, #2
 8006e56:	e032      	b.n	8006ebe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2240      	movs	r2, #64	; 0x40
 8006e5c:	2101      	movs	r1, #1
 8006e5e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2241      	movs	r2, #65	; 0x41
 8006e64:	2124      	movs	r1, #36	; 0x24
 8006e66:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	2101      	movs	r1, #1
 8006e74:	438a      	bics	r2, r1
 8006e76:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4911      	ldr	r1, [pc, #68]	; (8006ec8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006e84:	400a      	ands	r2, r1
 8006e86:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	6819      	ldr	r1, [r3, #0]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	683a      	ldr	r2, [r7, #0]
 8006e94:	430a      	orrs	r2, r1
 8006e96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2101      	movs	r1, #1
 8006ea4:	430a      	orrs	r2, r1
 8006ea6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2241      	movs	r2, #65	; 0x41
 8006eac:	2120      	movs	r1, #32
 8006eae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2240      	movs	r2, #64	; 0x40
 8006eb4:	2100      	movs	r1, #0
 8006eb6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	e000      	b.n	8006ebe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006ebc:	2302      	movs	r3, #2
  }
}
 8006ebe:	0018      	movs	r0, r3
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	b002      	add	sp, #8
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	46c0      	nop			; (mov r8, r8)
 8006ec8:	ffffefff 	.word	0xffffefff

08006ecc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b084      	sub	sp, #16
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2241      	movs	r2, #65	; 0x41
 8006eda:	5c9b      	ldrb	r3, [r3, r2]
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	2b20      	cmp	r3, #32
 8006ee0:	d139      	bne.n	8006f56 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2240      	movs	r2, #64	; 0x40
 8006ee6:	5c9b      	ldrb	r3, [r3, r2]
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d101      	bne.n	8006ef0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006eec:	2302      	movs	r3, #2
 8006eee:	e033      	b.n	8006f58 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2240      	movs	r2, #64	; 0x40
 8006ef4:	2101      	movs	r1, #1
 8006ef6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2241      	movs	r2, #65	; 0x41
 8006efc:	2124      	movs	r1, #36	; 0x24
 8006efe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	2101      	movs	r1, #1
 8006f0c:	438a      	bics	r2, r1
 8006f0e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	4a11      	ldr	r2, [pc, #68]	; (8006f60 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	021b      	lsls	r3, r3, #8
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68fa      	ldr	r2, [r7, #12]
 8006f30:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2101      	movs	r1, #1
 8006f3e:	430a      	orrs	r2, r1
 8006f40:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2241      	movs	r2, #65	; 0x41
 8006f46:	2120      	movs	r1, #32
 8006f48:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2240      	movs	r2, #64	; 0x40
 8006f4e:	2100      	movs	r1, #0
 8006f50:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006f52:	2300      	movs	r3, #0
 8006f54:	e000      	b.n	8006f58 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006f56:	2302      	movs	r3, #2
  }
}
 8006f58:	0018      	movs	r0, r3
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	b004      	add	sp, #16
 8006f5e:	bd80      	pop	{r7, pc}
 8006f60:	fffff0ff 	.word	0xfffff0ff

08006f64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f64:	b5b0      	push	{r4, r5, r7, lr}
 8006f66:	b08a      	sub	sp, #40	; 0x28
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d102      	bne.n	8006f78 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	f000 fbbc 	bl	80076f0 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f78:	4bc8      	ldr	r3, [pc, #800]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8006f7a:	68db      	ldr	r3, [r3, #12]
 8006f7c:	220c      	movs	r2, #12
 8006f7e:	4013      	ands	r3, r2
 8006f80:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f82:	4bc6      	ldr	r3, [pc, #792]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8006f84:	68da      	ldr	r2, [r3, #12]
 8006f86:	2380      	movs	r3, #128	; 0x80
 8006f88:	025b      	lsls	r3, r3, #9
 8006f8a:	4013      	ands	r3, r2
 8006f8c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	2201      	movs	r2, #1
 8006f94:	4013      	ands	r3, r2
 8006f96:	d100      	bne.n	8006f9a <HAL_RCC_OscConfig+0x36>
 8006f98:	e07e      	b.n	8007098 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006f9a:	69fb      	ldr	r3, [r7, #28]
 8006f9c:	2b08      	cmp	r3, #8
 8006f9e:	d007      	beq.n	8006fb0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	2b0c      	cmp	r3, #12
 8006fa4:	d112      	bne.n	8006fcc <HAL_RCC_OscConfig+0x68>
 8006fa6:	69ba      	ldr	r2, [r7, #24]
 8006fa8:	2380      	movs	r3, #128	; 0x80
 8006faa:	025b      	lsls	r3, r3, #9
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d10d      	bne.n	8006fcc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fb0:	4bba      	ldr	r3, [pc, #744]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	2380      	movs	r3, #128	; 0x80
 8006fb6:	029b      	lsls	r3, r3, #10
 8006fb8:	4013      	ands	r3, r2
 8006fba:	d100      	bne.n	8006fbe <HAL_RCC_OscConfig+0x5a>
 8006fbc:	e06b      	b.n	8007096 <HAL_RCC_OscConfig+0x132>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d167      	bne.n	8007096 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	f000 fb92 	bl	80076f0 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	685a      	ldr	r2, [r3, #4]
 8006fd0:	2380      	movs	r3, #128	; 0x80
 8006fd2:	025b      	lsls	r3, r3, #9
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d107      	bne.n	8006fe8 <HAL_RCC_OscConfig+0x84>
 8006fd8:	4bb0      	ldr	r3, [pc, #704]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	4baf      	ldr	r3, [pc, #700]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8006fde:	2180      	movs	r1, #128	; 0x80
 8006fe0:	0249      	lsls	r1, r1, #9
 8006fe2:	430a      	orrs	r2, r1
 8006fe4:	601a      	str	r2, [r3, #0]
 8006fe6:	e027      	b.n	8007038 <HAL_RCC_OscConfig+0xd4>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	685a      	ldr	r2, [r3, #4]
 8006fec:	23a0      	movs	r3, #160	; 0xa0
 8006fee:	02db      	lsls	r3, r3, #11
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d10e      	bne.n	8007012 <HAL_RCC_OscConfig+0xae>
 8006ff4:	4ba9      	ldr	r3, [pc, #676]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	4ba8      	ldr	r3, [pc, #672]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8006ffa:	2180      	movs	r1, #128	; 0x80
 8006ffc:	02c9      	lsls	r1, r1, #11
 8006ffe:	430a      	orrs	r2, r1
 8007000:	601a      	str	r2, [r3, #0]
 8007002:	4ba6      	ldr	r3, [pc, #664]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	4ba5      	ldr	r3, [pc, #660]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007008:	2180      	movs	r1, #128	; 0x80
 800700a:	0249      	lsls	r1, r1, #9
 800700c:	430a      	orrs	r2, r1
 800700e:	601a      	str	r2, [r3, #0]
 8007010:	e012      	b.n	8007038 <HAL_RCC_OscConfig+0xd4>
 8007012:	4ba2      	ldr	r3, [pc, #648]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	4ba1      	ldr	r3, [pc, #644]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007018:	49a1      	ldr	r1, [pc, #644]	; (80072a0 <HAL_RCC_OscConfig+0x33c>)
 800701a:	400a      	ands	r2, r1
 800701c:	601a      	str	r2, [r3, #0]
 800701e:	4b9f      	ldr	r3, [pc, #636]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	2380      	movs	r3, #128	; 0x80
 8007024:	025b      	lsls	r3, r3, #9
 8007026:	4013      	ands	r3, r2
 8007028:	60fb      	str	r3, [r7, #12]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	4b9b      	ldr	r3, [pc, #620]	; (800729c <HAL_RCC_OscConfig+0x338>)
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	4b9a      	ldr	r3, [pc, #616]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007032:	499c      	ldr	r1, [pc, #624]	; (80072a4 <HAL_RCC_OscConfig+0x340>)
 8007034:	400a      	ands	r2, r1
 8007036:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d015      	beq.n	800706c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007040:	f7fe fe00 	bl	8005c44 <HAL_GetTick>
 8007044:	0003      	movs	r3, r0
 8007046:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007048:	e009      	b.n	800705e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800704a:	f7fe fdfb 	bl	8005c44 <HAL_GetTick>
 800704e:	0002      	movs	r2, r0
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	2b64      	cmp	r3, #100	; 0x64
 8007056:	d902      	bls.n	800705e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	f000 fb49 	bl	80076f0 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800705e:	4b8f      	ldr	r3, [pc, #572]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	2380      	movs	r3, #128	; 0x80
 8007064:	029b      	lsls	r3, r3, #10
 8007066:	4013      	ands	r3, r2
 8007068:	d0ef      	beq.n	800704a <HAL_RCC_OscConfig+0xe6>
 800706a:	e015      	b.n	8007098 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800706c:	f7fe fdea 	bl	8005c44 <HAL_GetTick>
 8007070:	0003      	movs	r3, r0
 8007072:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007074:	e008      	b.n	8007088 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007076:	f7fe fde5 	bl	8005c44 <HAL_GetTick>
 800707a:	0002      	movs	r2, r0
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	1ad3      	subs	r3, r2, r3
 8007080:	2b64      	cmp	r3, #100	; 0x64
 8007082:	d901      	bls.n	8007088 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8007084:	2303      	movs	r3, #3
 8007086:	e333      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007088:	4b84      	ldr	r3, [pc, #528]	; (800729c <HAL_RCC_OscConfig+0x338>)
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	2380      	movs	r3, #128	; 0x80
 800708e:	029b      	lsls	r3, r3, #10
 8007090:	4013      	ands	r3, r2
 8007092:	d1f0      	bne.n	8007076 <HAL_RCC_OscConfig+0x112>
 8007094:	e000      	b.n	8007098 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007096:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	2202      	movs	r2, #2
 800709e:	4013      	ands	r3, r2
 80070a0:	d100      	bne.n	80070a4 <HAL_RCC_OscConfig+0x140>
 80070a2:	e098      	b.n	80071d6 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80070aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ac:	2220      	movs	r2, #32
 80070ae:	4013      	ands	r3, r2
 80070b0:	d009      	beq.n	80070c6 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80070b2:	4b7a      	ldr	r3, [pc, #488]	; (800729c <HAL_RCC_OscConfig+0x338>)
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	4b79      	ldr	r3, [pc, #484]	; (800729c <HAL_RCC_OscConfig+0x338>)
 80070b8:	2120      	movs	r1, #32
 80070ba:	430a      	orrs	r2, r1
 80070bc:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80070be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c0:	2220      	movs	r2, #32
 80070c2:	4393      	bics	r3, r2
 80070c4:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80070c6:	69fb      	ldr	r3, [r7, #28]
 80070c8:	2b04      	cmp	r3, #4
 80070ca:	d005      	beq.n	80070d8 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	2b0c      	cmp	r3, #12
 80070d0:	d13d      	bne.n	800714e <HAL_RCC_OscConfig+0x1ea>
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d13a      	bne.n	800714e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80070d8:	4b70      	ldr	r3, [pc, #448]	; (800729c <HAL_RCC_OscConfig+0x338>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	2204      	movs	r2, #4
 80070de:	4013      	ands	r3, r2
 80070e0:	d004      	beq.n	80070ec <HAL_RCC_OscConfig+0x188>
 80070e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d101      	bne.n	80070ec <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	e301      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070ec:	4b6b      	ldr	r3, [pc, #428]	; (800729c <HAL_RCC_OscConfig+0x338>)
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	4a6d      	ldr	r2, [pc, #436]	; (80072a8 <HAL_RCC_OscConfig+0x344>)
 80070f2:	4013      	ands	r3, r2
 80070f4:	0019      	movs	r1, r3
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	021a      	lsls	r2, r3, #8
 80070fc:	4b67      	ldr	r3, [pc, #412]	; (800729c <HAL_RCC_OscConfig+0x338>)
 80070fe:	430a      	orrs	r2, r1
 8007100:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8007102:	4b66      	ldr	r3, [pc, #408]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2209      	movs	r2, #9
 8007108:	4393      	bics	r3, r2
 800710a:	0019      	movs	r1, r3
 800710c:	4b63      	ldr	r3, [pc, #396]	; (800729c <HAL_RCC_OscConfig+0x338>)
 800710e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007110:	430a      	orrs	r2, r1
 8007112:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007114:	f000 fc20 	bl	8007958 <HAL_RCC_GetSysClockFreq>
 8007118:	0001      	movs	r1, r0
 800711a:	4b60      	ldr	r3, [pc, #384]	; (800729c <HAL_RCC_OscConfig+0x338>)
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	091b      	lsrs	r3, r3, #4
 8007120:	220f      	movs	r2, #15
 8007122:	4013      	ands	r3, r2
 8007124:	4a61      	ldr	r2, [pc, #388]	; (80072ac <HAL_RCC_OscConfig+0x348>)
 8007126:	5cd3      	ldrb	r3, [r2, r3]
 8007128:	000a      	movs	r2, r1
 800712a:	40da      	lsrs	r2, r3
 800712c:	4b60      	ldr	r3, [pc, #384]	; (80072b0 <HAL_RCC_OscConfig+0x34c>)
 800712e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8007130:	2513      	movs	r5, #19
 8007132:	197c      	adds	r4, r7, r5
 8007134:	2000      	movs	r0, #0
 8007136:	f7fe fd4f 	bl	8005bd8 <HAL_InitTick>
 800713a:	0003      	movs	r3, r0
 800713c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800713e:	197b      	adds	r3, r7, r5
 8007140:	781b      	ldrb	r3, [r3, #0]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d047      	beq.n	80071d6 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8007146:	2313      	movs	r3, #19
 8007148:	18fb      	adds	r3, r7, r3
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	e2d0      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800714e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007150:	2b00      	cmp	r3, #0
 8007152:	d027      	beq.n	80071a4 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8007154:	4b51      	ldr	r3, [pc, #324]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	2209      	movs	r2, #9
 800715a:	4393      	bics	r3, r2
 800715c:	0019      	movs	r1, r3
 800715e:	4b4f      	ldr	r3, [pc, #316]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007160:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007162:	430a      	orrs	r2, r1
 8007164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007166:	f7fe fd6d 	bl	8005c44 <HAL_GetTick>
 800716a:	0003      	movs	r3, r0
 800716c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800716e:	e008      	b.n	8007182 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007170:	f7fe fd68 	bl	8005c44 <HAL_GetTick>
 8007174:	0002      	movs	r2, r0
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	1ad3      	subs	r3, r2, r3
 800717a:	2b02      	cmp	r3, #2
 800717c:	d901      	bls.n	8007182 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800717e:	2303      	movs	r3, #3
 8007180:	e2b6      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007182:	4b46      	ldr	r3, [pc, #280]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	2204      	movs	r2, #4
 8007188:	4013      	ands	r3, r2
 800718a:	d0f1      	beq.n	8007170 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800718c:	4b43      	ldr	r3, [pc, #268]	; (800729c <HAL_RCC_OscConfig+0x338>)
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	4a45      	ldr	r2, [pc, #276]	; (80072a8 <HAL_RCC_OscConfig+0x344>)
 8007192:	4013      	ands	r3, r2
 8007194:	0019      	movs	r1, r3
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	691b      	ldr	r3, [r3, #16]
 800719a:	021a      	lsls	r2, r3, #8
 800719c:	4b3f      	ldr	r3, [pc, #252]	; (800729c <HAL_RCC_OscConfig+0x338>)
 800719e:	430a      	orrs	r2, r1
 80071a0:	605a      	str	r2, [r3, #4]
 80071a2:	e018      	b.n	80071d6 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80071a4:	4b3d      	ldr	r3, [pc, #244]	; (800729c <HAL_RCC_OscConfig+0x338>)
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	4b3c      	ldr	r3, [pc, #240]	; (800729c <HAL_RCC_OscConfig+0x338>)
 80071aa:	2101      	movs	r1, #1
 80071ac:	438a      	bics	r2, r1
 80071ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071b0:	f7fe fd48 	bl	8005c44 <HAL_GetTick>
 80071b4:	0003      	movs	r3, r0
 80071b6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80071b8:	e008      	b.n	80071cc <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80071ba:	f7fe fd43 	bl	8005c44 <HAL_GetTick>
 80071be:	0002      	movs	r2, r0
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	d901      	bls.n	80071cc <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80071c8:	2303      	movs	r3, #3
 80071ca:	e291      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80071cc:	4b33      	ldr	r3, [pc, #204]	; (800729c <HAL_RCC_OscConfig+0x338>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	2204      	movs	r2, #4
 80071d2:	4013      	ands	r3, r2
 80071d4:	d1f1      	bne.n	80071ba <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	2210      	movs	r2, #16
 80071dc:	4013      	ands	r3, r2
 80071de:	d100      	bne.n	80071e2 <HAL_RCC_OscConfig+0x27e>
 80071e0:	e09f      	b.n	8007322 <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80071e2:	69fb      	ldr	r3, [r7, #28]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d13f      	bne.n	8007268 <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80071e8:	4b2c      	ldr	r3, [pc, #176]	; (800729c <HAL_RCC_OscConfig+0x338>)
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	2380      	movs	r3, #128	; 0x80
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	4013      	ands	r3, r2
 80071f2:	d005      	beq.n	8007200 <HAL_RCC_OscConfig+0x29c>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	69db      	ldr	r3, [r3, #28]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d101      	bne.n	8007200 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80071fc:	2301      	movs	r3, #1
 80071fe:	e277      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007200:	4b26      	ldr	r3, [pc, #152]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	4a2b      	ldr	r2, [pc, #172]	; (80072b4 <HAL_RCC_OscConfig+0x350>)
 8007206:	4013      	ands	r3, r2
 8007208:	0019      	movs	r1, r3
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800720e:	4b23      	ldr	r3, [pc, #140]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007210:	430a      	orrs	r2, r1
 8007212:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007214:	4b21      	ldr	r3, [pc, #132]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	021b      	lsls	r3, r3, #8
 800721a:	0a19      	lsrs	r1, r3, #8
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6a1b      	ldr	r3, [r3, #32]
 8007220:	061a      	lsls	r2, r3, #24
 8007222:	4b1e      	ldr	r3, [pc, #120]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007224:	430a      	orrs	r2, r1
 8007226:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800722c:	0b5b      	lsrs	r3, r3, #13
 800722e:	3301      	adds	r3, #1
 8007230:	2280      	movs	r2, #128	; 0x80
 8007232:	0212      	lsls	r2, r2, #8
 8007234:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8007236:	4b19      	ldr	r3, [pc, #100]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	091b      	lsrs	r3, r3, #4
 800723c:	210f      	movs	r1, #15
 800723e:	400b      	ands	r3, r1
 8007240:	491a      	ldr	r1, [pc, #104]	; (80072ac <HAL_RCC_OscConfig+0x348>)
 8007242:	5ccb      	ldrb	r3, [r1, r3]
 8007244:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007246:	4b1a      	ldr	r3, [pc, #104]	; (80072b0 <HAL_RCC_OscConfig+0x34c>)
 8007248:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 800724a:	2513      	movs	r5, #19
 800724c:	197c      	adds	r4, r7, r5
 800724e:	2000      	movs	r0, #0
 8007250:	f7fe fcc2 	bl	8005bd8 <HAL_InitTick>
 8007254:	0003      	movs	r3, r0
 8007256:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8007258:	197b      	adds	r3, r7, r5
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d060      	beq.n	8007322 <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 8007260:	2313      	movs	r3, #19
 8007262:	18fb      	adds	r3, r7, r3
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	e243      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	69db      	ldr	r3, [r3, #28]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d03e      	beq.n	80072ee <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007270:	4b0a      	ldr	r3, [pc, #40]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	4b09      	ldr	r3, [pc, #36]	; (800729c <HAL_RCC_OscConfig+0x338>)
 8007276:	2180      	movs	r1, #128	; 0x80
 8007278:	0049      	lsls	r1, r1, #1
 800727a:	430a      	orrs	r2, r1
 800727c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800727e:	f7fe fce1 	bl	8005c44 <HAL_GetTick>
 8007282:	0003      	movs	r3, r0
 8007284:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007286:	e017      	b.n	80072b8 <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007288:	f7fe fcdc 	bl	8005c44 <HAL_GetTick>
 800728c:	0002      	movs	r2, r0
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	1ad3      	subs	r3, r2, r3
 8007292:	2b02      	cmp	r3, #2
 8007294:	d910      	bls.n	80072b8 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 8007296:	2303      	movs	r3, #3
 8007298:	e22a      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
 800729a:	46c0      	nop			; (mov r8, r8)
 800729c:	40021000 	.word	0x40021000
 80072a0:	fffeffff 	.word	0xfffeffff
 80072a4:	fffbffff 	.word	0xfffbffff
 80072a8:	ffffe0ff 	.word	0xffffe0ff
 80072ac:	0800c1c8 	.word	0x0800c1c8
 80072b0:	20000014 	.word	0x20000014
 80072b4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80072b8:	4bc6      	ldr	r3, [pc, #792]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	2380      	movs	r3, #128	; 0x80
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	4013      	ands	r3, r2
 80072c2:	d0e1      	beq.n	8007288 <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80072c4:	4bc3      	ldr	r3, [pc, #780]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	4ac3      	ldr	r2, [pc, #780]	; (80075d8 <HAL_RCC_OscConfig+0x674>)
 80072ca:	4013      	ands	r3, r2
 80072cc:	0019      	movs	r1, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80072d2:	4bc0      	ldr	r3, [pc, #768]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80072d4:	430a      	orrs	r2, r1
 80072d6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80072d8:	4bbe      	ldr	r3, [pc, #760]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	021b      	lsls	r3, r3, #8
 80072de:	0a19      	lsrs	r1, r3, #8
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6a1b      	ldr	r3, [r3, #32]
 80072e4:	061a      	lsls	r2, r3, #24
 80072e6:	4bbb      	ldr	r3, [pc, #748]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80072e8:	430a      	orrs	r2, r1
 80072ea:	605a      	str	r2, [r3, #4]
 80072ec:	e019      	b.n	8007322 <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80072ee:	4bb9      	ldr	r3, [pc, #740]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80072f0:	681a      	ldr	r2, [r3, #0]
 80072f2:	4bb8      	ldr	r3, [pc, #736]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80072f4:	49b9      	ldr	r1, [pc, #740]	; (80075dc <HAL_RCC_OscConfig+0x678>)
 80072f6:	400a      	ands	r2, r1
 80072f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072fa:	f7fe fca3 	bl	8005c44 <HAL_GetTick>
 80072fe:	0003      	movs	r3, r0
 8007300:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007302:	e008      	b.n	8007316 <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007304:	f7fe fc9e 	bl	8005c44 <HAL_GetTick>
 8007308:	0002      	movs	r2, r0
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	1ad3      	subs	r3, r2, r3
 800730e:	2b02      	cmp	r3, #2
 8007310:	d901      	bls.n	8007316 <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 8007312:	2303      	movs	r3, #3
 8007314:	e1ec      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007316:	4baf      	ldr	r3, [pc, #700]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	2380      	movs	r3, #128	; 0x80
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	4013      	ands	r3, r2
 8007320:	d1f0      	bne.n	8007304 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2208      	movs	r2, #8
 8007328:	4013      	ands	r3, r2
 800732a:	d036      	beq.n	800739a <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	695b      	ldr	r3, [r3, #20]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d019      	beq.n	8007368 <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007334:	4ba7      	ldr	r3, [pc, #668]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007336:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007338:	4ba6      	ldr	r3, [pc, #664]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800733a:	2101      	movs	r1, #1
 800733c:	430a      	orrs	r2, r1
 800733e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007340:	f7fe fc80 	bl	8005c44 <HAL_GetTick>
 8007344:	0003      	movs	r3, r0
 8007346:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007348:	e008      	b.n	800735c <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800734a:	f7fe fc7b 	bl	8005c44 <HAL_GetTick>
 800734e:	0002      	movs	r2, r0
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	1ad3      	subs	r3, r2, r3
 8007354:	2b02      	cmp	r3, #2
 8007356:	d901      	bls.n	800735c <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8007358:	2303      	movs	r3, #3
 800735a:	e1c9      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800735c:	4b9d      	ldr	r3, [pc, #628]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800735e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007360:	2202      	movs	r2, #2
 8007362:	4013      	ands	r3, r2
 8007364:	d0f1      	beq.n	800734a <HAL_RCC_OscConfig+0x3e6>
 8007366:	e018      	b.n	800739a <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007368:	4b9a      	ldr	r3, [pc, #616]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800736a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800736c:	4b99      	ldr	r3, [pc, #612]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800736e:	2101      	movs	r1, #1
 8007370:	438a      	bics	r2, r1
 8007372:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007374:	f7fe fc66 	bl	8005c44 <HAL_GetTick>
 8007378:	0003      	movs	r3, r0
 800737a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800737c:	e008      	b.n	8007390 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800737e:	f7fe fc61 	bl	8005c44 <HAL_GetTick>
 8007382:	0002      	movs	r2, r0
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	2b02      	cmp	r3, #2
 800738a:	d901      	bls.n	8007390 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 800738c:	2303      	movs	r3, #3
 800738e:	e1af      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007390:	4b90      	ldr	r3, [pc, #576]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007392:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007394:	2202      	movs	r2, #2
 8007396:	4013      	ands	r3, r2
 8007398:	d1f1      	bne.n	800737e <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2204      	movs	r2, #4
 80073a0:	4013      	ands	r3, r2
 80073a2:	d100      	bne.n	80073a6 <HAL_RCC_OscConfig+0x442>
 80073a4:	e0af      	b.n	8007506 <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073a6:	2323      	movs	r3, #35	; 0x23
 80073a8:	18fb      	adds	r3, r7, r3
 80073aa:	2200      	movs	r2, #0
 80073ac:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80073ae:	4b89      	ldr	r3, [pc, #548]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80073b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073b2:	2380      	movs	r3, #128	; 0x80
 80073b4:	055b      	lsls	r3, r3, #21
 80073b6:	4013      	ands	r3, r2
 80073b8:	d10a      	bne.n	80073d0 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073ba:	4b86      	ldr	r3, [pc, #536]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80073bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073be:	4b85      	ldr	r3, [pc, #532]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80073c0:	2180      	movs	r1, #128	; 0x80
 80073c2:	0549      	lsls	r1, r1, #21
 80073c4:	430a      	orrs	r2, r1
 80073c6:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80073c8:	2323      	movs	r3, #35	; 0x23
 80073ca:	18fb      	adds	r3, r7, r3
 80073cc:	2201      	movs	r2, #1
 80073ce:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073d0:	4b83      	ldr	r3, [pc, #524]	; (80075e0 <HAL_RCC_OscConfig+0x67c>)
 80073d2:	681a      	ldr	r2, [r3, #0]
 80073d4:	2380      	movs	r3, #128	; 0x80
 80073d6:	005b      	lsls	r3, r3, #1
 80073d8:	4013      	ands	r3, r2
 80073da:	d11a      	bne.n	8007412 <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80073dc:	4b80      	ldr	r3, [pc, #512]	; (80075e0 <HAL_RCC_OscConfig+0x67c>)
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	4b7f      	ldr	r3, [pc, #508]	; (80075e0 <HAL_RCC_OscConfig+0x67c>)
 80073e2:	2180      	movs	r1, #128	; 0x80
 80073e4:	0049      	lsls	r1, r1, #1
 80073e6:	430a      	orrs	r2, r1
 80073e8:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80073ea:	f7fe fc2b 	bl	8005c44 <HAL_GetTick>
 80073ee:	0003      	movs	r3, r0
 80073f0:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073f2:	e008      	b.n	8007406 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073f4:	f7fe fc26 	bl	8005c44 <HAL_GetTick>
 80073f8:	0002      	movs	r2, r0
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	2b64      	cmp	r3, #100	; 0x64
 8007400:	d901      	bls.n	8007406 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8007402:	2303      	movs	r3, #3
 8007404:	e174      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007406:	4b76      	ldr	r3, [pc, #472]	; (80075e0 <HAL_RCC_OscConfig+0x67c>)
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	2380      	movs	r3, #128	; 0x80
 800740c:	005b      	lsls	r3, r3, #1
 800740e:	4013      	ands	r3, r2
 8007410:	d0f0      	beq.n	80073f4 <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	689a      	ldr	r2, [r3, #8]
 8007416:	2380      	movs	r3, #128	; 0x80
 8007418:	005b      	lsls	r3, r3, #1
 800741a:	429a      	cmp	r2, r3
 800741c:	d107      	bne.n	800742e <HAL_RCC_OscConfig+0x4ca>
 800741e:	4b6d      	ldr	r3, [pc, #436]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007420:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007422:	4b6c      	ldr	r3, [pc, #432]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007424:	2180      	movs	r1, #128	; 0x80
 8007426:	0049      	lsls	r1, r1, #1
 8007428:	430a      	orrs	r2, r1
 800742a:	651a      	str	r2, [r3, #80]	; 0x50
 800742c:	e031      	b.n	8007492 <HAL_RCC_OscConfig+0x52e>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d10c      	bne.n	8007450 <HAL_RCC_OscConfig+0x4ec>
 8007436:	4b67      	ldr	r3, [pc, #412]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007438:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800743a:	4b66      	ldr	r3, [pc, #408]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800743c:	4967      	ldr	r1, [pc, #412]	; (80075dc <HAL_RCC_OscConfig+0x678>)
 800743e:	400a      	ands	r2, r1
 8007440:	651a      	str	r2, [r3, #80]	; 0x50
 8007442:	4b64      	ldr	r3, [pc, #400]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007444:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007446:	4b63      	ldr	r3, [pc, #396]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007448:	4966      	ldr	r1, [pc, #408]	; (80075e4 <HAL_RCC_OscConfig+0x680>)
 800744a:	400a      	ands	r2, r1
 800744c:	651a      	str	r2, [r3, #80]	; 0x50
 800744e:	e020      	b.n	8007492 <HAL_RCC_OscConfig+0x52e>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	689a      	ldr	r2, [r3, #8]
 8007454:	23a0      	movs	r3, #160	; 0xa0
 8007456:	00db      	lsls	r3, r3, #3
 8007458:	429a      	cmp	r2, r3
 800745a:	d10e      	bne.n	800747a <HAL_RCC_OscConfig+0x516>
 800745c:	4b5d      	ldr	r3, [pc, #372]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800745e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007460:	4b5c      	ldr	r3, [pc, #368]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007462:	2180      	movs	r1, #128	; 0x80
 8007464:	00c9      	lsls	r1, r1, #3
 8007466:	430a      	orrs	r2, r1
 8007468:	651a      	str	r2, [r3, #80]	; 0x50
 800746a:	4b5a      	ldr	r3, [pc, #360]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800746c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800746e:	4b59      	ldr	r3, [pc, #356]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007470:	2180      	movs	r1, #128	; 0x80
 8007472:	0049      	lsls	r1, r1, #1
 8007474:	430a      	orrs	r2, r1
 8007476:	651a      	str	r2, [r3, #80]	; 0x50
 8007478:	e00b      	b.n	8007492 <HAL_RCC_OscConfig+0x52e>
 800747a:	4b56      	ldr	r3, [pc, #344]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800747c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800747e:	4b55      	ldr	r3, [pc, #340]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007480:	4956      	ldr	r1, [pc, #344]	; (80075dc <HAL_RCC_OscConfig+0x678>)
 8007482:	400a      	ands	r2, r1
 8007484:	651a      	str	r2, [r3, #80]	; 0x50
 8007486:	4b53      	ldr	r3, [pc, #332]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007488:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800748a:	4b52      	ldr	r3, [pc, #328]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800748c:	4955      	ldr	r1, [pc, #340]	; (80075e4 <HAL_RCC_OscConfig+0x680>)
 800748e:	400a      	ands	r2, r1
 8007490:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d015      	beq.n	80074c6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800749a:	f7fe fbd3 	bl	8005c44 <HAL_GetTick>
 800749e:	0003      	movs	r3, r0
 80074a0:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80074a2:	e009      	b.n	80074b8 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074a4:	f7fe fbce 	bl	8005c44 <HAL_GetTick>
 80074a8:	0002      	movs	r2, r0
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	4a4e      	ldr	r2, [pc, #312]	; (80075e8 <HAL_RCC_OscConfig+0x684>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d901      	bls.n	80074b8 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 80074b4:	2303      	movs	r3, #3
 80074b6:	e11b      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80074b8:	4b46      	ldr	r3, [pc, #280]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80074ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80074bc:	2380      	movs	r3, #128	; 0x80
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	4013      	ands	r3, r2
 80074c2:	d0ef      	beq.n	80074a4 <HAL_RCC_OscConfig+0x540>
 80074c4:	e014      	b.n	80074f0 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074c6:	f7fe fbbd 	bl	8005c44 <HAL_GetTick>
 80074ca:	0003      	movs	r3, r0
 80074cc:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80074ce:	e009      	b.n	80074e4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074d0:	f7fe fbb8 	bl	8005c44 <HAL_GetTick>
 80074d4:	0002      	movs	r2, r0
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	1ad3      	subs	r3, r2, r3
 80074da:	4a43      	ldr	r2, [pc, #268]	; (80075e8 <HAL_RCC_OscConfig+0x684>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d901      	bls.n	80074e4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80074e0:	2303      	movs	r3, #3
 80074e2:	e105      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80074e4:	4b3b      	ldr	r3, [pc, #236]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80074e6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80074e8:	2380      	movs	r3, #128	; 0x80
 80074ea:	009b      	lsls	r3, r3, #2
 80074ec:	4013      	ands	r3, r2
 80074ee:	d1ef      	bne.n	80074d0 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80074f0:	2323      	movs	r3, #35	; 0x23
 80074f2:	18fb      	adds	r3, r7, r3
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d105      	bne.n	8007506 <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074fa:	4b36      	ldr	r3, [pc, #216]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80074fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074fe:	4b35      	ldr	r3, [pc, #212]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007500:	493a      	ldr	r1, [pc, #232]	; (80075ec <HAL_RCC_OscConfig+0x688>)
 8007502:	400a      	ands	r2, r1
 8007504:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	2220      	movs	r2, #32
 800750c:	4013      	ands	r3, r2
 800750e:	d049      	beq.n	80075a4 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	699b      	ldr	r3, [r3, #24]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d026      	beq.n	8007566 <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8007518:	4b2e      	ldr	r3, [pc, #184]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800751a:	689a      	ldr	r2, [r3, #8]
 800751c:	4b2d      	ldr	r3, [pc, #180]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800751e:	2101      	movs	r1, #1
 8007520:	430a      	orrs	r2, r1
 8007522:	609a      	str	r2, [r3, #8]
 8007524:	4b2b      	ldr	r3, [pc, #172]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007526:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007528:	4b2a      	ldr	r3, [pc, #168]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800752a:	2101      	movs	r1, #1
 800752c:	430a      	orrs	r2, r1
 800752e:	635a      	str	r2, [r3, #52]	; 0x34
 8007530:	4b2f      	ldr	r3, [pc, #188]	; (80075f0 <HAL_RCC_OscConfig+0x68c>)
 8007532:	6a1a      	ldr	r2, [r3, #32]
 8007534:	4b2e      	ldr	r3, [pc, #184]	; (80075f0 <HAL_RCC_OscConfig+0x68c>)
 8007536:	2180      	movs	r1, #128	; 0x80
 8007538:	0189      	lsls	r1, r1, #6
 800753a:	430a      	orrs	r2, r1
 800753c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800753e:	f7fe fb81 	bl	8005c44 <HAL_GetTick>
 8007542:	0003      	movs	r3, r0
 8007544:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007546:	e008      	b.n	800755a <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007548:	f7fe fb7c 	bl	8005c44 <HAL_GetTick>
 800754c:	0002      	movs	r2, r0
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	1ad3      	subs	r3, r2, r3
 8007552:	2b02      	cmp	r3, #2
 8007554:	d901      	bls.n	800755a <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 8007556:	2303      	movs	r3, #3
 8007558:	e0ca      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800755a:	4b1e      	ldr	r3, [pc, #120]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	2202      	movs	r2, #2
 8007560:	4013      	ands	r3, r2
 8007562:	d0f1      	beq.n	8007548 <HAL_RCC_OscConfig+0x5e4>
 8007564:	e01e      	b.n	80075a4 <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8007566:	4b1b      	ldr	r3, [pc, #108]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 8007568:	689a      	ldr	r2, [r3, #8]
 800756a:	4b1a      	ldr	r3, [pc, #104]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800756c:	2101      	movs	r1, #1
 800756e:	438a      	bics	r2, r1
 8007570:	609a      	str	r2, [r3, #8]
 8007572:	4b1f      	ldr	r3, [pc, #124]	; (80075f0 <HAL_RCC_OscConfig+0x68c>)
 8007574:	6a1a      	ldr	r2, [r3, #32]
 8007576:	4b1e      	ldr	r3, [pc, #120]	; (80075f0 <HAL_RCC_OscConfig+0x68c>)
 8007578:	491e      	ldr	r1, [pc, #120]	; (80075f4 <HAL_RCC_OscConfig+0x690>)
 800757a:	400a      	ands	r2, r1
 800757c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800757e:	f7fe fb61 	bl	8005c44 <HAL_GetTick>
 8007582:	0003      	movs	r3, r0
 8007584:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007586:	e008      	b.n	800759a <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007588:	f7fe fb5c 	bl	8005c44 <HAL_GetTick>
 800758c:	0002      	movs	r2, r0
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	1ad3      	subs	r3, r2, r3
 8007592:	2b02      	cmp	r3, #2
 8007594:	d901      	bls.n	800759a <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e0aa      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800759a:	4b0e      	ldr	r3, [pc, #56]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	2202      	movs	r2, #2
 80075a0:	4013      	ands	r3, r2
 80075a2:	d1f1      	bne.n	8007588 <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d100      	bne.n	80075ae <HAL_RCC_OscConfig+0x64a>
 80075ac:	e09f      	b.n	80076ee <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80075ae:	69fb      	ldr	r3, [r7, #28]
 80075b0:	2b0c      	cmp	r3, #12
 80075b2:	d100      	bne.n	80075b6 <HAL_RCC_OscConfig+0x652>
 80075b4:	e078      	b.n	80076a8 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ba:	2b02      	cmp	r3, #2
 80075bc:	d159      	bne.n	8007672 <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075be:	4b05      	ldr	r3, [pc, #20]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	4b04      	ldr	r3, [pc, #16]	; (80075d4 <HAL_RCC_OscConfig+0x670>)
 80075c4:	490c      	ldr	r1, [pc, #48]	; (80075f8 <HAL_RCC_OscConfig+0x694>)
 80075c6:	400a      	ands	r2, r1
 80075c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075ca:	f7fe fb3b 	bl	8005c44 <HAL_GetTick>
 80075ce:	0003      	movs	r3, r0
 80075d0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80075d2:	e01c      	b.n	800760e <HAL_RCC_OscConfig+0x6aa>
 80075d4:	40021000 	.word	0x40021000
 80075d8:	ffff1fff 	.word	0xffff1fff
 80075dc:	fffffeff 	.word	0xfffffeff
 80075e0:	40007000 	.word	0x40007000
 80075e4:	fffffbff 	.word	0xfffffbff
 80075e8:	00001388 	.word	0x00001388
 80075ec:	efffffff 	.word	0xefffffff
 80075f0:	40010000 	.word	0x40010000
 80075f4:	ffffdfff 	.word	0xffffdfff
 80075f8:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80075fc:	f7fe fb22 	bl	8005c44 <HAL_GetTick>
 8007600:	0002      	movs	r2, r0
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	1ad3      	subs	r3, r2, r3
 8007606:	2b02      	cmp	r3, #2
 8007608:	d901      	bls.n	800760e <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 800760a:	2303      	movs	r3, #3
 800760c:	e070      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800760e:	4b3a      	ldr	r3, [pc, #232]	; (80076f8 <HAL_RCC_OscConfig+0x794>)
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	2380      	movs	r3, #128	; 0x80
 8007614:	049b      	lsls	r3, r3, #18
 8007616:	4013      	ands	r3, r2
 8007618:	d1f0      	bne.n	80075fc <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800761a:	4b37      	ldr	r3, [pc, #220]	; (80076f8 <HAL_RCC_OscConfig+0x794>)
 800761c:	68db      	ldr	r3, [r3, #12]
 800761e:	4a37      	ldr	r2, [pc, #220]	; (80076fc <HAL_RCC_OscConfig+0x798>)
 8007620:	4013      	ands	r3, r2
 8007622:	0019      	movs	r1, r3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800762c:	431a      	orrs	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007632:	431a      	orrs	r2, r3
 8007634:	4b30      	ldr	r3, [pc, #192]	; (80076f8 <HAL_RCC_OscConfig+0x794>)
 8007636:	430a      	orrs	r2, r1
 8007638:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800763a:	4b2f      	ldr	r3, [pc, #188]	; (80076f8 <HAL_RCC_OscConfig+0x794>)
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	4b2e      	ldr	r3, [pc, #184]	; (80076f8 <HAL_RCC_OscConfig+0x794>)
 8007640:	2180      	movs	r1, #128	; 0x80
 8007642:	0449      	lsls	r1, r1, #17
 8007644:	430a      	orrs	r2, r1
 8007646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007648:	f7fe fafc 	bl	8005c44 <HAL_GetTick>
 800764c:	0003      	movs	r3, r0
 800764e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007650:	e008      	b.n	8007664 <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007652:	f7fe faf7 	bl	8005c44 <HAL_GetTick>
 8007656:	0002      	movs	r2, r0
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	1ad3      	subs	r3, r2, r3
 800765c:	2b02      	cmp	r3, #2
 800765e:	d901      	bls.n	8007664 <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 8007660:	2303      	movs	r3, #3
 8007662:	e045      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007664:	4b24      	ldr	r3, [pc, #144]	; (80076f8 <HAL_RCC_OscConfig+0x794>)
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	2380      	movs	r3, #128	; 0x80
 800766a:	049b      	lsls	r3, r3, #18
 800766c:	4013      	ands	r3, r2
 800766e:	d0f0      	beq.n	8007652 <HAL_RCC_OscConfig+0x6ee>
 8007670:	e03d      	b.n	80076ee <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007672:	4b21      	ldr	r3, [pc, #132]	; (80076f8 <HAL_RCC_OscConfig+0x794>)
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	4b20      	ldr	r3, [pc, #128]	; (80076f8 <HAL_RCC_OscConfig+0x794>)
 8007678:	4921      	ldr	r1, [pc, #132]	; (8007700 <HAL_RCC_OscConfig+0x79c>)
 800767a:	400a      	ands	r2, r1
 800767c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800767e:	f7fe fae1 	bl	8005c44 <HAL_GetTick>
 8007682:	0003      	movs	r3, r0
 8007684:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007686:	e008      	b.n	800769a <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007688:	f7fe fadc 	bl	8005c44 <HAL_GetTick>
 800768c:	0002      	movs	r2, r0
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	2b02      	cmp	r3, #2
 8007694:	d901      	bls.n	800769a <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e02a      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800769a:	4b17      	ldr	r3, [pc, #92]	; (80076f8 <HAL_RCC_OscConfig+0x794>)
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	2380      	movs	r3, #128	; 0x80
 80076a0:	049b      	lsls	r3, r3, #18
 80076a2:	4013      	ands	r3, r2
 80076a4:	d1f0      	bne.n	8007688 <HAL_RCC_OscConfig+0x724>
 80076a6:	e022      	b.n	80076ee <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d101      	bne.n	80076b4 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e01d      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80076b4:	4b10      	ldr	r3, [pc, #64]	; (80076f8 <HAL_RCC_OscConfig+0x794>)
 80076b6:	68db      	ldr	r3, [r3, #12]
 80076b8:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076ba:	69ba      	ldr	r2, [r7, #24]
 80076bc:	2380      	movs	r3, #128	; 0x80
 80076be:	025b      	lsls	r3, r3, #9
 80076c0:	401a      	ands	r2, r3
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d10f      	bne.n	80076ea <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80076ca:	69ba      	ldr	r2, [r7, #24]
 80076cc:	23f0      	movs	r3, #240	; 0xf0
 80076ce:	039b      	lsls	r3, r3, #14
 80076d0:	401a      	ands	r2, r3
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d107      	bne.n	80076ea <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80076da:	69ba      	ldr	r2, [r7, #24]
 80076dc:	23c0      	movs	r3, #192	; 0xc0
 80076de:	041b      	lsls	r3, r3, #16
 80076e0:	401a      	ands	r2, r3
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d001      	beq.n	80076ee <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	e000      	b.n	80076f0 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 80076ee:	2300      	movs	r3, #0
}
 80076f0:	0018      	movs	r0, r3
 80076f2:	46bd      	mov	sp, r7
 80076f4:	b00a      	add	sp, #40	; 0x28
 80076f6:	bdb0      	pop	{r4, r5, r7, pc}
 80076f8:	40021000 	.word	0x40021000
 80076fc:	ff02ffff 	.word	0xff02ffff
 8007700:	feffffff 	.word	0xfeffffff

08007704 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007704:	b5b0      	push	{r4, r5, r7, lr}
 8007706:	b084      	sub	sp, #16
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d101      	bne.n	8007718 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007714:	2301      	movs	r3, #1
 8007716:	e10d      	b.n	8007934 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007718:	4b88      	ldr	r3, [pc, #544]	; (800793c <HAL_RCC_ClockConfig+0x238>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2201      	movs	r2, #1
 800771e:	4013      	ands	r3, r2
 8007720:	683a      	ldr	r2, [r7, #0]
 8007722:	429a      	cmp	r2, r3
 8007724:	d911      	bls.n	800774a <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007726:	4b85      	ldr	r3, [pc, #532]	; (800793c <HAL_RCC_ClockConfig+0x238>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	2201      	movs	r2, #1
 800772c:	4393      	bics	r3, r2
 800772e:	0019      	movs	r1, r3
 8007730:	4b82      	ldr	r3, [pc, #520]	; (800793c <HAL_RCC_ClockConfig+0x238>)
 8007732:	683a      	ldr	r2, [r7, #0]
 8007734:	430a      	orrs	r2, r1
 8007736:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007738:	4b80      	ldr	r3, [pc, #512]	; (800793c <HAL_RCC_ClockConfig+0x238>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2201      	movs	r2, #1
 800773e:	4013      	ands	r3, r2
 8007740:	683a      	ldr	r2, [r7, #0]
 8007742:	429a      	cmp	r2, r3
 8007744:	d001      	beq.n	800774a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e0f4      	b.n	8007934 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2202      	movs	r2, #2
 8007750:	4013      	ands	r3, r2
 8007752:	d009      	beq.n	8007768 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007754:	4b7a      	ldr	r3, [pc, #488]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	22f0      	movs	r2, #240	; 0xf0
 800775a:	4393      	bics	r3, r2
 800775c:	0019      	movs	r1, r3
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	689a      	ldr	r2, [r3, #8]
 8007762:	4b77      	ldr	r3, [pc, #476]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 8007764:	430a      	orrs	r2, r1
 8007766:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2201      	movs	r2, #1
 800776e:	4013      	ands	r3, r2
 8007770:	d100      	bne.n	8007774 <HAL_RCC_ClockConfig+0x70>
 8007772:	e089      	b.n	8007888 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	2b02      	cmp	r3, #2
 800777a:	d107      	bne.n	800778c <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800777c:	4b70      	ldr	r3, [pc, #448]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	2380      	movs	r3, #128	; 0x80
 8007782:	029b      	lsls	r3, r3, #10
 8007784:	4013      	ands	r3, r2
 8007786:	d120      	bne.n	80077ca <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8007788:	2301      	movs	r3, #1
 800778a:	e0d3      	b.n	8007934 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	685b      	ldr	r3, [r3, #4]
 8007790:	2b03      	cmp	r3, #3
 8007792:	d107      	bne.n	80077a4 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007794:	4b6a      	ldr	r3, [pc, #424]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	2380      	movs	r3, #128	; 0x80
 800779a:	049b      	lsls	r3, r3, #18
 800779c:	4013      	ands	r3, r2
 800779e:	d114      	bne.n	80077ca <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	e0c7      	b.n	8007934 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d106      	bne.n	80077ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80077ac:	4b64      	ldr	r3, [pc, #400]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2204      	movs	r2, #4
 80077b2:	4013      	ands	r3, r2
 80077b4:	d109      	bne.n	80077ca <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e0bc      	b.n	8007934 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80077ba:	4b61      	ldr	r3, [pc, #388]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	2380      	movs	r3, #128	; 0x80
 80077c0:	009b      	lsls	r3, r3, #2
 80077c2:	4013      	ands	r3, r2
 80077c4:	d101      	bne.n	80077ca <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80077c6:	2301      	movs	r3, #1
 80077c8:	e0b4      	b.n	8007934 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80077ca:	4b5d      	ldr	r3, [pc, #372]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 80077cc:	68db      	ldr	r3, [r3, #12]
 80077ce:	2203      	movs	r2, #3
 80077d0:	4393      	bics	r3, r2
 80077d2:	0019      	movs	r1, r3
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	685a      	ldr	r2, [r3, #4]
 80077d8:	4b59      	ldr	r3, [pc, #356]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 80077da:	430a      	orrs	r2, r1
 80077dc:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80077de:	f7fe fa31 	bl	8005c44 <HAL_GetTick>
 80077e2:	0003      	movs	r3, r0
 80077e4:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	d111      	bne.n	8007812 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80077ee:	e009      	b.n	8007804 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80077f0:	f7fe fa28 	bl	8005c44 <HAL_GetTick>
 80077f4:	0002      	movs	r2, r0
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	1ad3      	subs	r3, r2, r3
 80077fa:	4a52      	ldr	r2, [pc, #328]	; (8007944 <HAL_RCC_ClockConfig+0x240>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d901      	bls.n	8007804 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8007800:	2303      	movs	r3, #3
 8007802:	e097      	b.n	8007934 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007804:	4b4e      	ldr	r3, [pc, #312]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	220c      	movs	r2, #12
 800780a:	4013      	ands	r3, r2
 800780c:	2b08      	cmp	r3, #8
 800780e:	d1ef      	bne.n	80077f0 <HAL_RCC_ClockConfig+0xec>
 8007810:	e03a      	b.n	8007888 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	2b03      	cmp	r3, #3
 8007818:	d111      	bne.n	800783e <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800781a:	e009      	b.n	8007830 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800781c:	f7fe fa12 	bl	8005c44 <HAL_GetTick>
 8007820:	0002      	movs	r2, r0
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	1ad3      	subs	r3, r2, r3
 8007826:	4a47      	ldr	r2, [pc, #284]	; (8007944 <HAL_RCC_ClockConfig+0x240>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d901      	bls.n	8007830 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 800782c:	2303      	movs	r3, #3
 800782e:	e081      	b.n	8007934 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007830:	4b43      	ldr	r3, [pc, #268]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	220c      	movs	r2, #12
 8007836:	4013      	ands	r3, r2
 8007838:	2b0c      	cmp	r3, #12
 800783a:	d1ef      	bne.n	800781c <HAL_RCC_ClockConfig+0x118>
 800783c:	e024      	b.n	8007888 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	2b01      	cmp	r3, #1
 8007844:	d11b      	bne.n	800787e <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007846:	e009      	b.n	800785c <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007848:	f7fe f9fc 	bl	8005c44 <HAL_GetTick>
 800784c:	0002      	movs	r2, r0
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	1ad3      	subs	r3, r2, r3
 8007852:	4a3c      	ldr	r2, [pc, #240]	; (8007944 <HAL_RCC_ClockConfig+0x240>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d901      	bls.n	800785c <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8007858:	2303      	movs	r3, #3
 800785a:	e06b      	b.n	8007934 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800785c:	4b38      	ldr	r3, [pc, #224]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 800785e:	68db      	ldr	r3, [r3, #12]
 8007860:	220c      	movs	r2, #12
 8007862:	4013      	ands	r3, r2
 8007864:	2b04      	cmp	r3, #4
 8007866:	d1ef      	bne.n	8007848 <HAL_RCC_ClockConfig+0x144>
 8007868:	e00e      	b.n	8007888 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800786a:	f7fe f9eb 	bl	8005c44 <HAL_GetTick>
 800786e:	0002      	movs	r2, r0
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	1ad3      	subs	r3, r2, r3
 8007874:	4a33      	ldr	r2, [pc, #204]	; (8007944 <HAL_RCC_ClockConfig+0x240>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d901      	bls.n	800787e <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 800787a:	2303      	movs	r3, #3
 800787c:	e05a      	b.n	8007934 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800787e:	4b30      	ldr	r3, [pc, #192]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 8007880:	68db      	ldr	r3, [r3, #12]
 8007882:	220c      	movs	r2, #12
 8007884:	4013      	ands	r3, r2
 8007886:	d1f0      	bne.n	800786a <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007888:	4b2c      	ldr	r3, [pc, #176]	; (800793c <HAL_RCC_ClockConfig+0x238>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	2201      	movs	r2, #1
 800788e:	4013      	ands	r3, r2
 8007890:	683a      	ldr	r2, [r7, #0]
 8007892:	429a      	cmp	r2, r3
 8007894:	d211      	bcs.n	80078ba <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007896:	4b29      	ldr	r3, [pc, #164]	; (800793c <HAL_RCC_ClockConfig+0x238>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	2201      	movs	r2, #1
 800789c:	4393      	bics	r3, r2
 800789e:	0019      	movs	r1, r3
 80078a0:	4b26      	ldr	r3, [pc, #152]	; (800793c <HAL_RCC_ClockConfig+0x238>)
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	430a      	orrs	r2, r1
 80078a6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078a8:	4b24      	ldr	r3, [pc, #144]	; (800793c <HAL_RCC_ClockConfig+0x238>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	2201      	movs	r2, #1
 80078ae:	4013      	ands	r3, r2
 80078b0:	683a      	ldr	r2, [r7, #0]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d001      	beq.n	80078ba <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	e03c      	b.n	8007934 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	2204      	movs	r2, #4
 80078c0:	4013      	ands	r3, r2
 80078c2:	d009      	beq.n	80078d8 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078c4:	4b1e      	ldr	r3, [pc, #120]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	4a1f      	ldr	r2, [pc, #124]	; (8007948 <HAL_RCC_ClockConfig+0x244>)
 80078ca:	4013      	ands	r3, r2
 80078cc:	0019      	movs	r1, r3
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	68da      	ldr	r2, [r3, #12]
 80078d2:	4b1b      	ldr	r3, [pc, #108]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 80078d4:	430a      	orrs	r2, r1
 80078d6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2208      	movs	r2, #8
 80078de:	4013      	ands	r3, r2
 80078e0:	d00a      	beq.n	80078f8 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80078e2:	4b17      	ldr	r3, [pc, #92]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	4a19      	ldr	r2, [pc, #100]	; (800794c <HAL_RCC_ClockConfig+0x248>)
 80078e8:	4013      	ands	r3, r2
 80078ea:	0019      	movs	r1, r3
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	691b      	ldr	r3, [r3, #16]
 80078f0:	00da      	lsls	r2, r3, #3
 80078f2:	4b13      	ldr	r3, [pc, #76]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 80078f4:	430a      	orrs	r2, r1
 80078f6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80078f8:	f000 f82e 	bl	8007958 <HAL_RCC_GetSysClockFreq>
 80078fc:	0001      	movs	r1, r0
 80078fe:	4b10      	ldr	r3, [pc, #64]	; (8007940 <HAL_RCC_ClockConfig+0x23c>)
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	091b      	lsrs	r3, r3, #4
 8007904:	220f      	movs	r2, #15
 8007906:	4013      	ands	r3, r2
 8007908:	4a11      	ldr	r2, [pc, #68]	; (8007950 <HAL_RCC_ClockConfig+0x24c>)
 800790a:	5cd3      	ldrb	r3, [r2, r3]
 800790c:	000a      	movs	r2, r1
 800790e:	40da      	lsrs	r2, r3
 8007910:	4b10      	ldr	r3, [pc, #64]	; (8007954 <HAL_RCC_ClockConfig+0x250>)
 8007912:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8007914:	250b      	movs	r5, #11
 8007916:	197c      	adds	r4, r7, r5
 8007918:	2000      	movs	r0, #0
 800791a:	f7fe f95d 	bl	8005bd8 <HAL_InitTick>
 800791e:	0003      	movs	r3, r0
 8007920:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8007922:	197b      	adds	r3, r7, r5
 8007924:	781b      	ldrb	r3, [r3, #0]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d003      	beq.n	8007932 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 800792a:	230b      	movs	r3, #11
 800792c:	18fb      	adds	r3, r7, r3
 800792e:	781b      	ldrb	r3, [r3, #0]
 8007930:	e000      	b.n	8007934 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8007932:	2300      	movs	r3, #0
}
 8007934:	0018      	movs	r0, r3
 8007936:	46bd      	mov	sp, r7
 8007938:	b004      	add	sp, #16
 800793a:	bdb0      	pop	{r4, r5, r7, pc}
 800793c:	40022000 	.word	0x40022000
 8007940:	40021000 	.word	0x40021000
 8007944:	00001388 	.word	0x00001388
 8007948:	fffff8ff 	.word	0xfffff8ff
 800794c:	ffffc7ff 	.word	0xffffc7ff
 8007950:	0800c1c8 	.word	0x0800c1c8
 8007954:	20000014 	.word	0x20000014

08007958 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b086      	sub	sp, #24
 800795c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800795e:	4b3b      	ldr	r3, [pc, #236]	; (8007a4c <HAL_RCC_GetSysClockFreq+0xf4>)
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	220c      	movs	r2, #12
 8007968:	4013      	ands	r3, r2
 800796a:	2b08      	cmp	r3, #8
 800796c:	d00e      	beq.n	800798c <HAL_RCC_GetSysClockFreq+0x34>
 800796e:	2b0c      	cmp	r3, #12
 8007970:	d00f      	beq.n	8007992 <HAL_RCC_GetSysClockFreq+0x3a>
 8007972:	2b04      	cmp	r3, #4
 8007974:	d157      	bne.n	8007a26 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8007976:	4b35      	ldr	r3, [pc, #212]	; (8007a4c <HAL_RCC_GetSysClockFreq+0xf4>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2210      	movs	r2, #16
 800797c:	4013      	ands	r3, r2
 800797e:	d002      	beq.n	8007986 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8007980:	4b33      	ldr	r3, [pc, #204]	; (8007a50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007982:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8007984:	e05d      	b.n	8007a42 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8007986:	4b33      	ldr	r3, [pc, #204]	; (8007a54 <HAL_RCC_GetSysClockFreq+0xfc>)
 8007988:	613b      	str	r3, [r7, #16]
      break;
 800798a:	e05a      	b.n	8007a42 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800798c:	4b32      	ldr	r3, [pc, #200]	; (8007a58 <HAL_RCC_GetSysClockFreq+0x100>)
 800798e:	613b      	str	r3, [r7, #16]
      break;
 8007990:	e057      	b.n	8007a42 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	0c9b      	lsrs	r3, r3, #18
 8007996:	220f      	movs	r2, #15
 8007998:	4013      	ands	r3, r2
 800799a:	4a30      	ldr	r2, [pc, #192]	; (8007a5c <HAL_RCC_GetSysClockFreq+0x104>)
 800799c:	5cd3      	ldrb	r3, [r2, r3]
 800799e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	0d9b      	lsrs	r3, r3, #22
 80079a4:	2203      	movs	r2, #3
 80079a6:	4013      	ands	r3, r2
 80079a8:	3301      	adds	r3, #1
 80079aa:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80079ac:	4b27      	ldr	r3, [pc, #156]	; (8007a4c <HAL_RCC_GetSysClockFreq+0xf4>)
 80079ae:	68da      	ldr	r2, [r3, #12]
 80079b0:	2380      	movs	r3, #128	; 0x80
 80079b2:	025b      	lsls	r3, r3, #9
 80079b4:	4013      	ands	r3, r2
 80079b6:	d00f      	beq.n	80079d8 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 80079b8:	68b9      	ldr	r1, [r7, #8]
 80079ba:	000a      	movs	r2, r1
 80079bc:	0152      	lsls	r2, r2, #5
 80079be:	1a52      	subs	r2, r2, r1
 80079c0:	0193      	lsls	r3, r2, #6
 80079c2:	1a9b      	subs	r3, r3, r2
 80079c4:	00db      	lsls	r3, r3, #3
 80079c6:	185b      	adds	r3, r3, r1
 80079c8:	025b      	lsls	r3, r3, #9
 80079ca:	6879      	ldr	r1, [r7, #4]
 80079cc:	0018      	movs	r0, r3
 80079ce:	f7f8 fba3 	bl	8000118 <__udivsi3>
 80079d2:	0003      	movs	r3, r0
 80079d4:	617b      	str	r3, [r7, #20]
 80079d6:	e023      	b.n	8007a20 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80079d8:	4b1c      	ldr	r3, [pc, #112]	; (8007a4c <HAL_RCC_GetSysClockFreq+0xf4>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	2210      	movs	r2, #16
 80079de:	4013      	ands	r3, r2
 80079e0:	d00f      	beq.n	8007a02 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80079e2:	68b9      	ldr	r1, [r7, #8]
 80079e4:	000a      	movs	r2, r1
 80079e6:	0152      	lsls	r2, r2, #5
 80079e8:	1a52      	subs	r2, r2, r1
 80079ea:	0193      	lsls	r3, r2, #6
 80079ec:	1a9b      	subs	r3, r3, r2
 80079ee:	00db      	lsls	r3, r3, #3
 80079f0:	185b      	adds	r3, r3, r1
 80079f2:	021b      	lsls	r3, r3, #8
 80079f4:	6879      	ldr	r1, [r7, #4]
 80079f6:	0018      	movs	r0, r3
 80079f8:	f7f8 fb8e 	bl	8000118 <__udivsi3>
 80079fc:	0003      	movs	r3, r0
 80079fe:	617b      	str	r3, [r7, #20]
 8007a00:	e00e      	b.n	8007a20 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8007a02:	68b9      	ldr	r1, [r7, #8]
 8007a04:	000a      	movs	r2, r1
 8007a06:	0152      	lsls	r2, r2, #5
 8007a08:	1a52      	subs	r2, r2, r1
 8007a0a:	0193      	lsls	r3, r2, #6
 8007a0c:	1a9b      	subs	r3, r3, r2
 8007a0e:	00db      	lsls	r3, r3, #3
 8007a10:	185b      	adds	r3, r3, r1
 8007a12:	029b      	lsls	r3, r3, #10
 8007a14:	6879      	ldr	r1, [r7, #4]
 8007a16:	0018      	movs	r0, r3
 8007a18:	f7f8 fb7e 	bl	8000118 <__udivsi3>
 8007a1c:	0003      	movs	r3, r0
 8007a1e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	613b      	str	r3, [r7, #16]
      break;
 8007a24:	e00d      	b.n	8007a42 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8007a26:	4b09      	ldr	r3, [pc, #36]	; (8007a4c <HAL_RCC_GetSysClockFreq+0xf4>)
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	0b5b      	lsrs	r3, r3, #13
 8007a2c:	2207      	movs	r2, #7
 8007a2e:	4013      	ands	r3, r2
 8007a30:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	3301      	adds	r3, #1
 8007a36:	2280      	movs	r2, #128	; 0x80
 8007a38:	0212      	lsls	r2, r2, #8
 8007a3a:	409a      	lsls	r2, r3
 8007a3c:	0013      	movs	r3, r2
 8007a3e:	613b      	str	r3, [r7, #16]
      break;
 8007a40:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8007a42:	693b      	ldr	r3, [r7, #16]
}
 8007a44:	0018      	movs	r0, r3
 8007a46:	46bd      	mov	sp, r7
 8007a48:	b006      	add	sp, #24
 8007a4a:	bd80      	pop	{r7, pc}
 8007a4c:	40021000 	.word	0x40021000
 8007a50:	003d0900 	.word	0x003d0900
 8007a54:	00f42400 	.word	0x00f42400
 8007a58:	007a1200 	.word	0x007a1200
 8007a5c:	0800c1e0 	.word	0x0800c1e0

08007a60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a64:	4b02      	ldr	r3, [pc, #8]	; (8007a70 <HAL_RCC_GetHCLKFreq+0x10>)
 8007a66:	681b      	ldr	r3, [r3, #0]
}
 8007a68:	0018      	movs	r0, r3
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	46c0      	nop			; (mov r8, r8)
 8007a70:	20000014 	.word	0x20000014

08007a74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007a78:	f7ff fff2 	bl	8007a60 <HAL_RCC_GetHCLKFreq>
 8007a7c:	0001      	movs	r1, r0
 8007a7e:	4b06      	ldr	r3, [pc, #24]	; (8007a98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	0a1b      	lsrs	r3, r3, #8
 8007a84:	2207      	movs	r2, #7
 8007a86:	4013      	ands	r3, r2
 8007a88:	4a04      	ldr	r2, [pc, #16]	; (8007a9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8007a8a:	5cd3      	ldrb	r3, [r2, r3]
 8007a8c:	40d9      	lsrs	r1, r3
 8007a8e:	000b      	movs	r3, r1
}
 8007a90:	0018      	movs	r0, r3
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}
 8007a96:	46c0      	nop			; (mov r8, r8)
 8007a98:	40021000 	.word	0x40021000
 8007a9c:	0800c1d8 	.word	0x0800c1d8

08007aa0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007aa4:	f7ff ffdc 	bl	8007a60 <HAL_RCC_GetHCLKFreq>
 8007aa8:	0001      	movs	r1, r0
 8007aaa:	4b06      	ldr	r3, [pc, #24]	; (8007ac4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	0adb      	lsrs	r3, r3, #11
 8007ab0:	2207      	movs	r2, #7
 8007ab2:	4013      	ands	r3, r2
 8007ab4:	4a04      	ldr	r2, [pc, #16]	; (8007ac8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007ab6:	5cd3      	ldrb	r3, [r2, r3]
 8007ab8:	40d9      	lsrs	r1, r3
 8007aba:	000b      	movs	r3, r1
}
 8007abc:	0018      	movs	r0, r3
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	46c0      	nop			; (mov r8, r8)
 8007ac4:	40021000 	.word	0x40021000
 8007ac8:	0800c1d8 	.word	0x0800c1d8

08007acc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b086      	sub	sp, #24
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	4013      	ands	r3, r2
 8007adc:	d106      	bne.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	2380      	movs	r3, #128	; 0x80
 8007ae4:	011b      	lsls	r3, r3, #4
 8007ae6:	4013      	ands	r3, r2
 8007ae8:	d100      	bne.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x20>
 8007aea:	e0dd      	b.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8007aec:	2317      	movs	r3, #23
 8007aee:	18fb      	adds	r3, r7, r3
 8007af0:	2200      	movs	r2, #0
 8007af2:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007af4:	4ba4      	ldr	r3, [pc, #656]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007af6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007af8:	2380      	movs	r3, #128	; 0x80
 8007afa:	055b      	lsls	r3, r3, #21
 8007afc:	4013      	ands	r3, r2
 8007afe:	d10a      	bne.n	8007b16 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b00:	4ba1      	ldr	r3, [pc, #644]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007b02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b04:	4ba0      	ldr	r3, [pc, #640]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007b06:	2180      	movs	r1, #128	; 0x80
 8007b08:	0549      	lsls	r1, r1, #21
 8007b0a:	430a      	orrs	r2, r1
 8007b0c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8007b0e:	2317      	movs	r3, #23
 8007b10:	18fb      	adds	r3, r7, r3
 8007b12:	2201      	movs	r2, #1
 8007b14:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b16:	4b9d      	ldr	r3, [pc, #628]	; (8007d8c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	2380      	movs	r3, #128	; 0x80
 8007b1c:	005b      	lsls	r3, r3, #1
 8007b1e:	4013      	ands	r3, r2
 8007b20:	d11a      	bne.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007b22:	4b9a      	ldr	r3, [pc, #616]	; (8007d8c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	4b99      	ldr	r3, [pc, #612]	; (8007d8c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007b28:	2180      	movs	r1, #128	; 0x80
 8007b2a:	0049      	lsls	r1, r1, #1
 8007b2c:	430a      	orrs	r2, r1
 8007b2e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b30:	f7fe f888 	bl	8005c44 <HAL_GetTick>
 8007b34:	0003      	movs	r3, r0
 8007b36:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b38:	e008      	b.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b3a:	f7fe f883 	bl	8005c44 <HAL_GetTick>
 8007b3e:	0002      	movs	r2, r0
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	1ad3      	subs	r3, r2, r3
 8007b44:	2b64      	cmp	r3, #100	; 0x64
 8007b46:	d901      	bls.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	e118      	b.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b4c:	4b8f      	ldr	r3, [pc, #572]	; (8007d8c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	2380      	movs	r3, #128	; 0x80
 8007b52:	005b      	lsls	r3, r3, #1
 8007b54:	4013      	ands	r3, r2
 8007b56:	d0f0      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8007b58:	4b8b      	ldr	r3, [pc, #556]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007b5a:	681a      	ldr	r2, [r3, #0]
 8007b5c:	23c0      	movs	r3, #192	; 0xc0
 8007b5e:	039b      	lsls	r3, r3, #14
 8007b60:	4013      	ands	r3, r2
 8007b62:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	685a      	ldr	r2, [r3, #4]
 8007b68:	23c0      	movs	r3, #192	; 0xc0
 8007b6a:	039b      	lsls	r3, r3, #14
 8007b6c:	4013      	ands	r3, r2
 8007b6e:	68fa      	ldr	r2, [r7, #12]
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d107      	bne.n	8007b84 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	689a      	ldr	r2, [r3, #8]
 8007b78:	23c0      	movs	r3, #192	; 0xc0
 8007b7a:	039b      	lsls	r3, r3, #14
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	68fa      	ldr	r2, [r7, #12]
 8007b80:	429a      	cmp	r2, r3
 8007b82:	d013      	beq.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	685a      	ldr	r2, [r3, #4]
 8007b88:	23c0      	movs	r3, #192	; 0xc0
 8007b8a:	029b      	lsls	r3, r3, #10
 8007b8c:	401a      	ands	r2, r3
 8007b8e:	23c0      	movs	r3, #192	; 0xc0
 8007b90:	029b      	lsls	r3, r3, #10
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d10a      	bne.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007b96:	4b7c      	ldr	r3, [pc, #496]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007b98:	681a      	ldr	r2, [r3, #0]
 8007b9a:	2380      	movs	r3, #128	; 0x80
 8007b9c:	029b      	lsls	r3, r3, #10
 8007b9e:	401a      	ands	r2, r3
 8007ba0:	2380      	movs	r3, #128	; 0x80
 8007ba2:	029b      	lsls	r3, r3, #10
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d101      	bne.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e0e8      	b.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8007bac:	4b76      	ldr	r3, [pc, #472]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007bae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007bb0:	23c0      	movs	r3, #192	; 0xc0
 8007bb2:	029b      	lsls	r3, r3, #10
 8007bb4:	4013      	ands	r3, r2
 8007bb6:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d049      	beq.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	685a      	ldr	r2, [r3, #4]
 8007bc2:	23c0      	movs	r3, #192	; 0xc0
 8007bc4:	029b      	lsls	r3, r3, #10
 8007bc6:	4013      	ands	r3, r2
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	d004      	beq.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	4013      	ands	r3, r2
 8007bd6:	d10d      	bne.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	689a      	ldr	r2, [r3, #8]
 8007bdc:	23c0      	movs	r3, #192	; 0xc0
 8007bde:	029b      	lsls	r3, r3, #10
 8007be0:	4013      	ands	r3, r2
 8007be2:	68fa      	ldr	r2, [r7, #12]
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d034      	beq.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	2380      	movs	r3, #128	; 0x80
 8007bee:	011b      	lsls	r3, r3, #4
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	d02e      	beq.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8007bf4:	4b64      	ldr	r3, [pc, #400]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007bf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bf8:	4a65      	ldr	r2, [pc, #404]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007bfa:	4013      	ands	r3, r2
 8007bfc:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007bfe:	4b62      	ldr	r3, [pc, #392]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007c00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007c02:	4b61      	ldr	r3, [pc, #388]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007c04:	2180      	movs	r1, #128	; 0x80
 8007c06:	0309      	lsls	r1, r1, #12
 8007c08:	430a      	orrs	r2, r1
 8007c0a:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007c0c:	4b5e      	ldr	r3, [pc, #376]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007c0e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007c10:	4b5d      	ldr	r3, [pc, #372]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007c12:	4960      	ldr	r1, [pc, #384]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8007c14:	400a      	ands	r2, r1
 8007c16:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8007c18:	4b5b      	ldr	r3, [pc, #364]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8007c1e:	68fa      	ldr	r2, [r7, #12]
 8007c20:	2380      	movs	r3, #128	; 0x80
 8007c22:	005b      	lsls	r3, r3, #1
 8007c24:	4013      	ands	r3, r2
 8007c26:	d014      	beq.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c28:	f7fe f80c 	bl	8005c44 <HAL_GetTick>
 8007c2c:	0003      	movs	r3, r0
 8007c2e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007c30:	e009      	b.n	8007c46 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007c32:	f7fe f807 	bl	8005c44 <HAL_GetTick>
 8007c36:	0002      	movs	r2, r0
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	1ad3      	subs	r3, r2, r3
 8007c3c:	4a56      	ldr	r2, [pc, #344]	; (8007d98 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d901      	bls.n	8007c46 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	e09b      	b.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007c46:	4b50      	ldr	r3, [pc, #320]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007c48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007c4a:	2380      	movs	r3, #128	; 0x80
 8007c4c:	009b      	lsls	r3, r3, #2
 8007c4e:	4013      	ands	r3, r2
 8007c50:	d0ef      	beq.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	685a      	ldr	r2, [r3, #4]
 8007c56:	23c0      	movs	r3, #192	; 0xc0
 8007c58:	029b      	lsls	r3, r3, #10
 8007c5a:	401a      	ands	r2, r3
 8007c5c:	23c0      	movs	r3, #192	; 0xc0
 8007c5e:	029b      	lsls	r3, r3, #10
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d10c      	bne.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8007c64:	4b48      	ldr	r3, [pc, #288]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a4c      	ldr	r2, [pc, #304]	; (8007d9c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8007c6a:	4013      	ands	r3, r2
 8007c6c:	0019      	movs	r1, r3
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	685a      	ldr	r2, [r3, #4]
 8007c72:	23c0      	movs	r3, #192	; 0xc0
 8007c74:	039b      	lsls	r3, r3, #14
 8007c76:	401a      	ands	r2, r3
 8007c78:	4b43      	ldr	r3, [pc, #268]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007c7a:	430a      	orrs	r2, r1
 8007c7c:	601a      	str	r2, [r3, #0]
 8007c7e:	4b42      	ldr	r3, [pc, #264]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007c80:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	685a      	ldr	r2, [r3, #4]
 8007c86:	23c0      	movs	r3, #192	; 0xc0
 8007c88:	029b      	lsls	r3, r3, #10
 8007c8a:	401a      	ands	r2, r3
 8007c8c:	4b3e      	ldr	r3, [pc, #248]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007c8e:	430a      	orrs	r2, r1
 8007c90:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007c92:	2317      	movs	r3, #23
 8007c94:	18fb      	adds	r3, r7, r3
 8007c96:	781b      	ldrb	r3, [r3, #0]
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d105      	bne.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c9c:	4b3a      	ldr	r3, [pc, #232]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007c9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ca0:	4b39      	ldr	r3, [pc, #228]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007ca2:	493f      	ldr	r1, [pc, #252]	; (8007da0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007ca4:	400a      	ands	r2, r1
 8007ca6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2201      	movs	r2, #1
 8007cae:	4013      	ands	r3, r2
 8007cb0:	d009      	beq.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007cb2:	4b35      	ldr	r3, [pc, #212]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cb6:	2203      	movs	r2, #3
 8007cb8:	4393      	bics	r3, r2
 8007cba:	0019      	movs	r1, r3
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	68da      	ldr	r2, [r3, #12]
 8007cc0:	4b31      	ldr	r3, [pc, #196]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007cc2:	430a      	orrs	r2, r1
 8007cc4:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	2202      	movs	r2, #2
 8007ccc:	4013      	ands	r3, r2
 8007cce:	d009      	beq.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007cd0:	4b2d      	ldr	r3, [pc, #180]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007cd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cd4:	220c      	movs	r2, #12
 8007cd6:	4393      	bics	r3, r2
 8007cd8:	0019      	movs	r1, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	691a      	ldr	r2, [r3, #16]
 8007cde:	4b2a      	ldr	r3, [pc, #168]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007ce0:	430a      	orrs	r2, r1
 8007ce2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	2204      	movs	r2, #4
 8007cea:	4013      	ands	r3, r2
 8007cec:	d009      	beq.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007cee:	4b26      	ldr	r3, [pc, #152]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cf2:	4a2c      	ldr	r2, [pc, #176]	; (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007cf4:	4013      	ands	r3, r2
 8007cf6:	0019      	movs	r1, r3
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	695a      	ldr	r2, [r3, #20]
 8007cfc:	4b22      	ldr	r3, [pc, #136]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007cfe:	430a      	orrs	r2, r1
 8007d00:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	2208      	movs	r2, #8
 8007d08:	4013      	ands	r3, r2
 8007d0a:	d009      	beq.n	8007d20 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007d0c:	4b1e      	ldr	r3, [pc, #120]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007d0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d10:	4a25      	ldr	r2, [pc, #148]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8007d12:	4013      	ands	r3, r2
 8007d14:	0019      	movs	r1, r3
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	699a      	ldr	r2, [r3, #24]
 8007d1a:	4b1b      	ldr	r3, [pc, #108]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007d1c:	430a      	orrs	r2, r1
 8007d1e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	2380      	movs	r3, #128	; 0x80
 8007d26:	005b      	lsls	r3, r3, #1
 8007d28:	4013      	ands	r3, r2
 8007d2a:	d009      	beq.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007d2c:	4b16      	ldr	r3, [pc, #88]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d30:	4a17      	ldr	r2, [pc, #92]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007d32:	4013      	ands	r3, r2
 8007d34:	0019      	movs	r1, r3
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	69da      	ldr	r2, [r3, #28]
 8007d3a:	4b13      	ldr	r3, [pc, #76]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007d3c:	430a      	orrs	r2, r1
 8007d3e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2240      	movs	r2, #64	; 0x40
 8007d46:	4013      	ands	r3, r2
 8007d48:	d009      	beq.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007d4a:	4b0f      	ldr	r3, [pc, #60]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007d4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d4e:	4a17      	ldr	r2, [pc, #92]	; (8007dac <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8007d50:	4013      	ands	r3, r2
 8007d52:	0019      	movs	r1, r3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d58:	4b0b      	ldr	r3, [pc, #44]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007d5a:	430a      	orrs	r2, r1
 8007d5c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	2280      	movs	r2, #128	; 0x80
 8007d64:	4013      	ands	r3, r2
 8007d66:	d009      	beq.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8007d68:	4b07      	ldr	r3, [pc, #28]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007d6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d6c:	4a10      	ldr	r2, [pc, #64]	; (8007db0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007d6e:	4013      	ands	r3, r2
 8007d70:	0019      	movs	r1, r3
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6a1a      	ldr	r2, [r3, #32]
 8007d76:	4b04      	ldr	r3, [pc, #16]	; (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007d78:	430a      	orrs	r2, r1
 8007d7a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	0018      	movs	r0, r3
 8007d80:	46bd      	mov	sp, r7
 8007d82:	b006      	add	sp, #24
 8007d84:	bd80      	pop	{r7, pc}
 8007d86:	46c0      	nop			; (mov r8, r8)
 8007d88:	40021000 	.word	0x40021000
 8007d8c:	40007000 	.word	0x40007000
 8007d90:	fffcffff 	.word	0xfffcffff
 8007d94:	fff7ffff 	.word	0xfff7ffff
 8007d98:	00001388 	.word	0x00001388
 8007d9c:	ffcfffff 	.word	0xffcfffff
 8007da0:	efffffff 	.word	0xefffffff
 8007da4:	fffff3ff 	.word	0xfffff3ff
 8007da8:	ffffcfff 	.word	0xffffcfff
 8007dac:	fbffffff 	.word	0xfbffffff
 8007db0:	fff3ffff 	.word	0xfff3ffff

08007db4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b082      	sub	sp, #8
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d101      	bne.n	8007dc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e059      	b.n	8007e7a <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2251      	movs	r2, #81	; 0x51
 8007dd0:	5c9b      	ldrb	r3, [r3, r2]
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d107      	bne.n	8007de8 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2250      	movs	r2, #80	; 0x50
 8007ddc:	2100      	movs	r1, #0
 8007dde:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	0018      	movs	r0, r3
 8007de4:	f7fc f826 	bl	8003e34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2251      	movs	r2, #81	; 0x51
 8007dec:	2102      	movs	r1, #2
 8007dee:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	2140      	movs	r1, #64	; 0x40
 8007dfc:	438a      	bics	r2, r1
 8007dfe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	685a      	ldr	r2, [r3, #4]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	431a      	orrs	r2, r3
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	68db      	ldr	r3, [r3, #12]
 8007e0e:	431a      	orrs	r2, r3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	691b      	ldr	r3, [r3, #16]
 8007e14:	431a      	orrs	r2, r3
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	695b      	ldr	r3, [r3, #20]
 8007e1a:	431a      	orrs	r2, r3
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6999      	ldr	r1, [r3, #24]
 8007e20:	2380      	movs	r3, #128	; 0x80
 8007e22:	009b      	lsls	r3, r3, #2
 8007e24:	400b      	ands	r3, r1
 8007e26:	431a      	orrs	r2, r3
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	69db      	ldr	r3, [r3, #28]
 8007e2c:	431a      	orrs	r2, r3
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6a1b      	ldr	r3, [r3, #32]
 8007e32:	431a      	orrs	r2, r3
 8007e34:	0011      	movs	r1, r2
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	430a      	orrs	r2, r1
 8007e40:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	699b      	ldr	r3, [r3, #24]
 8007e46:	0c1b      	lsrs	r3, r3, #16
 8007e48:	2204      	movs	r2, #4
 8007e4a:	4013      	ands	r3, r2
 8007e4c:	0019      	movs	r1, r3
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	430a      	orrs	r2, r1
 8007e58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	69da      	ldr	r2, [r3, #28]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4907      	ldr	r1, [pc, #28]	; (8007e84 <HAL_SPI_Init+0xd0>)
 8007e66:	400a      	ands	r2, r1
 8007e68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2251      	movs	r2, #81	; 0x51
 8007e74:	2101      	movs	r1, #1
 8007e76:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	0018      	movs	r0, r3
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	b002      	add	sp, #8
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	46c0      	nop			; (mov r8, r8)
 8007e84:	fffff7ff 	.word	0xfffff7ff

08007e88 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b088      	sub	sp, #32
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	603b      	str	r3, [r7, #0]
 8007e94:	1dbb      	adds	r3, r7, #6
 8007e96:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007e98:	231f      	movs	r3, #31
 8007e9a:	18fb      	adds	r3, r7, r3
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2250      	movs	r2, #80	; 0x50
 8007ea4:	5c9b      	ldrb	r3, [r3, r2]
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d101      	bne.n	8007eae <HAL_SPI_Transmit+0x26>
 8007eaa:	2302      	movs	r3, #2
 8007eac:	e136      	b.n	800811c <HAL_SPI_Transmit+0x294>
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2250      	movs	r2, #80	; 0x50
 8007eb2:	2101      	movs	r1, #1
 8007eb4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007eb6:	f7fd fec5 	bl	8005c44 <HAL_GetTick>
 8007eba:	0003      	movs	r3, r0
 8007ebc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007ebe:	2316      	movs	r3, #22
 8007ec0:	18fb      	adds	r3, r7, r3
 8007ec2:	1dba      	adds	r2, r7, #6
 8007ec4:	8812      	ldrh	r2, [r2, #0]
 8007ec6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2251      	movs	r2, #81	; 0x51
 8007ecc:	5c9b      	ldrb	r3, [r3, r2]
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d004      	beq.n	8007ede <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8007ed4:	231f      	movs	r3, #31
 8007ed6:	18fb      	adds	r3, r7, r3
 8007ed8:	2202      	movs	r2, #2
 8007eda:	701a      	strb	r2, [r3, #0]
    goto error;
 8007edc:	e113      	b.n	8008106 <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d003      	beq.n	8007eec <HAL_SPI_Transmit+0x64>
 8007ee4:	1dbb      	adds	r3, r7, #6
 8007ee6:	881b      	ldrh	r3, [r3, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d104      	bne.n	8007ef6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8007eec:	231f      	movs	r3, #31
 8007eee:	18fb      	adds	r3, r7, r3
 8007ef0:	2201      	movs	r2, #1
 8007ef2:	701a      	strb	r2, [r3, #0]
    goto error;
 8007ef4:	e107      	b.n	8008106 <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	2251      	movs	r2, #81	; 0x51
 8007efa:	2103      	movs	r1, #3
 8007efc:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2200      	movs	r2, #0
 8007f02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	68ba      	ldr	r2, [r7, #8]
 8007f08:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	1dba      	adds	r2, r7, #6
 8007f0e:	8812      	ldrh	r2, [r2, #0]
 8007f10:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	1dba      	adds	r2, r7, #6
 8007f16:	8812      	ldrh	r2, [r2, #0]
 8007f18:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2200      	movs	r2, #0
 8007f36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	689a      	ldr	r2, [r3, #8]
 8007f3c:	2380      	movs	r3, #128	; 0x80
 8007f3e:	021b      	lsls	r3, r3, #8
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d108      	bne.n	8007f56 <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	681a      	ldr	r2, [r3, #0]
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2180      	movs	r1, #128	; 0x80
 8007f50:	01c9      	lsls	r1, r1, #7
 8007f52:	430a      	orrs	r2, r1
 8007f54:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	2240      	movs	r2, #64	; 0x40
 8007f5e:	4013      	ands	r3, r2
 8007f60:	2b40      	cmp	r3, #64	; 0x40
 8007f62:	d007      	beq.n	8007f74 <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	681a      	ldr	r2, [r3, #0]
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	2140      	movs	r1, #64	; 0x40
 8007f70:	430a      	orrs	r2, r1
 8007f72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	68da      	ldr	r2, [r3, #12]
 8007f78:	2380      	movs	r3, #128	; 0x80
 8007f7a:	011b      	lsls	r3, r3, #4
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d14e      	bne.n	800801e <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d004      	beq.n	8007f92 <HAL_SPI_Transmit+0x10a>
 8007f88:	2316      	movs	r3, #22
 8007f8a:	18fb      	adds	r3, r7, r3
 8007f8c:	881b      	ldrh	r3, [r3, #0]
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d13f      	bne.n	8008012 <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f96:	881a      	ldrh	r2, [r3, #0]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fa2:	1c9a      	adds	r2, r3, #2
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	3b01      	subs	r3, #1
 8007fb0:	b29a      	uxth	r2, r3
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007fb6:	e02c      	b.n	8008012 <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	689b      	ldr	r3, [r3, #8]
 8007fbe:	2202      	movs	r2, #2
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	2b02      	cmp	r3, #2
 8007fc4:	d112      	bne.n	8007fec <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fca:	881a      	ldrh	r2, [r3, #0]
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fd6:	1c9a      	adds	r2, r3, #2
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	b29a      	uxth	r2, r3
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	86da      	strh	r2, [r3, #54]	; 0x36
 8007fea:	e012      	b.n	8008012 <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007fec:	f7fd fe2a 	bl	8005c44 <HAL_GetTick>
 8007ff0:	0002      	movs	r2, r0
 8007ff2:	69bb      	ldr	r3, [r7, #24]
 8007ff4:	1ad3      	subs	r3, r2, r3
 8007ff6:	683a      	ldr	r2, [r7, #0]
 8007ff8:	429a      	cmp	r2, r3
 8007ffa:	d802      	bhi.n	8008002 <HAL_SPI_Transmit+0x17a>
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	3301      	adds	r3, #1
 8008000:	d102      	bne.n	8008008 <HAL_SPI_Transmit+0x180>
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d104      	bne.n	8008012 <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 8008008:	231f      	movs	r3, #31
 800800a:	18fb      	adds	r3, r7, r3
 800800c:	2203      	movs	r2, #3
 800800e:	701a      	strb	r2, [r3, #0]
          goto error;
 8008010:	e079      	b.n	8008106 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008016:	b29b      	uxth	r3, r3
 8008018:	2b00      	cmp	r3, #0
 800801a:	d1cd      	bne.n	8007fb8 <HAL_SPI_Transmit+0x130>
 800801c:	e04f      	b.n	80080be <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d004      	beq.n	8008030 <HAL_SPI_Transmit+0x1a8>
 8008026:	2316      	movs	r3, #22
 8008028:	18fb      	adds	r3, r7, r3
 800802a:	881b      	ldrh	r3, [r3, #0]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d141      	bne.n	80080b4 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	330c      	adds	r3, #12
 800803a:	7812      	ldrb	r2, [r2, #0]
 800803c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008042:	1c5a      	adds	r2, r3, #1
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800804c:	b29b      	uxth	r3, r3
 800804e:	3b01      	subs	r3, #1
 8008050:	b29a      	uxth	r2, r3
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008056:	e02d      	b.n	80080b4 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	2202      	movs	r2, #2
 8008060:	4013      	ands	r3, r2
 8008062:	2b02      	cmp	r3, #2
 8008064:	d113      	bne.n	800808e <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	330c      	adds	r3, #12
 8008070:	7812      	ldrb	r2, [r2, #0]
 8008072:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008078:	1c5a      	adds	r2, r3, #1
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008082:	b29b      	uxth	r3, r3
 8008084:	3b01      	subs	r3, #1
 8008086:	b29a      	uxth	r2, r3
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	86da      	strh	r2, [r3, #54]	; 0x36
 800808c:	e012      	b.n	80080b4 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800808e:	f7fd fdd9 	bl	8005c44 <HAL_GetTick>
 8008092:	0002      	movs	r2, r0
 8008094:	69bb      	ldr	r3, [r7, #24]
 8008096:	1ad3      	subs	r3, r2, r3
 8008098:	683a      	ldr	r2, [r7, #0]
 800809a:	429a      	cmp	r2, r3
 800809c:	d802      	bhi.n	80080a4 <HAL_SPI_Transmit+0x21c>
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	3301      	adds	r3, #1
 80080a2:	d102      	bne.n	80080aa <HAL_SPI_Transmit+0x222>
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d104      	bne.n	80080b4 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 80080aa:	231f      	movs	r3, #31
 80080ac:	18fb      	adds	r3, r7, r3
 80080ae:	2203      	movs	r2, #3
 80080b0:	701a      	strb	r2, [r3, #0]
          goto error;
 80080b2:	e028      	b.n	8008106 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d1cc      	bne.n	8008058 <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80080be:	69ba      	ldr	r2, [r7, #24]
 80080c0:	6839      	ldr	r1, [r7, #0]
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	0018      	movs	r0, r3
 80080c6:	f000 fbe1 	bl	800888c <SPI_EndRxTxTransaction>
 80080ca:	1e03      	subs	r3, r0, #0
 80080cc:	d002      	beq.n	80080d4 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2220      	movs	r2, #32
 80080d2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d10a      	bne.n	80080f2 <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80080dc:	2300      	movs	r3, #0
 80080de:	613b      	str	r3, [r7, #16]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	68db      	ldr	r3, [r3, #12]
 80080e6:	613b      	str	r3, [r7, #16]
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	613b      	str	r3, [r7, #16]
 80080f0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d004      	beq.n	8008104 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 80080fa:	231f      	movs	r3, #31
 80080fc:	18fb      	adds	r3, r7, r3
 80080fe:	2201      	movs	r2, #1
 8008100:	701a      	strb	r2, [r3, #0]
 8008102:	e000      	b.n	8008106 <HAL_SPI_Transmit+0x27e>
  }

error:
 8008104:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2251      	movs	r2, #81	; 0x51
 800810a:	2101      	movs	r1, #1
 800810c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2250      	movs	r2, #80	; 0x50
 8008112:	2100      	movs	r1, #0
 8008114:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008116:	231f      	movs	r3, #31
 8008118:	18fb      	adds	r3, r7, r3
 800811a:	781b      	ldrb	r3, [r3, #0]
}
 800811c:	0018      	movs	r0, r3
 800811e:	46bd      	mov	sp, r7
 8008120:	b008      	add	sp, #32
 8008122:	bd80      	pop	{r7, pc}

08008124 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008124:	b590      	push	{r4, r7, lr}
 8008126:	b089      	sub	sp, #36	; 0x24
 8008128:	af02      	add	r7, sp, #8
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	603b      	str	r3, [r7, #0]
 8008130:	1dbb      	adds	r3, r7, #6
 8008132:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008134:	2317      	movs	r3, #23
 8008136:	18fb      	adds	r3, r7, r3
 8008138:	2200      	movs	r2, #0
 800813a:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	685a      	ldr	r2, [r3, #4]
 8008140:	2382      	movs	r3, #130	; 0x82
 8008142:	005b      	lsls	r3, r3, #1
 8008144:	429a      	cmp	r2, r3
 8008146:	d113      	bne.n	8008170 <HAL_SPI_Receive+0x4c>
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	689b      	ldr	r3, [r3, #8]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d10f      	bne.n	8008170 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2251      	movs	r2, #81	; 0x51
 8008154:	2104      	movs	r1, #4
 8008156:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008158:	1dbb      	adds	r3, r7, #6
 800815a:	881c      	ldrh	r4, [r3, #0]
 800815c:	68ba      	ldr	r2, [r7, #8]
 800815e:	68b9      	ldr	r1, [r7, #8]
 8008160:	68f8      	ldr	r0, [r7, #12]
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	9300      	str	r3, [sp, #0]
 8008166:	0023      	movs	r3, r4
 8008168:	f000 f8fa 	bl	8008360 <HAL_SPI_TransmitReceive>
 800816c:	0003      	movs	r3, r0
 800816e:	e0f1      	b.n	8008354 <HAL_SPI_Receive+0x230>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2250      	movs	r2, #80	; 0x50
 8008174:	5c9b      	ldrb	r3, [r3, r2]
 8008176:	2b01      	cmp	r3, #1
 8008178:	d101      	bne.n	800817e <HAL_SPI_Receive+0x5a>
 800817a:	2302      	movs	r3, #2
 800817c:	e0ea      	b.n	8008354 <HAL_SPI_Receive+0x230>
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2250      	movs	r2, #80	; 0x50
 8008182:	2101      	movs	r1, #1
 8008184:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008186:	f7fd fd5d 	bl	8005c44 <HAL_GetTick>
 800818a:	0003      	movs	r3, r0
 800818c:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2251      	movs	r2, #81	; 0x51
 8008192:	5c9b      	ldrb	r3, [r3, r2]
 8008194:	b2db      	uxtb	r3, r3
 8008196:	2b01      	cmp	r3, #1
 8008198:	d004      	beq.n	80081a4 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 800819a:	2317      	movs	r3, #23
 800819c:	18fb      	adds	r3, r7, r3
 800819e:	2202      	movs	r2, #2
 80081a0:	701a      	strb	r2, [r3, #0]
    goto error;
 80081a2:	e0cc      	b.n	800833e <HAL_SPI_Receive+0x21a>
  }

  if ((pData == NULL) || (Size == 0U))
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d003      	beq.n	80081b2 <HAL_SPI_Receive+0x8e>
 80081aa:	1dbb      	adds	r3, r7, #6
 80081ac:	881b      	ldrh	r3, [r3, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d104      	bne.n	80081bc <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 80081b2:	2317      	movs	r3, #23
 80081b4:	18fb      	adds	r3, r7, r3
 80081b6:	2201      	movs	r2, #1
 80081b8:	701a      	strb	r2, [r3, #0]
    goto error;
 80081ba:	e0c0      	b.n	800833e <HAL_SPI_Receive+0x21a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2251      	movs	r2, #81	; 0x51
 80081c0:	2104      	movs	r1, #4
 80081c2:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2200      	movs	r2, #0
 80081c8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	68ba      	ldr	r2, [r7, #8]
 80081ce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	1dba      	adds	r2, r7, #6
 80081d4:	8812      	ldrh	r2, [r2, #0]
 80081d6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	1dba      	adds	r2, r7, #6
 80081dc:	8812      	ldrh	r2, [r2, #0]
 80081de:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2200      	movs	r2, #0
 80081e4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2200      	movs	r2, #0
 80081f0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2200      	movs	r2, #0
 80081f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	2200      	movs	r2, #0
 80081fc:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	689a      	ldr	r2, [r3, #8]
 8008202:	2380      	movs	r3, #128	; 0x80
 8008204:	021b      	lsls	r3, r3, #8
 8008206:	429a      	cmp	r2, r3
 8008208:	d107      	bne.n	800821a <HAL_SPI_Receive+0xf6>
  {
    SPI_1LINE_RX(hspi);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4951      	ldr	r1, [pc, #324]	; (800835c <HAL_SPI_Receive+0x238>)
 8008216:	400a      	ands	r2, r1
 8008218:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	2240      	movs	r2, #64	; 0x40
 8008222:	4013      	ands	r3, r2
 8008224:	2b40      	cmp	r3, #64	; 0x40
 8008226:	d007      	beq.n	8008238 <HAL_SPI_Receive+0x114>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	681a      	ldr	r2, [r3, #0]
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	2140      	movs	r1, #64	; 0x40
 8008234:	430a      	orrs	r2, r1
 8008236:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	68db      	ldr	r3, [r3, #12]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d164      	bne.n	800830a <HAL_SPI_Receive+0x1e6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008240:	e02f      	b.n	80082a2 <HAL_SPI_Receive+0x17e>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	2201      	movs	r2, #1
 800824a:	4013      	ands	r3, r2
 800824c:	2b01      	cmp	r3, #1
 800824e:	d115      	bne.n	800827c <HAL_SPI_Receive+0x158>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	330c      	adds	r3, #12
 8008256:	001a      	movs	r2, r3
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800825c:	7812      	ldrb	r2, [r2, #0]
 800825e:	b2d2      	uxtb	r2, r2
 8008260:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008266:	1c5a      	adds	r2, r3, #1
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008270:	b29b      	uxth	r3, r3
 8008272:	3b01      	subs	r3, #1
 8008274:	b29a      	uxth	r2, r3
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	87da      	strh	r2, [r3, #62]	; 0x3e
 800827a:	e012      	b.n	80082a2 <HAL_SPI_Receive+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800827c:	f7fd fce2 	bl	8005c44 <HAL_GetTick>
 8008280:	0002      	movs	r2, r0
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	1ad3      	subs	r3, r2, r3
 8008286:	683a      	ldr	r2, [r7, #0]
 8008288:	429a      	cmp	r2, r3
 800828a:	d802      	bhi.n	8008292 <HAL_SPI_Receive+0x16e>
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	3301      	adds	r3, #1
 8008290:	d102      	bne.n	8008298 <HAL_SPI_Receive+0x174>
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d104      	bne.n	80082a2 <HAL_SPI_Receive+0x17e>
        {
          errorcode = HAL_TIMEOUT;
 8008298:	2317      	movs	r3, #23
 800829a:	18fb      	adds	r3, r7, r3
 800829c:	2203      	movs	r2, #3
 800829e:	701a      	strb	r2, [r3, #0]
          goto error;
 80082a0:	e04d      	b.n	800833e <HAL_SPI_Receive+0x21a>
    while (hspi->RxXferCount > 0U)
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d1ca      	bne.n	8008242 <HAL_SPI_Receive+0x11e>
 80082ac:	e032      	b.n	8008314 <HAL_SPI_Receive+0x1f0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	2201      	movs	r2, #1
 80082b6:	4013      	ands	r3, r2
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d113      	bne.n	80082e4 <HAL_SPI_Receive+0x1c0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	68da      	ldr	r2, [r3, #12]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082c6:	b292      	uxth	r2, r2
 80082c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082ce:	1c9a      	adds	r2, r3, #2
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082d8:	b29b      	uxth	r3, r3
 80082da:	3b01      	subs	r3, #1
 80082dc:	b29a      	uxth	r2, r3
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80082e2:	e012      	b.n	800830a <HAL_SPI_Receive+0x1e6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80082e4:	f7fd fcae 	bl	8005c44 <HAL_GetTick>
 80082e8:	0002      	movs	r2, r0
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	1ad3      	subs	r3, r2, r3
 80082ee:	683a      	ldr	r2, [r7, #0]
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d802      	bhi.n	80082fa <HAL_SPI_Receive+0x1d6>
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	3301      	adds	r3, #1
 80082f8:	d102      	bne.n	8008300 <HAL_SPI_Receive+0x1dc>
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d104      	bne.n	800830a <HAL_SPI_Receive+0x1e6>
        {
          errorcode = HAL_TIMEOUT;
 8008300:	2317      	movs	r3, #23
 8008302:	18fb      	adds	r3, r7, r3
 8008304:	2203      	movs	r2, #3
 8008306:	701a      	strb	r2, [r3, #0]
          goto error;
 8008308:	e019      	b.n	800833e <HAL_SPI_Receive+0x21a>
    while (hspi->RxXferCount > 0U)
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800830e:	b29b      	uxth	r3, r3
 8008310:	2b00      	cmp	r3, #0
 8008312:	d1cc      	bne.n	80082ae <HAL_SPI_Receive+0x18a>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008314:	693a      	ldr	r2, [r7, #16]
 8008316:	6839      	ldr	r1, [r7, #0]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	0018      	movs	r0, r3
 800831c:	f000 fa4c 	bl	80087b8 <SPI_EndRxTransaction>
 8008320:	1e03      	subs	r3, r0, #0
 8008322:	d002      	beq.n	800832a <HAL_SPI_Receive+0x206>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2220      	movs	r2, #32
 8008328:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800832e:	2b00      	cmp	r3, #0
 8008330:	d004      	beq.n	800833c <HAL_SPI_Receive+0x218>
  {
    errorcode = HAL_ERROR;
 8008332:	2317      	movs	r3, #23
 8008334:	18fb      	adds	r3, r7, r3
 8008336:	2201      	movs	r2, #1
 8008338:	701a      	strb	r2, [r3, #0]
 800833a:	e000      	b.n	800833e <HAL_SPI_Receive+0x21a>
  }

error :
 800833c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2251      	movs	r2, #81	; 0x51
 8008342:	2101      	movs	r1, #1
 8008344:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2250      	movs	r2, #80	; 0x50
 800834a:	2100      	movs	r1, #0
 800834c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800834e:	2317      	movs	r3, #23
 8008350:	18fb      	adds	r3, r7, r3
 8008352:	781b      	ldrb	r3, [r3, #0]
}
 8008354:	0018      	movs	r0, r3
 8008356:	46bd      	mov	sp, r7
 8008358:	b007      	add	sp, #28
 800835a:	bd90      	pop	{r4, r7, pc}
 800835c:	ffffbfff 	.word	0xffffbfff

08008360 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b08c      	sub	sp, #48	; 0x30
 8008364:	af00      	add	r7, sp, #0
 8008366:	60f8      	str	r0, [r7, #12]
 8008368:	60b9      	str	r1, [r7, #8]
 800836a:	607a      	str	r2, [r7, #4]
 800836c:	001a      	movs	r2, r3
 800836e:	1cbb      	adds	r3, r7, #2
 8008370:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008372:	2301      	movs	r3, #1
 8008374:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008376:	232b      	movs	r3, #43	; 0x2b
 8008378:	18fb      	adds	r3, r7, r3
 800837a:	2200      	movs	r2, #0
 800837c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2250      	movs	r2, #80	; 0x50
 8008382:	5c9b      	ldrb	r3, [r3, r2]
 8008384:	2b01      	cmp	r3, #1
 8008386:	d101      	bne.n	800838c <HAL_SPI_TransmitReceive+0x2c>
 8008388:	2302      	movs	r3, #2
 800838a:	e1a1      	b.n	80086d0 <HAL_SPI_TransmitReceive+0x370>
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2250      	movs	r2, #80	; 0x50
 8008390:	2101      	movs	r1, #1
 8008392:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008394:	f7fd fc56 	bl	8005c44 <HAL_GetTick>
 8008398:	0003      	movs	r3, r0
 800839a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800839c:	2023      	movs	r0, #35	; 0x23
 800839e:	183b      	adds	r3, r7, r0
 80083a0:	68fa      	ldr	r2, [r7, #12]
 80083a2:	2151      	movs	r1, #81	; 0x51
 80083a4:	5c52      	ldrb	r2, [r2, r1]
 80083a6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80083ae:	231a      	movs	r3, #26
 80083b0:	18fb      	adds	r3, r7, r3
 80083b2:	1cba      	adds	r2, r7, #2
 80083b4:	8812      	ldrh	r2, [r2, #0]
 80083b6:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80083b8:	183b      	adds	r3, r7, r0
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d012      	beq.n	80083e6 <HAL_SPI_TransmitReceive+0x86>
 80083c0:	69fa      	ldr	r2, [r7, #28]
 80083c2:	2382      	movs	r3, #130	; 0x82
 80083c4:	005b      	lsls	r3, r3, #1
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d108      	bne.n	80083dc <HAL_SPI_TransmitReceive+0x7c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d104      	bne.n	80083dc <HAL_SPI_TransmitReceive+0x7c>
 80083d2:	2323      	movs	r3, #35	; 0x23
 80083d4:	18fb      	adds	r3, r7, r3
 80083d6:	781b      	ldrb	r3, [r3, #0]
 80083d8:	2b04      	cmp	r3, #4
 80083da:	d004      	beq.n	80083e6 <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 80083dc:	232b      	movs	r3, #43	; 0x2b
 80083de:	18fb      	adds	r3, r7, r3
 80083e0:	2202      	movs	r2, #2
 80083e2:	701a      	strb	r2, [r3, #0]
    goto error;
 80083e4:	e169      	b.n	80086ba <HAL_SPI_TransmitReceive+0x35a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d006      	beq.n	80083fa <HAL_SPI_TransmitReceive+0x9a>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d003      	beq.n	80083fa <HAL_SPI_TransmitReceive+0x9a>
 80083f2:	1cbb      	adds	r3, r7, #2
 80083f4:	881b      	ldrh	r3, [r3, #0]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d104      	bne.n	8008404 <HAL_SPI_TransmitReceive+0xa4>
  {
    errorcode = HAL_ERROR;
 80083fa:	232b      	movs	r3, #43	; 0x2b
 80083fc:	18fb      	adds	r3, r7, r3
 80083fe:	2201      	movs	r2, #1
 8008400:	701a      	strb	r2, [r3, #0]
    goto error;
 8008402:	e15a      	b.n	80086ba <HAL_SPI_TransmitReceive+0x35a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2251      	movs	r2, #81	; 0x51
 8008408:	5c9b      	ldrb	r3, [r3, r2]
 800840a:	b2db      	uxtb	r3, r3
 800840c:	2b04      	cmp	r3, #4
 800840e:	d003      	beq.n	8008418 <HAL_SPI_TransmitReceive+0xb8>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2251      	movs	r2, #81	; 0x51
 8008414:	2105      	movs	r1, #5
 8008416:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2200      	movs	r2, #0
 800841c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	1cba      	adds	r2, r7, #2
 8008428:	8812      	ldrh	r2, [r2, #0]
 800842a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	1cba      	adds	r2, r7, #2
 8008430:	8812      	ldrh	r2, [r2, #0]
 8008432:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	68ba      	ldr	r2, [r7, #8]
 8008438:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	1cba      	adds	r2, r7, #2
 800843e:	8812      	ldrh	r2, [r2, #0]
 8008440:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	1cba      	adds	r2, r7, #2
 8008446:	8812      	ldrh	r2, [r2, #0]
 8008448:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2200      	movs	r2, #0
 800844e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	2200      	movs	r2, #0
 8008454:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	2240      	movs	r2, #64	; 0x40
 800845e:	4013      	ands	r3, r2
 8008460:	2b40      	cmp	r3, #64	; 0x40
 8008462:	d007      	beq.n	8008474 <HAL_SPI_TransmitReceive+0x114>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	2140      	movs	r1, #64	; 0x40
 8008470:	430a      	orrs	r2, r1
 8008472:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	68da      	ldr	r2, [r3, #12]
 8008478:	2380      	movs	r3, #128	; 0x80
 800847a:	011b      	lsls	r3, r3, #4
 800847c:	429a      	cmp	r2, r3
 800847e:	d000      	beq.n	8008482 <HAL_SPI_TransmitReceive+0x122>
 8008480:	e07a      	b.n	8008578 <HAL_SPI_TransmitReceive+0x218>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d004      	beq.n	8008494 <HAL_SPI_TransmitReceive+0x134>
 800848a:	231a      	movs	r3, #26
 800848c:	18fb      	adds	r3, r7, r3
 800848e:	881b      	ldrh	r3, [r3, #0]
 8008490:	2b01      	cmp	r3, #1
 8008492:	d166      	bne.n	8008562 <HAL_SPI_TransmitReceive+0x202>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008498:	881a      	ldrh	r2, [r3, #0]
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084a4:	1c9a      	adds	r2, r3, #2
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084ae:	b29b      	uxth	r3, r3
 80084b0:	3b01      	subs	r3, #1
 80084b2:	b29a      	uxth	r2, r3
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084b8:	e053      	b.n	8008562 <HAL_SPI_TransmitReceive+0x202>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	2202      	movs	r2, #2
 80084c2:	4013      	ands	r3, r2
 80084c4:	2b02      	cmp	r3, #2
 80084c6:	d11b      	bne.n	8008500 <HAL_SPI_TransmitReceive+0x1a0>
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d016      	beq.n	8008500 <HAL_SPI_TransmitReceive+0x1a0>
 80084d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	d113      	bne.n	8008500 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084dc:	881a      	ldrh	r2, [r3, #0]
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084e8:	1c9a      	adds	r2, r3, #2
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084f2:	b29b      	uxth	r3, r3
 80084f4:	3b01      	subs	r3, #1
 80084f6:	b29a      	uxth	r2, r3
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80084fc:	2300      	movs	r3, #0
 80084fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	689b      	ldr	r3, [r3, #8]
 8008506:	2201      	movs	r2, #1
 8008508:	4013      	ands	r3, r2
 800850a:	2b01      	cmp	r3, #1
 800850c:	d119      	bne.n	8008542 <HAL_SPI_TransmitReceive+0x1e2>
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008512:	b29b      	uxth	r3, r3
 8008514:	2b00      	cmp	r3, #0
 8008516:	d014      	beq.n	8008542 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	68da      	ldr	r2, [r3, #12]
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008522:	b292      	uxth	r2, r2
 8008524:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800852a:	1c9a      	adds	r2, r3, #2
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008534:	b29b      	uxth	r3, r3
 8008536:	3b01      	subs	r3, #1
 8008538:	b29a      	uxth	r2, r3
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800853e:	2301      	movs	r3, #1
 8008540:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008542:	f7fd fb7f 	bl	8005c44 <HAL_GetTick>
 8008546:	0002      	movs	r2, r0
 8008548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800854a:	1ad3      	subs	r3, r2, r3
 800854c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800854e:	429a      	cmp	r2, r3
 8008550:	d807      	bhi.n	8008562 <HAL_SPI_TransmitReceive+0x202>
 8008552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008554:	3301      	adds	r3, #1
 8008556:	d004      	beq.n	8008562 <HAL_SPI_TransmitReceive+0x202>
      {
        errorcode = HAL_TIMEOUT;
 8008558:	232b      	movs	r3, #43	; 0x2b
 800855a:	18fb      	adds	r3, r7, r3
 800855c:	2203      	movs	r2, #3
 800855e:	701a      	strb	r2, [r3, #0]
        goto error;
 8008560:	e0ab      	b.n	80086ba <HAL_SPI_TransmitReceive+0x35a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008566:	b29b      	uxth	r3, r3
 8008568:	2b00      	cmp	r3, #0
 800856a:	d1a6      	bne.n	80084ba <HAL_SPI_TransmitReceive+0x15a>
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008570:	b29b      	uxth	r3, r3
 8008572:	2b00      	cmp	r3, #0
 8008574:	d1a1      	bne.n	80084ba <HAL_SPI_TransmitReceive+0x15a>
 8008576:	e07f      	b.n	8008678 <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d005      	beq.n	800858c <HAL_SPI_TransmitReceive+0x22c>
 8008580:	231a      	movs	r3, #26
 8008582:	18fb      	adds	r3, r7, r3
 8008584:	881b      	ldrh	r3, [r3, #0]
 8008586:	2b01      	cmp	r3, #1
 8008588:	d000      	beq.n	800858c <HAL_SPI_TransmitReceive+0x22c>
 800858a:	e06b      	b.n	8008664 <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	330c      	adds	r3, #12
 8008596:	7812      	ldrb	r2, [r2, #0]
 8008598:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800859e:	1c5a      	adds	r2, r3, #1
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085a8:	b29b      	uxth	r3, r3
 80085aa:	3b01      	subs	r3, #1
 80085ac:	b29a      	uxth	r2, r3
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80085b2:	e057      	b.n	8008664 <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	2202      	movs	r2, #2
 80085bc:	4013      	ands	r3, r2
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d11c      	bne.n	80085fc <HAL_SPI_TransmitReceive+0x29c>
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085c6:	b29b      	uxth	r3, r3
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d017      	beq.n	80085fc <HAL_SPI_TransmitReceive+0x29c>
 80085cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d114      	bne.n	80085fc <HAL_SPI_TransmitReceive+0x29c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	330c      	adds	r3, #12
 80085dc:	7812      	ldrb	r2, [r2, #0]
 80085de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085e4:	1c5a      	adds	r2, r3, #1
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085ee:	b29b      	uxth	r3, r3
 80085f0:	3b01      	subs	r3, #1
 80085f2:	b29a      	uxth	r2, r3
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80085f8:	2300      	movs	r3, #0
 80085fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	2201      	movs	r2, #1
 8008604:	4013      	ands	r3, r2
 8008606:	2b01      	cmp	r3, #1
 8008608:	d119      	bne.n	800863e <HAL_SPI_TransmitReceive+0x2de>
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800860e:	b29b      	uxth	r3, r3
 8008610:	2b00      	cmp	r3, #0
 8008612:	d014      	beq.n	800863e <HAL_SPI_TransmitReceive+0x2de>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	68da      	ldr	r2, [r3, #12]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800861e:	b2d2      	uxtb	r2, r2
 8008620:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008626:	1c5a      	adds	r2, r3, #1
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008630:	b29b      	uxth	r3, r3
 8008632:	3b01      	subs	r3, #1
 8008634:	b29a      	uxth	r2, r3
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800863a:	2301      	movs	r3, #1
 800863c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800863e:	f7fd fb01 	bl	8005c44 <HAL_GetTick>
 8008642:	0002      	movs	r2, r0
 8008644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008646:	1ad3      	subs	r3, r2, r3
 8008648:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800864a:	429a      	cmp	r2, r3
 800864c:	d802      	bhi.n	8008654 <HAL_SPI_TransmitReceive+0x2f4>
 800864e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008650:	3301      	adds	r3, #1
 8008652:	d102      	bne.n	800865a <HAL_SPI_TransmitReceive+0x2fa>
 8008654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008656:	2b00      	cmp	r3, #0
 8008658:	d104      	bne.n	8008664 <HAL_SPI_TransmitReceive+0x304>
      {
        errorcode = HAL_TIMEOUT;
 800865a:	232b      	movs	r3, #43	; 0x2b
 800865c:	18fb      	adds	r3, r7, r3
 800865e:	2203      	movs	r2, #3
 8008660:	701a      	strb	r2, [r3, #0]
        goto error;
 8008662:	e02a      	b.n	80086ba <HAL_SPI_TransmitReceive+0x35a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008668:	b29b      	uxth	r3, r3
 800866a:	2b00      	cmp	r3, #0
 800866c:	d1a2      	bne.n	80085b4 <HAL_SPI_TransmitReceive+0x254>
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008672:	b29b      	uxth	r3, r3
 8008674:	2b00      	cmp	r3, #0
 8008676:	d19d      	bne.n	80085b4 <HAL_SPI_TransmitReceive+0x254>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800867a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	0018      	movs	r0, r3
 8008680:	f000 f904 	bl	800888c <SPI_EndRxTxTransaction>
 8008684:	1e03      	subs	r3, r0, #0
 8008686:	d007      	beq.n	8008698 <HAL_SPI_TransmitReceive+0x338>
  {
    errorcode = HAL_ERROR;
 8008688:	232b      	movs	r3, #43	; 0x2b
 800868a:	18fb      	adds	r3, r7, r3
 800868c:	2201      	movs	r2, #1
 800868e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2220      	movs	r2, #32
 8008694:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008696:	e010      	b.n	80086ba <HAL_SPI_TransmitReceive+0x35a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	689b      	ldr	r3, [r3, #8]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d10b      	bne.n	80086b8 <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80086a0:	2300      	movs	r3, #0
 80086a2:	617b      	str	r3, [r7, #20]
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	68db      	ldr	r3, [r3, #12]
 80086aa:	617b      	str	r3, [r7, #20]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	689b      	ldr	r3, [r3, #8]
 80086b2:	617b      	str	r3, [r7, #20]
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	e000      	b.n	80086ba <HAL_SPI_TransmitReceive+0x35a>
  }

error :
 80086b8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2251      	movs	r2, #81	; 0x51
 80086be:	2101      	movs	r1, #1
 80086c0:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2250      	movs	r2, #80	; 0x50
 80086c6:	2100      	movs	r1, #0
 80086c8:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80086ca:	232b      	movs	r3, #43	; 0x2b
 80086cc:	18fb      	adds	r3, r7, r3
 80086ce:	781b      	ldrb	r3, [r3, #0]
}
 80086d0:	0018      	movs	r0, r3
 80086d2:	46bd      	mov	sp, r7
 80086d4:	b00c      	add	sp, #48	; 0x30
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b084      	sub	sp, #16
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	603b      	str	r3, [r7, #0]
 80086e4:	1dfb      	adds	r3, r7, #7
 80086e6:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80086e8:	e050      	b.n	800878c <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	3301      	adds	r3, #1
 80086ee:	d04d      	beq.n	800878c <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80086f0:	f7fd faa8 	bl	8005c44 <HAL_GetTick>
 80086f4:	0002      	movs	r2, r0
 80086f6:	69bb      	ldr	r3, [r7, #24]
 80086f8:	1ad3      	subs	r3, r2, r3
 80086fa:	683a      	ldr	r2, [r7, #0]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d902      	bls.n	8008706 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d142      	bne.n	800878c <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	685a      	ldr	r2, [r3, #4]
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	21e0      	movs	r1, #224	; 0xe0
 8008712:	438a      	bics	r2, r1
 8008714:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	685a      	ldr	r2, [r3, #4]
 800871a:	2382      	movs	r3, #130	; 0x82
 800871c:	005b      	lsls	r3, r3, #1
 800871e:	429a      	cmp	r2, r3
 8008720:	d113      	bne.n	800874a <SPI_WaitFlagStateUntilTimeout+0x72>
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	689a      	ldr	r2, [r3, #8]
 8008726:	2380      	movs	r3, #128	; 0x80
 8008728:	021b      	lsls	r3, r3, #8
 800872a:	429a      	cmp	r2, r3
 800872c:	d005      	beq.n	800873a <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	689a      	ldr	r2, [r3, #8]
 8008732:	2380      	movs	r3, #128	; 0x80
 8008734:	00db      	lsls	r3, r3, #3
 8008736:	429a      	cmp	r2, r3
 8008738:	d107      	bne.n	800874a <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	681a      	ldr	r2, [r3, #0]
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2140      	movs	r1, #64	; 0x40
 8008746:	438a      	bics	r2, r1
 8008748:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800874e:	2380      	movs	r3, #128	; 0x80
 8008750:	019b      	lsls	r3, r3, #6
 8008752:	429a      	cmp	r2, r3
 8008754:	d110      	bne.n	8008778 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4914      	ldr	r1, [pc, #80]	; (80087b4 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8008762:	400a      	ands	r2, r1
 8008764:	601a      	str	r2, [r3, #0]
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	2180      	movs	r1, #128	; 0x80
 8008772:	0189      	lsls	r1, r1, #6
 8008774:	430a      	orrs	r2, r1
 8008776:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2251      	movs	r2, #81	; 0x51
 800877c:	2101      	movs	r1, #1
 800877e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2250      	movs	r2, #80	; 0x50
 8008784:	2100      	movs	r1, #0
 8008786:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008788:	2303      	movs	r3, #3
 800878a:	e00f      	b.n	80087ac <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	68ba      	ldr	r2, [r7, #8]
 8008794:	4013      	ands	r3, r2
 8008796:	68ba      	ldr	r2, [r7, #8]
 8008798:	1ad3      	subs	r3, r2, r3
 800879a:	425a      	negs	r2, r3
 800879c:	4153      	adcs	r3, r2
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	001a      	movs	r2, r3
 80087a2:	1dfb      	adds	r3, r7, #7
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d19f      	bne.n	80086ea <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80087aa:	2300      	movs	r3, #0
}
 80087ac:	0018      	movs	r0, r3
 80087ae:	46bd      	mov	sp, r7
 80087b0:	b004      	add	sp, #16
 80087b2:	bd80      	pop	{r7, pc}
 80087b4:	ffffdfff 	.word	0xffffdfff

080087b8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b086      	sub	sp, #24
 80087bc:	af02      	add	r7, sp, #8
 80087be:	60f8      	str	r0, [r7, #12]
 80087c0:	60b9      	str	r1, [r7, #8]
 80087c2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	685a      	ldr	r2, [r3, #4]
 80087c8:	2382      	movs	r3, #130	; 0x82
 80087ca:	005b      	lsls	r3, r3, #1
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d113      	bne.n	80087f8 <SPI_EndRxTransaction+0x40>
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	689a      	ldr	r2, [r3, #8]
 80087d4:	2380      	movs	r3, #128	; 0x80
 80087d6:	021b      	lsls	r3, r3, #8
 80087d8:	429a      	cmp	r2, r3
 80087da:	d005      	beq.n	80087e8 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	689a      	ldr	r2, [r3, #8]
 80087e0:	2380      	movs	r3, #128	; 0x80
 80087e2:	00db      	lsls	r3, r3, #3
 80087e4:	429a      	cmp	r2, r3
 80087e6:	d107      	bne.n	80087f8 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	2140      	movs	r1, #64	; 0x40
 80087f4:	438a      	bics	r2, r1
 80087f6:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	685a      	ldr	r2, [r3, #4]
 80087fc:	2382      	movs	r3, #130	; 0x82
 80087fe:	005b      	lsls	r3, r3, #1
 8008800:	429a      	cmp	r2, r3
 8008802:	d12b      	bne.n	800885c <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	689a      	ldr	r2, [r3, #8]
 8008808:	2380      	movs	r3, #128	; 0x80
 800880a:	00db      	lsls	r3, r3, #3
 800880c:	429a      	cmp	r2, r3
 800880e:	d012      	beq.n	8008836 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008810:	68ba      	ldr	r2, [r7, #8]
 8008812:	68f8      	ldr	r0, [r7, #12]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	9300      	str	r3, [sp, #0]
 8008818:	0013      	movs	r3, r2
 800881a:	2200      	movs	r2, #0
 800881c:	2180      	movs	r1, #128	; 0x80
 800881e:	f7ff ff5b 	bl	80086d8 <SPI_WaitFlagStateUntilTimeout>
 8008822:	1e03      	subs	r3, r0, #0
 8008824:	d02d      	beq.n	8008882 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800882a:	2220      	movs	r2, #32
 800882c:	431a      	orrs	r2, r3
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008832:	2303      	movs	r3, #3
 8008834:	e026      	b.n	8008884 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008836:	68ba      	ldr	r2, [r7, #8]
 8008838:	68f8      	ldr	r0, [r7, #12]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	9300      	str	r3, [sp, #0]
 800883e:	0013      	movs	r3, r2
 8008840:	2200      	movs	r2, #0
 8008842:	2101      	movs	r1, #1
 8008844:	f7ff ff48 	bl	80086d8 <SPI_WaitFlagStateUntilTimeout>
 8008848:	1e03      	subs	r3, r0, #0
 800884a:	d01a      	beq.n	8008882 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008850:	2220      	movs	r2, #32
 8008852:	431a      	orrs	r2, r3
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008858:	2303      	movs	r3, #3
 800885a:	e013      	b.n	8008884 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800885c:	68ba      	ldr	r2, [r7, #8]
 800885e:	68f8      	ldr	r0, [r7, #12]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	9300      	str	r3, [sp, #0]
 8008864:	0013      	movs	r3, r2
 8008866:	2200      	movs	r2, #0
 8008868:	2101      	movs	r1, #1
 800886a:	f7ff ff35 	bl	80086d8 <SPI_WaitFlagStateUntilTimeout>
 800886e:	1e03      	subs	r3, r0, #0
 8008870:	d007      	beq.n	8008882 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008876:	2220      	movs	r2, #32
 8008878:	431a      	orrs	r2, r3
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800887e:	2303      	movs	r3, #3
 8008880:	e000      	b.n	8008884 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8008882:	2300      	movs	r3, #0
}
 8008884:	0018      	movs	r0, r3
 8008886:	46bd      	mov	sp, r7
 8008888:	b004      	add	sp, #16
 800888a:	bd80      	pop	{r7, pc}

0800888c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b086      	sub	sp, #24
 8008890:	af02      	add	r7, sp, #8
 8008892:	60f8      	str	r0, [r7, #12]
 8008894:	60b9      	str	r1, [r7, #8]
 8008896:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	685a      	ldr	r2, [r3, #4]
 800889c:	2382      	movs	r3, #130	; 0x82
 800889e:	005b      	lsls	r3, r3, #1
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d112      	bne.n	80088ca <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80088a4:	68ba      	ldr	r2, [r7, #8]
 80088a6:	68f8      	ldr	r0, [r7, #12]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	9300      	str	r3, [sp, #0]
 80088ac:	0013      	movs	r3, r2
 80088ae:	2200      	movs	r2, #0
 80088b0:	2180      	movs	r1, #128	; 0x80
 80088b2:	f7ff ff11 	bl	80086d8 <SPI_WaitFlagStateUntilTimeout>
 80088b6:	1e03      	subs	r3, r0, #0
 80088b8:	d020      	beq.n	80088fc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088be:	2220      	movs	r2, #32
 80088c0:	431a      	orrs	r2, r3
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80088c6:	2303      	movs	r3, #3
 80088c8:	e019      	b.n	80088fe <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2251      	movs	r2, #81	; 0x51
 80088ce:	5c9b      	ldrb	r3, [r3, r2]
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	2b05      	cmp	r3, #5
 80088d4:	d112      	bne.n	80088fc <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80088d6:	68ba      	ldr	r2, [r7, #8]
 80088d8:	68f8      	ldr	r0, [r7, #12]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	9300      	str	r3, [sp, #0]
 80088de:	0013      	movs	r3, r2
 80088e0:	2200      	movs	r2, #0
 80088e2:	2101      	movs	r1, #1
 80088e4:	f7ff fef8 	bl	80086d8 <SPI_WaitFlagStateUntilTimeout>
 80088e8:	1e03      	subs	r3, r0, #0
 80088ea:	d007      	beq.n	80088fc <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088f0:	2220      	movs	r2, #32
 80088f2:	431a      	orrs	r2, r3
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80088f8:	2303      	movs	r3, #3
 80088fa:	e000      	b.n	80088fe <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 80088fc:	2300      	movs	r3, #0
}
 80088fe:	0018      	movs	r0, r3
 8008900:	46bd      	mov	sp, r7
 8008902:	b004      	add	sp, #16
 8008904:	bd80      	pop	{r7, pc}

08008906 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008906:	b580      	push	{r7, lr}
 8008908:	b082      	sub	sp, #8
 800890a:	af00      	add	r7, sp, #0
 800890c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d101      	bne.n	8008918 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008914:	2301      	movs	r3, #1
 8008916:	e01e      	b.n	8008956 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2239      	movs	r2, #57	; 0x39
 800891c:	5c9b      	ldrb	r3, [r3, r2]
 800891e:	b2db      	uxtb	r3, r3
 8008920:	2b00      	cmp	r3, #0
 8008922:	d107      	bne.n	8008934 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2238      	movs	r2, #56	; 0x38
 8008928:	2100      	movs	r1, #0
 800892a:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	0018      	movs	r0, r3
 8008930:	f7fb fae8 	bl	8003f04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2239      	movs	r2, #57	; 0x39
 8008938:	2102      	movs	r1, #2
 800893a:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	3304      	adds	r3, #4
 8008944:	0019      	movs	r1, r3
 8008946:	0010      	movs	r0, r2
 8008948:	f000 fa40 	bl	8008dcc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2239      	movs	r2, #57	; 0x39
 8008950:	2101      	movs	r1, #1
 8008952:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008954:	2300      	movs	r3, #0
}
 8008956:	0018      	movs	r0, r3
 8008958:	46bd      	mov	sp, r7
 800895a:	b002      	add	sp, #8
 800895c:	bd80      	pop	{r7, pc}

0800895e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800895e:	b580      	push	{r7, lr}
 8008960:	b084      	sub	sp, #16
 8008962:	af00      	add	r7, sp, #0
 8008964:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	68da      	ldr	r2, [r3, #12]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	2101      	movs	r1, #1
 8008972:	430a      	orrs	r2, r1
 8008974:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	2207      	movs	r2, #7
 800897e:	4013      	ands	r3, r2
 8008980:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2b06      	cmp	r3, #6
 8008986:	d007      	beq.n	8008998 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	2101      	movs	r1, #1
 8008994:	430a      	orrs	r2, r1
 8008996:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008998:	2300      	movs	r3, #0
}
 800899a:	0018      	movs	r0, r3
 800899c:	46bd      	mov	sp, r7
 800899e:	b004      	add	sp, #16
 80089a0:	bd80      	pop	{r7, pc}

080089a2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80089a2:	b580      	push	{r7, lr}
 80089a4:	b082      	sub	sp, #8
 80089a6:	af00      	add	r7, sp, #0
 80089a8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	691b      	ldr	r3, [r3, #16]
 80089b0:	2202      	movs	r2, #2
 80089b2:	4013      	ands	r3, r2
 80089b4:	2b02      	cmp	r3, #2
 80089b6:	d124      	bne.n	8008a02 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	68db      	ldr	r3, [r3, #12]
 80089be:	2202      	movs	r2, #2
 80089c0:	4013      	ands	r3, r2
 80089c2:	2b02      	cmp	r3, #2
 80089c4:	d11d      	bne.n	8008a02 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	2203      	movs	r2, #3
 80089cc:	4252      	negs	r2, r2
 80089ce:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2201      	movs	r2, #1
 80089d4:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	699b      	ldr	r3, [r3, #24]
 80089dc:	2203      	movs	r2, #3
 80089de:	4013      	ands	r3, r2
 80089e0:	d004      	beq.n	80089ec <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	0018      	movs	r0, r3
 80089e6:	f000 f9d9 	bl	8008d9c <HAL_TIM_IC_CaptureCallback>
 80089ea:	e007      	b.n	80089fc <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	0018      	movs	r0, r3
 80089f0:	f000 f9cc 	bl	8008d8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	0018      	movs	r0, r3
 80089f8:	f000 f9d8 	bl	8008dac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2200      	movs	r2, #0
 8008a00:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	691b      	ldr	r3, [r3, #16]
 8008a08:	2204      	movs	r2, #4
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	2b04      	cmp	r3, #4
 8008a0e:	d125      	bne.n	8008a5c <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	68db      	ldr	r3, [r3, #12]
 8008a16:	2204      	movs	r2, #4
 8008a18:	4013      	ands	r3, r2
 8008a1a:	2b04      	cmp	r3, #4
 8008a1c:	d11e      	bne.n	8008a5c <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	2205      	movs	r2, #5
 8008a24:	4252      	negs	r2, r2
 8008a26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2202      	movs	r2, #2
 8008a2c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	699a      	ldr	r2, [r3, #24]
 8008a34:	23c0      	movs	r3, #192	; 0xc0
 8008a36:	009b      	lsls	r3, r3, #2
 8008a38:	4013      	ands	r3, r2
 8008a3a:	d004      	beq.n	8008a46 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	0018      	movs	r0, r3
 8008a40:	f000 f9ac 	bl	8008d9c <HAL_TIM_IC_CaptureCallback>
 8008a44:	e007      	b.n	8008a56 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	0018      	movs	r0, r3
 8008a4a:	f000 f99f 	bl	8008d8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	0018      	movs	r0, r3
 8008a52:	f000 f9ab 	bl	8008dac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2200      	movs	r2, #0
 8008a5a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	691b      	ldr	r3, [r3, #16]
 8008a62:	2208      	movs	r2, #8
 8008a64:	4013      	ands	r3, r2
 8008a66:	2b08      	cmp	r3, #8
 8008a68:	d124      	bne.n	8008ab4 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	68db      	ldr	r3, [r3, #12]
 8008a70:	2208      	movs	r2, #8
 8008a72:	4013      	ands	r3, r2
 8008a74:	2b08      	cmp	r3, #8
 8008a76:	d11d      	bne.n	8008ab4 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	2209      	movs	r2, #9
 8008a7e:	4252      	negs	r2, r2
 8008a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2204      	movs	r2, #4
 8008a86:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	69db      	ldr	r3, [r3, #28]
 8008a8e:	2203      	movs	r2, #3
 8008a90:	4013      	ands	r3, r2
 8008a92:	d004      	beq.n	8008a9e <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	0018      	movs	r0, r3
 8008a98:	f000 f980 	bl	8008d9c <HAL_TIM_IC_CaptureCallback>
 8008a9c:	e007      	b.n	8008aae <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	0018      	movs	r0, r3
 8008aa2:	f000 f973 	bl	8008d8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	0018      	movs	r0, r3
 8008aaa:	f000 f97f 	bl	8008dac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	691b      	ldr	r3, [r3, #16]
 8008aba:	2210      	movs	r2, #16
 8008abc:	4013      	ands	r3, r2
 8008abe:	2b10      	cmp	r3, #16
 8008ac0:	d125      	bne.n	8008b0e <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	68db      	ldr	r3, [r3, #12]
 8008ac8:	2210      	movs	r2, #16
 8008aca:	4013      	ands	r3, r2
 8008acc:	2b10      	cmp	r3, #16
 8008ace:	d11e      	bne.n	8008b0e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	2211      	movs	r2, #17
 8008ad6:	4252      	negs	r2, r2
 8008ad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2208      	movs	r2, #8
 8008ade:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	69da      	ldr	r2, [r3, #28]
 8008ae6:	23c0      	movs	r3, #192	; 0xc0
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	4013      	ands	r3, r2
 8008aec:	d004      	beq.n	8008af8 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	0018      	movs	r0, r3
 8008af2:	f000 f953 	bl	8008d9c <HAL_TIM_IC_CaptureCallback>
 8008af6:	e007      	b.n	8008b08 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	0018      	movs	r0, r3
 8008afc:	f000 f946 	bl	8008d8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	0018      	movs	r0, r3
 8008b04:	f000 f952 	bl	8008dac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	691b      	ldr	r3, [r3, #16]
 8008b14:	2201      	movs	r2, #1
 8008b16:	4013      	ands	r3, r2
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d10f      	bne.n	8008b3c <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	2201      	movs	r2, #1
 8008b24:	4013      	ands	r3, r2
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d108      	bne.n	8008b3c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	2202      	movs	r2, #2
 8008b30:	4252      	negs	r2, r2
 8008b32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	0018      	movs	r0, r3
 8008b38:	f000 f920 	bl	8008d7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	2240      	movs	r2, #64	; 0x40
 8008b44:	4013      	ands	r3, r2
 8008b46:	2b40      	cmp	r3, #64	; 0x40
 8008b48:	d10f      	bne.n	8008b6a <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	2240      	movs	r2, #64	; 0x40
 8008b52:	4013      	ands	r3, r2
 8008b54:	2b40      	cmp	r3, #64	; 0x40
 8008b56:	d108      	bne.n	8008b6a <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	2241      	movs	r2, #65	; 0x41
 8008b5e:	4252      	negs	r2, r2
 8008b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	0018      	movs	r0, r3
 8008b66:	f000 f929 	bl	8008dbc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008b6a:	46c0      	nop			; (mov r8, r8)
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	b002      	add	sp, #8
 8008b70:	bd80      	pop	{r7, pc}
	...

08008b74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b084      	sub	sp, #16
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2238      	movs	r2, #56	; 0x38
 8008b82:	5c9b      	ldrb	r3, [r3, r2]
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d101      	bne.n	8008b8c <HAL_TIM_ConfigClockSource+0x18>
 8008b88:	2302      	movs	r3, #2
 8008b8a:	e0ab      	b.n	8008ce4 <HAL_TIM_ConfigClockSource+0x170>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2238      	movs	r2, #56	; 0x38
 8008b90:	2101      	movs	r1, #1
 8008b92:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2239      	movs	r2, #57	; 0x39
 8008b98:	2102      	movs	r1, #2
 8008b9a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	689b      	ldr	r3, [r3, #8]
 8008ba2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2277      	movs	r2, #119	; 0x77
 8008ba8:	4393      	bics	r3, r2
 8008baa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	4a4f      	ldr	r2, [pc, #316]	; (8008cec <HAL_TIM_ConfigClockSource+0x178>)
 8008bb0:	4013      	ands	r3, r2
 8008bb2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	2b40      	cmp	r3, #64	; 0x40
 8008bc2:	d100      	bne.n	8008bc6 <HAL_TIM_ConfigClockSource+0x52>
 8008bc4:	e06b      	b.n	8008c9e <HAL_TIM_ConfigClockSource+0x12a>
 8008bc6:	d80e      	bhi.n	8008be6 <HAL_TIM_ConfigClockSource+0x72>
 8008bc8:	2b10      	cmp	r3, #16
 8008bca:	d100      	bne.n	8008bce <HAL_TIM_ConfigClockSource+0x5a>
 8008bcc:	e077      	b.n	8008cbe <HAL_TIM_ConfigClockSource+0x14a>
 8008bce:	d803      	bhi.n	8008bd8 <HAL_TIM_ConfigClockSource+0x64>
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d100      	bne.n	8008bd6 <HAL_TIM_ConfigClockSource+0x62>
 8008bd4:	e073      	b.n	8008cbe <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008bd6:	e07c      	b.n	8008cd2 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8008bd8:	2b20      	cmp	r3, #32
 8008bda:	d100      	bne.n	8008bde <HAL_TIM_ConfigClockSource+0x6a>
 8008bdc:	e06f      	b.n	8008cbe <HAL_TIM_ConfigClockSource+0x14a>
 8008bde:	2b30      	cmp	r3, #48	; 0x30
 8008be0:	d100      	bne.n	8008be4 <HAL_TIM_ConfigClockSource+0x70>
 8008be2:	e06c      	b.n	8008cbe <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8008be4:	e075      	b.n	8008cd2 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8008be6:	2b70      	cmp	r3, #112	; 0x70
 8008be8:	d00e      	beq.n	8008c08 <HAL_TIM_ConfigClockSource+0x94>
 8008bea:	d804      	bhi.n	8008bf6 <HAL_TIM_ConfigClockSource+0x82>
 8008bec:	2b50      	cmp	r3, #80	; 0x50
 8008bee:	d036      	beq.n	8008c5e <HAL_TIM_ConfigClockSource+0xea>
 8008bf0:	2b60      	cmp	r3, #96	; 0x60
 8008bf2:	d044      	beq.n	8008c7e <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8008bf4:	e06d      	b.n	8008cd2 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8008bf6:	2280      	movs	r2, #128	; 0x80
 8008bf8:	0152      	lsls	r2, r2, #5
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d068      	beq.n	8008cd0 <HAL_TIM_ConfigClockSource+0x15c>
 8008bfe:	2280      	movs	r2, #128	; 0x80
 8008c00:	0192      	lsls	r2, r2, #6
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d017      	beq.n	8008c36 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8008c06:	e064      	b.n	8008cd2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6818      	ldr	r0, [r3, #0]
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	6899      	ldr	r1, [r3, #8]
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	685a      	ldr	r2, [r3, #4]
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	68db      	ldr	r3, [r3, #12]
 8008c18:	f000 fa34 	bl	8009084 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	689b      	ldr	r3, [r3, #8]
 8008c22:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	2277      	movs	r2, #119	; 0x77
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	68fa      	ldr	r2, [r7, #12]
 8008c32:	609a      	str	r2, [r3, #8]
      break;
 8008c34:	e04d      	b.n	8008cd2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6818      	ldr	r0, [r3, #0]
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	6899      	ldr	r1, [r3, #8]
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	685a      	ldr	r2, [r3, #4]
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	68db      	ldr	r3, [r3, #12]
 8008c46:	f000 fa1d 	bl	8009084 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	689a      	ldr	r2, [r3, #8]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	2180      	movs	r1, #128	; 0x80
 8008c56:	01c9      	lsls	r1, r1, #7
 8008c58:	430a      	orrs	r2, r1
 8008c5a:	609a      	str	r2, [r3, #8]
      break;
 8008c5c:	e039      	b.n	8008cd2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6818      	ldr	r0, [r3, #0]
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	6859      	ldr	r1, [r3, #4]
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	68db      	ldr	r3, [r3, #12]
 8008c6a:	001a      	movs	r2, r3
 8008c6c:	f000 f990 	bl	8008f90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	2150      	movs	r1, #80	; 0x50
 8008c76:	0018      	movs	r0, r3
 8008c78:	f000 f9ea 	bl	8009050 <TIM_ITRx_SetConfig>
      break;
 8008c7c:	e029      	b.n	8008cd2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6818      	ldr	r0, [r3, #0]
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	6859      	ldr	r1, [r3, #4]
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	68db      	ldr	r3, [r3, #12]
 8008c8a:	001a      	movs	r2, r3
 8008c8c:	f000 f9ae 	bl	8008fec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	2160      	movs	r1, #96	; 0x60
 8008c96:	0018      	movs	r0, r3
 8008c98:	f000 f9da 	bl	8009050 <TIM_ITRx_SetConfig>
      break;
 8008c9c:	e019      	b.n	8008cd2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6818      	ldr	r0, [r3, #0]
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	6859      	ldr	r1, [r3, #4]
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	68db      	ldr	r3, [r3, #12]
 8008caa:	001a      	movs	r2, r3
 8008cac:	f000 f970 	bl	8008f90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	2140      	movs	r1, #64	; 0x40
 8008cb6:	0018      	movs	r0, r3
 8008cb8:	f000 f9ca 	bl	8009050 <TIM_ITRx_SetConfig>
      break;
 8008cbc:	e009      	b.n	8008cd2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	0019      	movs	r1, r3
 8008cc8:	0010      	movs	r0, r2
 8008cca:	f000 f9c1 	bl	8009050 <TIM_ITRx_SetConfig>
      break;
 8008cce:	e000      	b.n	8008cd2 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8008cd0:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2239      	movs	r2, #57	; 0x39
 8008cd6:	2101      	movs	r1, #1
 8008cd8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2238      	movs	r2, #56	; 0x38
 8008cde:	2100      	movs	r1, #0
 8008ce0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008ce2:	2300      	movs	r3, #0
}
 8008ce4:	0018      	movs	r0, r3
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	b004      	add	sp, #16
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	ffff00ff 	.word	0xffff00ff

08008cf0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b082      	sub	sp, #8
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
 8008cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2238      	movs	r2, #56	; 0x38
 8008cfe:	5c9b      	ldrb	r3, [r3, r2]
 8008d00:	2b01      	cmp	r3, #1
 8008d02:	d101      	bne.n	8008d08 <HAL_TIM_SlaveConfigSynchro+0x18>
 8008d04:	2302      	movs	r3, #2
 8008d06:	e032      	b.n	8008d6e <HAL_TIM_SlaveConfigSynchro+0x7e>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2238      	movs	r2, #56	; 0x38
 8008d0c:	2101      	movs	r1, #1
 8008d0e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2239      	movs	r2, #57	; 0x39
 8008d14:	2102      	movs	r1, #2
 8008d16:	5499      	strb	r1, [r3, r2]

  if(TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8008d18:	683a      	ldr	r2, [r7, #0]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	0011      	movs	r1, r2
 8008d1e:	0018      	movs	r0, r3
 8008d20:	f000 f8b2 	bl	8008e88 <TIM_SlaveTimer_SetConfig>
 8008d24:	1e03      	subs	r3, r0, #0
 8008d26:	d009      	beq.n	8008d3c <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
      htim->State = HAL_TIM_STATE_READY;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2239      	movs	r2, #57	; 0x39
 8008d2c:	2101      	movs	r1, #1
 8008d2e:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2238      	movs	r2, #56	; 0x38
 8008d34:	2100      	movs	r1, #0
 8008d36:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	e018      	b.n	8008d6e <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	68da      	ldr	r2, [r3, #12]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	2140      	movs	r1, #64	; 0x40
 8008d48:	438a      	bics	r2, r1
 8008d4a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	68da      	ldr	r2, [r3, #12]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	4908      	ldr	r1, [pc, #32]	; (8008d78 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8008d58:	400a      	ands	r2, r1
 8008d5a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2239      	movs	r2, #57	; 0x39
 8008d60:	2101      	movs	r1, #1
 8008d62:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2238      	movs	r2, #56	; 0x38
 8008d68:	2100      	movs	r1, #0
 8008d6a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008d6c:	2300      	movs	r3, #0
}
 8008d6e:	0018      	movs	r0, r3
 8008d70:	46bd      	mov	sp, r7
 8008d72:	b002      	add	sp, #8
 8008d74:	bd80      	pop	{r7, pc}
 8008d76:	46c0      	nop			; (mov r8, r8)
 8008d78:	ffffbfff 	.word	0xffffbfff

08008d7c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b082      	sub	sp, #8
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008d84:	46c0      	nop			; (mov r8, r8)
 8008d86:	46bd      	mov	sp, r7
 8008d88:	b002      	add	sp, #8
 8008d8a:	bd80      	pop	{r7, pc}

08008d8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b082      	sub	sp, #8
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d94:	46c0      	nop			; (mov r8, r8)
 8008d96:	46bd      	mov	sp, r7
 8008d98:	b002      	add	sp, #8
 8008d9a:	bd80      	pop	{r7, pc}

08008d9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b082      	sub	sp, #8
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008da4:	46c0      	nop			; (mov r8, r8)
 8008da6:	46bd      	mov	sp, r7
 8008da8:	b002      	add	sp, #8
 8008daa:	bd80      	pop	{r7, pc}

08008dac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b082      	sub	sp, #8
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008db4:	46c0      	nop			; (mov r8, r8)
 8008db6:	46bd      	mov	sp, r7
 8008db8:	b002      	add	sp, #8
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b082      	sub	sp, #8
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008dc4:	46c0      	nop			; (mov r8, r8)
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	b002      	add	sp, #8
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
 8008dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ddc:	687a      	ldr	r2, [r7, #4]
 8008dde:	2380      	movs	r3, #128	; 0x80
 8008de0:	05db      	lsls	r3, r3, #23
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d00b      	beq.n	8008dfe <TIM_Base_SetConfig+0x32>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	4a23      	ldr	r2, [pc, #140]	; (8008e78 <TIM_Base_SetConfig+0xac>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d007      	beq.n	8008dfe <TIM_Base_SetConfig+0x32>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	4a22      	ldr	r2, [pc, #136]	; (8008e7c <TIM_Base_SetConfig+0xb0>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d003      	beq.n	8008dfe <TIM_Base_SetConfig+0x32>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	4a21      	ldr	r2, [pc, #132]	; (8008e80 <TIM_Base_SetConfig+0xb4>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d108      	bne.n	8008e10 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2270      	movs	r2, #112	; 0x70
 8008e02:	4393      	bics	r3, r2
 8008e04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	68fa      	ldr	r2, [r7, #12]
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e10:	687a      	ldr	r2, [r7, #4]
 8008e12:	2380      	movs	r3, #128	; 0x80
 8008e14:	05db      	lsls	r3, r3, #23
 8008e16:	429a      	cmp	r2, r3
 8008e18:	d00b      	beq.n	8008e32 <TIM_Base_SetConfig+0x66>
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	4a16      	ldr	r2, [pc, #88]	; (8008e78 <TIM_Base_SetConfig+0xac>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d007      	beq.n	8008e32 <TIM_Base_SetConfig+0x66>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	4a15      	ldr	r2, [pc, #84]	; (8008e7c <TIM_Base_SetConfig+0xb0>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d003      	beq.n	8008e32 <TIM_Base_SetConfig+0x66>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	4a14      	ldr	r2, [pc, #80]	; (8008e80 <TIM_Base_SetConfig+0xb4>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d108      	bne.n	8008e44 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	4a13      	ldr	r2, [pc, #76]	; (8008e84 <TIM_Base_SetConfig+0xb8>)
 8008e36:	4013      	ands	r3, r2
 8008e38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	68db      	ldr	r3, [r3, #12]
 8008e3e:	68fa      	ldr	r2, [r7, #12]
 8008e40:	4313      	orrs	r3, r2
 8008e42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2280      	movs	r2, #128	; 0x80
 8008e48:	4393      	bics	r3, r2
 8008e4a:	001a      	movs	r2, r3
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	691b      	ldr	r3, [r3, #16]
 8008e50:	4313      	orrs	r3, r2
 8008e52:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	68fa      	ldr	r2, [r7, #12]
 8008e58:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	689a      	ldr	r2, [r3, #8]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	681a      	ldr	r2, [r3, #0]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2201      	movs	r2, #1
 8008e6e:	615a      	str	r2, [r3, #20]
}
 8008e70:	46c0      	nop			; (mov r8, r8)
 8008e72:	46bd      	mov	sp, r7
 8008e74:	b004      	add	sp, #16
 8008e76:	bd80      	pop	{r7, pc}
 8008e78:	40000400 	.word	0x40000400
 8008e7c:	40010800 	.word	0x40010800
 8008e80:	40011400 	.word	0x40011400
 8008e84:	fffffcff 	.word	0xfffffcff

08008e88 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                     TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b086      	sub	sp, #24
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	2270      	movs	r2, #112	; 0x70
 8008e9e:	4393      	bics	r3, r2
 8008ea0:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	697a      	ldr	r2, [r7, #20]
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008eac:	697b      	ldr	r3, [r7, #20]
 8008eae:	2207      	movs	r2, #7
 8008eb0:	4393      	bics	r3, r2
 8008eb2:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	697a      	ldr	r2, [r7, #20]
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	697a      	ldr	r2, [r7, #20]
 8008ec4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	685b      	ldr	r3, [r3, #4]
 8008eca:	2b30      	cmp	r3, #48	; 0x30
 8008ecc:	d05a      	beq.n	8008f84 <TIM_SlaveTimer_SetConfig+0xfc>
 8008ece:	d806      	bhi.n	8008ede <TIM_SlaveTimer_SetConfig+0x56>
 8008ed0:	2b10      	cmp	r3, #16
 8008ed2:	d057      	beq.n	8008f84 <TIM_SlaveTimer_SetConfig+0xfc>
 8008ed4:	2b20      	cmp	r3, #32
 8008ed6:	d055      	beq.n	8008f84 <TIM_SlaveTimer_SetConfig+0xfc>
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d053      	beq.n	8008f84 <TIM_SlaveTimer_SetConfig+0xfc>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8008edc:	e053      	b.n	8008f86 <TIM_SlaveTimer_SetConfig+0xfe>
  switch (sSlaveConfig->InputTrigger)
 8008ede:	2b50      	cmp	r3, #80	; 0x50
 8008ee0:	d03c      	beq.n	8008f5c <TIM_SlaveTimer_SetConfig+0xd4>
 8008ee2:	d802      	bhi.n	8008eea <TIM_SlaveTimer_SetConfig+0x62>
 8008ee4:	2b40      	cmp	r3, #64	; 0x40
 8008ee6:	d010      	beq.n	8008f0a <TIM_SlaveTimer_SetConfig+0x82>
      break;
 8008ee8:	e04d      	b.n	8008f86 <TIM_SlaveTimer_SetConfig+0xfe>
  switch (sSlaveConfig->InputTrigger)
 8008eea:	2b60      	cmp	r3, #96	; 0x60
 8008eec:	d040      	beq.n	8008f70 <TIM_SlaveTimer_SetConfig+0xe8>
 8008eee:	2b70      	cmp	r3, #112	; 0x70
 8008ef0:	d000      	beq.n	8008ef4 <TIM_SlaveTimer_SetConfig+0x6c>
      break;
 8008ef2:	e048      	b.n	8008f86 <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_ETR_SetConfig(htim->Instance,
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6818      	ldr	r0, [r3, #0]
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	68d9      	ldr	r1, [r3, #12]
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	689a      	ldr	r2, [r3, #8]
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	691b      	ldr	r3, [r3, #16]
 8008f04:	f000 f8be 	bl	8009084 <TIM_ETR_SetConfig>
      break;
 8008f08:	e03d      	b.n	8008f86 <TIM_SlaveTimer_SetConfig+0xfe>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	2b05      	cmp	r3, #5
 8008f10:	d101      	bne.n	8008f16 <TIM_SlaveTimer_SetConfig+0x8e>
        return HAL_ERROR;
 8008f12:	2301      	movs	r3, #1
 8008f14:	e038      	b.n	8008f88 <TIM_SlaveTimer_SetConfig+0x100>
      tmpccer = htim->Instance->CCER;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	6a1b      	ldr	r3, [r3, #32]
 8008f1c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	6a1a      	ldr	r2, [r3, #32]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	2101      	movs	r1, #1
 8008f2a:	438a      	bics	r2, r1
 8008f2c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	699b      	ldr	r3, [r3, #24]
 8008f34:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	22f0      	movs	r2, #240	; 0xf0
 8008f3a:	4393      	bics	r3, r2
 8008f3c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	691b      	ldr	r3, [r3, #16]
 8008f42:	011b      	lsls	r3, r3, #4
 8008f44:	68fa      	ldr	r2, [r7, #12]
 8008f46:	4313      	orrs	r3, r2
 8008f48:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	68fa      	ldr	r2, [r7, #12]
 8008f50:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	693a      	ldr	r2, [r7, #16]
 8008f58:	621a      	str	r2, [r3, #32]
      break;
 8008f5a:	e014      	b.n	8008f86 <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6818      	ldr	r0, [r3, #0]
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	6899      	ldr	r1, [r3, #8]
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	691b      	ldr	r3, [r3, #16]
 8008f68:	001a      	movs	r2, r3
 8008f6a:	f000 f811 	bl	8008f90 <TIM_TI1_ConfigInputStage>
      break;
 8008f6e:	e00a      	b.n	8008f86 <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6818      	ldr	r0, [r3, #0]
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	6899      	ldr	r1, [r3, #8]
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	691b      	ldr	r3, [r3, #16]
 8008f7c:	001a      	movs	r2, r3
 8008f7e:	f000 f835 	bl	8008fec <TIM_TI2_ConfigInputStage>
      break;
 8008f82:	e000      	b.n	8008f86 <TIM_SlaveTimer_SetConfig+0xfe>
      break;
 8008f84:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8008f86:	2300      	movs	r3, #0
}
 8008f88:	0018      	movs	r0, r3
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	b006      	add	sp, #24
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b086      	sub	sp, #24
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	60f8      	str	r0, [r7, #12]
 8008f98:	60b9      	str	r1, [r7, #8]
 8008f9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	6a1b      	ldr	r3, [r3, #32]
 8008fa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6a1b      	ldr	r3, [r3, #32]
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	4393      	bics	r3, r2
 8008faa:	001a      	movs	r2, r3
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	699b      	ldr	r3, [r3, #24]
 8008fb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	22f0      	movs	r2, #240	; 0xf0
 8008fba:	4393      	bics	r3, r2
 8008fbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	011b      	lsls	r3, r3, #4
 8008fc2:	693a      	ldr	r2, [r7, #16]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	220a      	movs	r2, #10
 8008fcc:	4393      	bics	r3, r2
 8008fce:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008fd0:	697a      	ldr	r2, [r7, #20]
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	4313      	orrs	r3, r2
 8008fd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	693a      	ldr	r2, [r7, #16]
 8008fdc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	697a      	ldr	r2, [r7, #20]
 8008fe2:	621a      	str	r2, [r3, #32]
}
 8008fe4:	46c0      	nop			; (mov r8, r8)
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	b006      	add	sp, #24
 8008fea:	bd80      	pop	{r7, pc}

08008fec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b086      	sub	sp, #24
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	60f8      	str	r0, [r7, #12]
 8008ff4:	60b9      	str	r1, [r7, #8]
 8008ff6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	6a1b      	ldr	r3, [r3, #32]
 8008ffc:	2210      	movs	r2, #16
 8008ffe:	4393      	bics	r3, r2
 8009000:	001a      	movs	r2, r3
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	699b      	ldr	r3, [r3, #24]
 800900a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	6a1b      	ldr	r3, [r3, #32]
 8009010:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	4a0d      	ldr	r2, [pc, #52]	; (800904c <TIM_TI2_ConfigInputStage+0x60>)
 8009016:	4013      	ands	r3, r2
 8009018:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	031b      	lsls	r3, r3, #12
 800901e:	697a      	ldr	r2, [r7, #20]
 8009020:	4313      	orrs	r3, r2
 8009022:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	22a0      	movs	r2, #160	; 0xa0
 8009028:	4393      	bics	r3, r2
 800902a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	011b      	lsls	r3, r3, #4
 8009030:	693a      	ldr	r2, [r7, #16]
 8009032:	4313      	orrs	r3, r2
 8009034:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	697a      	ldr	r2, [r7, #20]
 800903a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	693a      	ldr	r2, [r7, #16]
 8009040:	621a      	str	r2, [r3, #32]
}
 8009042:	46c0      	nop			; (mov r8, r8)
 8009044:	46bd      	mov	sp, r7
 8009046:	b006      	add	sp, #24
 8009048:	bd80      	pop	{r7, pc}
 800904a:	46c0      	nop			; (mov r8, r8)
 800904c:	ffff0fff 	.word	0xffff0fff

08009050 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b084      	sub	sp, #16
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
 8009058:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2270      	movs	r2, #112	; 0x70
 8009064:	4393      	bics	r3, r2
 8009066:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009068:	683a      	ldr	r2, [r7, #0]
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	4313      	orrs	r3, r2
 800906e:	2207      	movs	r2, #7
 8009070:	4313      	orrs	r3, r2
 8009072:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	68fa      	ldr	r2, [r7, #12]
 8009078:	609a      	str	r2, [r3, #8]
}
 800907a:	46c0      	nop			; (mov r8, r8)
 800907c:	46bd      	mov	sp, r7
 800907e:	b004      	add	sp, #16
 8009080:	bd80      	pop	{r7, pc}
	...

08009084 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b086      	sub	sp, #24
 8009088:	af00      	add	r7, sp, #0
 800908a:	60f8      	str	r0, [r7, #12]
 800908c:	60b9      	str	r1, [r7, #8]
 800908e:	607a      	str	r2, [r7, #4]
 8009090:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	689b      	ldr	r3, [r3, #8]
 8009096:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	4a09      	ldr	r2, [pc, #36]	; (80090c0 <TIM_ETR_SetConfig+0x3c>)
 800909c:	4013      	ands	r3, r2
 800909e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	021a      	lsls	r2, r3, #8
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	431a      	orrs	r2, r3
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	4313      	orrs	r3, r2
 80090ac:	697a      	ldr	r2, [r7, #20]
 80090ae:	4313      	orrs	r3, r2
 80090b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	697a      	ldr	r2, [r7, #20]
 80090b6:	609a      	str	r2, [r3, #8]
}
 80090b8:	46c0      	nop			; (mov r8, r8)
 80090ba:	46bd      	mov	sp, r7
 80090bc:	b006      	add	sp, #24
 80090be:	bd80      	pop	{r7, pc}
 80090c0:	ffff00ff 	.word	0xffff00ff

080090c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b084      	sub	sp, #16
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2238      	movs	r2, #56	; 0x38
 80090d2:	5c9b      	ldrb	r3, [r3, r2]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d101      	bne.n	80090dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80090d8:	2302      	movs	r3, #2
 80090da:	e032      	b.n	8009142 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2238      	movs	r2, #56	; 0x38
 80090e0:	2101      	movs	r1, #1
 80090e2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2239      	movs	r2, #57	; 0x39
 80090e8:	2102      	movs	r1, #2
 80090ea:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2270      	movs	r2, #112	; 0x70
 8009100:	4393      	bics	r3, r2
 8009102:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	68fa      	ldr	r2, [r7, #12]
 800910a:	4313      	orrs	r3, r2
 800910c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	2280      	movs	r2, #128	; 0x80
 8009112:	4393      	bics	r3, r2
 8009114:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	685b      	ldr	r3, [r3, #4]
 800911a:	68ba      	ldr	r2, [r7, #8]
 800911c:	4313      	orrs	r3, r2
 800911e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	68fa      	ldr	r2, [r7, #12]
 8009126:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	68ba      	ldr	r2, [r7, #8]
 800912e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2239      	movs	r2, #57	; 0x39
 8009134:	2101      	movs	r1, #1
 8009136:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2238      	movs	r2, #56	; 0x38
 800913c:	2100      	movs	r1, #0
 800913e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009140:	2300      	movs	r3, #0
}
 8009142:	0018      	movs	r0, r3
 8009144:	46bd      	mov	sp, r7
 8009146:	b004      	add	sp, #16
 8009148:	bd80      	pop	{r7, pc}
	...

0800914c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b082      	sub	sp, #8
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d101      	bne.n	800915e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800915a:	2301      	movs	r3, #1
 800915c:	e044      	b.n	80091e8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009162:	2b00      	cmp	r3, #0
 8009164:	d107      	bne.n	8009176 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2270      	movs	r2, #112	; 0x70
 800916a:	2100      	movs	r1, #0
 800916c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	0018      	movs	r0, r3
 8009172:	f7fa fedd 	bl	8003f30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2224      	movs	r2, #36	; 0x24
 800917a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	2101      	movs	r1, #1
 8009188:	438a      	bics	r2, r1
 800918a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	0018      	movs	r0, r3
 8009190:	f000 f8d8 	bl	8009344 <UART_SetConfig>
 8009194:	0003      	movs	r3, r0
 8009196:	2b01      	cmp	r3, #1
 8009198:	d101      	bne.n	800919e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800919a:	2301      	movs	r3, #1
 800919c:	e024      	b.n	80091e8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d003      	beq.n	80091ae <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	0018      	movs	r0, r3
 80091aa:	f000 fbff 	bl	80099ac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	685a      	ldr	r2, [r3, #4]
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	490d      	ldr	r1, [pc, #52]	; (80091f0 <HAL_UART_Init+0xa4>)
 80091ba:	400a      	ands	r2, r1
 80091bc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	689a      	ldr	r2, [r3, #8]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	212a      	movs	r1, #42	; 0x2a
 80091ca:	438a      	bics	r2, r1
 80091cc:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	2101      	movs	r1, #1
 80091da:	430a      	orrs	r2, r1
 80091dc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	0018      	movs	r0, r3
 80091e2:	f000 fc97 	bl	8009b14 <UART_CheckIdleState>
 80091e6:	0003      	movs	r3, r0
}
 80091e8:	0018      	movs	r0, r3
 80091ea:	46bd      	mov	sp, r7
 80091ec:	b002      	add	sp, #8
 80091ee:	bd80      	pop	{r7, pc}
 80091f0:	ffffb7ff 	.word	0xffffb7ff

080091f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b08a      	sub	sp, #40	; 0x28
 80091f8:	af02      	add	r7, sp, #8
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	60b9      	str	r1, [r7, #8]
 80091fe:	603b      	str	r3, [r7, #0]
 8009200:	1dbb      	adds	r3, r7, #6
 8009202:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009208:	2b20      	cmp	r3, #32
 800920a:	d000      	beq.n	800920e <HAL_UART_Transmit+0x1a>
 800920c:	e094      	b.n	8009338 <HAL_UART_Transmit+0x144>
  {
    if ((pData == NULL) || (Size == 0U))
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d003      	beq.n	800921c <HAL_UART_Transmit+0x28>
 8009214:	1dbb      	adds	r3, r7, #6
 8009216:	881b      	ldrh	r3, [r3, #0]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d101      	bne.n	8009220 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800921c:	2301      	movs	r3, #1
 800921e:	e08c      	b.n	800933a <HAL_UART_Transmit+0x146>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	689a      	ldr	r2, [r3, #8]
 8009224:	2380      	movs	r3, #128	; 0x80
 8009226:	015b      	lsls	r3, r3, #5
 8009228:	429a      	cmp	r2, r3
 800922a:	d109      	bne.n	8009240 <HAL_UART_Transmit+0x4c>
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	691b      	ldr	r3, [r3, #16]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d105      	bne.n	8009240 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1) != 0)
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	2201      	movs	r2, #1
 8009238:	4013      	ands	r3, r2
 800923a:	d001      	beq.n	8009240 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800923c:	2301      	movs	r3, #1
 800923e:	e07c      	b.n	800933a <HAL_UART_Transmit+0x146>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	2270      	movs	r2, #112	; 0x70
 8009244:	5c9b      	ldrb	r3, [r3, r2]
 8009246:	2b01      	cmp	r3, #1
 8009248:	d101      	bne.n	800924e <HAL_UART_Transmit+0x5a>
 800924a:	2302      	movs	r3, #2
 800924c:	e075      	b.n	800933a <HAL_UART_Transmit+0x146>
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2270      	movs	r2, #112	; 0x70
 8009252:	2101      	movs	r1, #1
 8009254:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2200      	movs	r2, #0
 800925a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2221      	movs	r2, #33	; 0x21
 8009260:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8009262:	f7fc fcef 	bl	8005c44 <HAL_GetTick>
 8009266:	0003      	movs	r3, r0
 8009268:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	1dba      	adds	r2, r7, #6
 800926e:	2150      	movs	r1, #80	; 0x50
 8009270:	8812      	ldrh	r2, [r2, #0]
 8009272:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	1dba      	adds	r2, r7, #6
 8009278:	2152      	movs	r1, #82	; 0x52
 800927a:	8812      	ldrh	r2, [r2, #0]
 800927c:	525a      	strh	r2, [r3, r1]

        /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	689a      	ldr	r2, [r3, #8]
 8009282:	2380      	movs	r3, #128	; 0x80
 8009284:	015b      	lsls	r3, r3, #5
 8009286:	429a      	cmp	r2, r3
 8009288:	d108      	bne.n	800929c <HAL_UART_Transmit+0xa8>
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	691b      	ldr	r3, [r3, #16]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d104      	bne.n	800929c <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 8009292:	2300      	movs	r3, #0
 8009294:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	61bb      	str	r3, [r7, #24]
 800929a:	e003      	b.n	80092a4 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80092a0:	2300      	movs	r3, #0
 80092a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80092a4:	e02c      	b.n	8009300 <HAL_UART_Transmit+0x10c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80092a6:	697a      	ldr	r2, [r7, #20]
 80092a8:	68f8      	ldr	r0, [r7, #12]
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	9300      	str	r3, [sp, #0]
 80092ae:	0013      	movs	r3, r2
 80092b0:	2200      	movs	r2, #0
 80092b2:	2180      	movs	r1, #128	; 0x80
 80092b4:	f000 fc74 	bl	8009ba0 <UART_WaitOnFlagUntilTimeout>
 80092b8:	1e03      	subs	r3, r0, #0
 80092ba:	d001      	beq.n	80092c0 <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 80092bc:	2303      	movs	r3, #3
 80092be:	e03c      	b.n	800933a <HAL_UART_Transmit+0x146>
      }
      if (pdata8bits == NULL)
 80092c0:	69fb      	ldr	r3, [r7, #28]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d10b      	bne.n	80092de <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80092c6:	69bb      	ldr	r3, [r7, #24]
 80092c8:	881b      	ldrh	r3, [r3, #0]
 80092ca:	001a      	movs	r2, r3
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	05d2      	lsls	r2, r2, #23
 80092d2:	0dd2      	lsrs	r2, r2, #23
 80092d4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80092d6:	69bb      	ldr	r3, [r7, #24]
 80092d8:	3302      	adds	r3, #2
 80092da:	61bb      	str	r3, [r7, #24]
 80092dc:	e007      	b.n	80092ee <HAL_UART_Transmit+0xfa>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80092de:	69fb      	ldr	r3, [r7, #28]
 80092e0:	781a      	ldrb	r2, [r3, #0]
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80092e8:	69fb      	ldr	r3, [r7, #28]
 80092ea:	3301      	adds	r3, #1
 80092ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	2252      	movs	r2, #82	; 0x52
 80092f2:	5a9b      	ldrh	r3, [r3, r2]
 80092f4:	b29b      	uxth	r3, r3
 80092f6:	3b01      	subs	r3, #1
 80092f8:	b299      	uxth	r1, r3
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2252      	movs	r2, #82	; 0x52
 80092fe:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2252      	movs	r2, #82	; 0x52
 8009304:	5a9b      	ldrh	r3, [r3, r2]
 8009306:	b29b      	uxth	r3, r3
 8009308:	2b00      	cmp	r3, #0
 800930a:	d1cc      	bne.n	80092a6 <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800930c:	697a      	ldr	r2, [r7, #20]
 800930e:	68f8      	ldr	r0, [r7, #12]
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	9300      	str	r3, [sp, #0]
 8009314:	0013      	movs	r3, r2
 8009316:	2200      	movs	r2, #0
 8009318:	2140      	movs	r1, #64	; 0x40
 800931a:	f000 fc41 	bl	8009ba0 <UART_WaitOnFlagUntilTimeout>
 800931e:	1e03      	subs	r3, r0, #0
 8009320:	d001      	beq.n	8009326 <HAL_UART_Transmit+0x132>
    {
      return HAL_TIMEOUT;
 8009322:	2303      	movs	r3, #3
 8009324:	e009      	b.n	800933a <HAL_UART_Transmit+0x146>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2220      	movs	r2, #32
 800932a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2270      	movs	r2, #112	; 0x70
 8009330:	2100      	movs	r1, #0
 8009332:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009334:	2300      	movs	r3, #0
 8009336:	e000      	b.n	800933a <HAL_UART_Transmit+0x146>
  }
  else
  {
    return HAL_BUSY;
 8009338:	2302      	movs	r3, #2
  }
}
 800933a:	0018      	movs	r0, r3
 800933c:	46bd      	mov	sp, r7
 800933e:	b008      	add	sp, #32
 8009340:	bd80      	pop	{r7, pc}
	...

08009344 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009344:	b5b0      	push	{r4, r5, r7, lr}
 8009346:	b08e      	sub	sp, #56	; 0x38
 8009348:	af00      	add	r7, sp, #0
 800934a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800934c:	231b      	movs	r3, #27
 800934e:	2218      	movs	r2, #24
 8009350:	4694      	mov	ip, r2
 8009352:	44bc      	add	ip, r7
 8009354:	4463      	add	r3, ip
 8009356:	2210      	movs	r2, #16
 8009358:	701a      	strb	r2, [r3, #0]
  uint32_t usartdiv                   = 0x00000000U;
 800935a:	2300      	movs	r3, #0
 800935c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef ret               = HAL_OK;
 800935e:	2313      	movs	r3, #19
 8009360:	2218      	movs	r2, #24
 8009362:	4694      	mov	ip, r2
 8009364:	44bc      	add	ip, r7
 8009366:	4463      	add	r3, ip
 8009368:	2200      	movs	r2, #0
 800936a:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800936c:	2300      	movs	r3, #0
 800936e:	627b      	str	r3, [r7, #36]	; 0x24
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009370:	69fb      	ldr	r3, [r7, #28]
 8009372:	689a      	ldr	r2, [r3, #8]
 8009374:	69fb      	ldr	r3, [r7, #28]
 8009376:	691b      	ldr	r3, [r3, #16]
 8009378:	431a      	orrs	r2, r3
 800937a:	69fb      	ldr	r3, [r7, #28]
 800937c:	695b      	ldr	r3, [r3, #20]
 800937e:	431a      	orrs	r2, r3
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	69db      	ldr	r3, [r3, #28]
 8009384:	4313      	orrs	r3, r2
 8009386:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009388:	69fb      	ldr	r3, [r7, #28]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4aca      	ldr	r2, [pc, #808]	; (80096b8 <UART_SetConfig+0x374>)
 8009390:	4013      	ands	r3, r2
 8009392:	0019      	movs	r1, r3
 8009394:	69fb      	ldr	r3, [r7, #28]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800939a:	430a      	orrs	r2, r1
 800939c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800939e:	69fb      	ldr	r3, [r7, #28]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	4ac5      	ldr	r2, [pc, #788]	; (80096bc <UART_SetConfig+0x378>)
 80093a6:	4013      	ands	r3, r2
 80093a8:	0019      	movs	r1, r3
 80093aa:	69fb      	ldr	r3, [r7, #28]
 80093ac:	68da      	ldr	r2, [r3, #12]
 80093ae:	69fb      	ldr	r3, [r7, #28]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	430a      	orrs	r2, r1
 80093b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80093b6:	69fb      	ldr	r3, [r7, #28]
 80093b8:	699b      	ldr	r3, [r3, #24]
 80093ba:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093bc:	69fb      	ldr	r3, [r7, #28]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4abf      	ldr	r2, [pc, #764]	; (80096c0 <UART_SetConfig+0x37c>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d004      	beq.n	80093d0 <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80093c6:	69fb      	ldr	r3, [r7, #28]
 80093c8:	6a1b      	ldr	r3, [r3, #32]
 80093ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80093cc:	4313      	orrs	r3, r2
 80093ce:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093d0:	69fb      	ldr	r3, [r7, #28]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	4abb      	ldr	r2, [pc, #748]	; (80096c4 <UART_SetConfig+0x380>)
 80093d8:	4013      	ands	r3, r2
 80093da:	0019      	movs	r1, r3
 80093dc:	69fb      	ldr	r3, [r7, #28]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80093e2:	430a      	orrs	r2, r1
 80093e4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093e6:	69fb      	ldr	r3, [r7, #28]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	4ab7      	ldr	r2, [pc, #732]	; (80096c8 <UART_SetConfig+0x384>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d134      	bne.n	800945a <UART_SetConfig+0x116>
 80093f0:	4bb6      	ldr	r3, [pc, #728]	; (80096cc <UART_SetConfig+0x388>)
 80093f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093f4:	2203      	movs	r2, #3
 80093f6:	4013      	ands	r3, r2
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	d015      	beq.n	8009428 <UART_SetConfig+0xe4>
 80093fc:	d304      	bcc.n	8009408 <UART_SetConfig+0xc4>
 80093fe:	2b02      	cmp	r3, #2
 8009400:	d00a      	beq.n	8009418 <UART_SetConfig+0xd4>
 8009402:	2b03      	cmp	r3, #3
 8009404:	d018      	beq.n	8009438 <UART_SetConfig+0xf4>
 8009406:	e01f      	b.n	8009448 <UART_SetConfig+0x104>
 8009408:	231b      	movs	r3, #27
 800940a:	2218      	movs	r2, #24
 800940c:	4694      	mov	ip, r2
 800940e:	44bc      	add	ip, r7
 8009410:	4463      	add	r3, ip
 8009412:	2201      	movs	r2, #1
 8009414:	701a      	strb	r2, [r3, #0]
 8009416:	e0c5      	b.n	80095a4 <UART_SetConfig+0x260>
 8009418:	231b      	movs	r3, #27
 800941a:	2218      	movs	r2, #24
 800941c:	4694      	mov	ip, r2
 800941e:	44bc      	add	ip, r7
 8009420:	4463      	add	r3, ip
 8009422:	2202      	movs	r2, #2
 8009424:	701a      	strb	r2, [r3, #0]
 8009426:	e0bd      	b.n	80095a4 <UART_SetConfig+0x260>
 8009428:	231b      	movs	r3, #27
 800942a:	2218      	movs	r2, #24
 800942c:	4694      	mov	ip, r2
 800942e:	44bc      	add	ip, r7
 8009430:	4463      	add	r3, ip
 8009432:	2204      	movs	r2, #4
 8009434:	701a      	strb	r2, [r3, #0]
 8009436:	e0b5      	b.n	80095a4 <UART_SetConfig+0x260>
 8009438:	231b      	movs	r3, #27
 800943a:	2218      	movs	r2, #24
 800943c:	4694      	mov	ip, r2
 800943e:	44bc      	add	ip, r7
 8009440:	4463      	add	r3, ip
 8009442:	2208      	movs	r2, #8
 8009444:	701a      	strb	r2, [r3, #0]
 8009446:	e0ad      	b.n	80095a4 <UART_SetConfig+0x260>
 8009448:	231b      	movs	r3, #27
 800944a:	2218      	movs	r2, #24
 800944c:	4694      	mov	ip, r2
 800944e:	44bc      	add	ip, r7
 8009450:	4463      	add	r3, ip
 8009452:	2210      	movs	r2, #16
 8009454:	701a      	strb	r2, [r3, #0]
 8009456:	46c0      	nop			; (mov r8, r8)
 8009458:	e0a4      	b.n	80095a4 <UART_SetConfig+0x260>
 800945a:	69fb      	ldr	r3, [r7, #28]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	4a9c      	ldr	r2, [pc, #624]	; (80096d0 <UART_SetConfig+0x38c>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d137      	bne.n	80094d4 <UART_SetConfig+0x190>
 8009464:	4b99      	ldr	r3, [pc, #612]	; (80096cc <UART_SetConfig+0x388>)
 8009466:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009468:	220c      	movs	r2, #12
 800946a:	4013      	ands	r3, r2
 800946c:	2b04      	cmp	r3, #4
 800946e:	d018      	beq.n	80094a2 <UART_SetConfig+0x15e>
 8009470:	d802      	bhi.n	8009478 <UART_SetConfig+0x134>
 8009472:	2b00      	cmp	r3, #0
 8009474:	d005      	beq.n	8009482 <UART_SetConfig+0x13e>
 8009476:	e024      	b.n	80094c2 <UART_SetConfig+0x17e>
 8009478:	2b08      	cmp	r3, #8
 800947a:	d00a      	beq.n	8009492 <UART_SetConfig+0x14e>
 800947c:	2b0c      	cmp	r3, #12
 800947e:	d018      	beq.n	80094b2 <UART_SetConfig+0x16e>
 8009480:	e01f      	b.n	80094c2 <UART_SetConfig+0x17e>
 8009482:	231b      	movs	r3, #27
 8009484:	2218      	movs	r2, #24
 8009486:	4694      	mov	ip, r2
 8009488:	44bc      	add	ip, r7
 800948a:	4463      	add	r3, ip
 800948c:	2200      	movs	r2, #0
 800948e:	701a      	strb	r2, [r3, #0]
 8009490:	e088      	b.n	80095a4 <UART_SetConfig+0x260>
 8009492:	231b      	movs	r3, #27
 8009494:	2218      	movs	r2, #24
 8009496:	4694      	mov	ip, r2
 8009498:	44bc      	add	ip, r7
 800949a:	4463      	add	r3, ip
 800949c:	2202      	movs	r2, #2
 800949e:	701a      	strb	r2, [r3, #0]
 80094a0:	e080      	b.n	80095a4 <UART_SetConfig+0x260>
 80094a2:	231b      	movs	r3, #27
 80094a4:	2218      	movs	r2, #24
 80094a6:	4694      	mov	ip, r2
 80094a8:	44bc      	add	ip, r7
 80094aa:	4463      	add	r3, ip
 80094ac:	2204      	movs	r2, #4
 80094ae:	701a      	strb	r2, [r3, #0]
 80094b0:	e078      	b.n	80095a4 <UART_SetConfig+0x260>
 80094b2:	231b      	movs	r3, #27
 80094b4:	2218      	movs	r2, #24
 80094b6:	4694      	mov	ip, r2
 80094b8:	44bc      	add	ip, r7
 80094ba:	4463      	add	r3, ip
 80094bc:	2208      	movs	r2, #8
 80094be:	701a      	strb	r2, [r3, #0]
 80094c0:	e070      	b.n	80095a4 <UART_SetConfig+0x260>
 80094c2:	231b      	movs	r3, #27
 80094c4:	2218      	movs	r2, #24
 80094c6:	4694      	mov	ip, r2
 80094c8:	44bc      	add	ip, r7
 80094ca:	4463      	add	r3, ip
 80094cc:	2210      	movs	r2, #16
 80094ce:	701a      	strb	r2, [r3, #0]
 80094d0:	46c0      	nop			; (mov r8, r8)
 80094d2:	e067      	b.n	80095a4 <UART_SetConfig+0x260>
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4a7e      	ldr	r2, [pc, #504]	; (80096d4 <UART_SetConfig+0x390>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d107      	bne.n	80094ee <UART_SetConfig+0x1aa>
 80094de:	231b      	movs	r3, #27
 80094e0:	2218      	movs	r2, #24
 80094e2:	4694      	mov	ip, r2
 80094e4:	44bc      	add	ip, r7
 80094e6:	4463      	add	r3, ip
 80094e8:	2200      	movs	r2, #0
 80094ea:	701a      	strb	r2, [r3, #0]
 80094ec:	e05a      	b.n	80095a4 <UART_SetConfig+0x260>
 80094ee:	69fb      	ldr	r3, [r7, #28]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4a79      	ldr	r2, [pc, #484]	; (80096d8 <UART_SetConfig+0x394>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d107      	bne.n	8009508 <UART_SetConfig+0x1c4>
 80094f8:	231b      	movs	r3, #27
 80094fa:	2218      	movs	r2, #24
 80094fc:	4694      	mov	ip, r2
 80094fe:	44bc      	add	ip, r7
 8009500:	4463      	add	r3, ip
 8009502:	2200      	movs	r2, #0
 8009504:	701a      	strb	r2, [r3, #0]
 8009506:	e04d      	b.n	80095a4 <UART_SetConfig+0x260>
 8009508:	69fb      	ldr	r3, [r7, #28]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4a6c      	ldr	r2, [pc, #432]	; (80096c0 <UART_SetConfig+0x37c>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d141      	bne.n	8009596 <UART_SetConfig+0x252>
 8009512:	4b6e      	ldr	r3, [pc, #440]	; (80096cc <UART_SetConfig+0x388>)
 8009514:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009516:	23c0      	movs	r3, #192	; 0xc0
 8009518:	011b      	lsls	r3, r3, #4
 800951a:	4013      	ands	r3, r2
 800951c:	2280      	movs	r2, #128	; 0x80
 800951e:	00d2      	lsls	r2, r2, #3
 8009520:	4293      	cmp	r3, r2
 8009522:	d01f      	beq.n	8009564 <UART_SetConfig+0x220>
 8009524:	2280      	movs	r2, #128	; 0x80
 8009526:	00d2      	lsls	r2, r2, #3
 8009528:	4293      	cmp	r3, r2
 800952a:	d802      	bhi.n	8009532 <UART_SetConfig+0x1ee>
 800952c:	2b00      	cmp	r3, #0
 800952e:	d009      	beq.n	8009544 <UART_SetConfig+0x200>
 8009530:	e028      	b.n	8009584 <UART_SetConfig+0x240>
 8009532:	2280      	movs	r2, #128	; 0x80
 8009534:	0112      	lsls	r2, r2, #4
 8009536:	4293      	cmp	r3, r2
 8009538:	d00c      	beq.n	8009554 <UART_SetConfig+0x210>
 800953a:	22c0      	movs	r2, #192	; 0xc0
 800953c:	0112      	lsls	r2, r2, #4
 800953e:	4293      	cmp	r3, r2
 8009540:	d018      	beq.n	8009574 <UART_SetConfig+0x230>
 8009542:	e01f      	b.n	8009584 <UART_SetConfig+0x240>
 8009544:	231b      	movs	r3, #27
 8009546:	2218      	movs	r2, #24
 8009548:	4694      	mov	ip, r2
 800954a:	44bc      	add	ip, r7
 800954c:	4463      	add	r3, ip
 800954e:	2200      	movs	r2, #0
 8009550:	701a      	strb	r2, [r3, #0]
 8009552:	e027      	b.n	80095a4 <UART_SetConfig+0x260>
 8009554:	231b      	movs	r3, #27
 8009556:	2218      	movs	r2, #24
 8009558:	4694      	mov	ip, r2
 800955a:	44bc      	add	ip, r7
 800955c:	4463      	add	r3, ip
 800955e:	2202      	movs	r2, #2
 8009560:	701a      	strb	r2, [r3, #0]
 8009562:	e01f      	b.n	80095a4 <UART_SetConfig+0x260>
 8009564:	231b      	movs	r3, #27
 8009566:	2218      	movs	r2, #24
 8009568:	4694      	mov	ip, r2
 800956a:	44bc      	add	ip, r7
 800956c:	4463      	add	r3, ip
 800956e:	2204      	movs	r2, #4
 8009570:	701a      	strb	r2, [r3, #0]
 8009572:	e017      	b.n	80095a4 <UART_SetConfig+0x260>
 8009574:	231b      	movs	r3, #27
 8009576:	2218      	movs	r2, #24
 8009578:	4694      	mov	ip, r2
 800957a:	44bc      	add	ip, r7
 800957c:	4463      	add	r3, ip
 800957e:	2208      	movs	r2, #8
 8009580:	701a      	strb	r2, [r3, #0]
 8009582:	e00f      	b.n	80095a4 <UART_SetConfig+0x260>
 8009584:	231b      	movs	r3, #27
 8009586:	2218      	movs	r2, #24
 8009588:	4694      	mov	ip, r2
 800958a:	44bc      	add	ip, r7
 800958c:	4463      	add	r3, ip
 800958e:	2210      	movs	r2, #16
 8009590:	701a      	strb	r2, [r3, #0]
 8009592:	46c0      	nop			; (mov r8, r8)
 8009594:	e006      	b.n	80095a4 <UART_SetConfig+0x260>
 8009596:	231b      	movs	r3, #27
 8009598:	2218      	movs	r2, #24
 800959a:	4694      	mov	ip, r2
 800959c:	44bc      	add	ip, r7
 800959e:	4463      	add	r3, ip
 80095a0:	2210      	movs	r2, #16
 80095a2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80095a4:	69fb      	ldr	r3, [r7, #28]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a45      	ldr	r2, [pc, #276]	; (80096c0 <UART_SetConfig+0x37c>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d000      	beq.n	80095b0 <UART_SetConfig+0x26c>
 80095ae:	e09d      	b.n	80096ec <UART_SetConfig+0x3a8>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80095b0:	231b      	movs	r3, #27
 80095b2:	2218      	movs	r2, #24
 80095b4:	4694      	mov	ip, r2
 80095b6:	44bc      	add	ip, r7
 80095b8:	4463      	add	r3, ip
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	2b02      	cmp	r3, #2
 80095be:	d00d      	beq.n	80095dc <UART_SetConfig+0x298>
 80095c0:	dc02      	bgt.n	80095c8 <UART_SetConfig+0x284>
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d005      	beq.n	80095d2 <UART_SetConfig+0x28e>
 80095c6:	e01d      	b.n	8009604 <UART_SetConfig+0x2c0>
 80095c8:	2b04      	cmp	r3, #4
 80095ca:	d012      	beq.n	80095f2 <UART_SetConfig+0x2ae>
 80095cc:	2b08      	cmp	r3, #8
 80095ce:	d015      	beq.n	80095fc <UART_SetConfig+0x2b8>
 80095d0:	e018      	b.n	8009604 <UART_SetConfig+0x2c0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80095d2:	f7fe fa4f 	bl	8007a74 <HAL_RCC_GetPCLK1Freq>
 80095d6:	0003      	movs	r3, r0
 80095d8:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80095da:	e01b      	b.n	8009614 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80095dc:	4b3b      	ldr	r3, [pc, #236]	; (80096cc <UART_SetConfig+0x388>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	2210      	movs	r2, #16
 80095e2:	4013      	ands	r3, r2
 80095e4:	d002      	beq.n	80095ec <UART_SetConfig+0x2a8>
        {
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 80095e6:	4b3d      	ldr	r3, [pc, #244]	; (80096dc <UART_SetConfig+0x398>)
 80095e8:	627b      	str	r3, [r7, #36]	; 0x24
        }
        else
        {
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
        }
        break;
 80095ea:	e013      	b.n	8009614 <UART_SetConfig+0x2d0>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80095ec:	4b3c      	ldr	r3, [pc, #240]	; (80096e0 <UART_SetConfig+0x39c>)
 80095ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80095f0:	e010      	b.n	8009614 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80095f2:	f7fe f9b1 	bl	8007958 <HAL_RCC_GetSysClockFreq>
 80095f6:	0003      	movs	r3, r0
 80095f8:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80095fa:	e00b      	b.n	8009614 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80095fc:	2380      	movs	r3, #128	; 0x80
 80095fe:	021b      	lsls	r3, r3, #8
 8009600:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009602:	e007      	b.n	8009614 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009604:	2313      	movs	r3, #19
 8009606:	2218      	movs	r2, #24
 8009608:	4694      	mov	ip, r2
 800960a:	44bc      	add	ip, r7
 800960c:	4463      	add	r3, ip
 800960e:	2201      	movs	r2, #1
 8009610:	701a      	strb	r2, [r3, #0]
        break;
 8009612:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8009614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009616:	2b00      	cmp	r3, #0
 8009618:	d100      	bne.n	800961c <UART_SetConfig+0x2d8>
 800961a:	e1a6      	b.n	800996a <UART_SetConfig+0x626>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800961c:	69fb      	ldr	r3, [r7, #28]
 800961e:	685a      	ldr	r2, [r3, #4]
 8009620:	0013      	movs	r3, r2
 8009622:	005b      	lsls	r3, r3, #1
 8009624:	189b      	adds	r3, r3, r2
 8009626:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009628:	429a      	cmp	r2, r3
 800962a:	d305      	bcc.n	8009638 <UART_SetConfig+0x2f4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800962c:	69fb      	ldr	r3, [r7, #28]
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009634:	429a      	cmp	r2, r3
 8009636:	d907      	bls.n	8009648 <UART_SetConfig+0x304>
      {
        ret = HAL_ERROR;
 8009638:	2313      	movs	r3, #19
 800963a:	2218      	movs	r2, #24
 800963c:	4694      	mov	ip, r2
 800963e:	44bc      	add	ip, r7
 8009640:	4463      	add	r3, ip
 8009642:	2201      	movs	r2, #1
 8009644:	701a      	strb	r2, [r3, #0]
 8009646:	e190      	b.n	800996a <UART_SetConfig+0x626>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8009648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800964a:	613b      	str	r3, [r7, #16]
 800964c:	2300      	movs	r3, #0
 800964e:	617b      	str	r3, [r7, #20]
 8009650:	6939      	ldr	r1, [r7, #16]
 8009652:	697a      	ldr	r2, [r7, #20]
 8009654:	000b      	movs	r3, r1
 8009656:	0e1b      	lsrs	r3, r3, #24
 8009658:	0010      	movs	r0, r2
 800965a:	0205      	lsls	r5, r0, #8
 800965c:	431d      	orrs	r5, r3
 800965e:	000b      	movs	r3, r1
 8009660:	021c      	lsls	r4, r3, #8
 8009662:	69fb      	ldr	r3, [r7, #28]
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	085b      	lsrs	r3, r3, #1
 8009668:	60bb      	str	r3, [r7, #8]
 800966a:	2300      	movs	r3, #0
 800966c:	60fb      	str	r3, [r7, #12]
 800966e:	68b8      	ldr	r0, [r7, #8]
 8009670:	68f9      	ldr	r1, [r7, #12]
 8009672:	1900      	adds	r0, r0, r4
 8009674:	4169      	adcs	r1, r5
 8009676:	69fb      	ldr	r3, [r7, #28]
 8009678:	685b      	ldr	r3, [r3, #4]
 800967a:	603b      	str	r3, [r7, #0]
 800967c:	2300      	movs	r3, #0
 800967e:	607b      	str	r3, [r7, #4]
 8009680:	683a      	ldr	r2, [r7, #0]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f7f6 fe4c 	bl	8000320 <__aeabi_uldivmod>
 8009688:	0003      	movs	r3, r0
 800968a:	000c      	movs	r4, r1
 800968c:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800968e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009690:	4a14      	ldr	r2, [pc, #80]	; (80096e4 <UART_SetConfig+0x3a0>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d908      	bls.n	80096a8 <UART_SetConfig+0x364>
 8009696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009698:	4a13      	ldr	r2, [pc, #76]	; (80096e8 <UART_SetConfig+0x3a4>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d804      	bhi.n	80096a8 <UART_SetConfig+0x364>
        {
          huart->Instance->BRR = usartdiv;
 800969e:	69fb      	ldr	r3, [r7, #28]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80096a4:	60da      	str	r2, [r3, #12]
 80096a6:	e160      	b.n	800996a <UART_SetConfig+0x626>
        }
        else
        {
          ret = HAL_ERROR;
 80096a8:	2313      	movs	r3, #19
 80096aa:	2218      	movs	r2, #24
 80096ac:	4694      	mov	ip, r2
 80096ae:	44bc      	add	ip, r7
 80096b0:	4463      	add	r3, ip
 80096b2:	2201      	movs	r2, #1
 80096b4:	701a      	strb	r2, [r3, #0]
 80096b6:	e158      	b.n	800996a <UART_SetConfig+0x626>
 80096b8:	efff69f3 	.word	0xefff69f3
 80096bc:	ffffcfff 	.word	0xffffcfff
 80096c0:	40004800 	.word	0x40004800
 80096c4:	fffff4ff 	.word	0xfffff4ff
 80096c8:	40013800 	.word	0x40013800
 80096cc:	40021000 	.word	0x40021000
 80096d0:	40004400 	.word	0x40004400
 80096d4:	40004c00 	.word	0x40004c00
 80096d8:	40005000 	.word	0x40005000
 80096dc:	003d0900 	.word	0x003d0900
 80096e0:	00f42400 	.word	0x00f42400
 80096e4:	000002ff 	.word	0x000002ff
 80096e8:	000fffff 	.word	0x000fffff
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80096ec:	69fb      	ldr	r3, [r7, #28]
 80096ee:	69da      	ldr	r2, [r3, #28]
 80096f0:	2380      	movs	r3, #128	; 0x80
 80096f2:	021b      	lsls	r3, r3, #8
 80096f4:	429a      	cmp	r2, r3
 80096f6:	d000      	beq.n	80096fa <UART_SetConfig+0x3b6>
 80096f8:	e0a9      	b.n	800984e <UART_SetConfig+0x50a>
  {
    switch (clocksource)
 80096fa:	231b      	movs	r3, #27
 80096fc:	2218      	movs	r2, #24
 80096fe:	4694      	mov	ip, r2
 8009700:	44bc      	add	ip, r7
 8009702:	4463      	add	r3, ip
 8009704:	781b      	ldrb	r3, [r3, #0]
 8009706:	2b08      	cmp	r3, #8
 8009708:	d86d      	bhi.n	80097e6 <UART_SetConfig+0x4a2>
 800970a:	009a      	lsls	r2, r3, #2
 800970c:	4b9f      	ldr	r3, [pc, #636]	; (800998c <UART_SetConfig+0x648>)
 800970e:	18d3      	adds	r3, r2, r3
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009714:	f7fe f9ae 	bl	8007a74 <HAL_RCC_GetPCLK1Freq>
 8009718:	0003      	movs	r3, r0
 800971a:	005a      	lsls	r2, r3, #1
 800971c:	69fb      	ldr	r3, [r7, #28]
 800971e:	685b      	ldr	r3, [r3, #4]
 8009720:	085b      	lsrs	r3, r3, #1
 8009722:	18d2      	adds	r2, r2, r3
 8009724:	69fb      	ldr	r3, [r7, #28]
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	0019      	movs	r1, r3
 800972a:	0010      	movs	r0, r2
 800972c:	f7f6 fcf4 	bl	8000118 <__udivsi3>
 8009730:	0003      	movs	r3, r0
 8009732:	b29b      	uxth	r3, r3
 8009734:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009736:	e05e      	b.n	80097f6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009738:	f7fe f9b2 	bl	8007aa0 <HAL_RCC_GetPCLK2Freq>
 800973c:	0003      	movs	r3, r0
 800973e:	005a      	lsls	r2, r3, #1
 8009740:	69fb      	ldr	r3, [r7, #28]
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	085b      	lsrs	r3, r3, #1
 8009746:	18d2      	adds	r2, r2, r3
 8009748:	69fb      	ldr	r3, [r7, #28]
 800974a:	685b      	ldr	r3, [r3, #4]
 800974c:	0019      	movs	r1, r3
 800974e:	0010      	movs	r0, r2
 8009750:	f7f6 fce2 	bl	8000118 <__udivsi3>
 8009754:	0003      	movs	r3, r0
 8009756:	b29b      	uxth	r3, r3
 8009758:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800975a:	e04c      	b.n	80097f6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800975c:	4b8c      	ldr	r3, [pc, #560]	; (8009990 <UART_SetConfig+0x64c>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	2210      	movs	r2, #16
 8009762:	4013      	ands	r3, r2
 8009764:	d00e      	beq.n	8009784 <UART_SetConfig+0x440>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8009766:	69fb      	ldr	r3, [r7, #28]
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	085b      	lsrs	r3, r3, #1
 800976c:	4a89      	ldr	r2, [pc, #548]	; (8009994 <UART_SetConfig+0x650>)
 800976e:	189a      	adds	r2, r3, r2
 8009770:	69fb      	ldr	r3, [r7, #28]
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	0019      	movs	r1, r3
 8009776:	0010      	movs	r0, r2
 8009778:	f7f6 fcce 	bl	8000118 <__udivsi3>
 800977c:	0003      	movs	r3, r0
 800977e:	b29b      	uxth	r3, r3
 8009780:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8009782:	e038      	b.n	80097f6 <UART_SetConfig+0x4b2>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009784:	69fb      	ldr	r3, [r7, #28]
 8009786:	685b      	ldr	r3, [r3, #4]
 8009788:	085b      	lsrs	r3, r3, #1
 800978a:	4a83      	ldr	r2, [pc, #524]	; (8009998 <UART_SetConfig+0x654>)
 800978c:	189a      	adds	r2, r3, r2
 800978e:	69fb      	ldr	r3, [r7, #28]
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	0019      	movs	r1, r3
 8009794:	0010      	movs	r0, r2
 8009796:	f7f6 fcbf 	bl	8000118 <__udivsi3>
 800979a:	0003      	movs	r3, r0
 800979c:	b29b      	uxth	r3, r3
 800979e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097a0:	e029      	b.n	80097f6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80097a2:	f7fe f8d9 	bl	8007958 <HAL_RCC_GetSysClockFreq>
 80097a6:	0003      	movs	r3, r0
 80097a8:	005a      	lsls	r2, r3, #1
 80097aa:	69fb      	ldr	r3, [r7, #28]
 80097ac:	685b      	ldr	r3, [r3, #4]
 80097ae:	085b      	lsrs	r3, r3, #1
 80097b0:	18d2      	adds	r2, r2, r3
 80097b2:	69fb      	ldr	r3, [r7, #28]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	0019      	movs	r1, r3
 80097b8:	0010      	movs	r0, r2
 80097ba:	f7f6 fcad 	bl	8000118 <__udivsi3>
 80097be:	0003      	movs	r3, r0
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097c4:	e017      	b.n	80097f6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80097c6:	69fb      	ldr	r3, [r7, #28]
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	085b      	lsrs	r3, r3, #1
 80097cc:	2280      	movs	r2, #128	; 0x80
 80097ce:	0252      	lsls	r2, r2, #9
 80097d0:	189a      	adds	r2, r3, r2
 80097d2:	69fb      	ldr	r3, [r7, #28]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	0019      	movs	r1, r3
 80097d8:	0010      	movs	r0, r2
 80097da:	f7f6 fc9d 	bl	8000118 <__udivsi3>
 80097de:	0003      	movs	r3, r0
 80097e0:	b29b      	uxth	r3, r3
 80097e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097e4:	e007      	b.n	80097f6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80097e6:	2313      	movs	r3, #19
 80097e8:	2218      	movs	r2, #24
 80097ea:	4694      	mov	ip, r2
 80097ec:	44bc      	add	ip, r7
 80097ee:	4463      	add	r3, ip
 80097f0:	2201      	movs	r2, #1
 80097f2:	701a      	strb	r2, [r3, #0]
        break;
 80097f4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097f8:	2b0f      	cmp	r3, #15
 80097fa:	d920      	bls.n	800983e <UART_SetConfig+0x4fa>
 80097fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097fe:	4a67      	ldr	r2, [pc, #412]	; (800999c <UART_SetConfig+0x658>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d81c      	bhi.n	800983e <UART_SetConfig+0x4fa>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009806:	b29a      	uxth	r2, r3
 8009808:	200a      	movs	r0, #10
 800980a:	2418      	movs	r4, #24
 800980c:	193b      	adds	r3, r7, r4
 800980e:	181b      	adds	r3, r3, r0
 8009810:	210f      	movs	r1, #15
 8009812:	438a      	bics	r2, r1
 8009814:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009818:	085b      	lsrs	r3, r3, #1
 800981a:	b29b      	uxth	r3, r3
 800981c:	2207      	movs	r2, #7
 800981e:	4013      	ands	r3, r2
 8009820:	b299      	uxth	r1, r3
 8009822:	193b      	adds	r3, r7, r4
 8009824:	181b      	adds	r3, r3, r0
 8009826:	193a      	adds	r2, r7, r4
 8009828:	1812      	adds	r2, r2, r0
 800982a:	8812      	ldrh	r2, [r2, #0]
 800982c:	430a      	orrs	r2, r1
 800982e:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8009830:	69fb      	ldr	r3, [r7, #28]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	193a      	adds	r2, r7, r4
 8009836:	1812      	adds	r2, r2, r0
 8009838:	8812      	ldrh	r2, [r2, #0]
 800983a:	60da      	str	r2, [r3, #12]
 800983c:	e095      	b.n	800996a <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 800983e:	2313      	movs	r3, #19
 8009840:	2218      	movs	r2, #24
 8009842:	4694      	mov	ip, r2
 8009844:	44bc      	add	ip, r7
 8009846:	4463      	add	r3, ip
 8009848:	2201      	movs	r2, #1
 800984a:	701a      	strb	r2, [r3, #0]
 800984c:	e08d      	b.n	800996a <UART_SetConfig+0x626>
    }
  }
  else
  {
    switch (clocksource)
 800984e:	231b      	movs	r3, #27
 8009850:	2218      	movs	r2, #24
 8009852:	4694      	mov	ip, r2
 8009854:	44bc      	add	ip, r7
 8009856:	4463      	add	r3, ip
 8009858:	781b      	ldrb	r3, [r3, #0]
 800985a:	2b08      	cmp	r3, #8
 800985c:	d86a      	bhi.n	8009934 <UART_SetConfig+0x5f0>
 800985e:	009a      	lsls	r2, r3, #2
 8009860:	4b4f      	ldr	r3, [pc, #316]	; (80099a0 <UART_SetConfig+0x65c>)
 8009862:	18d3      	adds	r3, r2, r3
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009868:	f7fe f904 	bl	8007a74 <HAL_RCC_GetPCLK1Freq>
 800986c:	0002      	movs	r2, r0
 800986e:	69fb      	ldr	r3, [r7, #28]
 8009870:	685b      	ldr	r3, [r3, #4]
 8009872:	085b      	lsrs	r3, r3, #1
 8009874:	18d2      	adds	r2, r2, r3
 8009876:	69fb      	ldr	r3, [r7, #28]
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	0019      	movs	r1, r3
 800987c:	0010      	movs	r0, r2
 800987e:	f7f6 fc4b 	bl	8000118 <__udivsi3>
 8009882:	0003      	movs	r3, r0
 8009884:	b29b      	uxth	r3, r3
 8009886:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009888:	e05c      	b.n	8009944 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800988a:	f7fe f909 	bl	8007aa0 <HAL_RCC_GetPCLK2Freq>
 800988e:	0002      	movs	r2, r0
 8009890:	69fb      	ldr	r3, [r7, #28]
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	085b      	lsrs	r3, r3, #1
 8009896:	18d2      	adds	r2, r2, r3
 8009898:	69fb      	ldr	r3, [r7, #28]
 800989a:	685b      	ldr	r3, [r3, #4]
 800989c:	0019      	movs	r1, r3
 800989e:	0010      	movs	r0, r2
 80098a0:	f7f6 fc3a 	bl	8000118 <__udivsi3>
 80098a4:	0003      	movs	r3, r0
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80098aa:	e04b      	b.n	8009944 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80098ac:	4b38      	ldr	r3, [pc, #224]	; (8009990 <UART_SetConfig+0x64c>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	2210      	movs	r2, #16
 80098b2:	4013      	ands	r3, r2
 80098b4:	d00e      	beq.n	80098d4 <UART_SetConfig+0x590>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80098b6:	69fb      	ldr	r3, [r7, #28]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	085b      	lsrs	r3, r3, #1
 80098bc:	4a39      	ldr	r2, [pc, #228]	; (80099a4 <UART_SetConfig+0x660>)
 80098be:	189a      	adds	r2, r3, r2
 80098c0:	69fb      	ldr	r3, [r7, #28]
 80098c2:	685b      	ldr	r3, [r3, #4]
 80098c4:	0019      	movs	r1, r3
 80098c6:	0010      	movs	r0, r2
 80098c8:	f7f6 fc26 	bl	8000118 <__udivsi3>
 80098cc:	0003      	movs	r3, r0
 80098ce:	b29b      	uxth	r3, r3
 80098d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 80098d2:	e037      	b.n	8009944 <UART_SetConfig+0x600>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80098d4:	69fb      	ldr	r3, [r7, #28]
 80098d6:	685b      	ldr	r3, [r3, #4]
 80098d8:	085b      	lsrs	r3, r3, #1
 80098da:	4a33      	ldr	r2, [pc, #204]	; (80099a8 <UART_SetConfig+0x664>)
 80098dc:	189a      	adds	r2, r3, r2
 80098de:	69fb      	ldr	r3, [r7, #28]
 80098e0:	685b      	ldr	r3, [r3, #4]
 80098e2:	0019      	movs	r1, r3
 80098e4:	0010      	movs	r0, r2
 80098e6:	f7f6 fc17 	bl	8000118 <__udivsi3>
 80098ea:	0003      	movs	r3, r0
 80098ec:	b29b      	uxth	r3, r3
 80098ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80098f0:	e028      	b.n	8009944 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80098f2:	f7fe f831 	bl	8007958 <HAL_RCC_GetSysClockFreq>
 80098f6:	0002      	movs	r2, r0
 80098f8:	69fb      	ldr	r3, [r7, #28]
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	085b      	lsrs	r3, r3, #1
 80098fe:	18d2      	adds	r2, r2, r3
 8009900:	69fb      	ldr	r3, [r7, #28]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	0019      	movs	r1, r3
 8009906:	0010      	movs	r0, r2
 8009908:	f7f6 fc06 	bl	8000118 <__udivsi3>
 800990c:	0003      	movs	r3, r0
 800990e:	b29b      	uxth	r3, r3
 8009910:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009912:	e017      	b.n	8009944 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8009914:	69fb      	ldr	r3, [r7, #28]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	085b      	lsrs	r3, r3, #1
 800991a:	2280      	movs	r2, #128	; 0x80
 800991c:	0212      	lsls	r2, r2, #8
 800991e:	189a      	adds	r2, r3, r2
 8009920:	69fb      	ldr	r3, [r7, #28]
 8009922:	685b      	ldr	r3, [r3, #4]
 8009924:	0019      	movs	r1, r3
 8009926:	0010      	movs	r0, r2
 8009928:	f7f6 fbf6 	bl	8000118 <__udivsi3>
 800992c:	0003      	movs	r3, r0
 800992e:	b29b      	uxth	r3, r3
 8009930:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009932:	e007      	b.n	8009944 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009934:	2313      	movs	r3, #19
 8009936:	2218      	movs	r2, #24
 8009938:	4694      	mov	ip, r2
 800993a:	44bc      	add	ip, r7
 800993c:	4463      	add	r3, ip
 800993e:	2201      	movs	r2, #1
 8009940:	701a      	strb	r2, [r3, #0]
        break;
 8009942:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009946:	2b0f      	cmp	r3, #15
 8009948:	d908      	bls.n	800995c <UART_SetConfig+0x618>
 800994a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800994c:	4a13      	ldr	r2, [pc, #76]	; (800999c <UART_SetConfig+0x658>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d804      	bhi.n	800995c <UART_SetConfig+0x618>
    {
      huart->Instance->BRR = usartdiv;
 8009952:	69fb      	ldr	r3, [r7, #28]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009958:	60da      	str	r2, [r3, #12]
 800995a:	e006      	b.n	800996a <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 800995c:	2313      	movs	r3, #19
 800995e:	2218      	movs	r2, #24
 8009960:	4694      	mov	ip, r2
 8009962:	44bc      	add	ip, r7
 8009964:	4463      	add	r3, ip
 8009966:	2201      	movs	r2, #1
 8009968:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800996a:	69fb      	ldr	r3, [r7, #28]
 800996c:	2200      	movs	r2, #0
 800996e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8009970:	69fb      	ldr	r3, [r7, #28]
 8009972:	2200      	movs	r2, #0
 8009974:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8009976:	2313      	movs	r3, #19
 8009978:	2218      	movs	r2, #24
 800997a:	4694      	mov	ip, r2
 800997c:	44bc      	add	ip, r7
 800997e:	4463      	add	r3, ip
 8009980:	781b      	ldrb	r3, [r3, #0]
}
 8009982:	0018      	movs	r0, r3
 8009984:	46bd      	mov	sp, r7
 8009986:	b00e      	add	sp, #56	; 0x38
 8009988:	bdb0      	pop	{r4, r5, r7, pc}
 800998a:	46c0      	nop			; (mov r8, r8)
 800998c:	0800c1ec 	.word	0x0800c1ec
 8009990:	40021000 	.word	0x40021000
 8009994:	007a1200 	.word	0x007a1200
 8009998:	01e84800 	.word	0x01e84800
 800999c:	0000ffff 	.word	0x0000ffff
 80099a0:	0800c210 	.word	0x0800c210
 80099a4:	003d0900 	.word	0x003d0900
 80099a8:	00f42400 	.word	0x00f42400

080099ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b082      	sub	sp, #8
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099b8:	2201      	movs	r2, #1
 80099ba:	4013      	ands	r3, r2
 80099bc:	d00b      	beq.n	80099d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	4a4a      	ldr	r2, [pc, #296]	; (8009af0 <UART_AdvFeatureConfig+0x144>)
 80099c6:	4013      	ands	r3, r2
 80099c8:	0019      	movs	r1, r3
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	430a      	orrs	r2, r1
 80099d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099da:	2202      	movs	r2, #2
 80099dc:	4013      	ands	r3, r2
 80099de:	d00b      	beq.n	80099f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	685b      	ldr	r3, [r3, #4]
 80099e6:	4a43      	ldr	r2, [pc, #268]	; (8009af4 <UART_AdvFeatureConfig+0x148>)
 80099e8:	4013      	ands	r3, r2
 80099ea:	0019      	movs	r1, r3
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	430a      	orrs	r2, r1
 80099f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099fc:	2204      	movs	r2, #4
 80099fe:	4013      	ands	r3, r2
 8009a00:	d00b      	beq.n	8009a1a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	4a3b      	ldr	r2, [pc, #236]	; (8009af8 <UART_AdvFeatureConfig+0x14c>)
 8009a0a:	4013      	ands	r3, r2
 8009a0c:	0019      	movs	r1, r3
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	430a      	orrs	r2, r1
 8009a18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a1e:	2208      	movs	r2, #8
 8009a20:	4013      	ands	r3, r2
 8009a22:	d00b      	beq.n	8009a3c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	4a34      	ldr	r2, [pc, #208]	; (8009afc <UART_AdvFeatureConfig+0x150>)
 8009a2c:	4013      	ands	r3, r2
 8009a2e:	0019      	movs	r1, r3
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	430a      	orrs	r2, r1
 8009a3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a40:	2210      	movs	r2, #16
 8009a42:	4013      	ands	r3, r2
 8009a44:	d00b      	beq.n	8009a5e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	689b      	ldr	r3, [r3, #8]
 8009a4c:	4a2c      	ldr	r2, [pc, #176]	; (8009b00 <UART_AdvFeatureConfig+0x154>)
 8009a4e:	4013      	ands	r3, r2
 8009a50:	0019      	movs	r1, r3
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	430a      	orrs	r2, r1
 8009a5c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a62:	2220      	movs	r2, #32
 8009a64:	4013      	ands	r3, r2
 8009a66:	d00b      	beq.n	8009a80 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	4a25      	ldr	r2, [pc, #148]	; (8009b04 <UART_AdvFeatureConfig+0x158>)
 8009a70:	4013      	ands	r3, r2
 8009a72:	0019      	movs	r1, r3
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	430a      	orrs	r2, r1
 8009a7e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a84:	2240      	movs	r2, #64	; 0x40
 8009a86:	4013      	ands	r3, r2
 8009a88:	d01d      	beq.n	8009ac6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	4a1d      	ldr	r2, [pc, #116]	; (8009b08 <UART_AdvFeatureConfig+0x15c>)
 8009a92:	4013      	ands	r3, r2
 8009a94:	0019      	movs	r1, r3
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	430a      	orrs	r2, r1
 8009aa0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009aa6:	2380      	movs	r3, #128	; 0x80
 8009aa8:	035b      	lsls	r3, r3, #13
 8009aaa:	429a      	cmp	r2, r3
 8009aac:	d10b      	bne.n	8009ac6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	685b      	ldr	r3, [r3, #4]
 8009ab4:	4a15      	ldr	r2, [pc, #84]	; (8009b0c <UART_AdvFeatureConfig+0x160>)
 8009ab6:	4013      	ands	r3, r2
 8009ab8:	0019      	movs	r1, r3
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	430a      	orrs	r2, r1
 8009ac4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aca:	2280      	movs	r2, #128	; 0x80
 8009acc:	4013      	ands	r3, r2
 8009ace:	d00b      	beq.n	8009ae8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	4a0e      	ldr	r2, [pc, #56]	; (8009b10 <UART_AdvFeatureConfig+0x164>)
 8009ad8:	4013      	ands	r3, r2
 8009ada:	0019      	movs	r1, r3
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	430a      	orrs	r2, r1
 8009ae6:	605a      	str	r2, [r3, #4]
  }
}
 8009ae8:	46c0      	nop			; (mov r8, r8)
 8009aea:	46bd      	mov	sp, r7
 8009aec:	b002      	add	sp, #8
 8009aee:	bd80      	pop	{r7, pc}
 8009af0:	fffdffff 	.word	0xfffdffff
 8009af4:	fffeffff 	.word	0xfffeffff
 8009af8:	fffbffff 	.word	0xfffbffff
 8009afc:	ffff7fff 	.word	0xffff7fff
 8009b00:	ffffefff 	.word	0xffffefff
 8009b04:	ffffdfff 	.word	0xffffdfff
 8009b08:	ffefffff 	.word	0xffefffff
 8009b0c:	ff9fffff 	.word	0xff9fffff
 8009b10:	fff7ffff 	.word	0xfff7ffff

08009b14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b086      	sub	sp, #24
 8009b18:	af02      	add	r7, sp, #8
 8009b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009b22:	f7fc f88f 	bl	8005c44 <HAL_GetTick>
 8009b26:	0003      	movs	r3, r0
 8009b28:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	2208      	movs	r2, #8
 8009b32:	4013      	ands	r3, r2
 8009b34:	2b08      	cmp	r3, #8
 8009b36:	d10d      	bne.n	8009b54 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b38:	68fa      	ldr	r2, [r7, #12]
 8009b3a:	2380      	movs	r3, #128	; 0x80
 8009b3c:	0399      	lsls	r1, r3, #14
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	4b16      	ldr	r3, [pc, #88]	; (8009b9c <UART_CheckIdleState+0x88>)
 8009b42:	9300      	str	r3, [sp, #0]
 8009b44:	0013      	movs	r3, r2
 8009b46:	2200      	movs	r2, #0
 8009b48:	f000 f82a 	bl	8009ba0 <UART_WaitOnFlagUntilTimeout>
 8009b4c:	1e03      	subs	r3, r0, #0
 8009b4e:	d001      	beq.n	8009b54 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b50:	2303      	movs	r3, #3
 8009b52:	e01f      	b.n	8009b94 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	2204      	movs	r2, #4
 8009b5c:	4013      	ands	r3, r2
 8009b5e:	2b04      	cmp	r3, #4
 8009b60:	d10d      	bne.n	8009b7e <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b62:	68fa      	ldr	r2, [r7, #12]
 8009b64:	2380      	movs	r3, #128	; 0x80
 8009b66:	03d9      	lsls	r1, r3, #15
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	4b0c      	ldr	r3, [pc, #48]	; (8009b9c <UART_CheckIdleState+0x88>)
 8009b6c:	9300      	str	r3, [sp, #0]
 8009b6e:	0013      	movs	r3, r2
 8009b70:	2200      	movs	r2, #0
 8009b72:	f000 f815 	bl	8009ba0 <UART_WaitOnFlagUntilTimeout>
 8009b76:	1e03      	subs	r3, r0, #0
 8009b78:	d001      	beq.n	8009b7e <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b7a:	2303      	movs	r3, #3
 8009b7c:	e00a      	b.n	8009b94 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2220      	movs	r2, #32
 8009b82:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2220      	movs	r2, #32
 8009b88:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2270      	movs	r2, #112	; 0x70
 8009b8e:	2100      	movs	r1, #0
 8009b90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009b92:	2300      	movs	r3, #0
}
 8009b94:	0018      	movs	r0, r3
 8009b96:	46bd      	mov	sp, r7
 8009b98:	b004      	add	sp, #16
 8009b9a:	bd80      	pop	{r7, pc}
 8009b9c:	01ffffff 	.word	0x01ffffff

08009ba0 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b084      	sub	sp, #16
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	60f8      	str	r0, [r7, #12]
 8009ba8:	60b9      	str	r1, [r7, #8]
 8009baa:	603b      	str	r3, [r7, #0]
 8009bac:	1dfb      	adds	r3, r7, #7
 8009bae:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009bb0:	e029      	b.n	8009c06 <UART_WaitOnFlagUntilTimeout+0x66>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009bb2:	69bb      	ldr	r3, [r7, #24]
 8009bb4:	3301      	adds	r3, #1
 8009bb6:	d026      	beq.n	8009c06 <UART_WaitOnFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bb8:	f7fc f844 	bl	8005c44 <HAL_GetTick>
 8009bbc:	0002      	movs	r2, r0
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	1ad3      	subs	r3, r2, r3
 8009bc2:	69ba      	ldr	r2, [r7, #24]
 8009bc4:	429a      	cmp	r2, r3
 8009bc6:	d302      	bcc.n	8009bce <UART_WaitOnFlagUntilTimeout+0x2e>
 8009bc8:	69bb      	ldr	r3, [r7, #24]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d11b      	bne.n	8009c06 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	681a      	ldr	r2, [r3, #0]
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4915      	ldr	r1, [pc, #84]	; (8009c30 <UART_WaitOnFlagUntilTimeout+0x90>)
 8009bda:	400a      	ands	r2, r1
 8009bdc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	689a      	ldr	r2, [r3, #8]
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2101      	movs	r1, #1
 8009bea:	438a      	bics	r2, r1
 8009bec:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2220      	movs	r2, #32
 8009bf2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	2220      	movs	r2, #32
 8009bf8:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	2270      	movs	r2, #112	; 0x70
 8009bfe:	2100      	movs	r1, #0
 8009c00:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009c02:	2303      	movs	r3, #3
 8009c04:	e00f      	b.n	8009c26 <UART_WaitOnFlagUntilTimeout+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	69db      	ldr	r3, [r3, #28]
 8009c0c:	68ba      	ldr	r2, [r7, #8]
 8009c0e:	4013      	ands	r3, r2
 8009c10:	68ba      	ldr	r2, [r7, #8]
 8009c12:	1ad3      	subs	r3, r2, r3
 8009c14:	425a      	negs	r2, r3
 8009c16:	4153      	adcs	r3, r2
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	001a      	movs	r2, r3
 8009c1c:	1dfb      	adds	r3, r7, #7
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d0c6      	beq.n	8009bb2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	0018      	movs	r0, r3
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	b004      	add	sp, #16
 8009c2c:	bd80      	pop	{r7, pc}
 8009c2e:	46c0      	nop			; (mov r8, r8)
 8009c30:	fffffe5f 	.word	0xfffffe5f

08009c34 <__errno>:
 8009c34:	4b01      	ldr	r3, [pc, #4]	; (8009c3c <__errno+0x8>)
 8009c36:	6818      	ldr	r0, [r3, #0]
 8009c38:	4770      	bx	lr
 8009c3a:	46c0      	nop			; (mov r8, r8)
 8009c3c:	20000018 	.word	0x20000018

08009c40 <__libc_init_array>:
 8009c40:	b570      	push	{r4, r5, r6, lr}
 8009c42:	2600      	movs	r6, #0
 8009c44:	4d0c      	ldr	r5, [pc, #48]	; (8009c78 <__libc_init_array+0x38>)
 8009c46:	4c0d      	ldr	r4, [pc, #52]	; (8009c7c <__libc_init_array+0x3c>)
 8009c48:	1b64      	subs	r4, r4, r5
 8009c4a:	10a4      	asrs	r4, r4, #2
 8009c4c:	42a6      	cmp	r6, r4
 8009c4e:	d109      	bne.n	8009c64 <__libc_init_array+0x24>
 8009c50:	2600      	movs	r6, #0
 8009c52:	f002 f9b5 	bl	800bfc0 <_init>
 8009c56:	4d0a      	ldr	r5, [pc, #40]	; (8009c80 <__libc_init_array+0x40>)
 8009c58:	4c0a      	ldr	r4, [pc, #40]	; (8009c84 <__libc_init_array+0x44>)
 8009c5a:	1b64      	subs	r4, r4, r5
 8009c5c:	10a4      	asrs	r4, r4, #2
 8009c5e:	42a6      	cmp	r6, r4
 8009c60:	d105      	bne.n	8009c6e <__libc_init_array+0x2e>
 8009c62:	bd70      	pop	{r4, r5, r6, pc}
 8009c64:	00b3      	lsls	r3, r6, #2
 8009c66:	58eb      	ldr	r3, [r5, r3]
 8009c68:	4798      	blx	r3
 8009c6a:	3601      	adds	r6, #1
 8009c6c:	e7ee      	b.n	8009c4c <__libc_init_array+0xc>
 8009c6e:	00b3      	lsls	r3, r6, #2
 8009c70:	58eb      	ldr	r3, [r5, r3]
 8009c72:	4798      	blx	r3
 8009c74:	3601      	adds	r6, #1
 8009c76:	e7f2      	b.n	8009c5e <__libc_init_array+0x1e>
 8009c78:	0800c440 	.word	0x0800c440
 8009c7c:	0800c440 	.word	0x0800c440
 8009c80:	0800c440 	.word	0x0800c440
 8009c84:	0800c444 	.word	0x0800c444

08009c88 <__locale_ctype_ptr_l>:
 8009c88:	30ec      	adds	r0, #236	; 0xec
 8009c8a:	6800      	ldr	r0, [r0, #0]
 8009c8c:	4770      	bx	lr
	...

08009c90 <__locale_ctype_ptr>:
 8009c90:	4b04      	ldr	r3, [pc, #16]	; (8009ca4 <__locale_ctype_ptr+0x14>)
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	6a1b      	ldr	r3, [r3, #32]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d100      	bne.n	8009c9c <__locale_ctype_ptr+0xc>
 8009c9a:	4b03      	ldr	r3, [pc, #12]	; (8009ca8 <__locale_ctype_ptr+0x18>)
 8009c9c:	33ec      	adds	r3, #236	; 0xec
 8009c9e:	6818      	ldr	r0, [r3, #0]
 8009ca0:	4770      	bx	lr
 8009ca2:	46c0      	nop			; (mov r8, r8)
 8009ca4:	20000018 	.word	0x20000018
 8009ca8:	2000007c 	.word	0x2000007c

08009cac <malloc>:
 8009cac:	b510      	push	{r4, lr}
 8009cae:	4b03      	ldr	r3, [pc, #12]	; (8009cbc <malloc+0x10>)
 8009cb0:	0001      	movs	r1, r0
 8009cb2:	6818      	ldr	r0, [r3, #0]
 8009cb4:	f000 f87c 	bl	8009db0 <_malloc_r>
 8009cb8:	bd10      	pop	{r4, pc}
 8009cba:	46c0      	nop			; (mov r8, r8)
 8009cbc:	20000018 	.word	0x20000018

08009cc0 <free>:
 8009cc0:	b510      	push	{r4, lr}
 8009cc2:	4b03      	ldr	r3, [pc, #12]	; (8009cd0 <free+0x10>)
 8009cc4:	0001      	movs	r1, r0
 8009cc6:	6818      	ldr	r0, [r3, #0]
 8009cc8:	f000 f828 	bl	8009d1c <_free_r>
 8009ccc:	bd10      	pop	{r4, pc}
 8009cce:	46c0      	nop			; (mov r8, r8)
 8009cd0:	20000018 	.word	0x20000018

08009cd4 <__ascii_mbtowc>:
 8009cd4:	b082      	sub	sp, #8
 8009cd6:	2900      	cmp	r1, #0
 8009cd8:	d100      	bne.n	8009cdc <__ascii_mbtowc+0x8>
 8009cda:	a901      	add	r1, sp, #4
 8009cdc:	1e10      	subs	r0, r2, #0
 8009cde:	d006      	beq.n	8009cee <__ascii_mbtowc+0x1a>
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d006      	beq.n	8009cf2 <__ascii_mbtowc+0x1e>
 8009ce4:	7813      	ldrb	r3, [r2, #0]
 8009ce6:	600b      	str	r3, [r1, #0]
 8009ce8:	7810      	ldrb	r0, [r2, #0]
 8009cea:	1e43      	subs	r3, r0, #1
 8009cec:	4198      	sbcs	r0, r3
 8009cee:	b002      	add	sp, #8
 8009cf0:	4770      	bx	lr
 8009cf2:	2002      	movs	r0, #2
 8009cf4:	4240      	negs	r0, r0
 8009cf6:	e7fa      	b.n	8009cee <__ascii_mbtowc+0x1a>

08009cf8 <memcpy>:
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	b510      	push	{r4, lr}
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	d100      	bne.n	8009d02 <memcpy+0xa>
 8009d00:	bd10      	pop	{r4, pc}
 8009d02:	5ccc      	ldrb	r4, [r1, r3]
 8009d04:	54c4      	strb	r4, [r0, r3]
 8009d06:	3301      	adds	r3, #1
 8009d08:	e7f8      	b.n	8009cfc <memcpy+0x4>

08009d0a <memset>:
 8009d0a:	0003      	movs	r3, r0
 8009d0c:	1812      	adds	r2, r2, r0
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d100      	bne.n	8009d14 <memset+0xa>
 8009d12:	4770      	bx	lr
 8009d14:	7019      	strb	r1, [r3, #0]
 8009d16:	3301      	adds	r3, #1
 8009d18:	e7f9      	b.n	8009d0e <memset+0x4>
	...

08009d1c <_free_r>:
 8009d1c:	b570      	push	{r4, r5, r6, lr}
 8009d1e:	0005      	movs	r5, r0
 8009d20:	2900      	cmp	r1, #0
 8009d22:	d010      	beq.n	8009d46 <_free_r+0x2a>
 8009d24:	1f0c      	subs	r4, r1, #4
 8009d26:	6823      	ldr	r3, [r4, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	da00      	bge.n	8009d2e <_free_r+0x12>
 8009d2c:	18e4      	adds	r4, r4, r3
 8009d2e:	0028      	movs	r0, r5
 8009d30:	f000 f916 	bl	8009f60 <__malloc_lock>
 8009d34:	4a1d      	ldr	r2, [pc, #116]	; (8009dac <_free_r+0x90>)
 8009d36:	6813      	ldr	r3, [r2, #0]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d105      	bne.n	8009d48 <_free_r+0x2c>
 8009d3c:	6063      	str	r3, [r4, #4]
 8009d3e:	6014      	str	r4, [r2, #0]
 8009d40:	0028      	movs	r0, r5
 8009d42:	f000 f90e 	bl	8009f62 <__malloc_unlock>
 8009d46:	bd70      	pop	{r4, r5, r6, pc}
 8009d48:	42a3      	cmp	r3, r4
 8009d4a:	d909      	bls.n	8009d60 <_free_r+0x44>
 8009d4c:	6821      	ldr	r1, [r4, #0]
 8009d4e:	1860      	adds	r0, r4, r1
 8009d50:	4283      	cmp	r3, r0
 8009d52:	d1f3      	bne.n	8009d3c <_free_r+0x20>
 8009d54:	6818      	ldr	r0, [r3, #0]
 8009d56:	685b      	ldr	r3, [r3, #4]
 8009d58:	1841      	adds	r1, r0, r1
 8009d5a:	6021      	str	r1, [r4, #0]
 8009d5c:	e7ee      	b.n	8009d3c <_free_r+0x20>
 8009d5e:	0013      	movs	r3, r2
 8009d60:	685a      	ldr	r2, [r3, #4]
 8009d62:	2a00      	cmp	r2, #0
 8009d64:	d001      	beq.n	8009d6a <_free_r+0x4e>
 8009d66:	42a2      	cmp	r2, r4
 8009d68:	d9f9      	bls.n	8009d5e <_free_r+0x42>
 8009d6a:	6819      	ldr	r1, [r3, #0]
 8009d6c:	1858      	adds	r0, r3, r1
 8009d6e:	42a0      	cmp	r0, r4
 8009d70:	d10b      	bne.n	8009d8a <_free_r+0x6e>
 8009d72:	6820      	ldr	r0, [r4, #0]
 8009d74:	1809      	adds	r1, r1, r0
 8009d76:	1858      	adds	r0, r3, r1
 8009d78:	6019      	str	r1, [r3, #0]
 8009d7a:	4282      	cmp	r2, r0
 8009d7c:	d1e0      	bne.n	8009d40 <_free_r+0x24>
 8009d7e:	6810      	ldr	r0, [r2, #0]
 8009d80:	6852      	ldr	r2, [r2, #4]
 8009d82:	1841      	adds	r1, r0, r1
 8009d84:	6019      	str	r1, [r3, #0]
 8009d86:	605a      	str	r2, [r3, #4]
 8009d88:	e7da      	b.n	8009d40 <_free_r+0x24>
 8009d8a:	42a0      	cmp	r0, r4
 8009d8c:	d902      	bls.n	8009d94 <_free_r+0x78>
 8009d8e:	230c      	movs	r3, #12
 8009d90:	602b      	str	r3, [r5, #0]
 8009d92:	e7d5      	b.n	8009d40 <_free_r+0x24>
 8009d94:	6821      	ldr	r1, [r4, #0]
 8009d96:	1860      	adds	r0, r4, r1
 8009d98:	4282      	cmp	r2, r0
 8009d9a:	d103      	bne.n	8009da4 <_free_r+0x88>
 8009d9c:	6810      	ldr	r0, [r2, #0]
 8009d9e:	6852      	ldr	r2, [r2, #4]
 8009da0:	1841      	adds	r1, r0, r1
 8009da2:	6021      	str	r1, [r4, #0]
 8009da4:	6062      	str	r2, [r4, #4]
 8009da6:	605c      	str	r4, [r3, #4]
 8009da8:	e7ca      	b.n	8009d40 <_free_r+0x24>
 8009daa:	46c0      	nop			; (mov r8, r8)
 8009dac:	20000214 	.word	0x20000214

08009db0 <_malloc_r>:
 8009db0:	2303      	movs	r3, #3
 8009db2:	b570      	push	{r4, r5, r6, lr}
 8009db4:	1ccd      	adds	r5, r1, #3
 8009db6:	439d      	bics	r5, r3
 8009db8:	3508      	adds	r5, #8
 8009dba:	0006      	movs	r6, r0
 8009dbc:	2d0c      	cmp	r5, #12
 8009dbe:	d21e      	bcs.n	8009dfe <_malloc_r+0x4e>
 8009dc0:	250c      	movs	r5, #12
 8009dc2:	42a9      	cmp	r1, r5
 8009dc4:	d81d      	bhi.n	8009e02 <_malloc_r+0x52>
 8009dc6:	0030      	movs	r0, r6
 8009dc8:	f000 f8ca 	bl	8009f60 <__malloc_lock>
 8009dcc:	4a25      	ldr	r2, [pc, #148]	; (8009e64 <_malloc_r+0xb4>)
 8009dce:	6814      	ldr	r4, [r2, #0]
 8009dd0:	0021      	movs	r1, r4
 8009dd2:	2900      	cmp	r1, #0
 8009dd4:	d119      	bne.n	8009e0a <_malloc_r+0x5a>
 8009dd6:	4c24      	ldr	r4, [pc, #144]	; (8009e68 <_malloc_r+0xb8>)
 8009dd8:	6823      	ldr	r3, [r4, #0]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d103      	bne.n	8009de6 <_malloc_r+0x36>
 8009dde:	0030      	movs	r0, r6
 8009de0:	f000 f84e 	bl	8009e80 <_sbrk_r>
 8009de4:	6020      	str	r0, [r4, #0]
 8009de6:	0029      	movs	r1, r5
 8009de8:	0030      	movs	r0, r6
 8009dea:	f000 f849 	bl	8009e80 <_sbrk_r>
 8009dee:	1c43      	adds	r3, r0, #1
 8009df0:	d12b      	bne.n	8009e4a <_malloc_r+0x9a>
 8009df2:	230c      	movs	r3, #12
 8009df4:	0030      	movs	r0, r6
 8009df6:	6033      	str	r3, [r6, #0]
 8009df8:	f000 f8b3 	bl	8009f62 <__malloc_unlock>
 8009dfc:	e003      	b.n	8009e06 <_malloc_r+0x56>
 8009dfe:	2d00      	cmp	r5, #0
 8009e00:	dadf      	bge.n	8009dc2 <_malloc_r+0x12>
 8009e02:	230c      	movs	r3, #12
 8009e04:	6033      	str	r3, [r6, #0]
 8009e06:	2000      	movs	r0, #0
 8009e08:	bd70      	pop	{r4, r5, r6, pc}
 8009e0a:	680b      	ldr	r3, [r1, #0]
 8009e0c:	1b5b      	subs	r3, r3, r5
 8009e0e:	d419      	bmi.n	8009e44 <_malloc_r+0x94>
 8009e10:	2b0b      	cmp	r3, #11
 8009e12:	d903      	bls.n	8009e1c <_malloc_r+0x6c>
 8009e14:	600b      	str	r3, [r1, #0]
 8009e16:	18cc      	adds	r4, r1, r3
 8009e18:	6025      	str	r5, [r4, #0]
 8009e1a:	e003      	b.n	8009e24 <_malloc_r+0x74>
 8009e1c:	684b      	ldr	r3, [r1, #4]
 8009e1e:	428c      	cmp	r4, r1
 8009e20:	d10d      	bne.n	8009e3e <_malloc_r+0x8e>
 8009e22:	6013      	str	r3, [r2, #0]
 8009e24:	0030      	movs	r0, r6
 8009e26:	f000 f89c 	bl	8009f62 <__malloc_unlock>
 8009e2a:	0020      	movs	r0, r4
 8009e2c:	2207      	movs	r2, #7
 8009e2e:	300b      	adds	r0, #11
 8009e30:	1d23      	adds	r3, r4, #4
 8009e32:	4390      	bics	r0, r2
 8009e34:	1ac3      	subs	r3, r0, r3
 8009e36:	d0e7      	beq.n	8009e08 <_malloc_r+0x58>
 8009e38:	425a      	negs	r2, r3
 8009e3a:	50e2      	str	r2, [r4, r3]
 8009e3c:	e7e4      	b.n	8009e08 <_malloc_r+0x58>
 8009e3e:	6063      	str	r3, [r4, #4]
 8009e40:	000c      	movs	r4, r1
 8009e42:	e7ef      	b.n	8009e24 <_malloc_r+0x74>
 8009e44:	000c      	movs	r4, r1
 8009e46:	6849      	ldr	r1, [r1, #4]
 8009e48:	e7c3      	b.n	8009dd2 <_malloc_r+0x22>
 8009e4a:	2303      	movs	r3, #3
 8009e4c:	1cc4      	adds	r4, r0, #3
 8009e4e:	439c      	bics	r4, r3
 8009e50:	42a0      	cmp	r0, r4
 8009e52:	d0e1      	beq.n	8009e18 <_malloc_r+0x68>
 8009e54:	1a21      	subs	r1, r4, r0
 8009e56:	0030      	movs	r0, r6
 8009e58:	f000 f812 	bl	8009e80 <_sbrk_r>
 8009e5c:	1c43      	adds	r3, r0, #1
 8009e5e:	d1db      	bne.n	8009e18 <_malloc_r+0x68>
 8009e60:	e7c7      	b.n	8009df2 <_malloc_r+0x42>
 8009e62:	46c0      	nop			; (mov r8, r8)
 8009e64:	20000214 	.word	0x20000214
 8009e68:	20000218 	.word	0x20000218

08009e6c <realloc>:
 8009e6c:	b510      	push	{r4, lr}
 8009e6e:	4b03      	ldr	r3, [pc, #12]	; (8009e7c <realloc+0x10>)
 8009e70:	000a      	movs	r2, r1
 8009e72:	0001      	movs	r1, r0
 8009e74:	6818      	ldr	r0, [r3, #0]
 8009e76:	f000 f875 	bl	8009f64 <_realloc_r>
 8009e7a:	bd10      	pop	{r4, pc}
 8009e7c:	20000018 	.word	0x20000018

08009e80 <_sbrk_r>:
 8009e80:	2300      	movs	r3, #0
 8009e82:	b570      	push	{r4, r5, r6, lr}
 8009e84:	4c06      	ldr	r4, [pc, #24]	; (8009ea0 <_sbrk_r+0x20>)
 8009e86:	0005      	movs	r5, r0
 8009e88:	0008      	movs	r0, r1
 8009e8a:	6023      	str	r3, [r4, #0]
 8009e8c:	f7fa fc14 	bl	80046b8 <_sbrk>
 8009e90:	1c43      	adds	r3, r0, #1
 8009e92:	d103      	bne.n	8009e9c <_sbrk_r+0x1c>
 8009e94:	6823      	ldr	r3, [r4, #0]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d000      	beq.n	8009e9c <_sbrk_r+0x1c>
 8009e9a:	602b      	str	r3, [r5, #0]
 8009e9c:	bd70      	pop	{r4, r5, r6, pc}
 8009e9e:	46c0      	nop			; (mov r8, r8)
 8009ea0:	200003d4 	.word	0x200003d4

08009ea4 <siprintf>:
 8009ea4:	b40e      	push	{r1, r2, r3}
 8009ea6:	b500      	push	{lr}
 8009ea8:	490b      	ldr	r1, [pc, #44]	; (8009ed8 <siprintf+0x34>)
 8009eaa:	b09c      	sub	sp, #112	; 0x70
 8009eac:	ab1d      	add	r3, sp, #116	; 0x74
 8009eae:	9002      	str	r0, [sp, #8]
 8009eb0:	9006      	str	r0, [sp, #24]
 8009eb2:	9107      	str	r1, [sp, #28]
 8009eb4:	9104      	str	r1, [sp, #16]
 8009eb6:	4809      	ldr	r0, [pc, #36]	; (8009edc <siprintf+0x38>)
 8009eb8:	4909      	ldr	r1, [pc, #36]	; (8009ee0 <siprintf+0x3c>)
 8009eba:	cb04      	ldmia	r3!, {r2}
 8009ebc:	9105      	str	r1, [sp, #20]
 8009ebe:	6800      	ldr	r0, [r0, #0]
 8009ec0:	a902      	add	r1, sp, #8
 8009ec2:	9301      	str	r3, [sp, #4]
 8009ec4:	f000 f8d6 	bl	800a074 <_svfiprintf_r>
 8009ec8:	2300      	movs	r3, #0
 8009eca:	9a02      	ldr	r2, [sp, #8]
 8009ecc:	7013      	strb	r3, [r2, #0]
 8009ece:	b01c      	add	sp, #112	; 0x70
 8009ed0:	bc08      	pop	{r3}
 8009ed2:	b003      	add	sp, #12
 8009ed4:	4718      	bx	r3
 8009ed6:	46c0      	nop			; (mov r8, r8)
 8009ed8:	7fffffff 	.word	0x7fffffff
 8009edc:	20000018 	.word	0x20000018
 8009ee0:	ffff0208 	.word	0xffff0208

08009ee4 <siscanf>:
 8009ee4:	b40e      	push	{r1, r2, r3}
 8009ee6:	2381      	movs	r3, #129	; 0x81
 8009ee8:	b570      	push	{r4, r5, r6, lr}
 8009eea:	b09d      	sub	sp, #116	; 0x74
 8009eec:	ac02      	add	r4, sp, #8
 8009eee:	ad21      	add	r5, sp, #132	; 0x84
 8009ef0:	009b      	lsls	r3, r3, #2
 8009ef2:	cd40      	ldmia	r5!, {r6}
 8009ef4:	81a3      	strh	r3, [r4, #12]
 8009ef6:	9002      	str	r0, [sp, #8]
 8009ef8:	9006      	str	r0, [sp, #24]
 8009efa:	f7f6 f905 	bl	8000108 <strlen>
 8009efe:	4b0b      	ldr	r3, [pc, #44]	; (8009f2c <siscanf+0x48>)
 8009f00:	6060      	str	r0, [r4, #4]
 8009f02:	6263      	str	r3, [r4, #36]	; 0x24
 8009f04:	2300      	movs	r3, #0
 8009f06:	6160      	str	r0, [r4, #20]
 8009f08:	4809      	ldr	r0, [pc, #36]	; (8009f30 <siscanf+0x4c>)
 8009f0a:	6363      	str	r3, [r4, #52]	; 0x34
 8009f0c:	64a3      	str	r3, [r4, #72]	; 0x48
 8009f0e:	3b01      	subs	r3, #1
 8009f10:	81e3      	strh	r3, [r4, #14]
 8009f12:	0032      	movs	r2, r6
 8009f14:	002b      	movs	r3, r5
 8009f16:	0021      	movs	r1, r4
 8009f18:	6800      	ldr	r0, [r0, #0]
 8009f1a:	9501      	str	r5, [sp, #4]
 8009f1c:	f000 fa04 	bl	800a328 <__ssvfiscanf_r>
 8009f20:	b01d      	add	sp, #116	; 0x74
 8009f22:	bc70      	pop	{r4, r5, r6}
 8009f24:	bc08      	pop	{r3}
 8009f26:	b003      	add	sp, #12
 8009f28:	4718      	bx	r3
 8009f2a:	46c0      	nop			; (mov r8, r8)
 8009f2c:	08009f35 	.word	0x08009f35
 8009f30:	20000018 	.word	0x20000018

08009f34 <__seofread>:
 8009f34:	2000      	movs	r0, #0
 8009f36:	4770      	bx	lr

08009f38 <strcpy>:
 8009f38:	0003      	movs	r3, r0
 8009f3a:	780a      	ldrb	r2, [r1, #0]
 8009f3c:	3101      	adds	r1, #1
 8009f3e:	701a      	strb	r2, [r3, #0]
 8009f40:	3301      	adds	r3, #1
 8009f42:	2a00      	cmp	r2, #0
 8009f44:	d1f9      	bne.n	8009f3a <strcpy+0x2>
 8009f46:	4770      	bx	lr

08009f48 <__ascii_wctomb>:
 8009f48:	1e0b      	subs	r3, r1, #0
 8009f4a:	d004      	beq.n	8009f56 <__ascii_wctomb+0xe>
 8009f4c:	2aff      	cmp	r2, #255	; 0xff
 8009f4e:	d904      	bls.n	8009f5a <__ascii_wctomb+0x12>
 8009f50:	238a      	movs	r3, #138	; 0x8a
 8009f52:	6003      	str	r3, [r0, #0]
 8009f54:	3b8b      	subs	r3, #139	; 0x8b
 8009f56:	0018      	movs	r0, r3
 8009f58:	4770      	bx	lr
 8009f5a:	700a      	strb	r2, [r1, #0]
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	e7fa      	b.n	8009f56 <__ascii_wctomb+0xe>

08009f60 <__malloc_lock>:
 8009f60:	4770      	bx	lr

08009f62 <__malloc_unlock>:
 8009f62:	4770      	bx	lr

08009f64 <_realloc_r>:
 8009f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f66:	0007      	movs	r7, r0
 8009f68:	000d      	movs	r5, r1
 8009f6a:	0016      	movs	r6, r2
 8009f6c:	2900      	cmp	r1, #0
 8009f6e:	d105      	bne.n	8009f7c <_realloc_r+0x18>
 8009f70:	0011      	movs	r1, r2
 8009f72:	f7ff ff1d 	bl	8009db0 <_malloc_r>
 8009f76:	0004      	movs	r4, r0
 8009f78:	0020      	movs	r0, r4
 8009f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f7c:	2a00      	cmp	r2, #0
 8009f7e:	d103      	bne.n	8009f88 <_realloc_r+0x24>
 8009f80:	f7ff fecc 	bl	8009d1c <_free_r>
 8009f84:	0034      	movs	r4, r6
 8009f86:	e7f7      	b.n	8009f78 <_realloc_r+0x14>
 8009f88:	f000 ffcc 	bl	800af24 <_malloc_usable_size_r>
 8009f8c:	002c      	movs	r4, r5
 8009f8e:	42b0      	cmp	r0, r6
 8009f90:	d2f2      	bcs.n	8009f78 <_realloc_r+0x14>
 8009f92:	0031      	movs	r1, r6
 8009f94:	0038      	movs	r0, r7
 8009f96:	f7ff ff0b 	bl	8009db0 <_malloc_r>
 8009f9a:	1e04      	subs	r4, r0, #0
 8009f9c:	d0ec      	beq.n	8009f78 <_realloc_r+0x14>
 8009f9e:	0029      	movs	r1, r5
 8009fa0:	0032      	movs	r2, r6
 8009fa2:	f7ff fea9 	bl	8009cf8 <memcpy>
 8009fa6:	0029      	movs	r1, r5
 8009fa8:	0038      	movs	r0, r7
 8009faa:	f7ff feb7 	bl	8009d1c <_free_r>
 8009fae:	e7e3      	b.n	8009f78 <_realloc_r+0x14>

08009fb0 <__ssputs_r>:
 8009fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fb2:	688e      	ldr	r6, [r1, #8]
 8009fb4:	b085      	sub	sp, #20
 8009fb6:	0007      	movs	r7, r0
 8009fb8:	000c      	movs	r4, r1
 8009fba:	9203      	str	r2, [sp, #12]
 8009fbc:	9301      	str	r3, [sp, #4]
 8009fbe:	429e      	cmp	r6, r3
 8009fc0:	d83c      	bhi.n	800a03c <__ssputs_r+0x8c>
 8009fc2:	2390      	movs	r3, #144	; 0x90
 8009fc4:	898a      	ldrh	r2, [r1, #12]
 8009fc6:	00db      	lsls	r3, r3, #3
 8009fc8:	421a      	tst	r2, r3
 8009fca:	d034      	beq.n	800a036 <__ssputs_r+0x86>
 8009fcc:	2503      	movs	r5, #3
 8009fce:	6909      	ldr	r1, [r1, #16]
 8009fd0:	6823      	ldr	r3, [r4, #0]
 8009fd2:	1a5b      	subs	r3, r3, r1
 8009fd4:	9302      	str	r3, [sp, #8]
 8009fd6:	6963      	ldr	r3, [r4, #20]
 8009fd8:	9802      	ldr	r0, [sp, #8]
 8009fda:	435d      	muls	r5, r3
 8009fdc:	0feb      	lsrs	r3, r5, #31
 8009fde:	195d      	adds	r5, r3, r5
 8009fe0:	9b01      	ldr	r3, [sp, #4]
 8009fe2:	106d      	asrs	r5, r5, #1
 8009fe4:	3301      	adds	r3, #1
 8009fe6:	181b      	adds	r3, r3, r0
 8009fe8:	42ab      	cmp	r3, r5
 8009fea:	d900      	bls.n	8009fee <__ssputs_r+0x3e>
 8009fec:	001d      	movs	r5, r3
 8009fee:	0553      	lsls	r3, r2, #21
 8009ff0:	d532      	bpl.n	800a058 <__ssputs_r+0xa8>
 8009ff2:	0029      	movs	r1, r5
 8009ff4:	0038      	movs	r0, r7
 8009ff6:	f7ff fedb 	bl	8009db0 <_malloc_r>
 8009ffa:	1e06      	subs	r6, r0, #0
 8009ffc:	d109      	bne.n	800a012 <__ssputs_r+0x62>
 8009ffe:	230c      	movs	r3, #12
 800a000:	603b      	str	r3, [r7, #0]
 800a002:	2340      	movs	r3, #64	; 0x40
 800a004:	2001      	movs	r0, #1
 800a006:	89a2      	ldrh	r2, [r4, #12]
 800a008:	4240      	negs	r0, r0
 800a00a:	4313      	orrs	r3, r2
 800a00c:	81a3      	strh	r3, [r4, #12]
 800a00e:	b005      	add	sp, #20
 800a010:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a012:	9a02      	ldr	r2, [sp, #8]
 800a014:	6921      	ldr	r1, [r4, #16]
 800a016:	f7ff fe6f 	bl	8009cf8 <memcpy>
 800a01a:	89a3      	ldrh	r3, [r4, #12]
 800a01c:	4a14      	ldr	r2, [pc, #80]	; (800a070 <__ssputs_r+0xc0>)
 800a01e:	401a      	ands	r2, r3
 800a020:	2380      	movs	r3, #128	; 0x80
 800a022:	4313      	orrs	r3, r2
 800a024:	81a3      	strh	r3, [r4, #12]
 800a026:	9b02      	ldr	r3, [sp, #8]
 800a028:	6126      	str	r6, [r4, #16]
 800a02a:	18f6      	adds	r6, r6, r3
 800a02c:	6026      	str	r6, [r4, #0]
 800a02e:	6165      	str	r5, [r4, #20]
 800a030:	9e01      	ldr	r6, [sp, #4]
 800a032:	1aed      	subs	r5, r5, r3
 800a034:	60a5      	str	r5, [r4, #8]
 800a036:	9b01      	ldr	r3, [sp, #4]
 800a038:	429e      	cmp	r6, r3
 800a03a:	d900      	bls.n	800a03e <__ssputs_r+0x8e>
 800a03c:	9e01      	ldr	r6, [sp, #4]
 800a03e:	0032      	movs	r2, r6
 800a040:	9903      	ldr	r1, [sp, #12]
 800a042:	6820      	ldr	r0, [r4, #0]
 800a044:	f000 ff5b 	bl	800aefe <memmove>
 800a048:	68a3      	ldr	r3, [r4, #8]
 800a04a:	2000      	movs	r0, #0
 800a04c:	1b9b      	subs	r3, r3, r6
 800a04e:	60a3      	str	r3, [r4, #8]
 800a050:	6823      	ldr	r3, [r4, #0]
 800a052:	199e      	adds	r6, r3, r6
 800a054:	6026      	str	r6, [r4, #0]
 800a056:	e7da      	b.n	800a00e <__ssputs_r+0x5e>
 800a058:	002a      	movs	r2, r5
 800a05a:	0038      	movs	r0, r7
 800a05c:	f7ff ff82 	bl	8009f64 <_realloc_r>
 800a060:	1e06      	subs	r6, r0, #0
 800a062:	d1e0      	bne.n	800a026 <__ssputs_r+0x76>
 800a064:	6921      	ldr	r1, [r4, #16]
 800a066:	0038      	movs	r0, r7
 800a068:	f7ff fe58 	bl	8009d1c <_free_r>
 800a06c:	e7c7      	b.n	8009ffe <__ssputs_r+0x4e>
 800a06e:	46c0      	nop			; (mov r8, r8)
 800a070:	fffffb7f 	.word	0xfffffb7f

0800a074 <_svfiprintf_r>:
 800a074:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a076:	b0a1      	sub	sp, #132	; 0x84
 800a078:	9003      	str	r0, [sp, #12]
 800a07a:	001d      	movs	r5, r3
 800a07c:	898b      	ldrh	r3, [r1, #12]
 800a07e:	000f      	movs	r7, r1
 800a080:	0016      	movs	r6, r2
 800a082:	061b      	lsls	r3, r3, #24
 800a084:	d511      	bpl.n	800a0aa <_svfiprintf_r+0x36>
 800a086:	690b      	ldr	r3, [r1, #16]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d10e      	bne.n	800a0aa <_svfiprintf_r+0x36>
 800a08c:	2140      	movs	r1, #64	; 0x40
 800a08e:	f7ff fe8f 	bl	8009db0 <_malloc_r>
 800a092:	6038      	str	r0, [r7, #0]
 800a094:	6138      	str	r0, [r7, #16]
 800a096:	2800      	cmp	r0, #0
 800a098:	d105      	bne.n	800a0a6 <_svfiprintf_r+0x32>
 800a09a:	230c      	movs	r3, #12
 800a09c:	9a03      	ldr	r2, [sp, #12]
 800a09e:	3801      	subs	r0, #1
 800a0a0:	6013      	str	r3, [r2, #0]
 800a0a2:	b021      	add	sp, #132	; 0x84
 800a0a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0a6:	2340      	movs	r3, #64	; 0x40
 800a0a8:	617b      	str	r3, [r7, #20]
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	ac08      	add	r4, sp, #32
 800a0ae:	6163      	str	r3, [r4, #20]
 800a0b0:	3320      	adds	r3, #32
 800a0b2:	7663      	strb	r3, [r4, #25]
 800a0b4:	3310      	adds	r3, #16
 800a0b6:	76a3      	strb	r3, [r4, #26]
 800a0b8:	9507      	str	r5, [sp, #28]
 800a0ba:	0035      	movs	r5, r6
 800a0bc:	782b      	ldrb	r3, [r5, #0]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d001      	beq.n	800a0c6 <_svfiprintf_r+0x52>
 800a0c2:	2b25      	cmp	r3, #37	; 0x25
 800a0c4:	d146      	bne.n	800a154 <_svfiprintf_r+0xe0>
 800a0c6:	1bab      	subs	r3, r5, r6
 800a0c8:	9305      	str	r3, [sp, #20]
 800a0ca:	d00c      	beq.n	800a0e6 <_svfiprintf_r+0x72>
 800a0cc:	0032      	movs	r2, r6
 800a0ce:	0039      	movs	r1, r7
 800a0d0:	9803      	ldr	r0, [sp, #12]
 800a0d2:	f7ff ff6d 	bl	8009fb0 <__ssputs_r>
 800a0d6:	1c43      	adds	r3, r0, #1
 800a0d8:	d100      	bne.n	800a0dc <_svfiprintf_r+0x68>
 800a0da:	e0ae      	b.n	800a23a <_svfiprintf_r+0x1c6>
 800a0dc:	6962      	ldr	r2, [r4, #20]
 800a0de:	9b05      	ldr	r3, [sp, #20]
 800a0e0:	4694      	mov	ip, r2
 800a0e2:	4463      	add	r3, ip
 800a0e4:	6163      	str	r3, [r4, #20]
 800a0e6:	782b      	ldrb	r3, [r5, #0]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d100      	bne.n	800a0ee <_svfiprintf_r+0x7a>
 800a0ec:	e0a5      	b.n	800a23a <_svfiprintf_r+0x1c6>
 800a0ee:	2201      	movs	r2, #1
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	4252      	negs	r2, r2
 800a0f4:	6062      	str	r2, [r4, #4]
 800a0f6:	a904      	add	r1, sp, #16
 800a0f8:	3254      	adds	r2, #84	; 0x54
 800a0fa:	1852      	adds	r2, r2, r1
 800a0fc:	1c6e      	adds	r6, r5, #1
 800a0fe:	6023      	str	r3, [r4, #0]
 800a100:	60e3      	str	r3, [r4, #12]
 800a102:	60a3      	str	r3, [r4, #8]
 800a104:	7013      	strb	r3, [r2, #0]
 800a106:	65a3      	str	r3, [r4, #88]	; 0x58
 800a108:	7831      	ldrb	r1, [r6, #0]
 800a10a:	2205      	movs	r2, #5
 800a10c:	4853      	ldr	r0, [pc, #332]	; (800a25c <_svfiprintf_r+0x1e8>)
 800a10e:	f000 feeb 	bl	800aee8 <memchr>
 800a112:	1c75      	adds	r5, r6, #1
 800a114:	2800      	cmp	r0, #0
 800a116:	d11f      	bne.n	800a158 <_svfiprintf_r+0xe4>
 800a118:	6822      	ldr	r2, [r4, #0]
 800a11a:	06d3      	lsls	r3, r2, #27
 800a11c:	d504      	bpl.n	800a128 <_svfiprintf_r+0xb4>
 800a11e:	2353      	movs	r3, #83	; 0x53
 800a120:	a904      	add	r1, sp, #16
 800a122:	185b      	adds	r3, r3, r1
 800a124:	2120      	movs	r1, #32
 800a126:	7019      	strb	r1, [r3, #0]
 800a128:	0713      	lsls	r3, r2, #28
 800a12a:	d504      	bpl.n	800a136 <_svfiprintf_r+0xc2>
 800a12c:	2353      	movs	r3, #83	; 0x53
 800a12e:	a904      	add	r1, sp, #16
 800a130:	185b      	adds	r3, r3, r1
 800a132:	212b      	movs	r1, #43	; 0x2b
 800a134:	7019      	strb	r1, [r3, #0]
 800a136:	7833      	ldrb	r3, [r6, #0]
 800a138:	2b2a      	cmp	r3, #42	; 0x2a
 800a13a:	d016      	beq.n	800a16a <_svfiprintf_r+0xf6>
 800a13c:	0035      	movs	r5, r6
 800a13e:	2100      	movs	r1, #0
 800a140:	200a      	movs	r0, #10
 800a142:	68e3      	ldr	r3, [r4, #12]
 800a144:	782a      	ldrb	r2, [r5, #0]
 800a146:	1c6e      	adds	r6, r5, #1
 800a148:	3a30      	subs	r2, #48	; 0x30
 800a14a:	2a09      	cmp	r2, #9
 800a14c:	d94e      	bls.n	800a1ec <_svfiprintf_r+0x178>
 800a14e:	2900      	cmp	r1, #0
 800a150:	d018      	beq.n	800a184 <_svfiprintf_r+0x110>
 800a152:	e010      	b.n	800a176 <_svfiprintf_r+0x102>
 800a154:	3501      	adds	r5, #1
 800a156:	e7b1      	b.n	800a0bc <_svfiprintf_r+0x48>
 800a158:	4b40      	ldr	r3, [pc, #256]	; (800a25c <_svfiprintf_r+0x1e8>)
 800a15a:	6822      	ldr	r2, [r4, #0]
 800a15c:	1ac0      	subs	r0, r0, r3
 800a15e:	2301      	movs	r3, #1
 800a160:	4083      	lsls	r3, r0
 800a162:	4313      	orrs	r3, r2
 800a164:	6023      	str	r3, [r4, #0]
 800a166:	002e      	movs	r6, r5
 800a168:	e7ce      	b.n	800a108 <_svfiprintf_r+0x94>
 800a16a:	9b07      	ldr	r3, [sp, #28]
 800a16c:	1d19      	adds	r1, r3, #4
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	9107      	str	r1, [sp, #28]
 800a172:	2b00      	cmp	r3, #0
 800a174:	db01      	blt.n	800a17a <_svfiprintf_r+0x106>
 800a176:	930b      	str	r3, [sp, #44]	; 0x2c
 800a178:	e004      	b.n	800a184 <_svfiprintf_r+0x110>
 800a17a:	425b      	negs	r3, r3
 800a17c:	60e3      	str	r3, [r4, #12]
 800a17e:	2302      	movs	r3, #2
 800a180:	4313      	orrs	r3, r2
 800a182:	6023      	str	r3, [r4, #0]
 800a184:	782b      	ldrb	r3, [r5, #0]
 800a186:	2b2e      	cmp	r3, #46	; 0x2e
 800a188:	d10a      	bne.n	800a1a0 <_svfiprintf_r+0x12c>
 800a18a:	786b      	ldrb	r3, [r5, #1]
 800a18c:	2b2a      	cmp	r3, #42	; 0x2a
 800a18e:	d135      	bne.n	800a1fc <_svfiprintf_r+0x188>
 800a190:	9b07      	ldr	r3, [sp, #28]
 800a192:	3502      	adds	r5, #2
 800a194:	1d1a      	adds	r2, r3, #4
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	9207      	str	r2, [sp, #28]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	db2b      	blt.n	800a1f6 <_svfiprintf_r+0x182>
 800a19e:	9309      	str	r3, [sp, #36]	; 0x24
 800a1a0:	4e2f      	ldr	r6, [pc, #188]	; (800a260 <_svfiprintf_r+0x1ec>)
 800a1a2:	7829      	ldrb	r1, [r5, #0]
 800a1a4:	2203      	movs	r2, #3
 800a1a6:	0030      	movs	r0, r6
 800a1a8:	f000 fe9e 	bl	800aee8 <memchr>
 800a1ac:	2800      	cmp	r0, #0
 800a1ae:	d006      	beq.n	800a1be <_svfiprintf_r+0x14a>
 800a1b0:	2340      	movs	r3, #64	; 0x40
 800a1b2:	1b80      	subs	r0, r0, r6
 800a1b4:	4083      	lsls	r3, r0
 800a1b6:	6822      	ldr	r2, [r4, #0]
 800a1b8:	3501      	adds	r5, #1
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	6023      	str	r3, [r4, #0]
 800a1be:	7829      	ldrb	r1, [r5, #0]
 800a1c0:	2206      	movs	r2, #6
 800a1c2:	4828      	ldr	r0, [pc, #160]	; (800a264 <_svfiprintf_r+0x1f0>)
 800a1c4:	1c6e      	adds	r6, r5, #1
 800a1c6:	7621      	strb	r1, [r4, #24]
 800a1c8:	f000 fe8e 	bl	800aee8 <memchr>
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	d03c      	beq.n	800a24a <_svfiprintf_r+0x1d6>
 800a1d0:	4b25      	ldr	r3, [pc, #148]	; (800a268 <_svfiprintf_r+0x1f4>)
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d125      	bne.n	800a222 <_svfiprintf_r+0x1ae>
 800a1d6:	2207      	movs	r2, #7
 800a1d8:	9b07      	ldr	r3, [sp, #28]
 800a1da:	3307      	adds	r3, #7
 800a1dc:	4393      	bics	r3, r2
 800a1de:	3308      	adds	r3, #8
 800a1e0:	9307      	str	r3, [sp, #28]
 800a1e2:	6963      	ldr	r3, [r4, #20]
 800a1e4:	9a04      	ldr	r2, [sp, #16]
 800a1e6:	189b      	adds	r3, r3, r2
 800a1e8:	6163      	str	r3, [r4, #20]
 800a1ea:	e766      	b.n	800a0ba <_svfiprintf_r+0x46>
 800a1ec:	4343      	muls	r3, r0
 800a1ee:	2101      	movs	r1, #1
 800a1f0:	189b      	adds	r3, r3, r2
 800a1f2:	0035      	movs	r5, r6
 800a1f4:	e7a6      	b.n	800a144 <_svfiprintf_r+0xd0>
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	425b      	negs	r3, r3
 800a1fa:	e7d0      	b.n	800a19e <_svfiprintf_r+0x12a>
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	200a      	movs	r0, #10
 800a200:	001a      	movs	r2, r3
 800a202:	3501      	adds	r5, #1
 800a204:	6063      	str	r3, [r4, #4]
 800a206:	7829      	ldrb	r1, [r5, #0]
 800a208:	1c6e      	adds	r6, r5, #1
 800a20a:	3930      	subs	r1, #48	; 0x30
 800a20c:	2909      	cmp	r1, #9
 800a20e:	d903      	bls.n	800a218 <_svfiprintf_r+0x1a4>
 800a210:	2b00      	cmp	r3, #0
 800a212:	d0c5      	beq.n	800a1a0 <_svfiprintf_r+0x12c>
 800a214:	9209      	str	r2, [sp, #36]	; 0x24
 800a216:	e7c3      	b.n	800a1a0 <_svfiprintf_r+0x12c>
 800a218:	4342      	muls	r2, r0
 800a21a:	2301      	movs	r3, #1
 800a21c:	1852      	adds	r2, r2, r1
 800a21e:	0035      	movs	r5, r6
 800a220:	e7f1      	b.n	800a206 <_svfiprintf_r+0x192>
 800a222:	ab07      	add	r3, sp, #28
 800a224:	9300      	str	r3, [sp, #0]
 800a226:	003a      	movs	r2, r7
 800a228:	4b10      	ldr	r3, [pc, #64]	; (800a26c <_svfiprintf_r+0x1f8>)
 800a22a:	0021      	movs	r1, r4
 800a22c:	9803      	ldr	r0, [sp, #12]
 800a22e:	e000      	b.n	800a232 <_svfiprintf_r+0x1be>
 800a230:	bf00      	nop
 800a232:	9004      	str	r0, [sp, #16]
 800a234:	9b04      	ldr	r3, [sp, #16]
 800a236:	3301      	adds	r3, #1
 800a238:	d1d3      	bne.n	800a1e2 <_svfiprintf_r+0x16e>
 800a23a:	89bb      	ldrh	r3, [r7, #12]
 800a23c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a23e:	065b      	lsls	r3, r3, #25
 800a240:	d400      	bmi.n	800a244 <_svfiprintf_r+0x1d0>
 800a242:	e72e      	b.n	800a0a2 <_svfiprintf_r+0x2e>
 800a244:	2001      	movs	r0, #1
 800a246:	4240      	negs	r0, r0
 800a248:	e72b      	b.n	800a0a2 <_svfiprintf_r+0x2e>
 800a24a:	ab07      	add	r3, sp, #28
 800a24c:	9300      	str	r3, [sp, #0]
 800a24e:	003a      	movs	r2, r7
 800a250:	4b06      	ldr	r3, [pc, #24]	; (800a26c <_svfiprintf_r+0x1f8>)
 800a252:	0021      	movs	r1, r4
 800a254:	9803      	ldr	r0, [sp, #12]
 800a256:	f000 fa43 	bl	800a6e0 <_printf_i>
 800a25a:	e7ea      	b.n	800a232 <_svfiprintf_r+0x1be>
 800a25c:	0800c33f 	.word	0x0800c33f
 800a260:	0800c345 	.word	0x0800c345
 800a264:	0800c349 	.word	0x0800c349
 800a268:	00000000 	.word	0x00000000
 800a26c:	08009fb1 	.word	0x08009fb1

0800a270 <_sungetc_r>:
 800a270:	b570      	push	{r4, r5, r6, lr}
 800a272:	0014      	movs	r4, r2
 800a274:	1c4b      	adds	r3, r1, #1
 800a276:	d103      	bne.n	800a280 <_sungetc_r+0x10>
 800a278:	2501      	movs	r5, #1
 800a27a:	426d      	negs	r5, r5
 800a27c:	0028      	movs	r0, r5
 800a27e:	bd70      	pop	{r4, r5, r6, pc}
 800a280:	8993      	ldrh	r3, [r2, #12]
 800a282:	2220      	movs	r2, #32
 800a284:	4393      	bics	r3, r2
 800a286:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800a288:	81a3      	strh	r3, [r4, #12]
 800a28a:	b2ce      	uxtb	r6, r1
 800a28c:	b2cd      	uxtb	r5, r1
 800a28e:	6863      	ldr	r3, [r4, #4]
 800a290:	2a00      	cmp	r2, #0
 800a292:	d010      	beq.n	800a2b6 <_sungetc_r+0x46>
 800a294:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800a296:	429a      	cmp	r2, r3
 800a298:	dd07      	ble.n	800a2aa <_sungetc_r+0x3a>
 800a29a:	6823      	ldr	r3, [r4, #0]
 800a29c:	3b01      	subs	r3, #1
 800a29e:	6023      	str	r3, [r4, #0]
 800a2a0:	701e      	strb	r6, [r3, #0]
 800a2a2:	6863      	ldr	r3, [r4, #4]
 800a2a4:	3301      	adds	r3, #1
 800a2a6:	6063      	str	r3, [r4, #4]
 800a2a8:	e7e8      	b.n	800a27c <_sungetc_r+0xc>
 800a2aa:	0021      	movs	r1, r4
 800a2ac:	f000 fdde 	bl	800ae6c <__submore>
 800a2b0:	2800      	cmp	r0, #0
 800a2b2:	d0f2      	beq.n	800a29a <_sungetc_r+0x2a>
 800a2b4:	e7e0      	b.n	800a278 <_sungetc_r+0x8>
 800a2b6:	6921      	ldr	r1, [r4, #16]
 800a2b8:	6822      	ldr	r2, [r4, #0]
 800a2ba:	2900      	cmp	r1, #0
 800a2bc:	d007      	beq.n	800a2ce <_sungetc_r+0x5e>
 800a2be:	4291      	cmp	r1, r2
 800a2c0:	d205      	bcs.n	800a2ce <_sungetc_r+0x5e>
 800a2c2:	1e51      	subs	r1, r2, #1
 800a2c4:	7808      	ldrb	r0, [r1, #0]
 800a2c6:	42a8      	cmp	r0, r5
 800a2c8:	d101      	bne.n	800a2ce <_sungetc_r+0x5e>
 800a2ca:	6021      	str	r1, [r4, #0]
 800a2cc:	e7ea      	b.n	800a2a4 <_sungetc_r+0x34>
 800a2ce:	6423      	str	r3, [r4, #64]	; 0x40
 800a2d0:	0023      	movs	r3, r4
 800a2d2:	3344      	adds	r3, #68	; 0x44
 800a2d4:	6363      	str	r3, [r4, #52]	; 0x34
 800a2d6:	2303      	movs	r3, #3
 800a2d8:	63a3      	str	r3, [r4, #56]	; 0x38
 800a2da:	0023      	movs	r3, r4
 800a2dc:	3346      	adds	r3, #70	; 0x46
 800a2de:	63e2      	str	r2, [r4, #60]	; 0x3c
 800a2e0:	701e      	strb	r6, [r3, #0]
 800a2e2:	6023      	str	r3, [r4, #0]
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	e7de      	b.n	800a2a6 <_sungetc_r+0x36>

0800a2e8 <__ssrefill_r>:
 800a2e8:	b510      	push	{r4, lr}
 800a2ea:	000c      	movs	r4, r1
 800a2ec:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a2ee:	2900      	cmp	r1, #0
 800a2f0:	d00e      	beq.n	800a310 <__ssrefill_r+0x28>
 800a2f2:	0023      	movs	r3, r4
 800a2f4:	3344      	adds	r3, #68	; 0x44
 800a2f6:	4299      	cmp	r1, r3
 800a2f8:	d001      	beq.n	800a2fe <__ssrefill_r+0x16>
 800a2fa:	f7ff fd0f 	bl	8009d1c <_free_r>
 800a2fe:	2000      	movs	r0, #0
 800a300:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a302:	6360      	str	r0, [r4, #52]	; 0x34
 800a304:	6063      	str	r3, [r4, #4]
 800a306:	4283      	cmp	r3, r0
 800a308:	d002      	beq.n	800a310 <__ssrefill_r+0x28>
 800a30a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a30c:	6023      	str	r3, [r4, #0]
 800a30e:	bd10      	pop	{r4, pc}
 800a310:	6923      	ldr	r3, [r4, #16]
 800a312:	2001      	movs	r0, #1
 800a314:	6023      	str	r3, [r4, #0]
 800a316:	2300      	movs	r3, #0
 800a318:	89a2      	ldrh	r2, [r4, #12]
 800a31a:	6063      	str	r3, [r4, #4]
 800a31c:	3320      	adds	r3, #32
 800a31e:	4313      	orrs	r3, r2
 800a320:	81a3      	strh	r3, [r4, #12]
 800a322:	4240      	negs	r0, r0
 800a324:	e7f3      	b.n	800a30e <__ssrefill_r+0x26>
	...

0800a328 <__ssvfiscanf_r>:
 800a328:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a32a:	0017      	movs	r7, r2
 800a32c:	2200      	movs	r2, #0
 800a32e:	4cb0      	ldr	r4, [pc, #704]	; (800a5f0 <__ssvfiscanf_r+0x2c8>)
 800a330:	25c0      	movs	r5, #192	; 0xc0
 800a332:	44a5      	add	sp, r4
 800a334:	9248      	str	r2, [sp, #288]	; 0x120
 800a336:	9249      	str	r2, [sp, #292]	; 0x124
 800a338:	aa05      	add	r2, sp, #20
 800a33a:	924a      	str	r2, [sp, #296]	; 0x128
 800a33c:	22be      	movs	r2, #190	; 0xbe
 800a33e:	000c      	movs	r4, r1
 800a340:	49ac      	ldr	r1, [pc, #688]	; (800a5f4 <__ssvfiscanf_r+0x2cc>)
 800a342:	9000      	str	r0, [sp, #0]
 800a344:	0052      	lsls	r2, r2, #1
 800a346:	a845      	add	r0, sp, #276	; 0x114
 800a348:	5081      	str	r1, [r0, r2]
 800a34a:	49ab      	ldr	r1, [pc, #684]	; (800a5f8 <__ssvfiscanf_r+0x2d0>)
 800a34c:	006d      	lsls	r5, r5, #1
 800a34e:	5141      	str	r1, [r0, r5]
 800a350:	9304      	str	r3, [sp, #16]
 800a352:	783b      	ldrb	r3, [r7, #0]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d100      	bne.n	800a35a <__ssvfiscanf_r+0x32>
 800a358:	e148      	b.n	800a5ec <__ssvfiscanf_r+0x2c4>
 800a35a:	f7ff fc99 	bl	8009c90 <__locale_ctype_ptr>
 800a35e:	2208      	movs	r2, #8
 800a360:	783b      	ldrb	r3, [r7, #0]
 800a362:	1c7e      	adds	r6, r7, #1
 800a364:	18c0      	adds	r0, r0, r3
 800a366:	9301      	str	r3, [sp, #4]
 800a368:	7843      	ldrb	r3, [r0, #1]
 800a36a:	4013      	ands	r3, r2
 800a36c:	d020      	beq.n	800a3b0 <__ssvfiscanf_r+0x88>
 800a36e:	6863      	ldr	r3, [r4, #4]
 800a370:	2b00      	cmp	r3, #0
 800a372:	dd14      	ble.n	800a39e <__ssvfiscanf_r+0x76>
 800a374:	f7ff fc8c 	bl	8009c90 <__locale_ctype_ptr>
 800a378:	2108      	movs	r1, #8
 800a37a:	6823      	ldr	r3, [r4, #0]
 800a37c:	781a      	ldrb	r2, [r3, #0]
 800a37e:	1880      	adds	r0, r0, r2
 800a380:	7842      	ldrb	r2, [r0, #1]
 800a382:	420a      	tst	r2, r1
 800a384:	d101      	bne.n	800a38a <__ssvfiscanf_r+0x62>
 800a386:	0037      	movs	r7, r6
 800a388:	e7e3      	b.n	800a352 <__ssvfiscanf_r+0x2a>
 800a38a:	9a49      	ldr	r2, [sp, #292]	; 0x124
 800a38c:	3301      	adds	r3, #1
 800a38e:	9201      	str	r2, [sp, #4]
 800a390:	3201      	adds	r2, #1
 800a392:	9249      	str	r2, [sp, #292]	; 0x124
 800a394:	6862      	ldr	r2, [r4, #4]
 800a396:	6023      	str	r3, [r4, #0]
 800a398:	3a01      	subs	r2, #1
 800a39a:	6062      	str	r2, [r4, #4]
 800a39c:	e7e7      	b.n	800a36e <__ssvfiscanf_r+0x46>
 800a39e:	ab45      	add	r3, sp, #276	; 0x114
 800a3a0:	595b      	ldr	r3, [r3, r5]
 800a3a2:	0021      	movs	r1, r4
 800a3a4:	9800      	ldr	r0, [sp, #0]
 800a3a6:	9301      	str	r3, [sp, #4]
 800a3a8:	4798      	blx	r3
 800a3aa:	2800      	cmp	r0, #0
 800a3ac:	d0e2      	beq.n	800a374 <__ssvfiscanf_r+0x4c>
 800a3ae:	e7ea      	b.n	800a386 <__ssvfiscanf_r+0x5e>
 800a3b0:	9a01      	ldr	r2, [sp, #4]
 800a3b2:	2a25      	cmp	r2, #37	; 0x25
 800a3b4:	d16d      	bne.n	800a492 <__ssvfiscanf_r+0x16a>
 800a3b6:	9347      	str	r3, [sp, #284]	; 0x11c
 800a3b8:	9345      	str	r3, [sp, #276]	; 0x114
 800a3ba:	787b      	ldrb	r3, [r7, #1]
 800a3bc:	2b2a      	cmp	r3, #42	; 0x2a
 800a3be:	d102      	bne.n	800a3c6 <__ssvfiscanf_r+0x9e>
 800a3c0:	3b1a      	subs	r3, #26
 800a3c2:	9345      	str	r3, [sp, #276]	; 0x114
 800a3c4:	1cbe      	adds	r6, r7, #2
 800a3c6:	0037      	movs	r7, r6
 800a3c8:	220a      	movs	r2, #10
 800a3ca:	7839      	ldrb	r1, [r7, #0]
 800a3cc:	1c7b      	adds	r3, r7, #1
 800a3ce:	9302      	str	r3, [sp, #8]
 800a3d0:	000b      	movs	r3, r1
 800a3d2:	3b30      	subs	r3, #48	; 0x30
 800a3d4:	2b09      	cmp	r3, #9
 800a3d6:	d924      	bls.n	800a422 <__ssvfiscanf_r+0xfa>
 800a3d8:	4e88      	ldr	r6, [pc, #544]	; (800a5fc <__ssvfiscanf_r+0x2d4>)
 800a3da:	2203      	movs	r2, #3
 800a3dc:	0030      	movs	r0, r6
 800a3de:	f000 fd83 	bl	800aee8 <memchr>
 800a3e2:	2800      	cmp	r0, #0
 800a3e4:	d007      	beq.n	800a3f6 <__ssvfiscanf_r+0xce>
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	1b80      	subs	r0, r0, r6
 800a3ea:	4083      	lsls	r3, r0
 800a3ec:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a3ee:	9f02      	ldr	r7, [sp, #8]
 800a3f0:	4313      	orrs	r3, r2
 800a3f2:	9203      	str	r2, [sp, #12]
 800a3f4:	9345      	str	r3, [sp, #276]	; 0x114
 800a3f6:	783b      	ldrb	r3, [r7, #0]
 800a3f8:	1c7e      	adds	r6, r7, #1
 800a3fa:	2b67      	cmp	r3, #103	; 0x67
 800a3fc:	d835      	bhi.n	800a46a <__ssvfiscanf_r+0x142>
 800a3fe:	2b65      	cmp	r3, #101	; 0x65
 800a400:	d300      	bcc.n	800a404 <__ssvfiscanf_r+0xdc>
 800a402:	e0b8      	b.n	800a576 <__ssvfiscanf_r+0x24e>
 800a404:	2b47      	cmp	r3, #71	; 0x47
 800a406:	d814      	bhi.n	800a432 <__ssvfiscanf_r+0x10a>
 800a408:	2b45      	cmp	r3, #69	; 0x45
 800a40a:	d300      	bcc.n	800a40e <__ssvfiscanf_r+0xe6>
 800a40c:	e0b3      	b.n	800a576 <__ssvfiscanf_r+0x24e>
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d100      	bne.n	800a414 <__ssvfiscanf_r+0xec>
 800a412:	e0e8      	b.n	800a5e6 <__ssvfiscanf_r+0x2be>
 800a414:	2b25      	cmp	r3, #37	; 0x25
 800a416:	d03c      	beq.n	800a492 <__ssvfiscanf_r+0x16a>
 800a418:	2303      	movs	r3, #3
 800a41a:	934b      	str	r3, [sp, #300]	; 0x12c
 800a41c:	3307      	adds	r3, #7
 800a41e:	9346      	str	r3, [sp, #280]	; 0x118
 800a420:	e066      	b.n	800a4f0 <__ssvfiscanf_r+0x1c8>
 800a422:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a424:	9f02      	ldr	r7, [sp, #8]
 800a426:	9303      	str	r3, [sp, #12]
 800a428:	4353      	muls	r3, r2
 800a42a:	3b30      	subs	r3, #48	; 0x30
 800a42c:	1859      	adds	r1, r3, r1
 800a42e:	9147      	str	r1, [sp, #284]	; 0x11c
 800a430:	e7cb      	b.n	800a3ca <__ssvfiscanf_r+0xa2>
 800a432:	2b5b      	cmp	r3, #91	; 0x5b
 800a434:	d100      	bne.n	800a438 <__ssvfiscanf_r+0x110>
 800a436:	e07a      	b.n	800a52e <__ssvfiscanf_r+0x206>
 800a438:	d810      	bhi.n	800a45c <__ssvfiscanf_r+0x134>
 800a43a:	2b58      	cmp	r3, #88	; 0x58
 800a43c:	d1ec      	bne.n	800a418 <__ssvfiscanf_r+0xf0>
 800a43e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a440:	9201      	str	r2, [sp, #4]
 800a442:	2280      	movs	r2, #128	; 0x80
 800a444:	9901      	ldr	r1, [sp, #4]
 800a446:	0092      	lsls	r2, r2, #2
 800a448:	430a      	orrs	r2, r1
 800a44a:	9245      	str	r2, [sp, #276]	; 0x114
 800a44c:	2210      	movs	r2, #16
 800a44e:	9246      	str	r2, [sp, #280]	; 0x118
 800a450:	226e      	movs	r2, #110	; 0x6e
 800a452:	429a      	cmp	r2, r3
 800a454:	419b      	sbcs	r3, r3
 800a456:	425b      	negs	r3, r3
 800a458:	3303      	adds	r3, #3
 800a45a:	e048      	b.n	800a4ee <__ssvfiscanf_r+0x1c6>
 800a45c:	2b63      	cmp	r3, #99	; 0x63
 800a45e:	d100      	bne.n	800a462 <__ssvfiscanf_r+0x13a>
 800a460:	e072      	b.n	800a548 <__ssvfiscanf_r+0x220>
 800a462:	2b64      	cmp	r3, #100	; 0x64
 800a464:	d1d8      	bne.n	800a418 <__ssvfiscanf_r+0xf0>
 800a466:	220a      	movs	r2, #10
 800a468:	e7f1      	b.n	800a44e <__ssvfiscanf_r+0x126>
 800a46a:	2b70      	cmp	r3, #112	; 0x70
 800a46c:	d035      	beq.n	800a4da <__ssvfiscanf_r+0x1b2>
 800a46e:	d808      	bhi.n	800a482 <__ssvfiscanf_r+0x15a>
 800a470:	2b6e      	cmp	r3, #110	; 0x6e
 800a472:	d100      	bne.n	800a476 <__ssvfiscanf_r+0x14e>
 800a474:	e070      	b.n	800a558 <__ssvfiscanf_r+0x230>
 800a476:	d837      	bhi.n	800a4e8 <__ssvfiscanf_r+0x1c0>
 800a478:	2b69      	cmp	r3, #105	; 0x69
 800a47a:	d1cd      	bne.n	800a418 <__ssvfiscanf_r+0xf0>
 800a47c:	2300      	movs	r3, #0
 800a47e:	9346      	str	r3, [sp, #280]	; 0x118
 800a480:	e7ea      	b.n	800a458 <__ssvfiscanf_r+0x130>
 800a482:	2b75      	cmp	r3, #117	; 0x75
 800a484:	d0ef      	beq.n	800a466 <__ssvfiscanf_r+0x13e>
 800a486:	2b78      	cmp	r3, #120	; 0x78
 800a488:	d0d9      	beq.n	800a43e <__ssvfiscanf_r+0x116>
 800a48a:	2b73      	cmp	r3, #115	; 0x73
 800a48c:	d1c4      	bne.n	800a418 <__ssvfiscanf_r+0xf0>
 800a48e:	2302      	movs	r3, #2
 800a490:	e02d      	b.n	800a4ee <__ssvfiscanf_r+0x1c6>
 800a492:	6863      	ldr	r3, [r4, #4]
 800a494:	2b00      	cmp	r3, #0
 800a496:	dd0f      	ble.n	800a4b8 <__ssvfiscanf_r+0x190>
 800a498:	6823      	ldr	r3, [r4, #0]
 800a49a:	9901      	ldr	r1, [sp, #4]
 800a49c:	781a      	ldrb	r2, [r3, #0]
 800a49e:	428a      	cmp	r2, r1
 800a4a0:	d000      	beq.n	800a4a4 <__ssvfiscanf_r+0x17c>
 800a4a2:	e0a3      	b.n	800a5ec <__ssvfiscanf_r+0x2c4>
 800a4a4:	3301      	adds	r3, #1
 800a4a6:	6862      	ldr	r2, [r4, #4]
 800a4a8:	6023      	str	r3, [r4, #0]
 800a4aa:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800a4ac:	3a01      	subs	r2, #1
 800a4ae:	9301      	str	r3, [sp, #4]
 800a4b0:	3301      	adds	r3, #1
 800a4b2:	6062      	str	r2, [r4, #4]
 800a4b4:	9349      	str	r3, [sp, #292]	; 0x124
 800a4b6:	e766      	b.n	800a386 <__ssvfiscanf_r+0x5e>
 800a4b8:	ab45      	add	r3, sp, #276	; 0x114
 800a4ba:	595b      	ldr	r3, [r3, r5]
 800a4bc:	0021      	movs	r1, r4
 800a4be:	9800      	ldr	r0, [sp, #0]
 800a4c0:	9302      	str	r3, [sp, #8]
 800a4c2:	4798      	blx	r3
 800a4c4:	2800      	cmp	r0, #0
 800a4c6:	d0e7      	beq.n	800a498 <__ssvfiscanf_r+0x170>
 800a4c8:	9848      	ldr	r0, [sp, #288]	; 0x120
 800a4ca:	2800      	cmp	r0, #0
 800a4cc:	d000      	beq.n	800a4d0 <__ssvfiscanf_r+0x1a8>
 800a4ce:	e086      	b.n	800a5de <__ssvfiscanf_r+0x2b6>
 800a4d0:	3801      	subs	r0, #1
 800a4d2:	23a7      	movs	r3, #167	; 0xa7
 800a4d4:	009b      	lsls	r3, r3, #2
 800a4d6:	449d      	add	sp, r3
 800a4d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4da:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a4dc:	9201      	str	r2, [sp, #4]
 800a4de:	2220      	movs	r2, #32
 800a4e0:	9901      	ldr	r1, [sp, #4]
 800a4e2:	430a      	orrs	r2, r1
 800a4e4:	9245      	str	r2, [sp, #276]	; 0x114
 800a4e6:	e7aa      	b.n	800a43e <__ssvfiscanf_r+0x116>
 800a4e8:	2308      	movs	r3, #8
 800a4ea:	9346      	str	r3, [sp, #280]	; 0x118
 800a4ec:	3b04      	subs	r3, #4
 800a4ee:	934b      	str	r3, [sp, #300]	; 0x12c
 800a4f0:	6863      	ldr	r3, [r4, #4]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	dd41      	ble.n	800a57a <__ssvfiscanf_r+0x252>
 800a4f6:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a4f8:	9301      	str	r3, [sp, #4]
 800a4fa:	065b      	lsls	r3, r3, #25
 800a4fc:	d408      	bmi.n	800a510 <__ssvfiscanf_r+0x1e8>
 800a4fe:	f7ff fbc7 	bl	8009c90 <__locale_ctype_ptr>
 800a502:	2108      	movs	r1, #8
 800a504:	6823      	ldr	r3, [r4, #0]
 800a506:	781a      	ldrb	r2, [r3, #0]
 800a508:	1880      	adds	r0, r0, r2
 800a50a:	7842      	ldrb	r2, [r0, #1]
 800a50c:	420a      	tst	r2, r1
 800a50e:	d13d      	bne.n	800a58c <__ssvfiscanf_r+0x264>
 800a510:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 800a512:	2b02      	cmp	r3, #2
 800a514:	dc4f      	bgt.n	800a5b6 <__ssvfiscanf_r+0x28e>
 800a516:	ab04      	add	r3, sp, #16
 800a518:	0022      	movs	r2, r4
 800a51a:	a945      	add	r1, sp, #276	; 0x114
 800a51c:	9800      	ldr	r0, [sp, #0]
 800a51e:	f000 f9e7 	bl	800a8f0 <_scanf_chars>
 800a522:	2801      	cmp	r0, #1
 800a524:	d062      	beq.n	800a5ec <__ssvfiscanf_r+0x2c4>
 800a526:	2802      	cmp	r0, #2
 800a528:	d000      	beq.n	800a52c <__ssvfiscanf_r+0x204>
 800a52a:	e72c      	b.n	800a386 <__ssvfiscanf_r+0x5e>
 800a52c:	e7cc      	b.n	800a4c8 <__ssvfiscanf_r+0x1a0>
 800a52e:	0031      	movs	r1, r6
 800a530:	a805      	add	r0, sp, #20
 800a532:	f000 fb45 	bl	800abc0 <__sccl>
 800a536:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a538:	0006      	movs	r6, r0
 800a53a:	9301      	str	r3, [sp, #4]
 800a53c:	2340      	movs	r3, #64	; 0x40
 800a53e:	9a01      	ldr	r2, [sp, #4]
 800a540:	4313      	orrs	r3, r2
 800a542:	9345      	str	r3, [sp, #276]	; 0x114
 800a544:	2301      	movs	r3, #1
 800a546:	e7d2      	b.n	800a4ee <__ssvfiscanf_r+0x1c6>
 800a548:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a54a:	9301      	str	r3, [sp, #4]
 800a54c:	2340      	movs	r3, #64	; 0x40
 800a54e:	9a01      	ldr	r2, [sp, #4]
 800a550:	4313      	orrs	r3, r2
 800a552:	9345      	str	r3, [sp, #276]	; 0x114
 800a554:	2300      	movs	r3, #0
 800a556:	e7ca      	b.n	800a4ee <__ssvfiscanf_r+0x1c6>
 800a558:	9845      	ldr	r0, [sp, #276]	; 0x114
 800a55a:	06c3      	lsls	r3, r0, #27
 800a55c:	d500      	bpl.n	800a560 <__ssvfiscanf_r+0x238>
 800a55e:	e712      	b.n	800a386 <__ssvfiscanf_r+0x5e>
 800a560:	9b04      	ldr	r3, [sp, #16]
 800a562:	9a49      	ldr	r2, [sp, #292]	; 0x124
 800a564:	1d19      	adds	r1, r3, #4
 800a566:	9104      	str	r1, [sp, #16]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	07c7      	lsls	r7, r0, #31
 800a56c:	d501      	bpl.n	800a572 <__ssvfiscanf_r+0x24a>
 800a56e:	801a      	strh	r2, [r3, #0]
 800a570:	e709      	b.n	800a386 <__ssvfiscanf_r+0x5e>
 800a572:	601a      	str	r2, [r3, #0]
 800a574:	e707      	b.n	800a386 <__ssvfiscanf_r+0x5e>
 800a576:	2305      	movs	r3, #5
 800a578:	e7b9      	b.n	800a4ee <__ssvfiscanf_r+0x1c6>
 800a57a:	ab45      	add	r3, sp, #276	; 0x114
 800a57c:	595b      	ldr	r3, [r3, r5]
 800a57e:	0021      	movs	r1, r4
 800a580:	9800      	ldr	r0, [sp, #0]
 800a582:	9301      	str	r3, [sp, #4]
 800a584:	4798      	blx	r3
 800a586:	2800      	cmp	r0, #0
 800a588:	d0b5      	beq.n	800a4f6 <__ssvfiscanf_r+0x1ce>
 800a58a:	e79d      	b.n	800a4c8 <__ssvfiscanf_r+0x1a0>
 800a58c:	9a49      	ldr	r2, [sp, #292]	; 0x124
 800a58e:	9201      	str	r2, [sp, #4]
 800a590:	3201      	adds	r2, #1
 800a592:	9249      	str	r2, [sp, #292]	; 0x124
 800a594:	6862      	ldr	r2, [r4, #4]
 800a596:	3a01      	subs	r2, #1
 800a598:	6062      	str	r2, [r4, #4]
 800a59a:	2a00      	cmp	r2, #0
 800a59c:	dd02      	ble.n	800a5a4 <__ssvfiscanf_r+0x27c>
 800a59e:	3301      	adds	r3, #1
 800a5a0:	6023      	str	r3, [r4, #0]
 800a5a2:	e7ac      	b.n	800a4fe <__ssvfiscanf_r+0x1d6>
 800a5a4:	ab45      	add	r3, sp, #276	; 0x114
 800a5a6:	595b      	ldr	r3, [r3, r5]
 800a5a8:	0021      	movs	r1, r4
 800a5aa:	9800      	ldr	r0, [sp, #0]
 800a5ac:	9301      	str	r3, [sp, #4]
 800a5ae:	4798      	blx	r3
 800a5b0:	2800      	cmp	r0, #0
 800a5b2:	d0a4      	beq.n	800a4fe <__ssvfiscanf_r+0x1d6>
 800a5b4:	e788      	b.n	800a4c8 <__ssvfiscanf_r+0x1a0>
 800a5b6:	2b04      	cmp	r3, #4
 800a5b8:	dc06      	bgt.n	800a5c8 <__ssvfiscanf_r+0x2a0>
 800a5ba:	ab04      	add	r3, sp, #16
 800a5bc:	0022      	movs	r2, r4
 800a5be:	a945      	add	r1, sp, #276	; 0x114
 800a5c0:	9800      	ldr	r0, [sp, #0]
 800a5c2:	f000 f9fb 	bl	800a9bc <_scanf_i>
 800a5c6:	e7ac      	b.n	800a522 <__ssvfiscanf_r+0x1fa>
 800a5c8:	4b0d      	ldr	r3, [pc, #52]	; (800a600 <__ssvfiscanf_r+0x2d8>)
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d100      	bne.n	800a5d0 <__ssvfiscanf_r+0x2a8>
 800a5ce:	e6da      	b.n	800a386 <__ssvfiscanf_r+0x5e>
 800a5d0:	ab04      	add	r3, sp, #16
 800a5d2:	0022      	movs	r2, r4
 800a5d4:	a945      	add	r1, sp, #276	; 0x114
 800a5d6:	9800      	ldr	r0, [sp, #0]
 800a5d8:	e000      	b.n	800a5dc <__ssvfiscanf_r+0x2b4>
 800a5da:	bf00      	nop
 800a5dc:	e7a1      	b.n	800a522 <__ssvfiscanf_r+0x1fa>
 800a5de:	89a3      	ldrh	r3, [r4, #12]
 800a5e0:	065b      	lsls	r3, r3, #25
 800a5e2:	d400      	bmi.n	800a5e6 <__ssvfiscanf_r+0x2be>
 800a5e4:	e775      	b.n	800a4d2 <__ssvfiscanf_r+0x1aa>
 800a5e6:	2001      	movs	r0, #1
 800a5e8:	4240      	negs	r0, r0
 800a5ea:	e772      	b.n	800a4d2 <__ssvfiscanf_r+0x1aa>
 800a5ec:	9848      	ldr	r0, [sp, #288]	; 0x120
 800a5ee:	e770      	b.n	800a4d2 <__ssvfiscanf_r+0x1aa>
 800a5f0:	fffffd64 	.word	0xfffffd64
 800a5f4:	0800a271 	.word	0x0800a271
 800a5f8:	0800a2e9 	.word	0x0800a2e9
 800a5fc:	0800c345 	.word	0x0800c345
 800a600:	00000000 	.word	0x00000000

0800a604 <_printf_common>:
 800a604:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a606:	0015      	movs	r5, r2
 800a608:	9301      	str	r3, [sp, #4]
 800a60a:	688a      	ldr	r2, [r1, #8]
 800a60c:	690b      	ldr	r3, [r1, #16]
 800a60e:	9000      	str	r0, [sp, #0]
 800a610:	000c      	movs	r4, r1
 800a612:	4293      	cmp	r3, r2
 800a614:	da00      	bge.n	800a618 <_printf_common+0x14>
 800a616:	0013      	movs	r3, r2
 800a618:	0022      	movs	r2, r4
 800a61a:	602b      	str	r3, [r5, #0]
 800a61c:	3243      	adds	r2, #67	; 0x43
 800a61e:	7812      	ldrb	r2, [r2, #0]
 800a620:	2a00      	cmp	r2, #0
 800a622:	d001      	beq.n	800a628 <_printf_common+0x24>
 800a624:	3301      	adds	r3, #1
 800a626:	602b      	str	r3, [r5, #0]
 800a628:	6823      	ldr	r3, [r4, #0]
 800a62a:	069b      	lsls	r3, r3, #26
 800a62c:	d502      	bpl.n	800a634 <_printf_common+0x30>
 800a62e:	682b      	ldr	r3, [r5, #0]
 800a630:	3302      	adds	r3, #2
 800a632:	602b      	str	r3, [r5, #0]
 800a634:	2706      	movs	r7, #6
 800a636:	6823      	ldr	r3, [r4, #0]
 800a638:	401f      	ands	r7, r3
 800a63a:	d027      	beq.n	800a68c <_printf_common+0x88>
 800a63c:	0023      	movs	r3, r4
 800a63e:	3343      	adds	r3, #67	; 0x43
 800a640:	781b      	ldrb	r3, [r3, #0]
 800a642:	1e5a      	subs	r2, r3, #1
 800a644:	4193      	sbcs	r3, r2
 800a646:	6822      	ldr	r2, [r4, #0]
 800a648:	0692      	lsls	r2, r2, #26
 800a64a:	d430      	bmi.n	800a6ae <_printf_common+0xaa>
 800a64c:	0022      	movs	r2, r4
 800a64e:	9901      	ldr	r1, [sp, #4]
 800a650:	3243      	adds	r2, #67	; 0x43
 800a652:	9800      	ldr	r0, [sp, #0]
 800a654:	9e08      	ldr	r6, [sp, #32]
 800a656:	47b0      	blx	r6
 800a658:	1c43      	adds	r3, r0, #1
 800a65a:	d025      	beq.n	800a6a8 <_printf_common+0xa4>
 800a65c:	2306      	movs	r3, #6
 800a65e:	6820      	ldr	r0, [r4, #0]
 800a660:	682a      	ldr	r2, [r5, #0]
 800a662:	68e1      	ldr	r1, [r4, #12]
 800a664:	4003      	ands	r3, r0
 800a666:	2500      	movs	r5, #0
 800a668:	2b04      	cmp	r3, #4
 800a66a:	d103      	bne.n	800a674 <_printf_common+0x70>
 800a66c:	1a8d      	subs	r5, r1, r2
 800a66e:	43eb      	mvns	r3, r5
 800a670:	17db      	asrs	r3, r3, #31
 800a672:	401d      	ands	r5, r3
 800a674:	68a3      	ldr	r3, [r4, #8]
 800a676:	6922      	ldr	r2, [r4, #16]
 800a678:	4293      	cmp	r3, r2
 800a67a:	dd01      	ble.n	800a680 <_printf_common+0x7c>
 800a67c:	1a9b      	subs	r3, r3, r2
 800a67e:	18ed      	adds	r5, r5, r3
 800a680:	2700      	movs	r7, #0
 800a682:	42bd      	cmp	r5, r7
 800a684:	d120      	bne.n	800a6c8 <_printf_common+0xc4>
 800a686:	2000      	movs	r0, #0
 800a688:	e010      	b.n	800a6ac <_printf_common+0xa8>
 800a68a:	3701      	adds	r7, #1
 800a68c:	68e3      	ldr	r3, [r4, #12]
 800a68e:	682a      	ldr	r2, [r5, #0]
 800a690:	1a9b      	subs	r3, r3, r2
 800a692:	42bb      	cmp	r3, r7
 800a694:	ddd2      	ble.n	800a63c <_printf_common+0x38>
 800a696:	0022      	movs	r2, r4
 800a698:	2301      	movs	r3, #1
 800a69a:	3219      	adds	r2, #25
 800a69c:	9901      	ldr	r1, [sp, #4]
 800a69e:	9800      	ldr	r0, [sp, #0]
 800a6a0:	9e08      	ldr	r6, [sp, #32]
 800a6a2:	47b0      	blx	r6
 800a6a4:	1c43      	adds	r3, r0, #1
 800a6a6:	d1f0      	bne.n	800a68a <_printf_common+0x86>
 800a6a8:	2001      	movs	r0, #1
 800a6aa:	4240      	negs	r0, r0
 800a6ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a6ae:	2030      	movs	r0, #48	; 0x30
 800a6b0:	18e1      	adds	r1, r4, r3
 800a6b2:	3143      	adds	r1, #67	; 0x43
 800a6b4:	7008      	strb	r0, [r1, #0]
 800a6b6:	0021      	movs	r1, r4
 800a6b8:	1c5a      	adds	r2, r3, #1
 800a6ba:	3145      	adds	r1, #69	; 0x45
 800a6bc:	7809      	ldrb	r1, [r1, #0]
 800a6be:	18a2      	adds	r2, r4, r2
 800a6c0:	3243      	adds	r2, #67	; 0x43
 800a6c2:	3302      	adds	r3, #2
 800a6c4:	7011      	strb	r1, [r2, #0]
 800a6c6:	e7c1      	b.n	800a64c <_printf_common+0x48>
 800a6c8:	0022      	movs	r2, r4
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	321a      	adds	r2, #26
 800a6ce:	9901      	ldr	r1, [sp, #4]
 800a6d0:	9800      	ldr	r0, [sp, #0]
 800a6d2:	9e08      	ldr	r6, [sp, #32]
 800a6d4:	47b0      	blx	r6
 800a6d6:	1c43      	adds	r3, r0, #1
 800a6d8:	d0e6      	beq.n	800a6a8 <_printf_common+0xa4>
 800a6da:	3701      	adds	r7, #1
 800a6dc:	e7d1      	b.n	800a682 <_printf_common+0x7e>
	...

0800a6e0 <_printf_i>:
 800a6e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6e2:	b089      	sub	sp, #36	; 0x24
 800a6e4:	9204      	str	r2, [sp, #16]
 800a6e6:	000a      	movs	r2, r1
 800a6e8:	3243      	adds	r2, #67	; 0x43
 800a6ea:	9305      	str	r3, [sp, #20]
 800a6ec:	9003      	str	r0, [sp, #12]
 800a6ee:	9202      	str	r2, [sp, #8]
 800a6f0:	7e0a      	ldrb	r2, [r1, #24]
 800a6f2:	000c      	movs	r4, r1
 800a6f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6f6:	2a6e      	cmp	r2, #110	; 0x6e
 800a6f8:	d100      	bne.n	800a6fc <_printf_i+0x1c>
 800a6fa:	e086      	b.n	800a80a <_printf_i+0x12a>
 800a6fc:	d81f      	bhi.n	800a73e <_printf_i+0x5e>
 800a6fe:	2a63      	cmp	r2, #99	; 0x63
 800a700:	d033      	beq.n	800a76a <_printf_i+0x8a>
 800a702:	d808      	bhi.n	800a716 <_printf_i+0x36>
 800a704:	2a00      	cmp	r2, #0
 800a706:	d100      	bne.n	800a70a <_printf_i+0x2a>
 800a708:	e08c      	b.n	800a824 <_printf_i+0x144>
 800a70a:	2a58      	cmp	r2, #88	; 0x58
 800a70c:	d04d      	beq.n	800a7aa <_printf_i+0xca>
 800a70e:	0025      	movs	r5, r4
 800a710:	3542      	adds	r5, #66	; 0x42
 800a712:	702a      	strb	r2, [r5, #0]
 800a714:	e030      	b.n	800a778 <_printf_i+0x98>
 800a716:	2a64      	cmp	r2, #100	; 0x64
 800a718:	d001      	beq.n	800a71e <_printf_i+0x3e>
 800a71a:	2a69      	cmp	r2, #105	; 0x69
 800a71c:	d1f7      	bne.n	800a70e <_printf_i+0x2e>
 800a71e:	6819      	ldr	r1, [r3, #0]
 800a720:	6825      	ldr	r5, [r4, #0]
 800a722:	1d0a      	adds	r2, r1, #4
 800a724:	0628      	lsls	r0, r5, #24
 800a726:	d529      	bpl.n	800a77c <_printf_i+0x9c>
 800a728:	6808      	ldr	r0, [r1, #0]
 800a72a:	601a      	str	r2, [r3, #0]
 800a72c:	2800      	cmp	r0, #0
 800a72e:	da03      	bge.n	800a738 <_printf_i+0x58>
 800a730:	232d      	movs	r3, #45	; 0x2d
 800a732:	9a02      	ldr	r2, [sp, #8]
 800a734:	4240      	negs	r0, r0
 800a736:	7013      	strb	r3, [r2, #0]
 800a738:	4e6b      	ldr	r6, [pc, #428]	; (800a8e8 <_printf_i+0x208>)
 800a73a:	270a      	movs	r7, #10
 800a73c:	e04f      	b.n	800a7de <_printf_i+0xfe>
 800a73e:	2a73      	cmp	r2, #115	; 0x73
 800a740:	d074      	beq.n	800a82c <_printf_i+0x14c>
 800a742:	d808      	bhi.n	800a756 <_printf_i+0x76>
 800a744:	2a6f      	cmp	r2, #111	; 0x6f
 800a746:	d01f      	beq.n	800a788 <_printf_i+0xa8>
 800a748:	2a70      	cmp	r2, #112	; 0x70
 800a74a:	d1e0      	bne.n	800a70e <_printf_i+0x2e>
 800a74c:	2220      	movs	r2, #32
 800a74e:	6809      	ldr	r1, [r1, #0]
 800a750:	430a      	orrs	r2, r1
 800a752:	6022      	str	r2, [r4, #0]
 800a754:	e003      	b.n	800a75e <_printf_i+0x7e>
 800a756:	2a75      	cmp	r2, #117	; 0x75
 800a758:	d016      	beq.n	800a788 <_printf_i+0xa8>
 800a75a:	2a78      	cmp	r2, #120	; 0x78
 800a75c:	d1d7      	bne.n	800a70e <_printf_i+0x2e>
 800a75e:	0022      	movs	r2, r4
 800a760:	2178      	movs	r1, #120	; 0x78
 800a762:	3245      	adds	r2, #69	; 0x45
 800a764:	7011      	strb	r1, [r2, #0]
 800a766:	4e61      	ldr	r6, [pc, #388]	; (800a8ec <_printf_i+0x20c>)
 800a768:	e022      	b.n	800a7b0 <_printf_i+0xd0>
 800a76a:	0025      	movs	r5, r4
 800a76c:	681a      	ldr	r2, [r3, #0]
 800a76e:	3542      	adds	r5, #66	; 0x42
 800a770:	1d11      	adds	r1, r2, #4
 800a772:	6019      	str	r1, [r3, #0]
 800a774:	6813      	ldr	r3, [r2, #0]
 800a776:	702b      	strb	r3, [r5, #0]
 800a778:	2301      	movs	r3, #1
 800a77a:	e065      	b.n	800a848 <_printf_i+0x168>
 800a77c:	6808      	ldr	r0, [r1, #0]
 800a77e:	601a      	str	r2, [r3, #0]
 800a780:	0669      	lsls	r1, r5, #25
 800a782:	d5d3      	bpl.n	800a72c <_printf_i+0x4c>
 800a784:	b200      	sxth	r0, r0
 800a786:	e7d1      	b.n	800a72c <_printf_i+0x4c>
 800a788:	6819      	ldr	r1, [r3, #0]
 800a78a:	6825      	ldr	r5, [r4, #0]
 800a78c:	1d08      	adds	r0, r1, #4
 800a78e:	6018      	str	r0, [r3, #0]
 800a790:	6808      	ldr	r0, [r1, #0]
 800a792:	062e      	lsls	r6, r5, #24
 800a794:	d505      	bpl.n	800a7a2 <_printf_i+0xc2>
 800a796:	4e54      	ldr	r6, [pc, #336]	; (800a8e8 <_printf_i+0x208>)
 800a798:	2708      	movs	r7, #8
 800a79a:	2a6f      	cmp	r2, #111	; 0x6f
 800a79c:	d01b      	beq.n	800a7d6 <_printf_i+0xf6>
 800a79e:	270a      	movs	r7, #10
 800a7a0:	e019      	b.n	800a7d6 <_printf_i+0xf6>
 800a7a2:	066d      	lsls	r5, r5, #25
 800a7a4:	d5f7      	bpl.n	800a796 <_printf_i+0xb6>
 800a7a6:	b280      	uxth	r0, r0
 800a7a8:	e7f5      	b.n	800a796 <_printf_i+0xb6>
 800a7aa:	3145      	adds	r1, #69	; 0x45
 800a7ac:	4e4e      	ldr	r6, [pc, #312]	; (800a8e8 <_printf_i+0x208>)
 800a7ae:	700a      	strb	r2, [r1, #0]
 800a7b0:	6818      	ldr	r0, [r3, #0]
 800a7b2:	6822      	ldr	r2, [r4, #0]
 800a7b4:	1d01      	adds	r1, r0, #4
 800a7b6:	6800      	ldr	r0, [r0, #0]
 800a7b8:	6019      	str	r1, [r3, #0]
 800a7ba:	0615      	lsls	r5, r2, #24
 800a7bc:	d521      	bpl.n	800a802 <_printf_i+0x122>
 800a7be:	07d3      	lsls	r3, r2, #31
 800a7c0:	d502      	bpl.n	800a7c8 <_printf_i+0xe8>
 800a7c2:	2320      	movs	r3, #32
 800a7c4:	431a      	orrs	r2, r3
 800a7c6:	6022      	str	r2, [r4, #0]
 800a7c8:	2710      	movs	r7, #16
 800a7ca:	2800      	cmp	r0, #0
 800a7cc:	d103      	bne.n	800a7d6 <_printf_i+0xf6>
 800a7ce:	2320      	movs	r3, #32
 800a7d0:	6822      	ldr	r2, [r4, #0]
 800a7d2:	439a      	bics	r2, r3
 800a7d4:	6022      	str	r2, [r4, #0]
 800a7d6:	0023      	movs	r3, r4
 800a7d8:	2200      	movs	r2, #0
 800a7da:	3343      	adds	r3, #67	; 0x43
 800a7dc:	701a      	strb	r2, [r3, #0]
 800a7de:	6863      	ldr	r3, [r4, #4]
 800a7e0:	60a3      	str	r3, [r4, #8]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	db58      	blt.n	800a898 <_printf_i+0x1b8>
 800a7e6:	2204      	movs	r2, #4
 800a7e8:	6821      	ldr	r1, [r4, #0]
 800a7ea:	4391      	bics	r1, r2
 800a7ec:	6021      	str	r1, [r4, #0]
 800a7ee:	2800      	cmp	r0, #0
 800a7f0:	d154      	bne.n	800a89c <_printf_i+0x1bc>
 800a7f2:	9d02      	ldr	r5, [sp, #8]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d05a      	beq.n	800a8ae <_printf_i+0x1ce>
 800a7f8:	0025      	movs	r5, r4
 800a7fa:	7833      	ldrb	r3, [r6, #0]
 800a7fc:	3542      	adds	r5, #66	; 0x42
 800a7fe:	702b      	strb	r3, [r5, #0]
 800a800:	e055      	b.n	800a8ae <_printf_i+0x1ce>
 800a802:	0655      	lsls	r5, r2, #25
 800a804:	d5db      	bpl.n	800a7be <_printf_i+0xde>
 800a806:	b280      	uxth	r0, r0
 800a808:	e7d9      	b.n	800a7be <_printf_i+0xde>
 800a80a:	681a      	ldr	r2, [r3, #0]
 800a80c:	680d      	ldr	r5, [r1, #0]
 800a80e:	1d10      	adds	r0, r2, #4
 800a810:	6949      	ldr	r1, [r1, #20]
 800a812:	6018      	str	r0, [r3, #0]
 800a814:	6813      	ldr	r3, [r2, #0]
 800a816:	062e      	lsls	r6, r5, #24
 800a818:	d501      	bpl.n	800a81e <_printf_i+0x13e>
 800a81a:	6019      	str	r1, [r3, #0]
 800a81c:	e002      	b.n	800a824 <_printf_i+0x144>
 800a81e:	066d      	lsls	r5, r5, #25
 800a820:	d5fb      	bpl.n	800a81a <_printf_i+0x13a>
 800a822:	8019      	strh	r1, [r3, #0]
 800a824:	2300      	movs	r3, #0
 800a826:	9d02      	ldr	r5, [sp, #8]
 800a828:	6123      	str	r3, [r4, #16]
 800a82a:	e04f      	b.n	800a8cc <_printf_i+0x1ec>
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	1d11      	adds	r1, r2, #4
 800a830:	6019      	str	r1, [r3, #0]
 800a832:	6815      	ldr	r5, [r2, #0]
 800a834:	2100      	movs	r1, #0
 800a836:	6862      	ldr	r2, [r4, #4]
 800a838:	0028      	movs	r0, r5
 800a83a:	f000 fb55 	bl	800aee8 <memchr>
 800a83e:	2800      	cmp	r0, #0
 800a840:	d001      	beq.n	800a846 <_printf_i+0x166>
 800a842:	1b40      	subs	r0, r0, r5
 800a844:	6060      	str	r0, [r4, #4]
 800a846:	6863      	ldr	r3, [r4, #4]
 800a848:	6123      	str	r3, [r4, #16]
 800a84a:	2300      	movs	r3, #0
 800a84c:	9a02      	ldr	r2, [sp, #8]
 800a84e:	7013      	strb	r3, [r2, #0]
 800a850:	e03c      	b.n	800a8cc <_printf_i+0x1ec>
 800a852:	6923      	ldr	r3, [r4, #16]
 800a854:	002a      	movs	r2, r5
 800a856:	9904      	ldr	r1, [sp, #16]
 800a858:	9803      	ldr	r0, [sp, #12]
 800a85a:	9d05      	ldr	r5, [sp, #20]
 800a85c:	47a8      	blx	r5
 800a85e:	1c43      	adds	r3, r0, #1
 800a860:	d03e      	beq.n	800a8e0 <_printf_i+0x200>
 800a862:	6823      	ldr	r3, [r4, #0]
 800a864:	079b      	lsls	r3, r3, #30
 800a866:	d415      	bmi.n	800a894 <_printf_i+0x1b4>
 800a868:	9b07      	ldr	r3, [sp, #28]
 800a86a:	68e0      	ldr	r0, [r4, #12]
 800a86c:	4298      	cmp	r0, r3
 800a86e:	da39      	bge.n	800a8e4 <_printf_i+0x204>
 800a870:	0018      	movs	r0, r3
 800a872:	e037      	b.n	800a8e4 <_printf_i+0x204>
 800a874:	0022      	movs	r2, r4
 800a876:	2301      	movs	r3, #1
 800a878:	3219      	adds	r2, #25
 800a87a:	9904      	ldr	r1, [sp, #16]
 800a87c:	9803      	ldr	r0, [sp, #12]
 800a87e:	9e05      	ldr	r6, [sp, #20]
 800a880:	47b0      	blx	r6
 800a882:	1c43      	adds	r3, r0, #1
 800a884:	d02c      	beq.n	800a8e0 <_printf_i+0x200>
 800a886:	3501      	adds	r5, #1
 800a888:	68e3      	ldr	r3, [r4, #12]
 800a88a:	9a07      	ldr	r2, [sp, #28]
 800a88c:	1a9b      	subs	r3, r3, r2
 800a88e:	42ab      	cmp	r3, r5
 800a890:	dcf0      	bgt.n	800a874 <_printf_i+0x194>
 800a892:	e7e9      	b.n	800a868 <_printf_i+0x188>
 800a894:	2500      	movs	r5, #0
 800a896:	e7f7      	b.n	800a888 <_printf_i+0x1a8>
 800a898:	2800      	cmp	r0, #0
 800a89a:	d0ad      	beq.n	800a7f8 <_printf_i+0x118>
 800a89c:	9d02      	ldr	r5, [sp, #8]
 800a89e:	0039      	movs	r1, r7
 800a8a0:	f7f5 fcc0 	bl	8000224 <__aeabi_uidivmod>
 800a8a4:	5c73      	ldrb	r3, [r6, r1]
 800a8a6:	3d01      	subs	r5, #1
 800a8a8:	702b      	strb	r3, [r5, #0]
 800a8aa:	2800      	cmp	r0, #0
 800a8ac:	d1f7      	bne.n	800a89e <_printf_i+0x1be>
 800a8ae:	2f08      	cmp	r7, #8
 800a8b0:	d109      	bne.n	800a8c6 <_printf_i+0x1e6>
 800a8b2:	6823      	ldr	r3, [r4, #0]
 800a8b4:	07db      	lsls	r3, r3, #31
 800a8b6:	d506      	bpl.n	800a8c6 <_printf_i+0x1e6>
 800a8b8:	6863      	ldr	r3, [r4, #4]
 800a8ba:	6922      	ldr	r2, [r4, #16]
 800a8bc:	4293      	cmp	r3, r2
 800a8be:	dc02      	bgt.n	800a8c6 <_printf_i+0x1e6>
 800a8c0:	2330      	movs	r3, #48	; 0x30
 800a8c2:	3d01      	subs	r5, #1
 800a8c4:	702b      	strb	r3, [r5, #0]
 800a8c6:	9b02      	ldr	r3, [sp, #8]
 800a8c8:	1b5b      	subs	r3, r3, r5
 800a8ca:	6123      	str	r3, [r4, #16]
 800a8cc:	9b05      	ldr	r3, [sp, #20]
 800a8ce:	aa07      	add	r2, sp, #28
 800a8d0:	9300      	str	r3, [sp, #0]
 800a8d2:	0021      	movs	r1, r4
 800a8d4:	9b04      	ldr	r3, [sp, #16]
 800a8d6:	9803      	ldr	r0, [sp, #12]
 800a8d8:	f7ff fe94 	bl	800a604 <_printf_common>
 800a8dc:	1c43      	adds	r3, r0, #1
 800a8de:	d1b8      	bne.n	800a852 <_printf_i+0x172>
 800a8e0:	2001      	movs	r0, #1
 800a8e2:	4240      	negs	r0, r0
 800a8e4:	b009      	add	sp, #36	; 0x24
 800a8e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8e8:	0800c350 	.word	0x0800c350
 800a8ec:	0800c361 	.word	0x0800c361

0800a8f0 <_scanf_chars>:
 800a8f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8f2:	0015      	movs	r5, r2
 800a8f4:	688a      	ldr	r2, [r1, #8]
 800a8f6:	9001      	str	r0, [sp, #4]
 800a8f8:	000c      	movs	r4, r1
 800a8fa:	2a00      	cmp	r2, #0
 800a8fc:	d104      	bne.n	800a908 <_scanf_chars+0x18>
 800a8fe:	698a      	ldr	r2, [r1, #24]
 800a900:	2a00      	cmp	r2, #0
 800a902:	d117      	bne.n	800a934 <_scanf_chars+0x44>
 800a904:	3201      	adds	r2, #1
 800a906:	60a2      	str	r2, [r4, #8]
 800a908:	6822      	ldr	r2, [r4, #0]
 800a90a:	06d2      	lsls	r2, r2, #27
 800a90c:	d403      	bmi.n	800a916 <_scanf_chars+0x26>
 800a90e:	681a      	ldr	r2, [r3, #0]
 800a910:	1d11      	adds	r1, r2, #4
 800a912:	6019      	str	r1, [r3, #0]
 800a914:	6817      	ldr	r7, [r2, #0]
 800a916:	2600      	movs	r6, #0
 800a918:	69a3      	ldr	r3, [r4, #24]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d01f      	beq.n	800a95e <_scanf_chars+0x6e>
 800a91e:	2b01      	cmp	r3, #1
 800a920:	d10b      	bne.n	800a93a <_scanf_chars+0x4a>
 800a922:	682b      	ldr	r3, [r5, #0]
 800a924:	6962      	ldr	r2, [r4, #20]
 800a926:	781b      	ldrb	r3, [r3, #0]
 800a928:	5cd3      	ldrb	r3, [r2, r3]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d117      	bne.n	800a95e <_scanf_chars+0x6e>
 800a92e:	2e00      	cmp	r6, #0
 800a930:	d133      	bne.n	800a99a <_scanf_chars+0xaa>
 800a932:	e009      	b.n	800a948 <_scanf_chars+0x58>
 800a934:	2201      	movs	r2, #1
 800a936:	4252      	negs	r2, r2
 800a938:	e7e5      	b.n	800a906 <_scanf_chars+0x16>
 800a93a:	2b02      	cmp	r3, #2
 800a93c:	d006      	beq.n	800a94c <_scanf_chars+0x5c>
 800a93e:	2e00      	cmp	r6, #0
 800a940:	d12b      	bne.n	800a99a <_scanf_chars+0xaa>
 800a942:	69a3      	ldr	r3, [r4, #24]
 800a944:	2b01      	cmp	r3, #1
 800a946:	d128      	bne.n	800a99a <_scanf_chars+0xaa>
 800a948:	2001      	movs	r0, #1
 800a94a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a94c:	f7ff f9a0 	bl	8009c90 <__locale_ctype_ptr>
 800a950:	2208      	movs	r2, #8
 800a952:	682b      	ldr	r3, [r5, #0]
 800a954:	781b      	ldrb	r3, [r3, #0]
 800a956:	18c0      	adds	r0, r0, r3
 800a958:	7843      	ldrb	r3, [r0, #1]
 800a95a:	4213      	tst	r3, r2
 800a95c:	d1ef      	bne.n	800a93e <_scanf_chars+0x4e>
 800a95e:	2210      	movs	r2, #16
 800a960:	6823      	ldr	r3, [r4, #0]
 800a962:	3601      	adds	r6, #1
 800a964:	4213      	tst	r3, r2
 800a966:	d103      	bne.n	800a970 <_scanf_chars+0x80>
 800a968:	682b      	ldr	r3, [r5, #0]
 800a96a:	781b      	ldrb	r3, [r3, #0]
 800a96c:	703b      	strb	r3, [r7, #0]
 800a96e:	3701      	adds	r7, #1
 800a970:	682a      	ldr	r2, [r5, #0]
 800a972:	686b      	ldr	r3, [r5, #4]
 800a974:	3201      	adds	r2, #1
 800a976:	602a      	str	r2, [r5, #0]
 800a978:	68a2      	ldr	r2, [r4, #8]
 800a97a:	3b01      	subs	r3, #1
 800a97c:	3a01      	subs	r2, #1
 800a97e:	606b      	str	r3, [r5, #4]
 800a980:	60a2      	str	r2, [r4, #8]
 800a982:	2a00      	cmp	r2, #0
 800a984:	d009      	beq.n	800a99a <_scanf_chars+0xaa>
 800a986:	2b00      	cmp	r3, #0
 800a988:	dcc6      	bgt.n	800a918 <_scanf_chars+0x28>
 800a98a:	23c0      	movs	r3, #192	; 0xc0
 800a98c:	005b      	lsls	r3, r3, #1
 800a98e:	58e3      	ldr	r3, [r4, r3]
 800a990:	0029      	movs	r1, r5
 800a992:	9801      	ldr	r0, [sp, #4]
 800a994:	4798      	blx	r3
 800a996:	2800      	cmp	r0, #0
 800a998:	d0be      	beq.n	800a918 <_scanf_chars+0x28>
 800a99a:	2310      	movs	r3, #16
 800a99c:	6822      	ldr	r2, [r4, #0]
 800a99e:	4013      	ands	r3, r2
 800a9a0:	d106      	bne.n	800a9b0 <_scanf_chars+0xc0>
 800a9a2:	68e2      	ldr	r2, [r4, #12]
 800a9a4:	3201      	adds	r2, #1
 800a9a6:	60e2      	str	r2, [r4, #12]
 800a9a8:	69a2      	ldr	r2, [r4, #24]
 800a9aa:	2a00      	cmp	r2, #0
 800a9ac:	d000      	beq.n	800a9b0 <_scanf_chars+0xc0>
 800a9ae:	703b      	strb	r3, [r7, #0]
 800a9b0:	6923      	ldr	r3, [r4, #16]
 800a9b2:	2000      	movs	r0, #0
 800a9b4:	199e      	adds	r6, r3, r6
 800a9b6:	6126      	str	r6, [r4, #16]
 800a9b8:	e7c7      	b.n	800a94a <_scanf_chars+0x5a>
	...

0800a9bc <_scanf_i>:
 800a9bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9be:	000c      	movs	r4, r1
 800a9c0:	b08b      	sub	sp, #44	; 0x2c
 800a9c2:	9302      	str	r3, [sp, #8]
 800a9c4:	4b78      	ldr	r3, [pc, #480]	; (800aba8 <_scanf_i+0x1ec>)
 800a9c6:	9004      	str	r0, [sp, #16]
 800a9c8:	0016      	movs	r6, r2
 800a9ca:	aa07      	add	r2, sp, #28
 800a9cc:	cb23      	ldmia	r3!, {r0, r1, r5}
 800a9ce:	c223      	stmia	r2!, {r0, r1, r5}
 800a9d0:	4b76      	ldr	r3, [pc, #472]	; (800abac <_scanf_i+0x1f0>)
 800a9d2:	9305      	str	r3, [sp, #20]
 800a9d4:	69a3      	ldr	r3, [r4, #24]
 800a9d6:	2b03      	cmp	r3, #3
 800a9d8:	d101      	bne.n	800a9de <_scanf_i+0x22>
 800a9da:	4b75      	ldr	r3, [pc, #468]	; (800abb0 <_scanf_i+0x1f4>)
 800a9dc:	9305      	str	r3, [sp, #20]
 800a9de:	22ae      	movs	r2, #174	; 0xae
 800a9e0:	2000      	movs	r0, #0
 800a9e2:	68a3      	ldr	r3, [r4, #8]
 800a9e4:	0052      	lsls	r2, r2, #1
 800a9e6:	1e59      	subs	r1, r3, #1
 800a9e8:	9003      	str	r0, [sp, #12]
 800a9ea:	4291      	cmp	r1, r2
 800a9ec:	d905      	bls.n	800a9fa <_scanf_i+0x3e>
 800a9ee:	3b5e      	subs	r3, #94	; 0x5e
 800a9f0:	3bff      	subs	r3, #255	; 0xff
 800a9f2:	9303      	str	r3, [sp, #12]
 800a9f4:	235e      	movs	r3, #94	; 0x5e
 800a9f6:	33ff      	adds	r3, #255	; 0xff
 800a9f8:	60a3      	str	r3, [r4, #8]
 800a9fa:	0023      	movs	r3, r4
 800a9fc:	331c      	adds	r3, #28
 800a9fe:	9301      	str	r3, [sp, #4]
 800aa00:	23d0      	movs	r3, #208	; 0xd0
 800aa02:	2700      	movs	r7, #0
 800aa04:	6822      	ldr	r2, [r4, #0]
 800aa06:	011b      	lsls	r3, r3, #4
 800aa08:	4313      	orrs	r3, r2
 800aa0a:	6023      	str	r3, [r4, #0]
 800aa0c:	9b01      	ldr	r3, [sp, #4]
 800aa0e:	9300      	str	r3, [sp, #0]
 800aa10:	6833      	ldr	r3, [r6, #0]
 800aa12:	a807      	add	r0, sp, #28
 800aa14:	7819      	ldrb	r1, [r3, #0]
 800aa16:	00bb      	lsls	r3, r7, #2
 800aa18:	2202      	movs	r2, #2
 800aa1a:	5818      	ldr	r0, [r3, r0]
 800aa1c:	f000 fa64 	bl	800aee8 <memchr>
 800aa20:	2800      	cmp	r0, #0
 800aa22:	d02b      	beq.n	800aa7c <_scanf_i+0xc0>
 800aa24:	2f01      	cmp	r7, #1
 800aa26:	d162      	bne.n	800aaee <_scanf_i+0x132>
 800aa28:	6863      	ldr	r3, [r4, #4]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d106      	bne.n	800aa3c <_scanf_i+0x80>
 800aa2e:	3308      	adds	r3, #8
 800aa30:	6822      	ldr	r2, [r4, #0]
 800aa32:	6063      	str	r3, [r4, #4]
 800aa34:	33f9      	adds	r3, #249	; 0xf9
 800aa36:	33ff      	adds	r3, #255	; 0xff
 800aa38:	4313      	orrs	r3, r2
 800aa3a:	6023      	str	r3, [r4, #0]
 800aa3c:	4b5d      	ldr	r3, [pc, #372]	; (800abb4 <_scanf_i+0x1f8>)
 800aa3e:	6822      	ldr	r2, [r4, #0]
 800aa40:	4013      	ands	r3, r2
 800aa42:	6023      	str	r3, [r4, #0]
 800aa44:	68a3      	ldr	r3, [r4, #8]
 800aa46:	1e5a      	subs	r2, r3, #1
 800aa48:	60a2      	str	r2, [r4, #8]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d016      	beq.n	800aa7c <_scanf_i+0xc0>
 800aa4e:	6833      	ldr	r3, [r6, #0]
 800aa50:	1c5a      	adds	r2, r3, #1
 800aa52:	6032      	str	r2, [r6, #0]
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	9a00      	ldr	r2, [sp, #0]
 800aa58:	7013      	strb	r3, [r2, #0]
 800aa5a:	6873      	ldr	r3, [r6, #4]
 800aa5c:	1c55      	adds	r5, r2, #1
 800aa5e:	3b01      	subs	r3, #1
 800aa60:	6073      	str	r3, [r6, #4]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	dc09      	bgt.n	800aa7a <_scanf_i+0xbe>
 800aa66:	23c0      	movs	r3, #192	; 0xc0
 800aa68:	005b      	lsls	r3, r3, #1
 800aa6a:	58e3      	ldr	r3, [r4, r3]
 800aa6c:	0031      	movs	r1, r6
 800aa6e:	9804      	ldr	r0, [sp, #16]
 800aa70:	9300      	str	r3, [sp, #0]
 800aa72:	4798      	blx	r3
 800aa74:	2800      	cmp	r0, #0
 800aa76:	d000      	beq.n	800aa7a <_scanf_i+0xbe>
 800aa78:	e080      	b.n	800ab7c <_scanf_i+0x1c0>
 800aa7a:	9500      	str	r5, [sp, #0]
 800aa7c:	3701      	adds	r7, #1
 800aa7e:	2f03      	cmp	r7, #3
 800aa80:	d1c6      	bne.n	800aa10 <_scanf_i+0x54>
 800aa82:	6863      	ldr	r3, [r4, #4]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d101      	bne.n	800aa8c <_scanf_i+0xd0>
 800aa88:	330a      	adds	r3, #10
 800aa8a:	6063      	str	r3, [r4, #4]
 800aa8c:	2110      	movs	r1, #16
 800aa8e:	2700      	movs	r7, #0
 800aa90:	6863      	ldr	r3, [r4, #4]
 800aa92:	6960      	ldr	r0, [r4, #20]
 800aa94:	1ac9      	subs	r1, r1, r3
 800aa96:	4b48      	ldr	r3, [pc, #288]	; (800abb8 <_scanf_i+0x1fc>)
 800aa98:	18c9      	adds	r1, r1, r3
 800aa9a:	f000 f891 	bl	800abc0 <__sccl>
 800aa9e:	9d00      	ldr	r5, [sp, #0]
 800aaa0:	68a3      	ldr	r3, [r4, #8]
 800aaa2:	6822      	ldr	r2, [r4, #0]
 800aaa4:	9300      	str	r3, [sp, #0]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d041      	beq.n	800ab2e <_scanf_i+0x172>
 800aaaa:	6831      	ldr	r1, [r6, #0]
 800aaac:	6963      	ldr	r3, [r4, #20]
 800aaae:	7808      	ldrb	r0, [r1, #0]
 800aab0:	5c1b      	ldrb	r3, [r3, r0]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d03b      	beq.n	800ab2e <_scanf_i+0x172>
 800aab6:	2830      	cmp	r0, #48	; 0x30
 800aab8:	d129      	bne.n	800ab0e <_scanf_i+0x152>
 800aaba:	2380      	movs	r3, #128	; 0x80
 800aabc:	011b      	lsls	r3, r3, #4
 800aabe:	421a      	tst	r2, r3
 800aac0:	d025      	beq.n	800ab0e <_scanf_i+0x152>
 800aac2:	9b03      	ldr	r3, [sp, #12]
 800aac4:	3701      	adds	r7, #1
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d005      	beq.n	800aad6 <_scanf_i+0x11a>
 800aaca:	001a      	movs	r2, r3
 800aacc:	9b00      	ldr	r3, [sp, #0]
 800aace:	3a01      	subs	r2, #1
 800aad0:	3301      	adds	r3, #1
 800aad2:	9203      	str	r2, [sp, #12]
 800aad4:	60a3      	str	r3, [r4, #8]
 800aad6:	6873      	ldr	r3, [r6, #4]
 800aad8:	3b01      	subs	r3, #1
 800aada:	6073      	str	r3, [r6, #4]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	dd1d      	ble.n	800ab1c <_scanf_i+0x160>
 800aae0:	6833      	ldr	r3, [r6, #0]
 800aae2:	3301      	adds	r3, #1
 800aae4:	6033      	str	r3, [r6, #0]
 800aae6:	68a3      	ldr	r3, [r4, #8]
 800aae8:	3b01      	subs	r3, #1
 800aaea:	60a3      	str	r3, [r4, #8]
 800aaec:	e7d8      	b.n	800aaa0 <_scanf_i+0xe4>
 800aaee:	2f02      	cmp	r7, #2
 800aaf0:	d1a8      	bne.n	800aa44 <_scanf_i+0x88>
 800aaf2:	21c0      	movs	r1, #192	; 0xc0
 800aaf4:	2380      	movs	r3, #128	; 0x80
 800aaf6:	6822      	ldr	r2, [r4, #0]
 800aaf8:	00c9      	lsls	r1, r1, #3
 800aafa:	4011      	ands	r1, r2
 800aafc:	009b      	lsls	r3, r3, #2
 800aafe:	4299      	cmp	r1, r3
 800ab00:	d1bf      	bne.n	800aa82 <_scanf_i+0xc6>
 800ab02:	3bf1      	subs	r3, #241	; 0xf1
 800ab04:	3bff      	subs	r3, #255	; 0xff
 800ab06:	6063      	str	r3, [r4, #4]
 800ab08:	33f0      	adds	r3, #240	; 0xf0
 800ab0a:	4313      	orrs	r3, r2
 800ab0c:	e799      	b.n	800aa42 <_scanf_i+0x86>
 800ab0e:	4b2b      	ldr	r3, [pc, #172]	; (800abbc <_scanf_i+0x200>)
 800ab10:	4013      	ands	r3, r2
 800ab12:	6023      	str	r3, [r4, #0]
 800ab14:	780b      	ldrb	r3, [r1, #0]
 800ab16:	702b      	strb	r3, [r5, #0]
 800ab18:	3501      	adds	r5, #1
 800ab1a:	e7dc      	b.n	800aad6 <_scanf_i+0x11a>
 800ab1c:	23c0      	movs	r3, #192	; 0xc0
 800ab1e:	005b      	lsls	r3, r3, #1
 800ab20:	58e3      	ldr	r3, [r4, r3]
 800ab22:	0031      	movs	r1, r6
 800ab24:	9804      	ldr	r0, [sp, #16]
 800ab26:	9300      	str	r3, [sp, #0]
 800ab28:	4798      	blx	r3
 800ab2a:	2800      	cmp	r0, #0
 800ab2c:	d0db      	beq.n	800aae6 <_scanf_i+0x12a>
 800ab2e:	6823      	ldr	r3, [r4, #0]
 800ab30:	05db      	lsls	r3, r3, #23
 800ab32:	d50e      	bpl.n	800ab52 <_scanf_i+0x196>
 800ab34:	9b01      	ldr	r3, [sp, #4]
 800ab36:	429d      	cmp	r5, r3
 800ab38:	d907      	bls.n	800ab4a <_scanf_i+0x18e>
 800ab3a:	23be      	movs	r3, #190	; 0xbe
 800ab3c:	3d01      	subs	r5, #1
 800ab3e:	005b      	lsls	r3, r3, #1
 800ab40:	7829      	ldrb	r1, [r5, #0]
 800ab42:	58e3      	ldr	r3, [r4, r3]
 800ab44:	0032      	movs	r2, r6
 800ab46:	9804      	ldr	r0, [sp, #16]
 800ab48:	4798      	blx	r3
 800ab4a:	9b01      	ldr	r3, [sp, #4]
 800ab4c:	2001      	movs	r0, #1
 800ab4e:	429d      	cmp	r5, r3
 800ab50:	d027      	beq.n	800aba2 <_scanf_i+0x1e6>
 800ab52:	2210      	movs	r2, #16
 800ab54:	6823      	ldr	r3, [r4, #0]
 800ab56:	401a      	ands	r2, r3
 800ab58:	d11c      	bne.n	800ab94 <_scanf_i+0x1d8>
 800ab5a:	702a      	strb	r2, [r5, #0]
 800ab5c:	6863      	ldr	r3, [r4, #4]
 800ab5e:	9901      	ldr	r1, [sp, #4]
 800ab60:	9804      	ldr	r0, [sp, #16]
 800ab62:	9e05      	ldr	r6, [sp, #20]
 800ab64:	47b0      	blx	r6
 800ab66:	9b02      	ldr	r3, [sp, #8]
 800ab68:	6821      	ldr	r1, [r4, #0]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	068a      	lsls	r2, r1, #26
 800ab6e:	d507      	bpl.n	800ab80 <_scanf_i+0x1c4>
 800ab70:	1d1a      	adds	r2, r3, #4
 800ab72:	9902      	ldr	r1, [sp, #8]
 800ab74:	600a      	str	r2, [r1, #0]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	6018      	str	r0, [r3, #0]
 800ab7a:	e008      	b.n	800ab8e <_scanf_i+0x1d2>
 800ab7c:	2700      	movs	r7, #0
 800ab7e:	e7d6      	b.n	800ab2e <_scanf_i+0x172>
 800ab80:	1d1a      	adds	r2, r3, #4
 800ab82:	07ce      	lsls	r6, r1, #31
 800ab84:	d5f5      	bpl.n	800ab72 <_scanf_i+0x1b6>
 800ab86:	9902      	ldr	r1, [sp, #8]
 800ab88:	600a      	str	r2, [r1, #0]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	8018      	strh	r0, [r3, #0]
 800ab8e:	68e3      	ldr	r3, [r4, #12]
 800ab90:	3301      	adds	r3, #1
 800ab92:	60e3      	str	r3, [r4, #12]
 800ab94:	2000      	movs	r0, #0
 800ab96:	9b01      	ldr	r3, [sp, #4]
 800ab98:	1aed      	subs	r5, r5, r3
 800ab9a:	6923      	ldr	r3, [r4, #16]
 800ab9c:	19ef      	adds	r7, r5, r7
 800ab9e:	19df      	adds	r7, r3, r7
 800aba0:	6127      	str	r7, [r4, #16]
 800aba2:	b00b      	add	sp, #44	; 0x2c
 800aba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aba6:	46c0      	nop			; (mov r8, r8)
 800aba8:	0800c134 	.word	0x0800c134
 800abac:	0800ae4d 	.word	0x0800ae4d
 800abb0:	0800ad25 	.word	0x0800ad25
 800abb4:	fffffaff 	.word	0xfffffaff
 800abb8:	0800c372 	.word	0x0800c372
 800abbc:	fffff6ff 	.word	0xfffff6ff

0800abc0 <__sccl>:
 800abc0:	b570      	push	{r4, r5, r6, lr}
 800abc2:	780b      	ldrb	r3, [r1, #0]
 800abc4:	0005      	movs	r5, r0
 800abc6:	2b5e      	cmp	r3, #94	; 0x5e
 800abc8:	d018      	beq.n	800abfc <__sccl+0x3c>
 800abca:	1c4a      	adds	r2, r1, #1
 800abcc:	2100      	movs	r1, #0
 800abce:	0028      	movs	r0, r5
 800abd0:	1c6c      	adds	r4, r5, #1
 800abd2:	34ff      	adds	r4, #255	; 0xff
 800abd4:	7001      	strb	r1, [r0, #0]
 800abd6:	3001      	adds	r0, #1
 800abd8:	42a0      	cmp	r0, r4
 800abda:	d1fb      	bne.n	800abd4 <__sccl+0x14>
 800abdc:	1e50      	subs	r0, r2, #1
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d00b      	beq.n	800abfa <__sccl+0x3a>
 800abe2:	2001      	movs	r0, #1
 800abe4:	4041      	eors	r1, r0
 800abe6:	54e9      	strb	r1, [r5, r3]
 800abe8:	7814      	ldrb	r4, [r2, #0]
 800abea:	1c50      	adds	r0, r2, #1
 800abec:	2c2d      	cmp	r4, #45	; 0x2d
 800abee:	d00c      	beq.n	800ac0a <__sccl+0x4a>
 800abf0:	2c5d      	cmp	r4, #93	; 0x5d
 800abf2:	d002      	beq.n	800abfa <__sccl+0x3a>
 800abf4:	2c00      	cmp	r4, #0
 800abf6:	d105      	bne.n	800ac04 <__sccl+0x44>
 800abf8:	0010      	movs	r0, r2
 800abfa:	bd70      	pop	{r4, r5, r6, pc}
 800abfc:	1c8a      	adds	r2, r1, #2
 800abfe:	784b      	ldrb	r3, [r1, #1]
 800ac00:	2101      	movs	r1, #1
 800ac02:	e7e4      	b.n	800abce <__sccl+0xe>
 800ac04:	0023      	movs	r3, r4
 800ac06:	0002      	movs	r2, r0
 800ac08:	e7ed      	b.n	800abe6 <__sccl+0x26>
 800ac0a:	7856      	ldrb	r6, [r2, #1]
 800ac0c:	2e5d      	cmp	r6, #93	; 0x5d
 800ac0e:	d0f9      	beq.n	800ac04 <__sccl+0x44>
 800ac10:	42b3      	cmp	r3, r6
 800ac12:	dcf7      	bgt.n	800ac04 <__sccl+0x44>
 800ac14:	3202      	adds	r2, #2
 800ac16:	3301      	adds	r3, #1
 800ac18:	54e9      	strb	r1, [r5, r3]
 800ac1a:	429e      	cmp	r6, r3
 800ac1c:	dcfb      	bgt.n	800ac16 <__sccl+0x56>
 800ac1e:	e7e3      	b.n	800abe8 <__sccl+0x28>

0800ac20 <_strtol_l.isra.0>:
 800ac20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac22:	001f      	movs	r7, r3
 800ac24:	000e      	movs	r6, r1
 800ac26:	b087      	sub	sp, #28
 800ac28:	9005      	str	r0, [sp, #20]
 800ac2a:	9101      	str	r1, [sp, #4]
 800ac2c:	9202      	str	r2, [sp, #8]
 800ac2e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ac30:	7834      	ldrb	r4, [r6, #0]
 800ac32:	f7ff f829 	bl	8009c88 <__locale_ctype_ptr_l>
 800ac36:	2208      	movs	r2, #8
 800ac38:	1900      	adds	r0, r0, r4
 800ac3a:	7843      	ldrb	r3, [r0, #1]
 800ac3c:	1c75      	adds	r5, r6, #1
 800ac3e:	4013      	ands	r3, r2
 800ac40:	d136      	bne.n	800acb0 <_strtol_l.isra.0+0x90>
 800ac42:	2c2d      	cmp	r4, #45	; 0x2d
 800ac44:	d136      	bne.n	800acb4 <_strtol_l.isra.0+0x94>
 800ac46:	1cb5      	adds	r5, r6, #2
 800ac48:	7874      	ldrb	r4, [r6, #1]
 800ac4a:	2601      	movs	r6, #1
 800ac4c:	2f00      	cmp	r7, #0
 800ac4e:	d062      	beq.n	800ad16 <_strtol_l.isra.0+0xf6>
 800ac50:	2f10      	cmp	r7, #16
 800ac52:	d109      	bne.n	800ac68 <_strtol_l.isra.0+0x48>
 800ac54:	2c30      	cmp	r4, #48	; 0x30
 800ac56:	d107      	bne.n	800ac68 <_strtol_l.isra.0+0x48>
 800ac58:	2220      	movs	r2, #32
 800ac5a:	782b      	ldrb	r3, [r5, #0]
 800ac5c:	4393      	bics	r3, r2
 800ac5e:	2b58      	cmp	r3, #88	; 0x58
 800ac60:	d154      	bne.n	800ad0c <_strtol_l.isra.0+0xec>
 800ac62:	2710      	movs	r7, #16
 800ac64:	786c      	ldrb	r4, [r5, #1]
 800ac66:	3502      	adds	r5, #2
 800ac68:	4b2d      	ldr	r3, [pc, #180]	; (800ad20 <_strtol_l.isra.0+0x100>)
 800ac6a:	0039      	movs	r1, r7
 800ac6c:	18f3      	adds	r3, r6, r3
 800ac6e:	0018      	movs	r0, r3
 800ac70:	9303      	str	r3, [sp, #12]
 800ac72:	f7f5 fad7 	bl	8000224 <__aeabi_uidivmod>
 800ac76:	9104      	str	r1, [sp, #16]
 800ac78:	2101      	movs	r1, #1
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	4249      	negs	r1, r1
 800ac7e:	0002      	movs	r2, r0
 800ac80:	468c      	mov	ip, r1
 800ac82:	0018      	movs	r0, r3
 800ac84:	0021      	movs	r1, r4
 800ac86:	3930      	subs	r1, #48	; 0x30
 800ac88:	2909      	cmp	r1, #9
 800ac8a:	d81a      	bhi.n	800acc2 <_strtol_l.isra.0+0xa2>
 800ac8c:	000c      	movs	r4, r1
 800ac8e:	42a7      	cmp	r7, r4
 800ac90:	dd23      	ble.n	800acda <_strtol_l.isra.0+0xba>
 800ac92:	1c59      	adds	r1, r3, #1
 800ac94:	d009      	beq.n	800acaa <_strtol_l.isra.0+0x8a>
 800ac96:	4663      	mov	r3, ip
 800ac98:	4282      	cmp	r2, r0
 800ac9a:	d306      	bcc.n	800acaa <_strtol_l.isra.0+0x8a>
 800ac9c:	d102      	bne.n	800aca4 <_strtol_l.isra.0+0x84>
 800ac9e:	9904      	ldr	r1, [sp, #16]
 800aca0:	42a1      	cmp	r1, r4
 800aca2:	db02      	blt.n	800acaa <_strtol_l.isra.0+0x8a>
 800aca4:	2301      	movs	r3, #1
 800aca6:	4378      	muls	r0, r7
 800aca8:	1820      	adds	r0, r4, r0
 800acaa:	782c      	ldrb	r4, [r5, #0]
 800acac:	3501      	adds	r5, #1
 800acae:	e7e9      	b.n	800ac84 <_strtol_l.isra.0+0x64>
 800acb0:	002e      	movs	r6, r5
 800acb2:	e7bc      	b.n	800ac2e <_strtol_l.isra.0+0xe>
 800acb4:	2c2b      	cmp	r4, #43	; 0x2b
 800acb6:	d001      	beq.n	800acbc <_strtol_l.isra.0+0x9c>
 800acb8:	001e      	movs	r6, r3
 800acba:	e7c7      	b.n	800ac4c <_strtol_l.isra.0+0x2c>
 800acbc:	1cb5      	adds	r5, r6, #2
 800acbe:	7874      	ldrb	r4, [r6, #1]
 800acc0:	e7fa      	b.n	800acb8 <_strtol_l.isra.0+0x98>
 800acc2:	0021      	movs	r1, r4
 800acc4:	3941      	subs	r1, #65	; 0x41
 800acc6:	2919      	cmp	r1, #25
 800acc8:	d801      	bhi.n	800acce <_strtol_l.isra.0+0xae>
 800acca:	3c37      	subs	r4, #55	; 0x37
 800accc:	e7df      	b.n	800ac8e <_strtol_l.isra.0+0x6e>
 800acce:	0021      	movs	r1, r4
 800acd0:	3961      	subs	r1, #97	; 0x61
 800acd2:	2919      	cmp	r1, #25
 800acd4:	d801      	bhi.n	800acda <_strtol_l.isra.0+0xba>
 800acd6:	3c57      	subs	r4, #87	; 0x57
 800acd8:	e7d9      	b.n	800ac8e <_strtol_l.isra.0+0x6e>
 800acda:	1c5a      	adds	r2, r3, #1
 800acdc:	d108      	bne.n	800acf0 <_strtol_l.isra.0+0xd0>
 800acde:	9a05      	ldr	r2, [sp, #20]
 800ace0:	3323      	adds	r3, #35	; 0x23
 800ace2:	6013      	str	r3, [r2, #0]
 800ace4:	9b02      	ldr	r3, [sp, #8]
 800ace6:	9803      	ldr	r0, [sp, #12]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d109      	bne.n	800ad00 <_strtol_l.isra.0+0xe0>
 800acec:	b007      	add	sp, #28
 800acee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acf0:	2e00      	cmp	r6, #0
 800acf2:	d000      	beq.n	800acf6 <_strtol_l.isra.0+0xd6>
 800acf4:	4240      	negs	r0, r0
 800acf6:	9a02      	ldr	r2, [sp, #8]
 800acf8:	2a00      	cmp	r2, #0
 800acfa:	d0f7      	beq.n	800acec <_strtol_l.isra.0+0xcc>
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d001      	beq.n	800ad04 <_strtol_l.isra.0+0xe4>
 800ad00:	1e6b      	subs	r3, r5, #1
 800ad02:	9301      	str	r3, [sp, #4]
 800ad04:	9b02      	ldr	r3, [sp, #8]
 800ad06:	9a01      	ldr	r2, [sp, #4]
 800ad08:	601a      	str	r2, [r3, #0]
 800ad0a:	e7ef      	b.n	800acec <_strtol_l.isra.0+0xcc>
 800ad0c:	2430      	movs	r4, #48	; 0x30
 800ad0e:	2f00      	cmp	r7, #0
 800ad10:	d1aa      	bne.n	800ac68 <_strtol_l.isra.0+0x48>
 800ad12:	2708      	movs	r7, #8
 800ad14:	e7a8      	b.n	800ac68 <_strtol_l.isra.0+0x48>
 800ad16:	2c30      	cmp	r4, #48	; 0x30
 800ad18:	d09e      	beq.n	800ac58 <_strtol_l.isra.0+0x38>
 800ad1a:	270a      	movs	r7, #10
 800ad1c:	e7a4      	b.n	800ac68 <_strtol_l.isra.0+0x48>
 800ad1e:	46c0      	nop			; (mov r8, r8)
 800ad20:	7fffffff 	.word	0x7fffffff

0800ad24 <_strtol_r>:
 800ad24:	b513      	push	{r0, r1, r4, lr}
 800ad26:	4c05      	ldr	r4, [pc, #20]	; (800ad3c <_strtol_r+0x18>)
 800ad28:	6824      	ldr	r4, [r4, #0]
 800ad2a:	6a24      	ldr	r4, [r4, #32]
 800ad2c:	2c00      	cmp	r4, #0
 800ad2e:	d100      	bne.n	800ad32 <_strtol_r+0xe>
 800ad30:	4c03      	ldr	r4, [pc, #12]	; (800ad40 <_strtol_r+0x1c>)
 800ad32:	9400      	str	r4, [sp, #0]
 800ad34:	f7ff ff74 	bl	800ac20 <_strtol_l.isra.0>
 800ad38:	bd16      	pop	{r1, r2, r4, pc}
 800ad3a:	46c0      	nop			; (mov r8, r8)
 800ad3c:	20000018 	.word	0x20000018
 800ad40:	2000007c 	.word	0x2000007c

0800ad44 <_strtoul_l.isra.0>:
 800ad44:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad46:	001f      	movs	r7, r3
 800ad48:	000e      	movs	r6, r1
 800ad4a:	b085      	sub	sp, #20
 800ad4c:	9003      	str	r0, [sp, #12]
 800ad4e:	9101      	str	r1, [sp, #4]
 800ad50:	9202      	str	r2, [sp, #8]
 800ad52:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ad54:	7834      	ldrb	r4, [r6, #0]
 800ad56:	f7fe ff97 	bl	8009c88 <__locale_ctype_ptr_l>
 800ad5a:	2208      	movs	r2, #8
 800ad5c:	1900      	adds	r0, r0, r4
 800ad5e:	7843      	ldrb	r3, [r0, #1]
 800ad60:	1c75      	adds	r5, r6, #1
 800ad62:	4013      	ands	r3, r2
 800ad64:	d138      	bne.n	800add8 <_strtoul_l.isra.0+0x94>
 800ad66:	2c2d      	cmp	r4, #45	; 0x2d
 800ad68:	d138      	bne.n	800addc <_strtoul_l.isra.0+0x98>
 800ad6a:	7874      	ldrb	r4, [r6, #1]
 800ad6c:	1cb5      	adds	r5, r6, #2
 800ad6e:	3301      	adds	r3, #1
 800ad70:	9300      	str	r3, [sp, #0]
 800ad72:	2f00      	cmp	r7, #0
 800ad74:	d065      	beq.n	800ae42 <_strtoul_l.isra.0+0xfe>
 800ad76:	2f10      	cmp	r7, #16
 800ad78:	d109      	bne.n	800ad8e <_strtoul_l.isra.0+0x4a>
 800ad7a:	2c30      	cmp	r4, #48	; 0x30
 800ad7c:	d107      	bne.n	800ad8e <_strtoul_l.isra.0+0x4a>
 800ad7e:	2220      	movs	r2, #32
 800ad80:	782b      	ldrb	r3, [r5, #0]
 800ad82:	4393      	bics	r3, r2
 800ad84:	2b58      	cmp	r3, #88	; 0x58
 800ad86:	d157      	bne.n	800ae38 <_strtoul_l.isra.0+0xf4>
 800ad88:	2710      	movs	r7, #16
 800ad8a:	786c      	ldrb	r4, [r5, #1]
 800ad8c:	3502      	adds	r5, #2
 800ad8e:	2001      	movs	r0, #1
 800ad90:	0039      	movs	r1, r7
 800ad92:	4240      	negs	r0, r0
 800ad94:	f7f5 f9c0 	bl	8000118 <__udivsi3>
 800ad98:	0006      	movs	r6, r0
 800ad9a:	2001      	movs	r0, #1
 800ad9c:	0039      	movs	r1, r7
 800ad9e:	4240      	negs	r0, r0
 800ada0:	f7f5 fa40 	bl	8000224 <__aeabi_uidivmod>
 800ada4:	2300      	movs	r3, #0
 800ada6:	2201      	movs	r2, #1
 800ada8:	468c      	mov	ip, r1
 800adaa:	0018      	movs	r0, r3
 800adac:	4252      	negs	r2, r2
 800adae:	0021      	movs	r1, r4
 800adb0:	3930      	subs	r1, #48	; 0x30
 800adb2:	2909      	cmp	r1, #9
 800adb4:	d817      	bhi.n	800ade6 <_strtoul_l.isra.0+0xa2>
 800adb6:	000c      	movs	r4, r1
 800adb8:	42a7      	cmp	r7, r4
 800adba:	dd22      	ble.n	800ae02 <_strtoul_l.isra.0+0xbe>
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	db1e      	blt.n	800adfe <_strtoul_l.isra.0+0xba>
 800adc0:	0013      	movs	r3, r2
 800adc2:	4286      	cmp	r6, r0
 800adc4:	d305      	bcc.n	800add2 <_strtoul_l.isra.0+0x8e>
 800adc6:	d101      	bne.n	800adcc <_strtoul_l.isra.0+0x88>
 800adc8:	45a4      	cmp	ip, r4
 800adca:	db02      	blt.n	800add2 <_strtoul_l.isra.0+0x8e>
 800adcc:	2301      	movs	r3, #1
 800adce:	4378      	muls	r0, r7
 800add0:	1820      	adds	r0, r4, r0
 800add2:	782c      	ldrb	r4, [r5, #0]
 800add4:	3501      	adds	r5, #1
 800add6:	e7ea      	b.n	800adae <_strtoul_l.isra.0+0x6a>
 800add8:	002e      	movs	r6, r5
 800adda:	e7ba      	b.n	800ad52 <_strtoul_l.isra.0+0xe>
 800addc:	2c2b      	cmp	r4, #43	; 0x2b
 800adde:	d1c7      	bne.n	800ad70 <_strtoul_l.isra.0+0x2c>
 800ade0:	1cb5      	adds	r5, r6, #2
 800ade2:	7874      	ldrb	r4, [r6, #1]
 800ade4:	e7c4      	b.n	800ad70 <_strtoul_l.isra.0+0x2c>
 800ade6:	0021      	movs	r1, r4
 800ade8:	3941      	subs	r1, #65	; 0x41
 800adea:	2919      	cmp	r1, #25
 800adec:	d801      	bhi.n	800adf2 <_strtoul_l.isra.0+0xae>
 800adee:	3c37      	subs	r4, #55	; 0x37
 800adf0:	e7e2      	b.n	800adb8 <_strtoul_l.isra.0+0x74>
 800adf2:	0021      	movs	r1, r4
 800adf4:	3961      	subs	r1, #97	; 0x61
 800adf6:	2919      	cmp	r1, #25
 800adf8:	d803      	bhi.n	800ae02 <_strtoul_l.isra.0+0xbe>
 800adfa:	3c57      	subs	r4, #87	; 0x57
 800adfc:	e7dc      	b.n	800adb8 <_strtoul_l.isra.0+0x74>
 800adfe:	0013      	movs	r3, r2
 800ae00:	e7e7      	b.n	800add2 <_strtoul_l.isra.0+0x8e>
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	da09      	bge.n	800ae1a <_strtoul_l.isra.0+0xd6>
 800ae06:	2322      	movs	r3, #34	; 0x22
 800ae08:	2001      	movs	r0, #1
 800ae0a:	9a03      	ldr	r2, [sp, #12]
 800ae0c:	4240      	negs	r0, r0
 800ae0e:	6013      	str	r3, [r2, #0]
 800ae10:	9b02      	ldr	r3, [sp, #8]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d10a      	bne.n	800ae2c <_strtoul_l.isra.0+0xe8>
 800ae16:	b005      	add	sp, #20
 800ae18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae1a:	9a00      	ldr	r2, [sp, #0]
 800ae1c:	2a00      	cmp	r2, #0
 800ae1e:	d000      	beq.n	800ae22 <_strtoul_l.isra.0+0xde>
 800ae20:	4240      	negs	r0, r0
 800ae22:	9a02      	ldr	r2, [sp, #8]
 800ae24:	2a00      	cmp	r2, #0
 800ae26:	d0f6      	beq.n	800ae16 <_strtoul_l.isra.0+0xd2>
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d001      	beq.n	800ae30 <_strtoul_l.isra.0+0xec>
 800ae2c:	1e6b      	subs	r3, r5, #1
 800ae2e:	9301      	str	r3, [sp, #4]
 800ae30:	9b02      	ldr	r3, [sp, #8]
 800ae32:	9a01      	ldr	r2, [sp, #4]
 800ae34:	601a      	str	r2, [r3, #0]
 800ae36:	e7ee      	b.n	800ae16 <_strtoul_l.isra.0+0xd2>
 800ae38:	2430      	movs	r4, #48	; 0x30
 800ae3a:	2f00      	cmp	r7, #0
 800ae3c:	d1a7      	bne.n	800ad8e <_strtoul_l.isra.0+0x4a>
 800ae3e:	2708      	movs	r7, #8
 800ae40:	e7a5      	b.n	800ad8e <_strtoul_l.isra.0+0x4a>
 800ae42:	2c30      	cmp	r4, #48	; 0x30
 800ae44:	d09b      	beq.n	800ad7e <_strtoul_l.isra.0+0x3a>
 800ae46:	270a      	movs	r7, #10
 800ae48:	e7a1      	b.n	800ad8e <_strtoul_l.isra.0+0x4a>
	...

0800ae4c <_strtoul_r>:
 800ae4c:	b513      	push	{r0, r1, r4, lr}
 800ae4e:	4c05      	ldr	r4, [pc, #20]	; (800ae64 <_strtoul_r+0x18>)
 800ae50:	6824      	ldr	r4, [r4, #0]
 800ae52:	6a24      	ldr	r4, [r4, #32]
 800ae54:	2c00      	cmp	r4, #0
 800ae56:	d100      	bne.n	800ae5a <_strtoul_r+0xe>
 800ae58:	4c03      	ldr	r4, [pc, #12]	; (800ae68 <_strtoul_r+0x1c>)
 800ae5a:	9400      	str	r4, [sp, #0]
 800ae5c:	f7ff ff72 	bl	800ad44 <_strtoul_l.isra.0>
 800ae60:	bd16      	pop	{r1, r2, r4, pc}
 800ae62:	46c0      	nop			; (mov r8, r8)
 800ae64:	20000018 	.word	0x20000018
 800ae68:	2000007c 	.word	0x2000007c

0800ae6c <__submore>:
 800ae6c:	000b      	movs	r3, r1
 800ae6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae70:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 800ae72:	3344      	adds	r3, #68	; 0x44
 800ae74:	000c      	movs	r4, r1
 800ae76:	429d      	cmp	r5, r3
 800ae78:	d11c      	bne.n	800aeb4 <__submore+0x48>
 800ae7a:	2680      	movs	r6, #128	; 0x80
 800ae7c:	00f6      	lsls	r6, r6, #3
 800ae7e:	0031      	movs	r1, r6
 800ae80:	f7fe ff96 	bl	8009db0 <_malloc_r>
 800ae84:	2800      	cmp	r0, #0
 800ae86:	d102      	bne.n	800ae8e <__submore+0x22>
 800ae88:	2001      	movs	r0, #1
 800ae8a:	4240      	negs	r0, r0
 800ae8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ae8e:	0023      	movs	r3, r4
 800ae90:	6360      	str	r0, [r4, #52]	; 0x34
 800ae92:	63a6      	str	r6, [r4, #56]	; 0x38
 800ae94:	3346      	adds	r3, #70	; 0x46
 800ae96:	781a      	ldrb	r2, [r3, #0]
 800ae98:	4b10      	ldr	r3, [pc, #64]	; (800aedc <__submore+0x70>)
 800ae9a:	54c2      	strb	r2, [r0, r3]
 800ae9c:	0023      	movs	r3, r4
 800ae9e:	3345      	adds	r3, #69	; 0x45
 800aea0:	781a      	ldrb	r2, [r3, #0]
 800aea2:	4b0f      	ldr	r3, [pc, #60]	; (800aee0 <__submore+0x74>)
 800aea4:	54c2      	strb	r2, [r0, r3]
 800aea6:	782a      	ldrb	r2, [r5, #0]
 800aea8:	4b0e      	ldr	r3, [pc, #56]	; (800aee4 <__submore+0x78>)
 800aeaa:	54c2      	strb	r2, [r0, r3]
 800aeac:	18c0      	adds	r0, r0, r3
 800aeae:	6020      	str	r0, [r4, #0]
 800aeb0:	2000      	movs	r0, #0
 800aeb2:	e7eb      	b.n	800ae8c <__submore+0x20>
 800aeb4:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 800aeb6:	0029      	movs	r1, r5
 800aeb8:	0073      	lsls	r3, r6, #1
 800aeba:	001a      	movs	r2, r3
 800aebc:	9301      	str	r3, [sp, #4]
 800aebe:	f7ff f851 	bl	8009f64 <_realloc_r>
 800aec2:	1e05      	subs	r5, r0, #0
 800aec4:	d0e0      	beq.n	800ae88 <__submore+0x1c>
 800aec6:	1987      	adds	r7, r0, r6
 800aec8:	0001      	movs	r1, r0
 800aeca:	0032      	movs	r2, r6
 800aecc:	0038      	movs	r0, r7
 800aece:	f7fe ff13 	bl	8009cf8 <memcpy>
 800aed2:	9b01      	ldr	r3, [sp, #4]
 800aed4:	6027      	str	r7, [r4, #0]
 800aed6:	6365      	str	r5, [r4, #52]	; 0x34
 800aed8:	63a3      	str	r3, [r4, #56]	; 0x38
 800aeda:	e7e9      	b.n	800aeb0 <__submore+0x44>
 800aedc:	000003ff 	.word	0x000003ff
 800aee0:	000003fe 	.word	0x000003fe
 800aee4:	000003fd 	.word	0x000003fd

0800aee8 <memchr>:
 800aee8:	b2c9      	uxtb	r1, r1
 800aeea:	1882      	adds	r2, r0, r2
 800aeec:	4290      	cmp	r0, r2
 800aeee:	d101      	bne.n	800aef4 <memchr+0xc>
 800aef0:	2000      	movs	r0, #0
 800aef2:	4770      	bx	lr
 800aef4:	7803      	ldrb	r3, [r0, #0]
 800aef6:	428b      	cmp	r3, r1
 800aef8:	d0fb      	beq.n	800aef2 <memchr+0xa>
 800aefa:	3001      	adds	r0, #1
 800aefc:	e7f6      	b.n	800aeec <memchr+0x4>

0800aefe <memmove>:
 800aefe:	b510      	push	{r4, lr}
 800af00:	4288      	cmp	r0, r1
 800af02:	d902      	bls.n	800af0a <memmove+0xc>
 800af04:	188b      	adds	r3, r1, r2
 800af06:	4298      	cmp	r0, r3
 800af08:	d303      	bcc.n	800af12 <memmove+0x14>
 800af0a:	2300      	movs	r3, #0
 800af0c:	e007      	b.n	800af1e <memmove+0x20>
 800af0e:	5c8b      	ldrb	r3, [r1, r2]
 800af10:	5483      	strb	r3, [r0, r2]
 800af12:	3a01      	subs	r2, #1
 800af14:	d2fb      	bcs.n	800af0e <memmove+0x10>
 800af16:	bd10      	pop	{r4, pc}
 800af18:	5ccc      	ldrb	r4, [r1, r3]
 800af1a:	54c4      	strb	r4, [r0, r3]
 800af1c:	3301      	adds	r3, #1
 800af1e:	429a      	cmp	r2, r3
 800af20:	d1fa      	bne.n	800af18 <memmove+0x1a>
 800af22:	e7f8      	b.n	800af16 <memmove+0x18>

0800af24 <_malloc_usable_size_r>:
 800af24:	1f0b      	subs	r3, r1, #4
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	1f18      	subs	r0, r3, #4
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	da01      	bge.n	800af32 <_malloc_usable_size_r+0xe>
 800af2e:	580b      	ldr	r3, [r1, r0]
 800af30:	18c0      	adds	r0, r0, r3
 800af32:	4770      	bx	lr

0800af34 <pow>:
 800af34:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af36:	2400      	movs	r4, #0
 800af38:	b091      	sub	sp, #68	; 0x44
 800af3a:	001f      	movs	r7, r3
 800af3c:	9000      	str	r0, [sp, #0]
 800af3e:	9101      	str	r1, [sp, #4]
 800af40:	0016      	movs	r6, r2
 800af42:	f000 f98d 	bl	800b260 <__ieee754_pow>
 800af46:	4bbe      	ldr	r3, [pc, #760]	; (800b240 <pow+0x30c>)
 800af48:	9002      	str	r0, [sp, #8]
 800af4a:	9103      	str	r1, [sp, #12]
 800af4c:	571c      	ldrsb	r4, [r3, r4]
 800af4e:	1c63      	adds	r3, r4, #1
 800af50:	d100      	bne.n	800af54 <pow+0x20>
 800af52:	e0d4      	b.n	800b0fe <pow+0x1ca>
 800af54:	0032      	movs	r2, r6
 800af56:	003b      	movs	r3, r7
 800af58:	0030      	movs	r0, r6
 800af5a:	0039      	movs	r1, r7
 800af5c:	f7f7 fa2c 	bl	80023b8 <__aeabi_dcmpun>
 800af60:	1e05      	subs	r5, r0, #0
 800af62:	d000      	beq.n	800af66 <pow+0x32>
 800af64:	e0cb      	b.n	800b0fe <pow+0x1ca>
 800af66:	9a00      	ldr	r2, [sp, #0]
 800af68:	9b01      	ldr	r3, [sp, #4]
 800af6a:	0010      	movs	r0, r2
 800af6c:	0019      	movs	r1, r3
 800af6e:	f7f7 fa23 	bl	80023b8 <__aeabi_dcmpun>
 800af72:	2200      	movs	r2, #0
 800af74:	9005      	str	r0, [sp, #20]
 800af76:	2800      	cmp	r0, #0
 800af78:	d01e      	beq.n	800afb8 <pow+0x84>
 800af7a:	2300      	movs	r3, #0
 800af7c:	0030      	movs	r0, r6
 800af7e:	0039      	movs	r1, r7
 800af80:	f7f5 f966 	bl	8000250 <__aeabi_dcmpeq>
 800af84:	2800      	cmp	r0, #0
 800af86:	d100      	bne.n	800af8a <pow+0x56>
 800af88:	e0b9      	b.n	800b0fe <pow+0x1ca>
 800af8a:	2301      	movs	r3, #1
 800af8c:	9306      	str	r3, [sp, #24]
 800af8e:	4bad      	ldr	r3, [pc, #692]	; (800b244 <pow+0x310>)
 800af90:	950e      	str	r5, [sp, #56]	; 0x38
 800af92:	9307      	str	r3, [sp, #28]
 800af94:	9a00      	ldr	r2, [sp, #0]
 800af96:	9b01      	ldr	r3, [sp, #4]
 800af98:	9208      	str	r2, [sp, #32]
 800af9a:	9309      	str	r3, [sp, #36]	; 0x24
 800af9c:	2200      	movs	r2, #0
 800af9e:	4baa      	ldr	r3, [pc, #680]	; (800b248 <pow+0x314>)
 800afa0:	960a      	str	r6, [sp, #40]	; 0x28
 800afa2:	970b      	str	r7, [sp, #44]	; 0x2c
 800afa4:	920c      	str	r2, [sp, #48]	; 0x30
 800afa6:	930d      	str	r3, [sp, #52]	; 0x34
 800afa8:	2c02      	cmp	r4, #2
 800afaa:	d033      	beq.n	800b014 <pow+0xe0>
 800afac:	a806      	add	r0, sp, #24
 800afae:	f000 ff0b 	bl	800bdc8 <matherr>
 800afb2:	2800      	cmp	r0, #0
 800afb4:	d125      	bne.n	800b002 <pow+0xce>
 800afb6:	e059      	b.n	800b06c <pow+0x138>
 800afb8:	2300      	movs	r3, #0
 800afba:	9800      	ldr	r0, [sp, #0]
 800afbc:	9901      	ldr	r1, [sp, #4]
 800afbe:	f7f5 f947 	bl	8000250 <__aeabi_dcmpeq>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	d057      	beq.n	800b076 <pow+0x142>
 800afc6:	2200      	movs	r2, #0
 800afc8:	2300      	movs	r3, #0
 800afca:	0030      	movs	r0, r6
 800afcc:	0039      	movs	r1, r7
 800afce:	f7f5 f93f 	bl	8000250 <__aeabi_dcmpeq>
 800afd2:	1e05      	subs	r5, r0, #0
 800afd4:	d021      	beq.n	800b01a <pow+0xe6>
 800afd6:	2301      	movs	r3, #1
 800afd8:	9306      	str	r3, [sp, #24]
 800afda:	4b9a      	ldr	r3, [pc, #616]	; (800b244 <pow+0x310>)
 800afdc:	960a      	str	r6, [sp, #40]	; 0x28
 800afde:	970b      	str	r7, [sp, #44]	; 0x2c
 800afe0:	9307      	str	r3, [sp, #28]
 800afe2:	9b05      	ldr	r3, [sp, #20]
 800afe4:	930e      	str	r3, [sp, #56]	; 0x38
 800afe6:	9a00      	ldr	r2, [sp, #0]
 800afe8:	9b01      	ldr	r3, [sp, #4]
 800afea:	9208      	str	r2, [sp, #32]
 800afec:	9309      	str	r3, [sp, #36]	; 0x24
 800afee:	2200      	movs	r2, #0
 800aff0:	2300      	movs	r3, #0
 800aff2:	920c      	str	r2, [sp, #48]	; 0x30
 800aff4:	930d      	str	r3, [sp, #52]	; 0x34
 800aff6:	2c00      	cmp	r4, #0
 800aff8:	d0d8      	beq.n	800afac <pow+0x78>
 800affa:	2200      	movs	r2, #0
 800affc:	4b92      	ldr	r3, [pc, #584]	; (800b248 <pow+0x314>)
 800affe:	920c      	str	r2, [sp, #48]	; 0x30
 800b000:	930d      	str	r3, [sp, #52]	; 0x34
 800b002:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b004:	9300      	str	r3, [sp, #0]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d004      	beq.n	800b014 <pow+0xe0>
 800b00a:	f7fe fe13 	bl	8009c34 <__errno>
 800b00e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b010:	9300      	str	r3, [sp, #0]
 800b012:	6003      	str	r3, [r0, #0]
 800b014:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b016:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800b018:	e06f      	b.n	800b0fa <pow+0x1c6>
 800b01a:	0030      	movs	r0, r6
 800b01c:	0039      	movs	r1, r7
 800b01e:	f000 fecb 	bl	800bdb8 <finite>
 800b022:	2800      	cmp	r0, #0
 800b024:	d06b      	beq.n	800b0fe <pow+0x1ca>
 800b026:	2200      	movs	r2, #0
 800b028:	2300      	movs	r3, #0
 800b02a:	0030      	movs	r0, r6
 800b02c:	0039      	movs	r1, r7
 800b02e:	f7f5 f915 	bl	800025c <__aeabi_dcmplt>
 800b032:	2800      	cmp	r0, #0
 800b034:	d063      	beq.n	800b0fe <pow+0x1ca>
 800b036:	2301      	movs	r3, #1
 800b038:	9306      	str	r3, [sp, #24]
 800b03a:	4b82      	ldr	r3, [pc, #520]	; (800b244 <pow+0x310>)
 800b03c:	950e      	str	r5, [sp, #56]	; 0x38
 800b03e:	9307      	str	r3, [sp, #28]
 800b040:	9b00      	ldr	r3, [sp, #0]
 800b042:	9c01      	ldr	r4, [sp, #4]
 800b044:	9308      	str	r3, [sp, #32]
 800b046:	9409      	str	r4, [sp, #36]	; 0x24
 800b048:	4b7d      	ldr	r3, [pc, #500]	; (800b240 <pow+0x30c>)
 800b04a:	960a      	str	r6, [sp, #40]	; 0x28
 800b04c:	970b      	str	r7, [sp, #44]	; 0x2c
 800b04e:	781b      	ldrb	r3, [r3, #0]
 800b050:	b25b      	sxtb	r3, r3
 800b052:	2b00      	cmp	r3, #0
 800b054:	d104      	bne.n	800b060 <pow+0x12c>
 800b056:	2300      	movs	r3, #0
 800b058:	2400      	movs	r4, #0
 800b05a:	930c      	str	r3, [sp, #48]	; 0x30
 800b05c:	940d      	str	r4, [sp, #52]	; 0x34
 800b05e:	e7a5      	b.n	800afac <pow+0x78>
 800b060:	2000      	movs	r0, #0
 800b062:	497a      	ldr	r1, [pc, #488]	; (800b24c <pow+0x318>)
 800b064:	900c      	str	r0, [sp, #48]	; 0x30
 800b066:	910d      	str	r1, [sp, #52]	; 0x34
 800b068:	2b02      	cmp	r3, #2
 800b06a:	d19f      	bne.n	800afac <pow+0x78>
 800b06c:	f7fe fde2 	bl	8009c34 <__errno>
 800b070:	2321      	movs	r3, #33	; 0x21
 800b072:	6003      	str	r3, [r0, #0]
 800b074:	e7c5      	b.n	800b002 <pow+0xce>
 800b076:	9802      	ldr	r0, [sp, #8]
 800b078:	9903      	ldr	r1, [sp, #12]
 800b07a:	f000 fe9d 	bl	800bdb8 <finite>
 800b07e:	9005      	str	r0, [sp, #20]
 800b080:	2800      	cmp	r0, #0
 800b082:	d000      	beq.n	800b086 <pow+0x152>
 800b084:	e0a5      	b.n	800b1d2 <pow+0x29e>
 800b086:	9800      	ldr	r0, [sp, #0]
 800b088:	9901      	ldr	r1, [sp, #4]
 800b08a:	f000 fe95 	bl	800bdb8 <finite>
 800b08e:	2800      	cmp	r0, #0
 800b090:	d100      	bne.n	800b094 <pow+0x160>
 800b092:	e09e      	b.n	800b1d2 <pow+0x29e>
 800b094:	0030      	movs	r0, r6
 800b096:	0039      	movs	r1, r7
 800b098:	f000 fe8e 	bl	800bdb8 <finite>
 800b09c:	2800      	cmp	r0, #0
 800b09e:	d100      	bne.n	800b0a2 <pow+0x16e>
 800b0a0:	e097      	b.n	800b1d2 <pow+0x29e>
 800b0a2:	2500      	movs	r5, #0
 800b0a4:	4b66      	ldr	r3, [pc, #408]	; (800b240 <pow+0x30c>)
 800b0a6:	ac06      	add	r4, sp, #24
 800b0a8:	575d      	ldrsb	r5, [r3, r5]
 800b0aa:	9a02      	ldr	r2, [sp, #8]
 800b0ac:	9b03      	ldr	r3, [sp, #12]
 800b0ae:	0019      	movs	r1, r3
 800b0b0:	0010      	movs	r0, r2
 800b0b2:	f7f7 f981 	bl	80023b8 <__aeabi_dcmpun>
 800b0b6:	4b63      	ldr	r3, [pc, #396]	; (800b244 <pow+0x310>)
 800b0b8:	2800      	cmp	r0, #0
 800b0ba:	d031      	beq.n	800b120 <pow+0x1ec>
 800b0bc:	2201      	movs	r2, #1
 800b0be:	6063      	str	r3, [r4, #4]
 800b0c0:	9b05      	ldr	r3, [sp, #20]
 800b0c2:	9206      	str	r2, [sp, #24]
 800b0c4:	6223      	str	r3, [r4, #32]
 800b0c6:	6126      	str	r6, [r4, #16]
 800b0c8:	6167      	str	r7, [r4, #20]
 800b0ca:	9a00      	ldr	r2, [sp, #0]
 800b0cc:	9b01      	ldr	r3, [sp, #4]
 800b0ce:	60a2      	str	r2, [r4, #8]
 800b0d0:	60e3      	str	r3, [r4, #12]
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	2d00      	cmp	r5, #0
 800b0d8:	d115      	bne.n	800b106 <pow+0x1d2>
 800b0da:	61a2      	str	r2, [r4, #24]
 800b0dc:	61e3      	str	r3, [r4, #28]
 800b0de:	0020      	movs	r0, r4
 800b0e0:	f000 fe72 	bl	800bdc8 <matherr>
 800b0e4:	2800      	cmp	r0, #0
 800b0e6:	d016      	beq.n	800b116 <pow+0x1e2>
 800b0e8:	6a23      	ldr	r3, [r4, #32]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d003      	beq.n	800b0f6 <pow+0x1c2>
 800b0ee:	f7fe fda1 	bl	8009c34 <__errno>
 800b0f2:	6a23      	ldr	r3, [r4, #32]
 800b0f4:	6003      	str	r3, [r0, #0]
 800b0f6:	69a3      	ldr	r3, [r4, #24]
 800b0f8:	69e4      	ldr	r4, [r4, #28]
 800b0fa:	9302      	str	r3, [sp, #8]
 800b0fc:	9403      	str	r4, [sp, #12]
 800b0fe:	9802      	ldr	r0, [sp, #8]
 800b100:	9903      	ldr	r1, [sp, #12]
 800b102:	b011      	add	sp, #68	; 0x44
 800b104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b106:	0010      	movs	r0, r2
 800b108:	0019      	movs	r1, r3
 800b10a:	f7f5 ff91 	bl	8001030 <__aeabi_ddiv>
 800b10e:	61a0      	str	r0, [r4, #24]
 800b110:	61e1      	str	r1, [r4, #28]
 800b112:	2d02      	cmp	r5, #2
 800b114:	d1e3      	bne.n	800b0de <pow+0x1aa>
 800b116:	f7fe fd8d 	bl	8009c34 <__errno>
 800b11a:	2321      	movs	r3, #33	; 0x21
 800b11c:	6003      	str	r3, [r0, #0]
 800b11e:	e7e3      	b.n	800b0e8 <pow+0x1b4>
 800b120:	2203      	movs	r2, #3
 800b122:	6126      	str	r6, [r4, #16]
 800b124:	6167      	str	r7, [r4, #20]
 800b126:	9206      	str	r2, [sp, #24]
 800b128:	6063      	str	r3, [r4, #4]
 800b12a:	6220      	str	r0, [r4, #32]
 800b12c:	9a00      	ldr	r2, [sp, #0]
 800b12e:	9b01      	ldr	r3, [sp, #4]
 800b130:	0030      	movs	r0, r6
 800b132:	60a2      	str	r2, [r4, #8]
 800b134:	60e3      	str	r3, [r4, #12]
 800b136:	0039      	movs	r1, r7
 800b138:	2200      	movs	r2, #0
 800b13a:	4b45      	ldr	r3, [pc, #276]	; (800b250 <pow+0x31c>)
 800b13c:	f7f6 fb82 	bl	8001844 <__aeabi_dmul>
 800b140:	0006      	movs	r6, r0
 800b142:	000f      	movs	r7, r1
 800b144:	2d00      	cmp	r5, #0
 800b146:	d124      	bne.n	800b192 <pow+0x25e>
 800b148:	9800      	ldr	r0, [sp, #0]
 800b14a:	9901      	ldr	r1, [sp, #4]
 800b14c:	22e0      	movs	r2, #224	; 0xe0
 800b14e:	4b41      	ldr	r3, [pc, #260]	; (800b254 <pow+0x320>)
 800b150:	0612      	lsls	r2, r2, #24
 800b152:	61a2      	str	r2, [r4, #24]
 800b154:	61e3      	str	r3, [r4, #28]
 800b156:	2200      	movs	r2, #0
 800b158:	2300      	movs	r3, #0
 800b15a:	f7f5 f87f 	bl	800025c <__aeabi_dcmplt>
 800b15e:	2800      	cmp	r0, #0
 800b160:	d030      	beq.n	800b1c4 <pow+0x290>
 800b162:	0030      	movs	r0, r6
 800b164:	0039      	movs	r1, r7
 800b166:	f000 fe37 	bl	800bdd8 <rint>
 800b16a:	0032      	movs	r2, r6
 800b16c:	003b      	movs	r3, r7
 800b16e:	f7f5 f86f 	bl	8000250 <__aeabi_dcmpeq>
 800b172:	2800      	cmp	r0, #0
 800b174:	d104      	bne.n	800b180 <pow+0x24c>
 800b176:	22e0      	movs	r2, #224	; 0xe0
 800b178:	4b37      	ldr	r3, [pc, #220]	; (800b258 <pow+0x324>)
 800b17a:	0612      	lsls	r2, r2, #24
 800b17c:	61a2      	str	r2, [r4, #24]
 800b17e:	61e3      	str	r3, [r4, #28]
 800b180:	4b2f      	ldr	r3, [pc, #188]	; (800b240 <pow+0x30c>)
 800b182:	781b      	ldrb	r3, [r3, #0]
 800b184:	b25b      	sxtb	r3, r3
 800b186:	2b02      	cmp	r3, #2
 800b188:	d11c      	bne.n	800b1c4 <pow+0x290>
 800b18a:	f7fe fd53 	bl	8009c34 <__errno>
 800b18e:	2322      	movs	r3, #34	; 0x22
 800b190:	e7c4      	b.n	800b11c <pow+0x1e8>
 800b192:	2200      	movs	r2, #0
 800b194:	9800      	ldr	r0, [sp, #0]
 800b196:	9901      	ldr	r1, [sp, #4]
 800b198:	4b30      	ldr	r3, [pc, #192]	; (800b25c <pow+0x328>)
 800b19a:	61a2      	str	r2, [r4, #24]
 800b19c:	61e3      	str	r3, [r4, #28]
 800b19e:	2200      	movs	r2, #0
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	f7f5 f85b 	bl	800025c <__aeabi_dcmplt>
 800b1a6:	2800      	cmp	r0, #0
 800b1a8:	d0ea      	beq.n	800b180 <pow+0x24c>
 800b1aa:	0030      	movs	r0, r6
 800b1ac:	0039      	movs	r1, r7
 800b1ae:	f000 fe13 	bl	800bdd8 <rint>
 800b1b2:	0032      	movs	r2, r6
 800b1b4:	003b      	movs	r3, r7
 800b1b6:	f7f5 f84b 	bl	8000250 <__aeabi_dcmpeq>
 800b1ba:	2800      	cmp	r0, #0
 800b1bc:	d1e0      	bne.n	800b180 <pow+0x24c>
 800b1be:	2200      	movs	r2, #0
 800b1c0:	4b22      	ldr	r3, [pc, #136]	; (800b24c <pow+0x318>)
 800b1c2:	e7db      	b.n	800b17c <pow+0x248>
 800b1c4:	0020      	movs	r0, r4
 800b1c6:	f000 fdff 	bl	800bdc8 <matherr>
 800b1ca:	2800      	cmp	r0, #0
 800b1cc:	d000      	beq.n	800b1d0 <pow+0x29c>
 800b1ce:	e78b      	b.n	800b0e8 <pow+0x1b4>
 800b1d0:	e7db      	b.n	800b18a <pow+0x256>
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	9802      	ldr	r0, [sp, #8]
 800b1d6:	9903      	ldr	r1, [sp, #12]
 800b1d8:	2300      	movs	r3, #0
 800b1da:	f7f5 f839 	bl	8000250 <__aeabi_dcmpeq>
 800b1de:	2800      	cmp	r0, #0
 800b1e0:	d100      	bne.n	800b1e4 <pow+0x2b0>
 800b1e2:	e78c      	b.n	800b0fe <pow+0x1ca>
 800b1e4:	9800      	ldr	r0, [sp, #0]
 800b1e6:	9901      	ldr	r1, [sp, #4]
 800b1e8:	f000 fde6 	bl	800bdb8 <finite>
 800b1ec:	2800      	cmp	r0, #0
 800b1ee:	d100      	bne.n	800b1f2 <pow+0x2be>
 800b1f0:	e785      	b.n	800b0fe <pow+0x1ca>
 800b1f2:	0030      	movs	r0, r6
 800b1f4:	0039      	movs	r1, r7
 800b1f6:	f000 fddf 	bl	800bdb8 <finite>
 800b1fa:	2800      	cmp	r0, #0
 800b1fc:	d100      	bne.n	800b200 <pow+0x2cc>
 800b1fe:	e77e      	b.n	800b0fe <pow+0x1ca>
 800b200:	2304      	movs	r3, #4
 800b202:	9306      	str	r3, [sp, #24]
 800b204:	4b0f      	ldr	r3, [pc, #60]	; (800b244 <pow+0x310>)
 800b206:	960a      	str	r6, [sp, #40]	; 0x28
 800b208:	970b      	str	r7, [sp, #44]	; 0x2c
 800b20a:	9307      	str	r3, [sp, #28]
 800b20c:	2300      	movs	r3, #0
 800b20e:	930e      	str	r3, [sp, #56]	; 0x38
 800b210:	9b00      	ldr	r3, [sp, #0]
 800b212:	9c01      	ldr	r4, [sp, #4]
 800b214:	9308      	str	r3, [sp, #32]
 800b216:	9409      	str	r4, [sp, #36]	; 0x24
 800b218:	2300      	movs	r3, #0
 800b21a:	2400      	movs	r4, #0
 800b21c:	930c      	str	r3, [sp, #48]	; 0x30
 800b21e:	940d      	str	r4, [sp, #52]	; 0x34
 800b220:	4b07      	ldr	r3, [pc, #28]	; (800b240 <pow+0x30c>)
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	b25b      	sxtb	r3, r3
 800b226:	2b02      	cmp	r3, #2
 800b228:	d103      	bne.n	800b232 <pow+0x2fe>
 800b22a:	f7fe fd03 	bl	8009c34 <__errno>
 800b22e:	2322      	movs	r3, #34	; 0x22
 800b230:	e71f      	b.n	800b072 <pow+0x13e>
 800b232:	a806      	add	r0, sp, #24
 800b234:	f000 fdc8 	bl	800bdc8 <matherr>
 800b238:	2800      	cmp	r0, #0
 800b23a:	d000      	beq.n	800b23e <pow+0x30a>
 800b23c:	e6e1      	b.n	800b002 <pow+0xce>
 800b23e:	e7f4      	b.n	800b22a <pow+0x2f6>
 800b240:	200001e8 	.word	0x200001e8
 800b244:	0800c3f0 	.word	0x0800c3f0
 800b248:	3ff00000 	.word	0x3ff00000
 800b24c:	fff00000 	.word	0xfff00000
 800b250:	3fe00000 	.word	0x3fe00000
 800b254:	47efffff 	.word	0x47efffff
 800b258:	c7efffff 	.word	0xc7efffff
 800b25c:	7ff00000 	.word	0x7ff00000

0800b260 <__ieee754_pow>:
 800b260:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b262:	b095      	sub	sp, #84	; 0x54
 800b264:	9202      	str	r2, [sp, #8]
 800b266:	9303      	str	r3, [sp, #12]
 800b268:	9b03      	ldr	r3, [sp, #12]
 800b26a:	000e      	movs	r6, r1
 800b26c:	9902      	ldr	r1, [sp, #8]
 800b26e:	005d      	lsls	r5, r3, #1
 800b270:	9304      	str	r3, [sp, #16]
 800b272:	000b      	movs	r3, r1
 800b274:	086d      	lsrs	r5, r5, #1
 800b276:	0007      	movs	r7, r0
 800b278:	432b      	orrs	r3, r5
 800b27a:	d101      	bne.n	800b280 <__ieee754_pow+0x20>
 800b27c:	f000 fcad 	bl	800bbda <__ieee754_pow+0x97a>
 800b280:	4b7e      	ldr	r3, [pc, #504]	; (800b47c <__ieee754_pow+0x21c>)
 800b282:	0074      	lsls	r4, r6, #1
 800b284:	9608      	str	r6, [sp, #32]
 800b286:	9000      	str	r0, [sp, #0]
 800b288:	0864      	lsrs	r4, r4, #1
 800b28a:	469c      	mov	ip, r3
 800b28c:	429c      	cmp	r4, r3
 800b28e:	dc0b      	bgt.n	800b2a8 <__ieee754_pow+0x48>
 800b290:	d104      	bne.n	800b29c <__ieee754_pow+0x3c>
 800b292:	2800      	cmp	r0, #0
 800b294:	d108      	bne.n	800b2a8 <__ieee754_pow+0x48>
 800b296:	42a5      	cmp	r5, r4
 800b298:	dc0c      	bgt.n	800b2b4 <__ieee754_pow+0x54>
 800b29a:	e001      	b.n	800b2a0 <__ieee754_pow+0x40>
 800b29c:	429d      	cmp	r5, r3
 800b29e:	dc03      	bgt.n	800b2a8 <__ieee754_pow+0x48>
 800b2a0:	4565      	cmp	r5, ip
 800b2a2:	d10d      	bne.n	800b2c0 <__ieee754_pow+0x60>
 800b2a4:	2900      	cmp	r1, #0
 800b2a6:	d00b      	beq.n	800b2c0 <__ieee754_pow+0x60>
 800b2a8:	4b75      	ldr	r3, [pc, #468]	; (800b480 <__ieee754_pow+0x220>)
 800b2aa:	18e4      	adds	r4, r4, r3
 800b2ac:	4327      	orrs	r7, r4
 800b2ae:	d101      	bne.n	800b2b4 <__ieee754_pow+0x54>
 800b2b0:	f000 fc93 	bl	800bbda <__ieee754_pow+0x97a>
 800b2b4:	4873      	ldr	r0, [pc, #460]	; (800b484 <__ieee754_pow+0x224>)
 800b2b6:	f000 fd89 	bl	800bdcc <nan>
 800b2ba:	9000      	str	r0, [sp, #0]
 800b2bc:	9101      	str	r1, [sp, #4]
 800b2be:	e061      	b.n	800b384 <__ieee754_pow+0x124>
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	9306      	str	r3, [sp, #24]
 800b2c4:	2e00      	cmp	r6, #0
 800b2c6:	da17      	bge.n	800b2f8 <__ieee754_pow+0x98>
 800b2c8:	4a6f      	ldr	r2, [pc, #444]	; (800b488 <__ieee754_pow+0x228>)
 800b2ca:	4295      	cmp	r5, r2
 800b2cc:	dc4d      	bgt.n	800b36a <__ieee754_pow+0x10a>
 800b2ce:	4a6f      	ldr	r2, [pc, #444]	; (800b48c <__ieee754_pow+0x22c>)
 800b2d0:	4295      	cmp	r5, r2
 800b2d2:	dd11      	ble.n	800b2f8 <__ieee754_pow+0x98>
 800b2d4:	4b6e      	ldr	r3, [pc, #440]	; (800b490 <__ieee754_pow+0x230>)
 800b2d6:	152a      	asrs	r2, r5, #20
 800b2d8:	18d2      	adds	r2, r2, r3
 800b2da:	2a14      	cmp	r2, #20
 800b2dc:	dd25      	ble.n	800b32a <__ieee754_pow+0xca>
 800b2de:	2034      	movs	r0, #52	; 0x34
 800b2e0:	1a82      	subs	r2, r0, r2
 800b2e2:	9802      	ldr	r0, [sp, #8]
 800b2e4:	40d0      	lsrs	r0, r2
 800b2e6:	0003      	movs	r3, r0
 800b2e8:	4093      	lsls	r3, r2
 800b2ea:	428b      	cmp	r3, r1
 800b2ec:	d104      	bne.n	800b2f8 <__ieee754_pow+0x98>
 800b2ee:	2201      	movs	r2, #1
 800b2f0:	4010      	ands	r0, r2
 800b2f2:	1892      	adds	r2, r2, r2
 800b2f4:	1a13      	subs	r3, r2, r0
 800b2f6:	9306      	str	r3, [sp, #24]
 800b2f8:	2900      	cmp	r1, #0
 800b2fa:	d15e      	bne.n	800b3ba <__ieee754_pow+0x15a>
 800b2fc:	4565      	cmp	r5, ip
 800b2fe:	d123      	bne.n	800b348 <__ieee754_pow+0xe8>
 800b300:	4b5f      	ldr	r3, [pc, #380]	; (800b480 <__ieee754_pow+0x220>)
 800b302:	18e3      	adds	r3, r4, r3
 800b304:	431f      	orrs	r7, r3
 800b306:	d101      	bne.n	800b30c <__ieee754_pow+0xac>
 800b308:	f000 fc67 	bl	800bbda <__ieee754_pow+0x97a>
 800b30c:	4b5f      	ldr	r3, [pc, #380]	; (800b48c <__ieee754_pow+0x22c>)
 800b30e:	429c      	cmp	r4, r3
 800b310:	dd2d      	ble.n	800b36e <__ieee754_pow+0x10e>
 800b312:	9b02      	ldr	r3, [sp, #8]
 800b314:	9c03      	ldr	r4, [sp, #12]
 800b316:	9300      	str	r3, [sp, #0]
 800b318:	9401      	str	r4, [sp, #4]
 800b31a:	9b04      	ldr	r3, [sp, #16]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	da31      	bge.n	800b384 <__ieee754_pow+0x124>
 800b320:	2300      	movs	r3, #0
 800b322:	2400      	movs	r4, #0
 800b324:	9300      	str	r3, [sp, #0]
 800b326:	9401      	str	r4, [sp, #4]
 800b328:	e02c      	b.n	800b384 <__ieee754_pow+0x124>
 800b32a:	2900      	cmp	r1, #0
 800b32c:	d145      	bne.n	800b3ba <__ieee754_pow+0x15a>
 800b32e:	2314      	movs	r3, #20
 800b330:	1a9a      	subs	r2, r3, r2
 800b332:	002b      	movs	r3, r5
 800b334:	4113      	asrs	r3, r2
 800b336:	0019      	movs	r1, r3
 800b338:	4091      	lsls	r1, r2
 800b33a:	42a9      	cmp	r1, r5
 800b33c:	d104      	bne.n	800b348 <__ieee754_pow+0xe8>
 800b33e:	2201      	movs	r2, #1
 800b340:	4013      	ands	r3, r2
 800b342:	1892      	adds	r2, r2, r2
 800b344:	1ad3      	subs	r3, r2, r3
 800b346:	9306      	str	r3, [sp, #24]
 800b348:	4b52      	ldr	r3, [pc, #328]	; (800b494 <__ieee754_pow+0x234>)
 800b34a:	429d      	cmp	r5, r3
 800b34c:	d11e      	bne.n	800b38c <__ieee754_pow+0x12c>
 800b34e:	0038      	movs	r0, r7
 800b350:	0031      	movs	r1, r6
 800b352:	9b04      	ldr	r3, [sp, #16]
 800b354:	9000      	str	r0, [sp, #0]
 800b356:	9101      	str	r1, [sp, #4]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	da13      	bge.n	800b384 <__ieee754_pow+0x124>
 800b35c:	003a      	movs	r2, r7
 800b35e:	0033      	movs	r3, r6
 800b360:	2000      	movs	r0, #0
 800b362:	494c      	ldr	r1, [pc, #304]	; (800b494 <__ieee754_pow+0x234>)
 800b364:	f7f5 fe64 	bl	8001030 <__aeabi_ddiv>
 800b368:	e7a7      	b.n	800b2ba <__ieee754_pow+0x5a>
 800b36a:	2302      	movs	r3, #2
 800b36c:	e7c3      	b.n	800b2f6 <__ieee754_pow+0x96>
 800b36e:	9b04      	ldr	r3, [sp, #16]
 800b370:	2b00      	cmp	r3, #0
 800b372:	dad5      	bge.n	800b320 <__ieee754_pow+0xc0>
 800b374:	2280      	movs	r2, #128	; 0x80
 800b376:	0612      	lsls	r2, r2, #24
 800b378:	4694      	mov	ip, r2
 800b37a:	9b02      	ldr	r3, [sp, #8]
 800b37c:	9300      	str	r3, [sp, #0]
 800b37e:	9b03      	ldr	r3, [sp, #12]
 800b380:	4463      	add	r3, ip
 800b382:	9301      	str	r3, [sp, #4]
 800b384:	9800      	ldr	r0, [sp, #0]
 800b386:	9901      	ldr	r1, [sp, #4]
 800b388:	b015      	add	sp, #84	; 0x54
 800b38a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b38c:	2380      	movs	r3, #128	; 0x80
 800b38e:	9a04      	ldr	r2, [sp, #16]
 800b390:	05db      	lsls	r3, r3, #23
 800b392:	429a      	cmp	r2, r3
 800b394:	d106      	bne.n	800b3a4 <__ieee754_pow+0x144>
 800b396:	003a      	movs	r2, r7
 800b398:	0033      	movs	r3, r6
 800b39a:	0038      	movs	r0, r7
 800b39c:	0031      	movs	r1, r6
 800b39e:	f7f6 fa51 	bl	8001844 <__aeabi_dmul>
 800b3a2:	e78a      	b.n	800b2ba <__ieee754_pow+0x5a>
 800b3a4:	4b3c      	ldr	r3, [pc, #240]	; (800b498 <__ieee754_pow+0x238>)
 800b3a6:	9a04      	ldr	r2, [sp, #16]
 800b3a8:	429a      	cmp	r2, r3
 800b3aa:	d106      	bne.n	800b3ba <__ieee754_pow+0x15a>
 800b3ac:	2e00      	cmp	r6, #0
 800b3ae:	db04      	blt.n	800b3ba <__ieee754_pow+0x15a>
 800b3b0:	0038      	movs	r0, r7
 800b3b2:	0031      	movs	r1, r6
 800b3b4:	f000 fc4a 	bl	800bc4c <__ieee754_sqrt>
 800b3b8:	e77f      	b.n	800b2ba <__ieee754_pow+0x5a>
 800b3ba:	0038      	movs	r0, r7
 800b3bc:	0031      	movs	r1, r6
 800b3be:	f000 fcf7 	bl	800bdb0 <fabs>
 800b3c2:	9000      	str	r0, [sp, #0]
 800b3c4:	9101      	str	r1, [sp, #4]
 800b3c6:	2f00      	cmp	r7, #0
 800b3c8:	d12e      	bne.n	800b428 <__ieee754_pow+0x1c8>
 800b3ca:	2c00      	cmp	r4, #0
 800b3cc:	d004      	beq.n	800b3d8 <__ieee754_pow+0x178>
 800b3ce:	4a31      	ldr	r2, [pc, #196]	; (800b494 <__ieee754_pow+0x234>)
 800b3d0:	00b3      	lsls	r3, r6, #2
 800b3d2:	089b      	lsrs	r3, r3, #2
 800b3d4:	4293      	cmp	r3, r2
 800b3d6:	d127      	bne.n	800b428 <__ieee754_pow+0x1c8>
 800b3d8:	9b04      	ldr	r3, [sp, #16]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	da07      	bge.n	800b3ee <__ieee754_pow+0x18e>
 800b3de:	9a00      	ldr	r2, [sp, #0]
 800b3e0:	9b01      	ldr	r3, [sp, #4]
 800b3e2:	2000      	movs	r0, #0
 800b3e4:	492b      	ldr	r1, [pc, #172]	; (800b494 <__ieee754_pow+0x234>)
 800b3e6:	f7f5 fe23 	bl	8001030 <__aeabi_ddiv>
 800b3ea:	9000      	str	r0, [sp, #0]
 800b3ec:	9101      	str	r1, [sp, #4]
 800b3ee:	9b08      	ldr	r3, [sp, #32]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	dac7      	bge.n	800b384 <__ieee754_pow+0x124>
 800b3f4:	4b22      	ldr	r3, [pc, #136]	; (800b480 <__ieee754_pow+0x220>)
 800b3f6:	18e4      	adds	r4, r4, r3
 800b3f8:	9b06      	ldr	r3, [sp, #24]
 800b3fa:	431c      	orrs	r4, r3
 800b3fc:	d108      	bne.n	800b410 <__ieee754_pow+0x1b0>
 800b3fe:	9a00      	ldr	r2, [sp, #0]
 800b400:	9b01      	ldr	r3, [sp, #4]
 800b402:	0010      	movs	r0, r2
 800b404:	0019      	movs	r1, r3
 800b406:	f7f6 fc8f 	bl	8001d28 <__aeabi_dsub>
 800b40a:	0002      	movs	r2, r0
 800b40c:	000b      	movs	r3, r1
 800b40e:	e7a9      	b.n	800b364 <__ieee754_pow+0x104>
 800b410:	9b06      	ldr	r3, [sp, #24]
 800b412:	2b01      	cmp	r3, #1
 800b414:	d1b6      	bne.n	800b384 <__ieee754_pow+0x124>
 800b416:	9800      	ldr	r0, [sp, #0]
 800b418:	2180      	movs	r1, #128	; 0x80
 800b41a:	0002      	movs	r2, r0
 800b41c:	9801      	ldr	r0, [sp, #4]
 800b41e:	0609      	lsls	r1, r1, #24
 800b420:	1843      	adds	r3, r0, r1
 800b422:	9200      	str	r2, [sp, #0]
 800b424:	9301      	str	r3, [sp, #4]
 800b426:	e7ad      	b.n	800b384 <__ieee754_pow+0x124>
 800b428:	0ff3      	lsrs	r3, r6, #31
 800b42a:	3b01      	subs	r3, #1
 800b42c:	9310      	str	r3, [sp, #64]	; 0x40
 800b42e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b430:	9b06      	ldr	r3, [sp, #24]
 800b432:	4313      	orrs	r3, r2
 800b434:	d104      	bne.n	800b440 <__ieee754_pow+0x1e0>
 800b436:	003a      	movs	r2, r7
 800b438:	0033      	movs	r3, r6
 800b43a:	0038      	movs	r0, r7
 800b43c:	0031      	movs	r1, r6
 800b43e:	e7e2      	b.n	800b406 <__ieee754_pow+0x1a6>
 800b440:	4b16      	ldr	r3, [pc, #88]	; (800b49c <__ieee754_pow+0x23c>)
 800b442:	429d      	cmp	r5, r3
 800b444:	dc00      	bgt.n	800b448 <__ieee754_pow+0x1e8>
 800b446:	e0f7      	b.n	800b638 <__ieee754_pow+0x3d8>
 800b448:	4b15      	ldr	r3, [pc, #84]	; (800b4a0 <__ieee754_pow+0x240>)
 800b44a:	429d      	cmp	r5, r3
 800b44c:	dd0b      	ble.n	800b466 <__ieee754_pow+0x206>
 800b44e:	4b0f      	ldr	r3, [pc, #60]	; (800b48c <__ieee754_pow+0x22c>)
 800b450:	429c      	cmp	r4, r3
 800b452:	dc0e      	bgt.n	800b472 <__ieee754_pow+0x212>
 800b454:	9b04      	ldr	r3, [sp, #16]
 800b456:	2b00      	cmp	r3, #0
 800b458:	db00      	blt.n	800b45c <__ieee754_pow+0x1fc>
 800b45a:	e761      	b.n	800b320 <__ieee754_pow+0xc0>
 800b45c:	4a11      	ldr	r2, [pc, #68]	; (800b4a4 <__ieee754_pow+0x244>)
 800b45e:	4b12      	ldr	r3, [pc, #72]	; (800b4a8 <__ieee754_pow+0x248>)
 800b460:	0010      	movs	r0, r2
 800b462:	0019      	movs	r1, r3
 800b464:	e79b      	b.n	800b39e <__ieee754_pow+0x13e>
 800b466:	4b11      	ldr	r3, [pc, #68]	; (800b4ac <__ieee754_pow+0x24c>)
 800b468:	429c      	cmp	r4, r3
 800b46a:	ddf3      	ble.n	800b454 <__ieee754_pow+0x1f4>
 800b46c:	4b09      	ldr	r3, [pc, #36]	; (800b494 <__ieee754_pow+0x234>)
 800b46e:	429c      	cmp	r4, r3
 800b470:	dd1e      	ble.n	800b4b0 <__ieee754_pow+0x250>
 800b472:	9b04      	ldr	r3, [sp, #16]
 800b474:	2b00      	cmp	r3, #0
 800b476:	dcf1      	bgt.n	800b45c <__ieee754_pow+0x1fc>
 800b478:	e752      	b.n	800b320 <__ieee754_pow+0xc0>
 800b47a:	46c0      	nop			; (mov r8, r8)
 800b47c:	7ff00000 	.word	0x7ff00000
 800b480:	c0100000 	.word	0xc0100000
 800b484:	0800c344 	.word	0x0800c344
 800b488:	433fffff 	.word	0x433fffff
 800b48c:	3fefffff 	.word	0x3fefffff
 800b490:	fffffc01 	.word	0xfffffc01
 800b494:	3ff00000 	.word	0x3ff00000
 800b498:	3fe00000 	.word	0x3fe00000
 800b49c:	41e00000 	.word	0x41e00000
 800b4a0:	43f00000 	.word	0x43f00000
 800b4a4:	8800759c 	.word	0x8800759c
 800b4a8:	7e37e43c 	.word	0x7e37e43c
 800b4ac:	3feffffe 	.word	0x3feffffe
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	9800      	ldr	r0, [sp, #0]
 800b4b4:	9901      	ldr	r1, [sp, #4]
 800b4b6:	4b52      	ldr	r3, [pc, #328]	; (800b600 <__ieee754_pow+0x3a0>)
 800b4b8:	f7f6 fc36 	bl	8001d28 <__aeabi_dsub>
 800b4bc:	22c0      	movs	r2, #192	; 0xc0
 800b4be:	4b51      	ldr	r3, [pc, #324]	; (800b604 <__ieee754_pow+0x3a4>)
 800b4c0:	05d2      	lsls	r2, r2, #23
 800b4c2:	0006      	movs	r6, r0
 800b4c4:	000f      	movs	r7, r1
 800b4c6:	f7f6 f9bd 	bl	8001844 <__aeabi_dmul>
 800b4ca:	4a4f      	ldr	r2, [pc, #316]	; (800b608 <__ieee754_pow+0x3a8>)
 800b4cc:	9000      	str	r0, [sp, #0]
 800b4ce:	9101      	str	r1, [sp, #4]
 800b4d0:	4b4e      	ldr	r3, [pc, #312]	; (800b60c <__ieee754_pow+0x3ac>)
 800b4d2:	0030      	movs	r0, r6
 800b4d4:	0039      	movs	r1, r7
 800b4d6:	f7f6 f9b5 	bl	8001844 <__aeabi_dmul>
 800b4da:	2200      	movs	r2, #0
 800b4dc:	9004      	str	r0, [sp, #16]
 800b4de:	9105      	str	r1, [sp, #20]
 800b4e0:	4b4b      	ldr	r3, [pc, #300]	; (800b610 <__ieee754_pow+0x3b0>)
 800b4e2:	0030      	movs	r0, r6
 800b4e4:	0039      	movs	r1, r7
 800b4e6:	f7f6 f9ad 	bl	8001844 <__aeabi_dmul>
 800b4ea:	0002      	movs	r2, r0
 800b4ec:	000b      	movs	r3, r1
 800b4ee:	4849      	ldr	r0, [pc, #292]	; (800b614 <__ieee754_pow+0x3b4>)
 800b4f0:	4949      	ldr	r1, [pc, #292]	; (800b618 <__ieee754_pow+0x3b8>)
 800b4f2:	f7f6 fc19 	bl	8001d28 <__aeabi_dsub>
 800b4f6:	0032      	movs	r2, r6
 800b4f8:	003b      	movs	r3, r7
 800b4fa:	f7f6 f9a3 	bl	8001844 <__aeabi_dmul>
 800b4fe:	0002      	movs	r2, r0
 800b500:	000b      	movs	r3, r1
 800b502:	2000      	movs	r0, #0
 800b504:	4945      	ldr	r1, [pc, #276]	; (800b61c <__ieee754_pow+0x3bc>)
 800b506:	f7f6 fc0f 	bl	8001d28 <__aeabi_dsub>
 800b50a:	0032      	movs	r2, r6
 800b50c:	0004      	movs	r4, r0
 800b50e:	000d      	movs	r5, r1
 800b510:	003b      	movs	r3, r7
 800b512:	0030      	movs	r0, r6
 800b514:	0039      	movs	r1, r7
 800b516:	f7f6 f995 	bl	8001844 <__aeabi_dmul>
 800b51a:	0002      	movs	r2, r0
 800b51c:	000b      	movs	r3, r1
 800b51e:	0020      	movs	r0, r4
 800b520:	0029      	movs	r1, r5
 800b522:	f7f6 f98f 	bl	8001844 <__aeabi_dmul>
 800b526:	4a3e      	ldr	r2, [pc, #248]	; (800b620 <__ieee754_pow+0x3c0>)
 800b528:	4b36      	ldr	r3, [pc, #216]	; (800b604 <__ieee754_pow+0x3a4>)
 800b52a:	f7f6 f98b 	bl	8001844 <__aeabi_dmul>
 800b52e:	0002      	movs	r2, r0
 800b530:	000b      	movs	r3, r1
 800b532:	9804      	ldr	r0, [sp, #16]
 800b534:	9905      	ldr	r1, [sp, #20]
 800b536:	f7f6 fbf7 	bl	8001d28 <__aeabi_dsub>
 800b53a:	0002      	movs	r2, r0
 800b53c:	000b      	movs	r3, r1
 800b53e:	0004      	movs	r4, r0
 800b540:	000d      	movs	r5, r1
 800b542:	9800      	ldr	r0, [sp, #0]
 800b544:	9901      	ldr	r1, [sp, #4]
 800b546:	f7f5 fa57 	bl	80009f8 <__aeabi_dadd>
 800b54a:	9a00      	ldr	r2, [sp, #0]
 800b54c:	9b01      	ldr	r3, [sp, #4]
 800b54e:	2000      	movs	r0, #0
 800b550:	9004      	str	r0, [sp, #16]
 800b552:	9105      	str	r1, [sp, #20]
 800b554:	f7f6 fbe8 	bl	8001d28 <__aeabi_dsub>
 800b558:	0002      	movs	r2, r0
 800b55a:	000b      	movs	r3, r1
 800b55c:	0020      	movs	r0, r4
 800b55e:	0029      	movs	r1, r5
 800b560:	f7f6 fbe2 	bl	8001d28 <__aeabi_dsub>
 800b564:	9b06      	ldr	r3, [sp, #24]
 800b566:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b568:	3b01      	subs	r3, #1
 800b56a:	0006      	movs	r6, r0
 800b56c:	000f      	movs	r7, r1
 800b56e:	4313      	orrs	r3, r2
 800b570:	d000      	beq.n	800b574 <__ieee754_pow+0x314>
 800b572:	e1de      	b.n	800b932 <__ieee754_pow+0x6d2>
 800b574:	2300      	movs	r3, #0
 800b576:	4c2b      	ldr	r4, [pc, #172]	; (800b624 <__ieee754_pow+0x3c4>)
 800b578:	9300      	str	r3, [sp, #0]
 800b57a:	9401      	str	r4, [sp, #4]
 800b57c:	9c02      	ldr	r4, [sp, #8]
 800b57e:	9d03      	ldr	r5, [sp, #12]
 800b580:	9802      	ldr	r0, [sp, #8]
 800b582:	9903      	ldr	r1, [sp, #12]
 800b584:	2400      	movs	r4, #0
 800b586:	002b      	movs	r3, r5
 800b588:	0022      	movs	r2, r4
 800b58a:	f7f6 fbcd 	bl	8001d28 <__aeabi_dsub>
 800b58e:	9a04      	ldr	r2, [sp, #16]
 800b590:	9b05      	ldr	r3, [sp, #20]
 800b592:	f7f6 f957 	bl	8001844 <__aeabi_dmul>
 800b596:	9a02      	ldr	r2, [sp, #8]
 800b598:	9b03      	ldr	r3, [sp, #12]
 800b59a:	9006      	str	r0, [sp, #24]
 800b59c:	9107      	str	r1, [sp, #28]
 800b59e:	0030      	movs	r0, r6
 800b5a0:	0039      	movs	r1, r7
 800b5a2:	f7f6 f94f 	bl	8001844 <__aeabi_dmul>
 800b5a6:	0002      	movs	r2, r0
 800b5a8:	000b      	movs	r3, r1
 800b5aa:	9806      	ldr	r0, [sp, #24]
 800b5ac:	9907      	ldr	r1, [sp, #28]
 800b5ae:	f7f5 fa23 	bl	80009f8 <__aeabi_dadd>
 800b5b2:	0022      	movs	r2, r4
 800b5b4:	002b      	movs	r3, r5
 800b5b6:	9006      	str	r0, [sp, #24]
 800b5b8:	9107      	str	r1, [sp, #28]
 800b5ba:	9804      	ldr	r0, [sp, #16]
 800b5bc:	9905      	ldr	r1, [sp, #20]
 800b5be:	f7f6 f941 	bl	8001844 <__aeabi_dmul>
 800b5c2:	0006      	movs	r6, r0
 800b5c4:	000f      	movs	r7, r1
 800b5c6:	000b      	movs	r3, r1
 800b5c8:	0002      	movs	r2, r0
 800b5ca:	9806      	ldr	r0, [sp, #24]
 800b5cc:	9907      	ldr	r1, [sp, #28]
 800b5ce:	9604      	str	r6, [sp, #16]
 800b5d0:	9705      	str	r7, [sp, #20]
 800b5d2:	f7f5 fa11 	bl	80009f8 <__aeabi_dadd>
 800b5d6:	4b14      	ldr	r3, [pc, #80]	; (800b628 <__ieee754_pow+0x3c8>)
 800b5d8:	0005      	movs	r5, r0
 800b5da:	000c      	movs	r4, r1
 800b5dc:	9108      	str	r1, [sp, #32]
 800b5de:	4299      	cmp	r1, r3
 800b5e0:	dc00      	bgt.n	800b5e4 <__ieee754_pow+0x384>
 800b5e2:	e2d8      	b.n	800bb96 <__ieee754_pow+0x936>
 800b5e4:	4b11      	ldr	r3, [pc, #68]	; (800b62c <__ieee754_pow+0x3cc>)
 800b5e6:	18cb      	adds	r3, r1, r3
 800b5e8:	4303      	orrs	r3, r0
 800b5ea:	d100      	bne.n	800b5ee <__ieee754_pow+0x38e>
 800b5ec:	e1da      	b.n	800b9a4 <__ieee754_pow+0x744>
 800b5ee:	9800      	ldr	r0, [sp, #0]
 800b5f0:	9901      	ldr	r1, [sp, #4]
 800b5f2:	4a0f      	ldr	r2, [pc, #60]	; (800b630 <__ieee754_pow+0x3d0>)
 800b5f4:	4b0f      	ldr	r3, [pc, #60]	; (800b634 <__ieee754_pow+0x3d4>)
 800b5f6:	f7f6 f925 	bl	8001844 <__aeabi_dmul>
 800b5fa:	4a0d      	ldr	r2, [pc, #52]	; (800b630 <__ieee754_pow+0x3d0>)
 800b5fc:	4b0d      	ldr	r3, [pc, #52]	; (800b634 <__ieee754_pow+0x3d4>)
 800b5fe:	e6ce      	b.n	800b39e <__ieee754_pow+0x13e>
 800b600:	3ff00000 	.word	0x3ff00000
 800b604:	3ff71547 	.word	0x3ff71547
 800b608:	f85ddf44 	.word	0xf85ddf44
 800b60c:	3e54ae0b 	.word	0x3e54ae0b
 800b610:	3fd00000 	.word	0x3fd00000
 800b614:	55555555 	.word	0x55555555
 800b618:	3fd55555 	.word	0x3fd55555
 800b61c:	3fe00000 	.word	0x3fe00000
 800b620:	652b82fe 	.word	0x652b82fe
 800b624:	bff00000 	.word	0xbff00000
 800b628:	408fffff 	.word	0x408fffff
 800b62c:	bf700000 	.word	0xbf700000
 800b630:	8800759c 	.word	0x8800759c
 800b634:	7e37e43c 	.word	0x7e37e43c
 800b638:	4bbf      	ldr	r3, [pc, #764]	; (800b938 <__ieee754_pow+0x6d8>)
 800b63a:	2200      	movs	r2, #0
 800b63c:	429c      	cmp	r4, r3
 800b63e:	dc0a      	bgt.n	800b656 <__ieee754_pow+0x3f6>
 800b640:	9800      	ldr	r0, [sp, #0]
 800b642:	9901      	ldr	r1, [sp, #4]
 800b644:	2200      	movs	r2, #0
 800b646:	4bbd      	ldr	r3, [pc, #756]	; (800b93c <__ieee754_pow+0x6dc>)
 800b648:	f7f6 f8fc 	bl	8001844 <__aeabi_dmul>
 800b64c:	2235      	movs	r2, #53	; 0x35
 800b64e:	9000      	str	r0, [sp, #0]
 800b650:	9101      	str	r1, [sp, #4]
 800b652:	9c01      	ldr	r4, [sp, #4]
 800b654:	4252      	negs	r2, r2
 800b656:	49ba      	ldr	r1, [pc, #744]	; (800b940 <__ieee754_pow+0x6e0>)
 800b658:	1523      	asrs	r3, r4, #20
 800b65a:	185b      	adds	r3, r3, r1
 800b65c:	189b      	adds	r3, r3, r2
 800b65e:	0324      	lsls	r4, r4, #12
 800b660:	4db8      	ldr	r5, [pc, #736]	; (800b944 <__ieee754_pow+0x6e4>)
 800b662:	4ab9      	ldr	r2, [pc, #740]	; (800b948 <__ieee754_pow+0x6e8>)
 800b664:	930d      	str	r3, [sp, #52]	; 0x34
 800b666:	0b23      	lsrs	r3, r4, #12
 800b668:	431d      	orrs	r5, r3
 800b66a:	2400      	movs	r4, #0
 800b66c:	4293      	cmp	r3, r2
 800b66e:	dd09      	ble.n	800b684 <__ieee754_pow+0x424>
 800b670:	4ab6      	ldr	r2, [pc, #728]	; (800b94c <__ieee754_pow+0x6ec>)
 800b672:	3401      	adds	r4, #1
 800b674:	4293      	cmp	r3, r2
 800b676:	dd05      	ble.n	800b684 <__ieee754_pow+0x424>
 800b678:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b67a:	191b      	adds	r3, r3, r4
 800b67c:	2400      	movs	r4, #0
 800b67e:	930d      	str	r3, [sp, #52]	; 0x34
 800b680:	4bb3      	ldr	r3, [pc, #716]	; (800b950 <__ieee754_pow+0x6f0>)
 800b682:	18ed      	adds	r5, r5, r3
 800b684:	9800      	ldr	r0, [sp, #0]
 800b686:	9901      	ldr	r1, [sp, #4]
 800b688:	0029      	movs	r1, r5
 800b68a:	00e3      	lsls	r3, r4, #3
 800b68c:	9311      	str	r3, [sp, #68]	; 0x44
 800b68e:	4bb1      	ldr	r3, [pc, #708]	; (800b954 <__ieee754_pow+0x6f4>)
 800b690:	00e2      	lsls	r2, r4, #3
 800b692:	189b      	adds	r3, r3, r2
 800b694:	681a      	ldr	r2, [r3, #0]
 800b696:	685b      	ldr	r3, [r3, #4]
 800b698:	900e      	str	r0, [sp, #56]	; 0x38
 800b69a:	910f      	str	r1, [sp, #60]	; 0x3c
 800b69c:	920a      	str	r2, [sp, #40]	; 0x28
 800b69e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b6a0:	f7f6 fb42 	bl	8001d28 <__aeabi_dsub>
 800b6a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b6a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6a8:	0006      	movs	r6, r0
 800b6aa:	000f      	movs	r7, r1
 800b6ac:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b6ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b6b0:	f7f5 f9a2 	bl	80009f8 <__aeabi_dadd>
 800b6b4:	0002      	movs	r2, r0
 800b6b6:	000b      	movs	r3, r1
 800b6b8:	2000      	movs	r0, #0
 800b6ba:	49a2      	ldr	r1, [pc, #648]	; (800b944 <__ieee754_pow+0x6e4>)
 800b6bc:	f7f5 fcb8 	bl	8001030 <__aeabi_ddiv>
 800b6c0:	9012      	str	r0, [sp, #72]	; 0x48
 800b6c2:	9113      	str	r1, [sp, #76]	; 0x4c
 800b6c4:	0002      	movs	r2, r0
 800b6c6:	000b      	movs	r3, r1
 800b6c8:	0030      	movs	r0, r6
 800b6ca:	0039      	movs	r1, r7
 800b6cc:	f7f6 f8ba 	bl	8001844 <__aeabi_dmul>
 800b6d0:	9008      	str	r0, [sp, #32]
 800b6d2:	9109      	str	r1, [sp, #36]	; 0x24
 800b6d4:	9a08      	ldr	r2, [sp, #32]
 800b6d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6d8:	2180      	movs	r1, #128	; 0x80
 800b6da:	9204      	str	r2, [sp, #16]
 800b6dc:	9305      	str	r3, [sp, #20]
 800b6de:	2300      	movs	r3, #0
 800b6e0:	0589      	lsls	r1, r1, #22
 800b6e2:	106d      	asrs	r5, r5, #1
 800b6e4:	430d      	orrs	r5, r1
 800b6e6:	2180      	movs	r1, #128	; 0x80
 800b6e8:	9304      	str	r3, [sp, #16]
 800b6ea:	9a04      	ldr	r2, [sp, #16]
 800b6ec:	9b05      	ldr	r3, [sp, #20]
 800b6ee:	9200      	str	r2, [sp, #0]
 800b6f0:	9301      	str	r3, [sp, #4]
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	0309      	lsls	r1, r1, #12
 800b6f6:	186d      	adds	r5, r5, r1
 800b6f8:	04a4      	lsls	r4, r4, #18
 800b6fa:	192b      	adds	r3, r5, r4
 800b6fc:	9800      	ldr	r0, [sp, #0]
 800b6fe:	9901      	ldr	r1, [sp, #4]
 800b700:	0014      	movs	r4, r2
 800b702:	001d      	movs	r5, r3
 800b704:	f7f6 f89e 	bl	8001844 <__aeabi_dmul>
 800b708:	0002      	movs	r2, r0
 800b70a:	000b      	movs	r3, r1
 800b70c:	0030      	movs	r0, r6
 800b70e:	0039      	movs	r1, r7
 800b710:	f7f6 fb0a 	bl	8001d28 <__aeabi_dsub>
 800b714:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b716:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b718:	0006      	movs	r6, r0
 800b71a:	000f      	movs	r7, r1
 800b71c:	0020      	movs	r0, r4
 800b71e:	0029      	movs	r1, r5
 800b720:	f7f6 fb02 	bl	8001d28 <__aeabi_dsub>
 800b724:	0002      	movs	r2, r0
 800b726:	000b      	movs	r3, r1
 800b728:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b72a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b72c:	f7f6 fafc 	bl	8001d28 <__aeabi_dsub>
 800b730:	9a00      	ldr	r2, [sp, #0]
 800b732:	9b01      	ldr	r3, [sp, #4]
 800b734:	f7f6 f886 	bl	8001844 <__aeabi_dmul>
 800b738:	0002      	movs	r2, r0
 800b73a:	000b      	movs	r3, r1
 800b73c:	0030      	movs	r0, r6
 800b73e:	0039      	movs	r1, r7
 800b740:	f7f6 faf2 	bl	8001d28 <__aeabi_dsub>
 800b744:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b746:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b748:	f7f6 f87c 	bl	8001844 <__aeabi_dmul>
 800b74c:	9a08      	ldr	r2, [sp, #32]
 800b74e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b750:	900a      	str	r0, [sp, #40]	; 0x28
 800b752:	910b      	str	r1, [sp, #44]	; 0x2c
 800b754:	0010      	movs	r0, r2
 800b756:	0019      	movs	r1, r3
 800b758:	f7f6 f874 	bl	8001844 <__aeabi_dmul>
 800b75c:	0006      	movs	r6, r0
 800b75e:	000f      	movs	r7, r1
 800b760:	4a7d      	ldr	r2, [pc, #500]	; (800b958 <__ieee754_pow+0x6f8>)
 800b762:	4b7e      	ldr	r3, [pc, #504]	; (800b95c <__ieee754_pow+0x6fc>)
 800b764:	f7f6 f86e 	bl	8001844 <__aeabi_dmul>
 800b768:	4a7d      	ldr	r2, [pc, #500]	; (800b960 <__ieee754_pow+0x700>)
 800b76a:	4b7e      	ldr	r3, [pc, #504]	; (800b964 <__ieee754_pow+0x704>)
 800b76c:	f7f5 f944 	bl	80009f8 <__aeabi_dadd>
 800b770:	0032      	movs	r2, r6
 800b772:	003b      	movs	r3, r7
 800b774:	f7f6 f866 	bl	8001844 <__aeabi_dmul>
 800b778:	4a7b      	ldr	r2, [pc, #492]	; (800b968 <__ieee754_pow+0x708>)
 800b77a:	4b7c      	ldr	r3, [pc, #496]	; (800b96c <__ieee754_pow+0x70c>)
 800b77c:	f7f5 f93c 	bl	80009f8 <__aeabi_dadd>
 800b780:	0032      	movs	r2, r6
 800b782:	003b      	movs	r3, r7
 800b784:	f7f6 f85e 	bl	8001844 <__aeabi_dmul>
 800b788:	4a79      	ldr	r2, [pc, #484]	; (800b970 <__ieee754_pow+0x710>)
 800b78a:	4b7a      	ldr	r3, [pc, #488]	; (800b974 <__ieee754_pow+0x714>)
 800b78c:	f7f5 f934 	bl	80009f8 <__aeabi_dadd>
 800b790:	0032      	movs	r2, r6
 800b792:	003b      	movs	r3, r7
 800b794:	f7f6 f856 	bl	8001844 <__aeabi_dmul>
 800b798:	4a77      	ldr	r2, [pc, #476]	; (800b978 <__ieee754_pow+0x718>)
 800b79a:	4b78      	ldr	r3, [pc, #480]	; (800b97c <__ieee754_pow+0x71c>)
 800b79c:	f7f5 f92c 	bl	80009f8 <__aeabi_dadd>
 800b7a0:	0032      	movs	r2, r6
 800b7a2:	003b      	movs	r3, r7
 800b7a4:	f7f6 f84e 	bl	8001844 <__aeabi_dmul>
 800b7a8:	4a75      	ldr	r2, [pc, #468]	; (800b980 <__ieee754_pow+0x720>)
 800b7aa:	4b76      	ldr	r3, [pc, #472]	; (800b984 <__ieee754_pow+0x724>)
 800b7ac:	f7f5 f924 	bl	80009f8 <__aeabi_dadd>
 800b7b0:	0032      	movs	r2, r6
 800b7b2:	0004      	movs	r4, r0
 800b7b4:	000d      	movs	r5, r1
 800b7b6:	003b      	movs	r3, r7
 800b7b8:	0030      	movs	r0, r6
 800b7ba:	0039      	movs	r1, r7
 800b7bc:	f7f6 f842 	bl	8001844 <__aeabi_dmul>
 800b7c0:	0002      	movs	r2, r0
 800b7c2:	000b      	movs	r3, r1
 800b7c4:	0020      	movs	r0, r4
 800b7c6:	0029      	movs	r1, r5
 800b7c8:	f7f6 f83c 	bl	8001844 <__aeabi_dmul>
 800b7cc:	9a00      	ldr	r2, [sp, #0]
 800b7ce:	9b01      	ldr	r3, [sp, #4]
 800b7d0:	0004      	movs	r4, r0
 800b7d2:	000d      	movs	r5, r1
 800b7d4:	9808      	ldr	r0, [sp, #32]
 800b7d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b7d8:	f7f5 f90e 	bl	80009f8 <__aeabi_dadd>
 800b7dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b7de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7e0:	f7f6 f830 	bl	8001844 <__aeabi_dmul>
 800b7e4:	0022      	movs	r2, r4
 800b7e6:	002b      	movs	r3, r5
 800b7e8:	f7f5 f906 	bl	80009f8 <__aeabi_dadd>
 800b7ec:	9a00      	ldr	r2, [sp, #0]
 800b7ee:	9b01      	ldr	r3, [sp, #4]
 800b7f0:	900e      	str	r0, [sp, #56]	; 0x38
 800b7f2:	910f      	str	r1, [sp, #60]	; 0x3c
 800b7f4:	0010      	movs	r0, r2
 800b7f6:	0019      	movs	r1, r3
 800b7f8:	f7f6 f824 	bl	8001844 <__aeabi_dmul>
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	4b62      	ldr	r3, [pc, #392]	; (800b988 <__ieee754_pow+0x728>)
 800b800:	0004      	movs	r4, r0
 800b802:	000d      	movs	r5, r1
 800b804:	f7f5 f8f8 	bl	80009f8 <__aeabi_dadd>
 800b808:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b80a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b80c:	f7f5 f8f4 	bl	80009f8 <__aeabi_dadd>
 800b810:	9e04      	ldr	r6, [sp, #16]
 800b812:	000f      	movs	r7, r1
 800b814:	0032      	movs	r2, r6
 800b816:	000b      	movs	r3, r1
 800b818:	9800      	ldr	r0, [sp, #0]
 800b81a:	9901      	ldr	r1, [sp, #4]
 800b81c:	f7f6 f812 	bl	8001844 <__aeabi_dmul>
 800b820:	2200      	movs	r2, #0
 800b822:	9000      	str	r0, [sp, #0]
 800b824:	9101      	str	r1, [sp, #4]
 800b826:	4b58      	ldr	r3, [pc, #352]	; (800b988 <__ieee754_pow+0x728>)
 800b828:	0030      	movs	r0, r6
 800b82a:	0039      	movs	r1, r7
 800b82c:	f7f6 fa7c 	bl	8001d28 <__aeabi_dsub>
 800b830:	0022      	movs	r2, r4
 800b832:	002b      	movs	r3, r5
 800b834:	f7f6 fa78 	bl	8001d28 <__aeabi_dsub>
 800b838:	0002      	movs	r2, r0
 800b83a:	000b      	movs	r3, r1
 800b83c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b83e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b840:	f7f6 fa72 	bl	8001d28 <__aeabi_dsub>
 800b844:	9a08      	ldr	r2, [sp, #32]
 800b846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b848:	f7f5 fffc 	bl	8001844 <__aeabi_dmul>
 800b84c:	0032      	movs	r2, r6
 800b84e:	0004      	movs	r4, r0
 800b850:	000d      	movs	r5, r1
 800b852:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b854:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b856:	003b      	movs	r3, r7
 800b858:	f7f5 fff4 	bl	8001844 <__aeabi_dmul>
 800b85c:	0002      	movs	r2, r0
 800b85e:	000b      	movs	r3, r1
 800b860:	0020      	movs	r0, r4
 800b862:	0029      	movs	r1, r5
 800b864:	f7f5 f8c8 	bl	80009f8 <__aeabi_dadd>
 800b868:	0004      	movs	r4, r0
 800b86a:	000d      	movs	r5, r1
 800b86c:	0002      	movs	r2, r0
 800b86e:	000b      	movs	r3, r1
 800b870:	9800      	ldr	r0, [sp, #0]
 800b872:	9901      	ldr	r1, [sp, #4]
 800b874:	f7f5 f8c0 	bl	80009f8 <__aeabi_dadd>
 800b878:	22e0      	movs	r2, #224	; 0xe0
 800b87a:	9e04      	ldr	r6, [sp, #16]
 800b87c:	0612      	lsls	r2, r2, #24
 800b87e:	4b43      	ldr	r3, [pc, #268]	; (800b98c <__ieee754_pow+0x72c>)
 800b880:	0030      	movs	r0, r6
 800b882:	000f      	movs	r7, r1
 800b884:	f7f5 ffde 	bl	8001844 <__aeabi_dmul>
 800b888:	9008      	str	r0, [sp, #32]
 800b88a:	9109      	str	r1, [sp, #36]	; 0x24
 800b88c:	9a00      	ldr	r2, [sp, #0]
 800b88e:	9b01      	ldr	r3, [sp, #4]
 800b890:	0030      	movs	r0, r6
 800b892:	0039      	movs	r1, r7
 800b894:	f7f6 fa48 	bl	8001d28 <__aeabi_dsub>
 800b898:	0002      	movs	r2, r0
 800b89a:	000b      	movs	r3, r1
 800b89c:	0020      	movs	r0, r4
 800b89e:	0029      	movs	r1, r5
 800b8a0:	f7f6 fa42 	bl	8001d28 <__aeabi_dsub>
 800b8a4:	4a3a      	ldr	r2, [pc, #232]	; (800b990 <__ieee754_pow+0x730>)
 800b8a6:	4b39      	ldr	r3, [pc, #228]	; (800b98c <__ieee754_pow+0x72c>)
 800b8a8:	f7f5 ffcc 	bl	8001844 <__aeabi_dmul>
 800b8ac:	4a39      	ldr	r2, [pc, #228]	; (800b994 <__ieee754_pow+0x734>)
 800b8ae:	0004      	movs	r4, r0
 800b8b0:	000d      	movs	r5, r1
 800b8b2:	4b39      	ldr	r3, [pc, #228]	; (800b998 <__ieee754_pow+0x738>)
 800b8b4:	0030      	movs	r0, r6
 800b8b6:	0039      	movs	r1, r7
 800b8b8:	f7f5 ffc4 	bl	8001844 <__aeabi_dmul>
 800b8bc:	0002      	movs	r2, r0
 800b8be:	000b      	movs	r3, r1
 800b8c0:	0020      	movs	r0, r4
 800b8c2:	0029      	movs	r1, r5
 800b8c4:	f7f5 f898 	bl	80009f8 <__aeabi_dadd>
 800b8c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b8ca:	4b34      	ldr	r3, [pc, #208]	; (800b99c <__ieee754_pow+0x73c>)
 800b8cc:	189b      	adds	r3, r3, r2
 800b8ce:	681a      	ldr	r2, [r3, #0]
 800b8d0:	685b      	ldr	r3, [r3, #4]
 800b8d2:	f7f5 f891 	bl	80009f8 <__aeabi_dadd>
 800b8d6:	9000      	str	r0, [sp, #0]
 800b8d8:	9101      	str	r1, [sp, #4]
 800b8da:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b8dc:	f7f6 fdbe 	bl	800245c <__aeabi_i2d>
 800b8e0:	0004      	movs	r4, r0
 800b8e2:	000d      	movs	r5, r1
 800b8e4:	9808      	ldr	r0, [sp, #32]
 800b8e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b8e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b8ea:	4b2d      	ldr	r3, [pc, #180]	; (800b9a0 <__ieee754_pow+0x740>)
 800b8ec:	189b      	adds	r3, r3, r2
 800b8ee:	681e      	ldr	r6, [r3, #0]
 800b8f0:	685f      	ldr	r7, [r3, #4]
 800b8f2:	9a00      	ldr	r2, [sp, #0]
 800b8f4:	9b01      	ldr	r3, [sp, #4]
 800b8f6:	f7f5 f87f 	bl	80009f8 <__aeabi_dadd>
 800b8fa:	0032      	movs	r2, r6
 800b8fc:	003b      	movs	r3, r7
 800b8fe:	f7f5 f87b 	bl	80009f8 <__aeabi_dadd>
 800b902:	0022      	movs	r2, r4
 800b904:	002b      	movs	r3, r5
 800b906:	f7f5 f877 	bl	80009f8 <__aeabi_dadd>
 800b90a:	9804      	ldr	r0, [sp, #16]
 800b90c:	0022      	movs	r2, r4
 800b90e:	002b      	movs	r3, r5
 800b910:	9004      	str	r0, [sp, #16]
 800b912:	9105      	str	r1, [sp, #20]
 800b914:	f7f6 fa08 	bl	8001d28 <__aeabi_dsub>
 800b918:	0032      	movs	r2, r6
 800b91a:	003b      	movs	r3, r7
 800b91c:	f7f6 fa04 	bl	8001d28 <__aeabi_dsub>
 800b920:	9a08      	ldr	r2, [sp, #32]
 800b922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b924:	f7f6 fa00 	bl	8001d28 <__aeabi_dsub>
 800b928:	0002      	movs	r2, r0
 800b92a:	000b      	movs	r3, r1
 800b92c:	9800      	ldr	r0, [sp, #0]
 800b92e:	9901      	ldr	r1, [sp, #4]
 800b930:	e616      	b.n	800b560 <__ieee754_pow+0x300>
 800b932:	2300      	movs	r3, #0
 800b934:	4c03      	ldr	r4, [pc, #12]	; (800b944 <__ieee754_pow+0x6e4>)
 800b936:	e61f      	b.n	800b578 <__ieee754_pow+0x318>
 800b938:	000fffff 	.word	0x000fffff
 800b93c:	43400000 	.word	0x43400000
 800b940:	fffffc01 	.word	0xfffffc01
 800b944:	3ff00000 	.word	0x3ff00000
 800b948:	0003988e 	.word	0x0003988e
 800b94c:	000bb679 	.word	0x000bb679
 800b950:	fff00000 	.word	0xfff00000
 800b954:	0800c3f8 	.word	0x0800c3f8
 800b958:	4a454eef 	.word	0x4a454eef
 800b95c:	3fca7e28 	.word	0x3fca7e28
 800b960:	93c9db65 	.word	0x93c9db65
 800b964:	3fcd864a 	.word	0x3fcd864a
 800b968:	a91d4101 	.word	0xa91d4101
 800b96c:	3fd17460 	.word	0x3fd17460
 800b970:	518f264d 	.word	0x518f264d
 800b974:	3fd55555 	.word	0x3fd55555
 800b978:	db6fabff 	.word	0xdb6fabff
 800b97c:	3fdb6db6 	.word	0x3fdb6db6
 800b980:	33333303 	.word	0x33333303
 800b984:	3fe33333 	.word	0x3fe33333
 800b988:	40080000 	.word	0x40080000
 800b98c:	3feec709 	.word	0x3feec709
 800b990:	dc3a03fd 	.word	0xdc3a03fd
 800b994:	145b01f5 	.word	0x145b01f5
 800b998:	be3e2fe0 	.word	0xbe3e2fe0
 800b99c:	0800c418 	.word	0x0800c418
 800b9a0:	0800c408 	.word	0x0800c408
 800b9a4:	4a8f      	ldr	r2, [pc, #572]	; (800bbe4 <__ieee754_pow+0x984>)
 800b9a6:	4b90      	ldr	r3, [pc, #576]	; (800bbe8 <__ieee754_pow+0x988>)
 800b9a8:	9806      	ldr	r0, [sp, #24]
 800b9aa:	9907      	ldr	r1, [sp, #28]
 800b9ac:	f7f5 f824 	bl	80009f8 <__aeabi_dadd>
 800b9b0:	0032      	movs	r2, r6
 800b9b2:	9002      	str	r0, [sp, #8]
 800b9b4:	9103      	str	r1, [sp, #12]
 800b9b6:	003b      	movs	r3, r7
 800b9b8:	0028      	movs	r0, r5
 800b9ba:	0021      	movs	r1, r4
 800b9bc:	f7f6 f9b4 	bl	8001d28 <__aeabi_dsub>
 800b9c0:	0002      	movs	r2, r0
 800b9c2:	000b      	movs	r3, r1
 800b9c4:	9802      	ldr	r0, [sp, #8]
 800b9c6:	9903      	ldr	r1, [sp, #12]
 800b9c8:	f7f4 fc5c 	bl	8000284 <__aeabi_dcmpgt>
 800b9cc:	2800      	cmp	r0, #0
 800b9ce:	d000      	beq.n	800b9d2 <__ieee754_pow+0x772>
 800b9d0:	e60d      	b.n	800b5ee <__ieee754_pow+0x38e>
 800b9d2:	2100      	movs	r1, #0
 800b9d4:	4a85      	ldr	r2, [pc, #532]	; (800bbec <__ieee754_pow+0x98c>)
 800b9d6:	0063      	lsls	r3, r4, #1
 800b9d8:	085b      	lsrs	r3, r3, #1
 800b9da:	9102      	str	r1, [sp, #8]
 800b9dc:	4293      	cmp	r3, r2
 800b9de:	dd25      	ble.n	800ba2c <__ieee754_pow+0x7cc>
 800b9e0:	4a83      	ldr	r2, [pc, #524]	; (800bbf0 <__ieee754_pow+0x990>)
 800b9e2:	151b      	asrs	r3, r3, #20
 800b9e4:	189b      	adds	r3, r3, r2
 800b9e6:	2280      	movs	r2, #128	; 0x80
 800b9e8:	0352      	lsls	r2, r2, #13
 800b9ea:	4694      	mov	ip, r2
 800b9ec:	411a      	asrs	r2, r3
 800b9ee:	1914      	adds	r4, r2, r4
 800b9f0:	0060      	lsls	r0, r4, #1
 800b9f2:	4b80      	ldr	r3, [pc, #512]	; (800bbf4 <__ieee754_pow+0x994>)
 800b9f4:	0d40      	lsrs	r0, r0, #21
 800b9f6:	4d80      	ldr	r5, [pc, #512]	; (800bbf8 <__ieee754_pow+0x998>)
 800b9f8:	18c0      	adds	r0, r0, r3
 800b9fa:	4105      	asrs	r5, r0
 800b9fc:	0021      	movs	r1, r4
 800b9fe:	43a9      	bics	r1, r5
 800ba00:	000b      	movs	r3, r1
 800ba02:	4661      	mov	r1, ip
 800ba04:	0324      	lsls	r4, r4, #12
 800ba06:	0b24      	lsrs	r4, r4, #12
 800ba08:	4321      	orrs	r1, r4
 800ba0a:	2414      	movs	r4, #20
 800ba0c:	1a20      	subs	r0, r4, r0
 800ba0e:	4101      	asrs	r1, r0
 800ba10:	9102      	str	r1, [sp, #8]
 800ba12:	9908      	ldr	r1, [sp, #32]
 800ba14:	2200      	movs	r2, #0
 800ba16:	2900      	cmp	r1, #0
 800ba18:	da02      	bge.n	800ba20 <__ieee754_pow+0x7c0>
 800ba1a:	9902      	ldr	r1, [sp, #8]
 800ba1c:	4249      	negs	r1, r1
 800ba1e:	9102      	str	r1, [sp, #8]
 800ba20:	0030      	movs	r0, r6
 800ba22:	0039      	movs	r1, r7
 800ba24:	f7f6 f980 	bl	8001d28 <__aeabi_dsub>
 800ba28:	9004      	str	r0, [sp, #16]
 800ba2a:	9105      	str	r1, [sp, #20]
 800ba2c:	9a06      	ldr	r2, [sp, #24]
 800ba2e:	9b07      	ldr	r3, [sp, #28]
 800ba30:	9804      	ldr	r0, [sp, #16]
 800ba32:	9905      	ldr	r1, [sp, #20]
 800ba34:	2600      	movs	r6, #0
 800ba36:	f7f4 ffdf 	bl	80009f8 <__aeabi_dadd>
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	4b6f      	ldr	r3, [pc, #444]	; (800bbfc <__ieee754_pow+0x99c>)
 800ba3e:	0030      	movs	r0, r6
 800ba40:	000f      	movs	r7, r1
 800ba42:	f7f5 feff 	bl	8001844 <__aeabi_dmul>
 800ba46:	9a04      	ldr	r2, [sp, #16]
 800ba48:	9b05      	ldr	r3, [sp, #20]
 800ba4a:	9008      	str	r0, [sp, #32]
 800ba4c:	9109      	str	r1, [sp, #36]	; 0x24
 800ba4e:	0030      	movs	r0, r6
 800ba50:	0039      	movs	r1, r7
 800ba52:	f7f6 f969 	bl	8001d28 <__aeabi_dsub>
 800ba56:	0002      	movs	r2, r0
 800ba58:	000b      	movs	r3, r1
 800ba5a:	9806      	ldr	r0, [sp, #24]
 800ba5c:	9907      	ldr	r1, [sp, #28]
 800ba5e:	f7f6 f963 	bl	8001d28 <__aeabi_dsub>
 800ba62:	4a67      	ldr	r2, [pc, #412]	; (800bc00 <__ieee754_pow+0x9a0>)
 800ba64:	4b67      	ldr	r3, [pc, #412]	; (800bc04 <__ieee754_pow+0x9a4>)
 800ba66:	f7f5 feed 	bl	8001844 <__aeabi_dmul>
 800ba6a:	4a67      	ldr	r2, [pc, #412]	; (800bc08 <__ieee754_pow+0x9a8>)
 800ba6c:	0004      	movs	r4, r0
 800ba6e:	000d      	movs	r5, r1
 800ba70:	4b66      	ldr	r3, [pc, #408]	; (800bc0c <__ieee754_pow+0x9ac>)
 800ba72:	0030      	movs	r0, r6
 800ba74:	0039      	movs	r1, r7
 800ba76:	f7f5 fee5 	bl	8001844 <__aeabi_dmul>
 800ba7a:	0002      	movs	r2, r0
 800ba7c:	000b      	movs	r3, r1
 800ba7e:	0020      	movs	r0, r4
 800ba80:	0029      	movs	r1, r5
 800ba82:	f7f4 ffb9 	bl	80009f8 <__aeabi_dadd>
 800ba86:	0004      	movs	r4, r0
 800ba88:	000d      	movs	r5, r1
 800ba8a:	0002      	movs	r2, r0
 800ba8c:	000b      	movs	r3, r1
 800ba8e:	9808      	ldr	r0, [sp, #32]
 800ba90:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba92:	f7f4 ffb1 	bl	80009f8 <__aeabi_dadd>
 800ba96:	9a08      	ldr	r2, [sp, #32]
 800ba98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba9a:	0006      	movs	r6, r0
 800ba9c:	000f      	movs	r7, r1
 800ba9e:	f7f6 f943 	bl	8001d28 <__aeabi_dsub>
 800baa2:	0002      	movs	r2, r0
 800baa4:	000b      	movs	r3, r1
 800baa6:	0020      	movs	r0, r4
 800baa8:	0029      	movs	r1, r5
 800baaa:	f7f6 f93d 	bl	8001d28 <__aeabi_dsub>
 800baae:	0032      	movs	r2, r6
 800bab0:	9004      	str	r0, [sp, #16]
 800bab2:	9105      	str	r1, [sp, #20]
 800bab4:	003b      	movs	r3, r7
 800bab6:	0030      	movs	r0, r6
 800bab8:	0039      	movs	r1, r7
 800baba:	f7f5 fec3 	bl	8001844 <__aeabi_dmul>
 800babe:	0004      	movs	r4, r0
 800bac0:	000d      	movs	r5, r1
 800bac2:	4a53      	ldr	r2, [pc, #332]	; (800bc10 <__ieee754_pow+0x9b0>)
 800bac4:	4b53      	ldr	r3, [pc, #332]	; (800bc14 <__ieee754_pow+0x9b4>)
 800bac6:	f7f5 febd 	bl	8001844 <__aeabi_dmul>
 800baca:	4a53      	ldr	r2, [pc, #332]	; (800bc18 <__ieee754_pow+0x9b8>)
 800bacc:	4b53      	ldr	r3, [pc, #332]	; (800bc1c <__ieee754_pow+0x9bc>)
 800bace:	f7f6 f92b 	bl	8001d28 <__aeabi_dsub>
 800bad2:	0022      	movs	r2, r4
 800bad4:	002b      	movs	r3, r5
 800bad6:	f7f5 feb5 	bl	8001844 <__aeabi_dmul>
 800bada:	4a51      	ldr	r2, [pc, #324]	; (800bc20 <__ieee754_pow+0x9c0>)
 800badc:	4b51      	ldr	r3, [pc, #324]	; (800bc24 <__ieee754_pow+0x9c4>)
 800bade:	f7f4 ff8b 	bl	80009f8 <__aeabi_dadd>
 800bae2:	0022      	movs	r2, r4
 800bae4:	002b      	movs	r3, r5
 800bae6:	f7f5 fead 	bl	8001844 <__aeabi_dmul>
 800baea:	4a4f      	ldr	r2, [pc, #316]	; (800bc28 <__ieee754_pow+0x9c8>)
 800baec:	4b4f      	ldr	r3, [pc, #316]	; (800bc2c <__ieee754_pow+0x9cc>)
 800baee:	f7f6 f91b 	bl	8001d28 <__aeabi_dsub>
 800baf2:	0022      	movs	r2, r4
 800baf4:	002b      	movs	r3, r5
 800baf6:	f7f5 fea5 	bl	8001844 <__aeabi_dmul>
 800bafa:	4a4d      	ldr	r2, [pc, #308]	; (800bc30 <__ieee754_pow+0x9d0>)
 800bafc:	4b4d      	ldr	r3, [pc, #308]	; (800bc34 <__ieee754_pow+0x9d4>)
 800bafe:	f7f4 ff7b 	bl	80009f8 <__aeabi_dadd>
 800bb02:	0022      	movs	r2, r4
 800bb04:	002b      	movs	r3, r5
 800bb06:	f7f5 fe9d 	bl	8001844 <__aeabi_dmul>
 800bb0a:	0002      	movs	r2, r0
 800bb0c:	000b      	movs	r3, r1
 800bb0e:	0030      	movs	r0, r6
 800bb10:	0039      	movs	r1, r7
 800bb12:	f7f6 f909 	bl	8001d28 <__aeabi_dsub>
 800bb16:	0004      	movs	r4, r0
 800bb18:	000d      	movs	r5, r1
 800bb1a:	0002      	movs	r2, r0
 800bb1c:	000b      	movs	r3, r1
 800bb1e:	0030      	movs	r0, r6
 800bb20:	0039      	movs	r1, r7
 800bb22:	f7f5 fe8f 	bl	8001844 <__aeabi_dmul>
 800bb26:	2380      	movs	r3, #128	; 0x80
 800bb28:	9006      	str	r0, [sp, #24]
 800bb2a:	9107      	str	r1, [sp, #28]
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	05db      	lsls	r3, r3, #23
 800bb30:	0020      	movs	r0, r4
 800bb32:	0029      	movs	r1, r5
 800bb34:	f7f6 f8f8 	bl	8001d28 <__aeabi_dsub>
 800bb38:	0002      	movs	r2, r0
 800bb3a:	000b      	movs	r3, r1
 800bb3c:	9806      	ldr	r0, [sp, #24]
 800bb3e:	9907      	ldr	r1, [sp, #28]
 800bb40:	f7f5 fa76 	bl	8001030 <__aeabi_ddiv>
 800bb44:	9a04      	ldr	r2, [sp, #16]
 800bb46:	9b05      	ldr	r3, [sp, #20]
 800bb48:	0004      	movs	r4, r0
 800bb4a:	000d      	movs	r5, r1
 800bb4c:	0030      	movs	r0, r6
 800bb4e:	0039      	movs	r1, r7
 800bb50:	f7f5 fe78 	bl	8001844 <__aeabi_dmul>
 800bb54:	9a04      	ldr	r2, [sp, #16]
 800bb56:	9b05      	ldr	r3, [sp, #20]
 800bb58:	f7f4 ff4e 	bl	80009f8 <__aeabi_dadd>
 800bb5c:	0002      	movs	r2, r0
 800bb5e:	000b      	movs	r3, r1
 800bb60:	0020      	movs	r0, r4
 800bb62:	0029      	movs	r1, r5
 800bb64:	f7f6 f8e0 	bl	8001d28 <__aeabi_dsub>
 800bb68:	0032      	movs	r2, r6
 800bb6a:	003b      	movs	r3, r7
 800bb6c:	f7f6 f8dc 	bl	8001d28 <__aeabi_dsub>
 800bb70:	0002      	movs	r2, r0
 800bb72:	000b      	movs	r3, r1
 800bb74:	2000      	movs	r0, #0
 800bb76:	4930      	ldr	r1, [pc, #192]	; (800bc38 <__ieee754_pow+0x9d8>)
 800bb78:	f7f6 f8d6 	bl	8001d28 <__aeabi_dsub>
 800bb7c:	9b02      	ldr	r3, [sp, #8]
 800bb7e:	051b      	lsls	r3, r3, #20
 800bb80:	185b      	adds	r3, r3, r1
 800bb82:	151a      	asrs	r2, r3, #20
 800bb84:	2a00      	cmp	r2, #0
 800bb86:	dc26      	bgt.n	800bbd6 <__ieee754_pow+0x976>
 800bb88:	9a02      	ldr	r2, [sp, #8]
 800bb8a:	f000 f9ad 	bl	800bee8 <scalbn>
 800bb8e:	9a00      	ldr	r2, [sp, #0]
 800bb90:	9b01      	ldr	r3, [sp, #4]
 800bb92:	f7ff fc04 	bl	800b39e <__ieee754_pow+0x13e>
 800bb96:	4a29      	ldr	r2, [pc, #164]	; (800bc3c <__ieee754_pow+0x9dc>)
 800bb98:	004b      	lsls	r3, r1, #1
 800bb9a:	085b      	lsrs	r3, r3, #1
 800bb9c:	4293      	cmp	r3, r2
 800bb9e:	dc00      	bgt.n	800bba2 <__ieee754_pow+0x942>
 800bba0:	e717      	b.n	800b9d2 <__ieee754_pow+0x772>
 800bba2:	4b27      	ldr	r3, [pc, #156]	; (800bc40 <__ieee754_pow+0x9e0>)
 800bba4:	18cb      	adds	r3, r1, r3
 800bba6:	4303      	orrs	r3, r0
 800bba8:	d009      	beq.n	800bbbe <__ieee754_pow+0x95e>
 800bbaa:	9800      	ldr	r0, [sp, #0]
 800bbac:	9901      	ldr	r1, [sp, #4]
 800bbae:	4a25      	ldr	r2, [pc, #148]	; (800bc44 <__ieee754_pow+0x9e4>)
 800bbb0:	4b25      	ldr	r3, [pc, #148]	; (800bc48 <__ieee754_pow+0x9e8>)
 800bbb2:	f7f5 fe47 	bl	8001844 <__aeabi_dmul>
 800bbb6:	4a23      	ldr	r2, [pc, #140]	; (800bc44 <__ieee754_pow+0x9e4>)
 800bbb8:	4b23      	ldr	r3, [pc, #140]	; (800bc48 <__ieee754_pow+0x9e8>)
 800bbba:	f7ff fbf0 	bl	800b39e <__ieee754_pow+0x13e>
 800bbbe:	0032      	movs	r2, r6
 800bbc0:	003b      	movs	r3, r7
 800bbc2:	f7f6 f8b1 	bl	8001d28 <__aeabi_dsub>
 800bbc6:	9a06      	ldr	r2, [sp, #24]
 800bbc8:	9b07      	ldr	r3, [sp, #28]
 800bbca:	f7f4 fb65 	bl	8000298 <__aeabi_dcmpge>
 800bbce:	2800      	cmp	r0, #0
 800bbd0:	d100      	bne.n	800bbd4 <__ieee754_pow+0x974>
 800bbd2:	e6fe      	b.n	800b9d2 <__ieee754_pow+0x772>
 800bbd4:	e7e9      	b.n	800bbaa <__ieee754_pow+0x94a>
 800bbd6:	0019      	movs	r1, r3
 800bbd8:	e7d9      	b.n	800bb8e <__ieee754_pow+0x92e>
 800bbda:	2300      	movs	r3, #0
 800bbdc:	4c16      	ldr	r4, [pc, #88]	; (800bc38 <__ieee754_pow+0x9d8>)
 800bbde:	f7ff fba1 	bl	800b324 <__ieee754_pow+0xc4>
 800bbe2:	46c0      	nop			; (mov r8, r8)
 800bbe4:	652b82fe 	.word	0x652b82fe
 800bbe8:	3c971547 	.word	0x3c971547
 800bbec:	3fe00000 	.word	0x3fe00000
 800bbf0:	fffffc02 	.word	0xfffffc02
 800bbf4:	fffffc01 	.word	0xfffffc01
 800bbf8:	000fffff 	.word	0x000fffff
 800bbfc:	3fe62e43 	.word	0x3fe62e43
 800bc00:	fefa39ef 	.word	0xfefa39ef
 800bc04:	3fe62e42 	.word	0x3fe62e42
 800bc08:	0ca86c39 	.word	0x0ca86c39
 800bc0c:	be205c61 	.word	0xbe205c61
 800bc10:	72bea4d0 	.word	0x72bea4d0
 800bc14:	3e663769 	.word	0x3e663769
 800bc18:	c5d26bf1 	.word	0xc5d26bf1
 800bc1c:	3ebbbd41 	.word	0x3ebbbd41
 800bc20:	af25de2c 	.word	0xaf25de2c
 800bc24:	3f11566a 	.word	0x3f11566a
 800bc28:	16bebd93 	.word	0x16bebd93
 800bc2c:	3f66c16c 	.word	0x3f66c16c
 800bc30:	5555553e 	.word	0x5555553e
 800bc34:	3fc55555 	.word	0x3fc55555
 800bc38:	3ff00000 	.word	0x3ff00000
 800bc3c:	4090cbff 	.word	0x4090cbff
 800bc40:	3f6f3400 	.word	0x3f6f3400
 800bc44:	c2f8f359 	.word	0xc2f8f359
 800bc48:	01a56e1f 	.word	0x01a56e1f

0800bc4c <__ieee754_sqrt>:
 800bc4c:	4b55      	ldr	r3, [pc, #340]	; (800bda4 <__ieee754_sqrt+0x158>)
 800bc4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc50:	001a      	movs	r2, r3
 800bc52:	0005      	movs	r5, r0
 800bc54:	000c      	movs	r4, r1
 800bc56:	400a      	ands	r2, r1
 800bc58:	429a      	cmp	r2, r3
 800bc5a:	d10f      	bne.n	800bc7c <__ieee754_sqrt+0x30>
 800bc5c:	0002      	movs	r2, r0
 800bc5e:	000b      	movs	r3, r1
 800bc60:	f7f5 fdf0 	bl	8001844 <__aeabi_dmul>
 800bc64:	0002      	movs	r2, r0
 800bc66:	000b      	movs	r3, r1
 800bc68:	0028      	movs	r0, r5
 800bc6a:	0021      	movs	r1, r4
 800bc6c:	f7f4 fec4 	bl	80009f8 <__aeabi_dadd>
 800bc70:	0005      	movs	r5, r0
 800bc72:	000c      	movs	r4, r1
 800bc74:	0028      	movs	r0, r5
 800bc76:	0021      	movs	r1, r4
 800bc78:	b003      	add	sp, #12
 800bc7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc7c:	0002      	movs	r2, r0
 800bc7e:	2900      	cmp	r1, #0
 800bc80:	dc10      	bgt.n	800bca4 <__ieee754_sqrt+0x58>
 800bc82:	004b      	lsls	r3, r1, #1
 800bc84:	085b      	lsrs	r3, r3, #1
 800bc86:	4303      	orrs	r3, r0
 800bc88:	d0f4      	beq.n	800bc74 <__ieee754_sqrt+0x28>
 800bc8a:	2000      	movs	r0, #0
 800bc8c:	4281      	cmp	r1, r0
 800bc8e:	d100      	bne.n	800bc92 <__ieee754_sqrt+0x46>
 800bc90:	e07f      	b.n	800bd92 <__ieee754_sqrt+0x146>
 800bc92:	000b      	movs	r3, r1
 800bc94:	0028      	movs	r0, r5
 800bc96:	f7f6 f847 	bl	8001d28 <__aeabi_dsub>
 800bc9a:	0002      	movs	r2, r0
 800bc9c:	000b      	movs	r3, r1
 800bc9e:	f7f5 f9c7 	bl	8001030 <__aeabi_ddiv>
 800bca2:	e7e5      	b.n	800bc70 <__ieee754_sqrt+0x24>
 800bca4:	1508      	asrs	r0, r1, #20
 800bca6:	d074      	beq.n	800bd92 <__ieee754_sqrt+0x146>
 800bca8:	4b3f      	ldr	r3, [pc, #252]	; (800bda8 <__ieee754_sqrt+0x15c>)
 800bcaa:	0309      	lsls	r1, r1, #12
 800bcac:	18c0      	adds	r0, r0, r3
 800bcae:	2380      	movs	r3, #128	; 0x80
 800bcb0:	0b09      	lsrs	r1, r1, #12
 800bcb2:	035b      	lsls	r3, r3, #13
 800bcb4:	4319      	orrs	r1, r3
 800bcb6:	07c3      	lsls	r3, r0, #31
 800bcb8:	d503      	bpl.n	800bcc2 <__ieee754_sqrt+0x76>
 800bcba:	0fd3      	lsrs	r3, r2, #31
 800bcbc:	0049      	lsls	r1, r1, #1
 800bcbe:	18c9      	adds	r1, r1, r3
 800bcc0:	0052      	lsls	r2, r2, #1
 800bcc2:	2400      	movs	r4, #0
 800bcc4:	1043      	asrs	r3, r0, #1
 800bcc6:	0049      	lsls	r1, r1, #1
 800bcc8:	9301      	str	r3, [sp, #4]
 800bcca:	2580      	movs	r5, #128	; 0x80
 800bccc:	0fd3      	lsrs	r3, r2, #31
 800bcce:	18cb      	adds	r3, r1, r3
 800bcd0:	0020      	movs	r0, r4
 800bcd2:	2116      	movs	r1, #22
 800bcd4:	0052      	lsls	r2, r2, #1
 800bcd6:	03ad      	lsls	r5, r5, #14
 800bcd8:	1946      	adds	r6, r0, r5
 800bcda:	429e      	cmp	r6, r3
 800bcdc:	dc02      	bgt.n	800bce4 <__ieee754_sqrt+0x98>
 800bcde:	1970      	adds	r0, r6, r5
 800bce0:	1b9b      	subs	r3, r3, r6
 800bce2:	1964      	adds	r4, r4, r5
 800bce4:	0fd6      	lsrs	r6, r2, #31
 800bce6:	005b      	lsls	r3, r3, #1
 800bce8:	3901      	subs	r1, #1
 800bcea:	199b      	adds	r3, r3, r6
 800bcec:	0052      	lsls	r2, r2, #1
 800bcee:	086d      	lsrs	r5, r5, #1
 800bcf0:	2900      	cmp	r1, #0
 800bcf2:	d1f1      	bne.n	800bcd8 <__ieee754_sqrt+0x8c>
 800bcf4:	2520      	movs	r5, #32
 800bcf6:	2680      	movs	r6, #128	; 0x80
 800bcf8:	46ac      	mov	ip, r5
 800bcfa:	9100      	str	r1, [sp, #0]
 800bcfc:	0636      	lsls	r6, r6, #24
 800bcfe:	9d00      	ldr	r5, [sp, #0]
 800bd00:	1977      	adds	r7, r6, r5
 800bd02:	4283      	cmp	r3, r0
 800bd04:	dc02      	bgt.n	800bd0c <__ieee754_sqrt+0xc0>
 800bd06:	d112      	bne.n	800bd2e <__ieee754_sqrt+0xe2>
 800bd08:	4297      	cmp	r7, r2
 800bd0a:	d810      	bhi.n	800bd2e <__ieee754_sqrt+0xe2>
 800bd0c:	19bd      	adds	r5, r7, r6
 800bd0e:	9500      	str	r5, [sp, #0]
 800bd10:	0005      	movs	r5, r0
 800bd12:	2f00      	cmp	r7, #0
 800bd14:	da03      	bge.n	800bd1e <__ieee754_sqrt+0xd2>
 800bd16:	9d00      	ldr	r5, [sp, #0]
 800bd18:	43ed      	mvns	r5, r5
 800bd1a:	0fed      	lsrs	r5, r5, #31
 800bd1c:	1945      	adds	r5, r0, r5
 800bd1e:	1a1b      	subs	r3, r3, r0
 800bd20:	42ba      	cmp	r2, r7
 800bd22:	4180      	sbcs	r0, r0
 800bd24:	4240      	negs	r0, r0
 800bd26:	1a1b      	subs	r3, r3, r0
 800bd28:	0028      	movs	r0, r5
 800bd2a:	1bd2      	subs	r2, r2, r7
 800bd2c:	1989      	adds	r1, r1, r6
 800bd2e:	0fd5      	lsrs	r5, r2, #31
 800bd30:	005b      	lsls	r3, r3, #1
 800bd32:	18eb      	adds	r3, r5, r3
 800bd34:	2501      	movs	r5, #1
 800bd36:	426d      	negs	r5, r5
 800bd38:	44ac      	add	ip, r5
 800bd3a:	4665      	mov	r5, ip
 800bd3c:	0052      	lsls	r2, r2, #1
 800bd3e:	0876      	lsrs	r6, r6, #1
 800bd40:	2d00      	cmp	r5, #0
 800bd42:	d1dc      	bne.n	800bcfe <__ieee754_sqrt+0xb2>
 800bd44:	4313      	orrs	r3, r2
 800bd46:	d003      	beq.n	800bd50 <__ieee754_sqrt+0x104>
 800bd48:	1c4b      	adds	r3, r1, #1
 800bd4a:	d127      	bne.n	800bd9c <__ieee754_sqrt+0x150>
 800bd4c:	4661      	mov	r1, ip
 800bd4e:	3401      	adds	r4, #1
 800bd50:	4b16      	ldr	r3, [pc, #88]	; (800bdac <__ieee754_sqrt+0x160>)
 800bd52:	1060      	asrs	r0, r4, #1
 800bd54:	18c0      	adds	r0, r0, r3
 800bd56:	0849      	lsrs	r1, r1, #1
 800bd58:	07e3      	lsls	r3, r4, #31
 800bd5a:	d502      	bpl.n	800bd62 <__ieee754_sqrt+0x116>
 800bd5c:	2380      	movs	r3, #128	; 0x80
 800bd5e:	061b      	lsls	r3, r3, #24
 800bd60:	4319      	orrs	r1, r3
 800bd62:	9b01      	ldr	r3, [sp, #4]
 800bd64:	000d      	movs	r5, r1
 800bd66:	051c      	lsls	r4, r3, #20
 800bd68:	1823      	adds	r3, r4, r0
 800bd6a:	001c      	movs	r4, r3
 800bd6c:	e782      	b.n	800bc74 <__ieee754_sqrt+0x28>
 800bd6e:	0ad1      	lsrs	r1, r2, #11
 800bd70:	3b15      	subs	r3, #21
 800bd72:	0552      	lsls	r2, r2, #21
 800bd74:	2900      	cmp	r1, #0
 800bd76:	d0fa      	beq.n	800bd6e <__ieee754_sqrt+0x122>
 800bd78:	2480      	movs	r4, #128	; 0x80
 800bd7a:	0364      	lsls	r4, r4, #13
 800bd7c:	4221      	tst	r1, r4
 800bd7e:	d00a      	beq.n	800bd96 <__ieee754_sqrt+0x14a>
 800bd80:	2420      	movs	r4, #32
 800bd82:	0016      	movs	r6, r2
 800bd84:	1a24      	subs	r4, r4, r0
 800bd86:	40e6      	lsrs	r6, r4
 800bd88:	1e45      	subs	r5, r0, #1
 800bd8a:	4082      	lsls	r2, r0
 800bd8c:	4331      	orrs	r1, r6
 800bd8e:	1b58      	subs	r0, r3, r5
 800bd90:	e78a      	b.n	800bca8 <__ieee754_sqrt+0x5c>
 800bd92:	2300      	movs	r3, #0
 800bd94:	e7ee      	b.n	800bd74 <__ieee754_sqrt+0x128>
 800bd96:	0049      	lsls	r1, r1, #1
 800bd98:	3001      	adds	r0, #1
 800bd9a:	e7ef      	b.n	800bd7c <__ieee754_sqrt+0x130>
 800bd9c:	2301      	movs	r3, #1
 800bd9e:	3101      	adds	r1, #1
 800bda0:	4399      	bics	r1, r3
 800bda2:	e7d5      	b.n	800bd50 <__ieee754_sqrt+0x104>
 800bda4:	7ff00000 	.word	0x7ff00000
 800bda8:	fffffc01 	.word	0xfffffc01
 800bdac:	3fe00000 	.word	0x3fe00000

0800bdb0 <fabs>:
 800bdb0:	0049      	lsls	r1, r1, #1
 800bdb2:	084b      	lsrs	r3, r1, #1
 800bdb4:	0019      	movs	r1, r3
 800bdb6:	4770      	bx	lr

0800bdb8 <finite>:
 800bdb8:	0048      	lsls	r0, r1, #1
 800bdba:	4b02      	ldr	r3, [pc, #8]	; (800bdc4 <finite+0xc>)
 800bdbc:	0840      	lsrs	r0, r0, #1
 800bdbe:	18c0      	adds	r0, r0, r3
 800bdc0:	0fc0      	lsrs	r0, r0, #31
 800bdc2:	4770      	bx	lr
 800bdc4:	80100000 	.word	0x80100000

0800bdc8 <matherr>:
 800bdc8:	2000      	movs	r0, #0
 800bdca:	4770      	bx	lr

0800bdcc <nan>:
 800bdcc:	2000      	movs	r0, #0
 800bdce:	4901      	ldr	r1, [pc, #4]	; (800bdd4 <nan+0x8>)
 800bdd0:	4770      	bx	lr
 800bdd2:	46c0      	nop			; (mov r8, r8)
 800bdd4:	7ff80000 	.word	0x7ff80000

0800bdd8 <rint>:
 800bdd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bdda:	004a      	lsls	r2, r1, #1
 800bddc:	4e3e      	ldr	r6, [pc, #248]	; (800bed8 <rint+0x100>)
 800bdde:	0d52      	lsrs	r2, r2, #21
 800bde0:	b085      	sub	sp, #20
 800bde2:	1996      	adds	r6, r2, r6
 800bde4:	000d      	movs	r5, r1
 800bde6:	9101      	str	r1, [sp, #4]
 800bde8:	0003      	movs	r3, r0
 800bdea:	0fcc      	lsrs	r4, r1, #31
 800bdec:	2e13      	cmp	r6, #19
 800bdee:	dc57      	bgt.n	800bea0 <rint+0xc8>
 800bdf0:	2e00      	cmp	r6, #0
 800bdf2:	da2a      	bge.n	800be4a <rint+0x72>
 800bdf4:	004a      	lsls	r2, r1, #1
 800bdf6:	0852      	lsrs	r2, r2, #1
 800bdf8:	4302      	orrs	r2, r0
 800bdfa:	d024      	beq.n	800be46 <rint+0x6e>
 800bdfc:	030a      	lsls	r2, r1, #12
 800bdfe:	0b12      	lsrs	r2, r2, #12
 800be00:	4302      	orrs	r2, r0
 800be02:	4253      	negs	r3, r2
 800be04:	4313      	orrs	r3, r2
 800be06:	2280      	movs	r2, #128	; 0x80
 800be08:	0c4d      	lsrs	r5, r1, #17
 800be0a:	0312      	lsls	r2, r2, #12
 800be0c:	0b1b      	lsrs	r3, r3, #12
 800be0e:	4013      	ands	r3, r2
 800be10:	046d      	lsls	r5, r5, #17
 800be12:	432b      	orrs	r3, r5
 800be14:	0019      	movs	r1, r3
 800be16:	4b31      	ldr	r3, [pc, #196]	; (800bedc <rint+0x104>)
 800be18:	00e2      	lsls	r2, r4, #3
 800be1a:	189b      	adds	r3, r3, r2
 800be1c:	681e      	ldr	r6, [r3, #0]
 800be1e:	685f      	ldr	r7, [r3, #4]
 800be20:	0002      	movs	r2, r0
 800be22:	000b      	movs	r3, r1
 800be24:	0030      	movs	r0, r6
 800be26:	0039      	movs	r1, r7
 800be28:	f7f4 fde6 	bl	80009f8 <__aeabi_dadd>
 800be2c:	9002      	str	r0, [sp, #8]
 800be2e:	9103      	str	r1, [sp, #12]
 800be30:	9802      	ldr	r0, [sp, #8]
 800be32:	9903      	ldr	r1, [sp, #12]
 800be34:	003b      	movs	r3, r7
 800be36:	0032      	movs	r2, r6
 800be38:	f7f5 ff76 	bl	8001d28 <__aeabi_dsub>
 800be3c:	004b      	lsls	r3, r1, #1
 800be3e:	085b      	lsrs	r3, r3, #1
 800be40:	07e4      	lsls	r4, r4, #31
 800be42:	4323      	orrs	r3, r4
 800be44:	0019      	movs	r1, r3
 800be46:	b005      	add	sp, #20
 800be48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be4a:	4a25      	ldr	r2, [pc, #148]	; (800bee0 <rint+0x108>)
 800be4c:	4132      	asrs	r2, r6
 800be4e:	0017      	movs	r7, r2
 800be50:	400f      	ands	r7, r1
 800be52:	4307      	orrs	r7, r0
 800be54:	d0f7      	beq.n	800be46 <rint+0x6e>
 800be56:	0852      	lsrs	r2, r2, #1
 800be58:	0011      	movs	r1, r2
 800be5a:	4029      	ands	r1, r5
 800be5c:	430b      	orrs	r3, r1
 800be5e:	d00a      	beq.n	800be76 <rint+0x9e>
 800be60:	2300      	movs	r3, #0
 800be62:	2e13      	cmp	r6, #19
 800be64:	d101      	bne.n	800be6a <rint+0x92>
 800be66:	2380      	movs	r3, #128	; 0x80
 800be68:	061b      	lsls	r3, r3, #24
 800be6a:	2780      	movs	r7, #128	; 0x80
 800be6c:	02ff      	lsls	r7, r7, #11
 800be6e:	4137      	asrs	r7, r6
 800be70:	4395      	bics	r5, r2
 800be72:	432f      	orrs	r7, r5
 800be74:	9701      	str	r7, [sp, #4]
 800be76:	9901      	ldr	r1, [sp, #4]
 800be78:	001a      	movs	r2, r3
 800be7a:	000b      	movs	r3, r1
 800be7c:	4917      	ldr	r1, [pc, #92]	; (800bedc <rint+0x104>)
 800be7e:	00e4      	lsls	r4, r4, #3
 800be80:	190c      	adds	r4, r1, r4
 800be82:	6865      	ldr	r5, [r4, #4]
 800be84:	6824      	ldr	r4, [r4, #0]
 800be86:	0020      	movs	r0, r4
 800be88:	0029      	movs	r1, r5
 800be8a:	f7f4 fdb5 	bl	80009f8 <__aeabi_dadd>
 800be8e:	9002      	str	r0, [sp, #8]
 800be90:	9103      	str	r1, [sp, #12]
 800be92:	9802      	ldr	r0, [sp, #8]
 800be94:	9903      	ldr	r1, [sp, #12]
 800be96:	0022      	movs	r2, r4
 800be98:	002b      	movs	r3, r5
 800be9a:	f7f5 ff45 	bl	8001d28 <__aeabi_dsub>
 800be9e:	e7d2      	b.n	800be46 <rint+0x6e>
 800bea0:	2e33      	cmp	r6, #51	; 0x33
 800bea2:	dd08      	ble.n	800beb6 <rint+0xde>
 800bea4:	2380      	movs	r3, #128	; 0x80
 800bea6:	00db      	lsls	r3, r3, #3
 800bea8:	429e      	cmp	r6, r3
 800beaa:	d1cc      	bne.n	800be46 <rint+0x6e>
 800beac:	0002      	movs	r2, r0
 800beae:	000b      	movs	r3, r1
 800beb0:	f7f4 fda2 	bl	80009f8 <__aeabi_dadd>
 800beb4:	e7c7      	b.n	800be46 <rint+0x6e>
 800beb6:	2601      	movs	r6, #1
 800beb8:	4d0a      	ldr	r5, [pc, #40]	; (800bee4 <rint+0x10c>)
 800beba:	4276      	negs	r6, r6
 800bebc:	1952      	adds	r2, r2, r5
 800bebe:	40d6      	lsrs	r6, r2
 800bec0:	4206      	tst	r6, r0
 800bec2:	d0c0      	beq.n	800be46 <rint+0x6e>
 800bec4:	0876      	lsrs	r6, r6, #1
 800bec6:	4206      	tst	r6, r0
 800bec8:	d0d5      	beq.n	800be76 <rint+0x9e>
 800beca:	2180      	movs	r1, #128	; 0x80
 800becc:	05c9      	lsls	r1, r1, #23
 800bece:	4111      	asrs	r1, r2
 800bed0:	43b3      	bics	r3, r6
 800bed2:	430b      	orrs	r3, r1
 800bed4:	e7cf      	b.n	800be76 <rint+0x9e>
 800bed6:	46c0      	nop			; (mov r8, r8)
 800bed8:	fffffc01 	.word	0xfffffc01
 800bedc:	0800c428 	.word	0x0800c428
 800bee0:	000fffff 	.word	0x000fffff
 800bee4:	fffffbed 	.word	0xfffffbed

0800bee8 <scalbn>:
 800bee8:	004b      	lsls	r3, r1, #1
 800beea:	b570      	push	{r4, r5, r6, lr}
 800beec:	0d5b      	lsrs	r3, r3, #21
 800beee:	0014      	movs	r4, r2
 800bef0:	000a      	movs	r2, r1
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d10d      	bne.n	800bf12 <scalbn+0x2a>
 800bef6:	004b      	lsls	r3, r1, #1
 800bef8:	085b      	lsrs	r3, r3, #1
 800befa:	4303      	orrs	r3, r0
 800befc:	d010      	beq.n	800bf20 <scalbn+0x38>
 800befe:	4b21      	ldr	r3, [pc, #132]	; (800bf84 <scalbn+0x9c>)
 800bf00:	2200      	movs	r2, #0
 800bf02:	f7f5 fc9f 	bl	8001844 <__aeabi_dmul>
 800bf06:	4b20      	ldr	r3, [pc, #128]	; (800bf88 <scalbn+0xa0>)
 800bf08:	429c      	cmp	r4, r3
 800bf0a:	da0a      	bge.n	800bf22 <scalbn+0x3a>
 800bf0c:	4a1f      	ldr	r2, [pc, #124]	; (800bf8c <scalbn+0xa4>)
 800bf0e:	4b20      	ldr	r3, [pc, #128]	; (800bf90 <scalbn+0xa8>)
 800bf10:	e017      	b.n	800bf42 <scalbn+0x5a>
 800bf12:	4d20      	ldr	r5, [pc, #128]	; (800bf94 <scalbn+0xac>)
 800bf14:	42ab      	cmp	r3, r5
 800bf16:	d108      	bne.n	800bf2a <scalbn+0x42>
 800bf18:	0002      	movs	r2, r0
 800bf1a:	000b      	movs	r3, r1
 800bf1c:	f7f4 fd6c 	bl	80009f8 <__aeabi_dadd>
 800bf20:	bd70      	pop	{r4, r5, r6, pc}
 800bf22:	000a      	movs	r2, r1
 800bf24:	004b      	lsls	r3, r1, #1
 800bf26:	0d5b      	lsrs	r3, r3, #21
 800bf28:	3b36      	subs	r3, #54	; 0x36
 800bf2a:	4d1b      	ldr	r5, [pc, #108]	; (800bf98 <scalbn+0xb0>)
 800bf2c:	18e3      	adds	r3, r4, r3
 800bf2e:	42ab      	cmp	r3, r5
 800bf30:	dd0a      	ble.n	800bf48 <scalbn+0x60>
 800bf32:	0002      	movs	r2, r0
 800bf34:	000b      	movs	r3, r1
 800bf36:	4819      	ldr	r0, [pc, #100]	; (800bf9c <scalbn+0xb4>)
 800bf38:	4919      	ldr	r1, [pc, #100]	; (800bfa0 <scalbn+0xb8>)
 800bf3a:	f000 f839 	bl	800bfb0 <copysign>
 800bf3e:	4a17      	ldr	r2, [pc, #92]	; (800bf9c <scalbn+0xb4>)
 800bf40:	4b17      	ldr	r3, [pc, #92]	; (800bfa0 <scalbn+0xb8>)
 800bf42:	f7f5 fc7f 	bl	8001844 <__aeabi_dmul>
 800bf46:	e7eb      	b.n	800bf20 <scalbn+0x38>
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	dd05      	ble.n	800bf58 <scalbn+0x70>
 800bf4c:	4c15      	ldr	r4, [pc, #84]	; (800bfa4 <scalbn+0xbc>)
 800bf4e:	051b      	lsls	r3, r3, #20
 800bf50:	4022      	ands	r2, r4
 800bf52:	431a      	orrs	r2, r3
 800bf54:	0011      	movs	r1, r2
 800bf56:	e7e3      	b.n	800bf20 <scalbn+0x38>
 800bf58:	001d      	movs	r5, r3
 800bf5a:	3535      	adds	r5, #53	; 0x35
 800bf5c:	da09      	bge.n	800bf72 <scalbn+0x8a>
 800bf5e:	4b12      	ldr	r3, [pc, #72]	; (800bfa8 <scalbn+0xc0>)
 800bf60:	0002      	movs	r2, r0
 800bf62:	429c      	cmp	r4, r3
 800bf64:	dce6      	bgt.n	800bf34 <scalbn+0x4c>
 800bf66:	000b      	movs	r3, r1
 800bf68:	4808      	ldr	r0, [pc, #32]	; (800bf8c <scalbn+0xa4>)
 800bf6a:	4909      	ldr	r1, [pc, #36]	; (800bf90 <scalbn+0xa8>)
 800bf6c:	f000 f820 	bl	800bfb0 <copysign>
 800bf70:	e7cc      	b.n	800bf0c <scalbn+0x24>
 800bf72:	4c0c      	ldr	r4, [pc, #48]	; (800bfa4 <scalbn+0xbc>)
 800bf74:	3336      	adds	r3, #54	; 0x36
 800bf76:	4022      	ands	r2, r4
 800bf78:	051b      	lsls	r3, r3, #20
 800bf7a:	4313      	orrs	r3, r2
 800bf7c:	0019      	movs	r1, r3
 800bf7e:	2200      	movs	r2, #0
 800bf80:	4b0a      	ldr	r3, [pc, #40]	; (800bfac <scalbn+0xc4>)
 800bf82:	e7de      	b.n	800bf42 <scalbn+0x5a>
 800bf84:	43500000 	.word	0x43500000
 800bf88:	ffff3cb0 	.word	0xffff3cb0
 800bf8c:	c2f8f359 	.word	0xc2f8f359
 800bf90:	01a56e1f 	.word	0x01a56e1f
 800bf94:	000007ff 	.word	0x000007ff
 800bf98:	000007fe 	.word	0x000007fe
 800bf9c:	8800759c 	.word	0x8800759c
 800bfa0:	7e37e43c 	.word	0x7e37e43c
 800bfa4:	800fffff 	.word	0x800fffff
 800bfa8:	0000c350 	.word	0x0000c350
 800bfac:	3c900000 	.word	0x3c900000

0800bfb0 <copysign>:
 800bfb0:	b530      	push	{r4, r5, lr}
 800bfb2:	004a      	lsls	r2, r1, #1
 800bfb4:	0fdb      	lsrs	r3, r3, #31
 800bfb6:	07db      	lsls	r3, r3, #31
 800bfb8:	0852      	lsrs	r2, r2, #1
 800bfba:	431a      	orrs	r2, r3
 800bfbc:	0011      	movs	r1, r2
 800bfbe:	bd30      	pop	{r4, r5, pc}

0800bfc0 <_init>:
 800bfc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfc2:	46c0      	nop			; (mov r8, r8)
 800bfc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfc6:	bc08      	pop	{r3}
 800bfc8:	469e      	mov	lr, r3
 800bfca:	4770      	bx	lr

0800bfcc <_fini>:
 800bfcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfce:	46c0      	nop			; (mov r8, r8)
 800bfd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfd2:	bc08      	pop	{r3}
 800bfd4:	469e      	mov	lr, r3
 800bfd6:	4770      	bx	lr
