library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity statemachine_tb is
-- No ports in the testbench entity
end statemachine_tb;