
Klebot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d34  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  08009f20  08009f20  00019f20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2e4  0800a2e4  00020260  2**0
                  CONTENTS
  4 .ARM          00000008  0800a2e4  0800a2e4  0001a2e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2ec  0800a2ec  00020260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2ec  0800a2ec  0001a2ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a2f0  0800a2f0  0001a2f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000260  20000000  0800a2f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000570  20000260  0800a554  00020260  2**2
                  ALLOC
 10 ._user_heap_stack 00001800  200007d0  0800a554  000207d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020260  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020289  2**0
                  CONTENTS, READONLY
 13 .debug_info   000167fa  00000000  00000000  000202cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000404b  00000000  00000000  00036ac6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001698  00000000  00000000  0003ab18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000115c  00000000  00000000  0003c1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023451  00000000  00000000  0003d30c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c43f  00000000  00000000  0006075d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c2d5e  00000000  00000000  0007cb9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006e64  00000000  00000000  0013f8fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00146760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000260 	.word	0x20000260
 8000204:	00000000 	.word	0x00000000
 8000208:	08009f04 	.word	0x08009f04

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000264 	.word	0x20000264
 8000224:	08009f04 	.word	0x08009f04

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_frsub>:
 8000b60:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b64:	e002      	b.n	8000b6c <__addsf3>
 8000b66:	bf00      	nop

08000b68 <__aeabi_fsub>:
 8000b68:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b6c <__addsf3>:
 8000b6c:	0042      	lsls	r2, r0, #1
 8000b6e:	bf1f      	itttt	ne
 8000b70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b74:	ea92 0f03 	teqne	r2, r3
 8000b78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b80:	d06a      	beq.n	8000c58 <__addsf3+0xec>
 8000b82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8a:	bfc1      	itttt	gt
 8000b8c:	18d2      	addgt	r2, r2, r3
 8000b8e:	4041      	eorgt	r1, r0
 8000b90:	4048      	eorgt	r0, r1
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	bfb8      	it	lt
 8000b96:	425b      	neglt	r3, r3
 8000b98:	2b19      	cmp	r3, #25
 8000b9a:	bf88      	it	hi
 8000b9c:	4770      	bxhi	lr
 8000b9e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bb6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bba:	bf18      	it	ne
 8000bbc:	4249      	negne	r1, r1
 8000bbe:	ea92 0f03 	teq	r2, r3
 8000bc2:	d03f      	beq.n	8000c44 <__addsf3+0xd8>
 8000bc4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bcc:	eb10 000c 	adds.w	r0, r0, ip
 8000bd0:	f1c3 0320 	rsb	r3, r3, #32
 8000bd4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bdc:	d502      	bpl.n	8000be4 <__addsf3+0x78>
 8000bde:	4249      	negs	r1, r1
 8000be0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000be8:	d313      	bcc.n	8000c12 <__addsf3+0xa6>
 8000bea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bee:	d306      	bcc.n	8000bfe <__addsf3+0x92>
 8000bf0:	0840      	lsrs	r0, r0, #1
 8000bf2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bf6:	f102 0201 	add.w	r2, r2, #1
 8000bfa:	2afe      	cmp	r2, #254	; 0xfe
 8000bfc:	d251      	bcs.n	8000ca2 <__addsf3+0x136>
 8000bfe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	ea40 0003 	orr.w	r0, r0, r3
 8000c10:	4770      	bx	lr
 8000c12:	0049      	lsls	r1, r1, #1
 8000c14:	eb40 0000 	adc.w	r0, r0, r0
 8000c18:	3a01      	subs	r2, #1
 8000c1a:	bf28      	it	cs
 8000c1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c20:	d2ed      	bcs.n	8000bfe <__addsf3+0x92>
 8000c22:	fab0 fc80 	clz	ip, r0
 8000c26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c32:	bfaa      	itet	ge
 8000c34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c38:	4252      	neglt	r2, r2
 8000c3a:	4318      	orrge	r0, r3
 8000c3c:	bfbc      	itt	lt
 8000c3e:	40d0      	lsrlt	r0, r2
 8000c40:	4318      	orrlt	r0, r3
 8000c42:	4770      	bx	lr
 8000c44:	f092 0f00 	teq	r2, #0
 8000c48:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c4c:	bf06      	itte	eq
 8000c4e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c52:	3201      	addeq	r2, #1
 8000c54:	3b01      	subne	r3, #1
 8000c56:	e7b5      	b.n	8000bc4 <__addsf3+0x58>
 8000c58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c60:	bf18      	it	ne
 8000c62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c66:	d021      	beq.n	8000cac <__addsf3+0x140>
 8000c68:	ea92 0f03 	teq	r2, r3
 8000c6c:	d004      	beq.n	8000c78 <__addsf3+0x10c>
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	bf08      	it	eq
 8000c74:	4608      	moveq	r0, r1
 8000c76:	4770      	bx	lr
 8000c78:	ea90 0f01 	teq	r0, r1
 8000c7c:	bf1c      	itt	ne
 8000c7e:	2000      	movne	r0, #0
 8000c80:	4770      	bxne	lr
 8000c82:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c86:	d104      	bne.n	8000c92 <__addsf3+0x126>
 8000c88:	0040      	lsls	r0, r0, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c90:	4770      	bx	lr
 8000c92:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c96:	bf3c      	itt	cc
 8000c98:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bxcc	lr
 8000c9e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ca2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ca6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000caa:	4770      	bx	lr
 8000cac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb0:	bf16      	itet	ne
 8000cb2:	4608      	movne	r0, r1
 8000cb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb8:	4601      	movne	r1, r0
 8000cba:	0242      	lsls	r2, r0, #9
 8000cbc:	bf06      	itte	eq
 8000cbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc2:	ea90 0f01 	teqeq	r0, r1
 8000cc6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_ui2f>:
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e004      	b.n	8000cdc <__aeabi_i2f+0x8>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_i2f>:
 8000cd4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cd8:	bf48      	it	mi
 8000cda:	4240      	negmi	r0, r0
 8000cdc:	ea5f 0c00 	movs.w	ip, r0
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ce8:	4601      	mov	r1, r0
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	e01c      	b.n	8000d2a <__aeabi_l2f+0x2a>

08000cf0 <__aeabi_ul2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	e00a      	b.n	8000d14 <__aeabi_l2f+0x14>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_l2f>:
 8000d00:	ea50 0201 	orrs.w	r2, r0, r1
 8000d04:	bf08      	it	eq
 8000d06:	4770      	bxeq	lr
 8000d08:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__aeabi_l2f+0x14>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	ea5f 0c01 	movs.w	ip, r1
 8000d18:	bf02      	ittt	eq
 8000d1a:	4684      	moveq	ip, r0
 8000d1c:	4601      	moveq	r1, r0
 8000d1e:	2000      	moveq	r0, #0
 8000d20:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d24:	bf08      	it	eq
 8000d26:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d2a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d2e:	fabc f28c 	clz	r2, ip
 8000d32:	3a08      	subs	r2, #8
 8000d34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d38:	db10      	blt.n	8000d5c <__aeabi_l2f+0x5c>
 8000d3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d3e:	4463      	add	r3, ip
 8000d40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	f020 0001 	biceq.w	r0, r0, #1
 8000d5a:	4770      	bx	lr
 8000d5c:	f102 0220 	add.w	r2, r2, #32
 8000d60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d64:	f1c2 0220 	rsb	r2, r2, #32
 8000d68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d70:	eb43 0002 	adc.w	r0, r3, r2
 8000d74:	bf08      	it	eq
 8000d76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7a:	4770      	bx	lr

08000d7c <__aeabi_fmul>:
 8000d7c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d84:	bf1e      	ittt	ne
 8000d86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8a:	ea92 0f0c 	teqne	r2, ip
 8000d8e:	ea93 0f0c 	teqne	r3, ip
 8000d92:	d06f      	beq.n	8000e74 <__aeabi_fmul+0xf8>
 8000d94:	441a      	add	r2, r3
 8000d96:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9a:	0240      	lsls	r0, r0, #9
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da2:	d01e      	beq.n	8000de2 <__aeabi_fmul+0x66>
 8000da4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000da8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db0:	fba0 3101 	umull	r3, r1, r0, r1
 8000db4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000db8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dbc:	bf3e      	ittt	cc
 8000dbe:	0049      	lslcc	r1, r1, #1
 8000dc0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc4:	005b      	lslcc	r3, r3, #1
 8000dc6:	ea40 0001 	orr.w	r0, r0, r1
 8000dca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dce:	2afd      	cmp	r2, #253	; 0xfd
 8000dd0:	d81d      	bhi.n	8000e0e <__aeabi_fmul+0x92>
 8000dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dda:	bf08      	it	eq
 8000ddc:	f020 0001 	biceq.w	r0, r0, #1
 8000de0:	4770      	bx	lr
 8000de2:	f090 0f00 	teq	r0, #0
 8000de6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dea:	bf08      	it	eq
 8000dec:	0249      	lsleq	r1, r1, #9
 8000dee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000df6:	3a7f      	subs	r2, #127	; 0x7f
 8000df8:	bfc2      	ittt	gt
 8000dfa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dfe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e02:	4770      	bxgt	lr
 8000e04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	3a01      	subs	r2, #1
 8000e0e:	dc5d      	bgt.n	8000ecc <__aeabi_fmul+0x150>
 8000e10:	f112 0f19 	cmn.w	r2, #25
 8000e14:	bfdc      	itt	le
 8000e16:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e1a:	4770      	bxle	lr
 8000e1c:	f1c2 0200 	rsb	r2, r2, #0
 8000e20:	0041      	lsls	r1, r0, #1
 8000e22:	fa21 f102 	lsr.w	r1, r1, r2
 8000e26:	f1c2 0220 	rsb	r2, r2, #32
 8000e2a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e32:	f140 0000 	adc.w	r0, r0, #0
 8000e36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3a:	bf08      	it	eq
 8000e3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e40:	4770      	bx	lr
 8000e42:	f092 0f00 	teq	r2, #0
 8000e46:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e4a:	bf02      	ittt	eq
 8000e4c:	0040      	lsleq	r0, r0, #1
 8000e4e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e52:	3a01      	subeq	r2, #1
 8000e54:	d0f9      	beq.n	8000e4a <__aeabi_fmul+0xce>
 8000e56:	ea40 000c 	orr.w	r0, r0, ip
 8000e5a:	f093 0f00 	teq	r3, #0
 8000e5e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0049      	lsleq	r1, r1, #1
 8000e66:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e6a:	3b01      	subeq	r3, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fmul+0xe6>
 8000e6e:	ea41 010c 	orr.w	r1, r1, ip
 8000e72:	e78f      	b.n	8000d94 <__aeabi_fmul+0x18>
 8000e74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	bf18      	it	ne
 8000e7e:	ea93 0f0c 	teqne	r3, ip
 8000e82:	d00a      	beq.n	8000e9a <__aeabi_fmul+0x11e>
 8000e84:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e88:	bf18      	it	ne
 8000e8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e8e:	d1d8      	bne.n	8000e42 <__aeabi_fmul+0xc6>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	4770      	bx	lr
 8000e9a:	f090 0f00 	teq	r0, #0
 8000e9e:	bf17      	itett	ne
 8000ea0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ea4:	4608      	moveq	r0, r1
 8000ea6:	f091 0f00 	teqne	r1, #0
 8000eaa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eae:	d014      	beq.n	8000eda <__aeabi_fmul+0x15e>
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	d101      	bne.n	8000eba <__aeabi_fmul+0x13e>
 8000eb6:	0242      	lsls	r2, r0, #9
 8000eb8:	d10f      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000eba:	ea93 0f0c 	teq	r3, ip
 8000ebe:	d103      	bne.n	8000ec8 <__aeabi_fmul+0x14c>
 8000ec0:	024b      	lsls	r3, r1, #9
 8000ec2:	bf18      	it	ne
 8000ec4:	4608      	movne	r0, r1
 8000ec6:	d108      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ed4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed8:	4770      	bx	lr
 8000eda:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ede:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_fdiv>:
 8000ee4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ee8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eec:	bf1e      	ittt	ne
 8000eee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef2:	ea92 0f0c 	teqne	r2, ip
 8000ef6:	ea93 0f0c 	teqne	r3, ip
 8000efa:	d069      	beq.n	8000fd0 <__aeabi_fdiv+0xec>
 8000efc:	eba2 0203 	sub.w	r2, r2, r3
 8000f00:	ea80 0c01 	eor.w	ip, r0, r1
 8000f04:	0249      	lsls	r1, r1, #9
 8000f06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0a:	d037      	beq.n	8000f7c <__aeabi_fdiv+0x98>
 8000f0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	bf38      	it	cc
 8000f20:	005b      	lslcc	r3, r3, #1
 8000f22:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f26:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	bf24      	itt	cs
 8000f2e:	1a5b      	subcs	r3, r3, r1
 8000f30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f38:	bf24      	itt	cs
 8000f3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f46:	bf24      	itt	cs
 8000f48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	bf18      	it	ne
 8000f62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f66:	d1e0      	bne.n	8000f2a <__aeabi_fdiv+0x46>
 8000f68:	2afd      	cmp	r2, #253	; 0xfd
 8000f6a:	f63f af50 	bhi.w	8000e0e <__aeabi_fmul+0x92>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f74:	bf08      	it	eq
 8000f76:	f020 0001 	biceq.w	r0, r0, #1
 8000f7a:	4770      	bx	lr
 8000f7c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f84:	327f      	adds	r2, #127	; 0x7f
 8000f86:	bfc2      	ittt	gt
 8000f88:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f90:	4770      	bxgt	lr
 8000f92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	3a01      	subs	r2, #1
 8000f9c:	e737      	b.n	8000e0e <__aeabi_fmul+0x92>
 8000f9e:	f092 0f00 	teq	r2, #0
 8000fa2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fa6:	bf02      	ittt	eq
 8000fa8:	0040      	lsleq	r0, r0, #1
 8000faa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fae:	3a01      	subeq	r2, #1
 8000fb0:	d0f9      	beq.n	8000fa6 <__aeabi_fdiv+0xc2>
 8000fb2:	ea40 000c 	orr.w	r0, r0, ip
 8000fb6:	f093 0f00 	teq	r3, #0
 8000fba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	bf02      	ittt	eq
 8000fc0:	0049      	lsleq	r1, r1, #1
 8000fc2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fc6:	3b01      	subeq	r3, #1
 8000fc8:	d0f9      	beq.n	8000fbe <__aeabi_fdiv+0xda>
 8000fca:	ea41 010c 	orr.w	r1, r1, ip
 8000fce:	e795      	b.n	8000efc <__aeabi_fdiv+0x18>
 8000fd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd4:	ea92 0f0c 	teq	r2, ip
 8000fd8:	d108      	bne.n	8000fec <__aeabi_fdiv+0x108>
 8000fda:	0242      	lsls	r2, r0, #9
 8000fdc:	f47f af7d 	bne.w	8000eda <__aeabi_fmul+0x15e>
 8000fe0:	ea93 0f0c 	teq	r3, ip
 8000fe4:	f47f af70 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8000fe8:	4608      	mov	r0, r1
 8000fea:	e776      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000fec:	ea93 0f0c 	teq	r3, ip
 8000ff0:	d104      	bne.n	8000ffc <__aeabi_fdiv+0x118>
 8000ff2:	024b      	lsls	r3, r1, #9
 8000ff4:	f43f af4c 	beq.w	8000e90 <__aeabi_fmul+0x114>
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	e76e      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000ffc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001000:	bf18      	it	ne
 8001002:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001006:	d1ca      	bne.n	8000f9e <__aeabi_fdiv+0xba>
 8001008:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800100c:	f47f af5c 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8001010:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001014:	f47f af3c 	bne.w	8000e90 <__aeabi_fmul+0x114>
 8001018:	e75f      	b.n	8000eda <__aeabi_fmul+0x15e>
 800101a:	bf00      	nop

0800101c <__gesf2>:
 800101c:	f04f 3cff 	mov.w	ip, #4294967295
 8001020:	e006      	b.n	8001030 <__cmpsf2+0x4>
 8001022:	bf00      	nop

08001024 <__lesf2>:
 8001024:	f04f 0c01 	mov.w	ip, #1
 8001028:	e002      	b.n	8001030 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__cmpsf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001034:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001038:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800103c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001040:	bf18      	it	ne
 8001042:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001046:	d011      	beq.n	800106c <__cmpsf2+0x40>
 8001048:	b001      	add	sp, #4
 800104a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800104e:	bf18      	it	ne
 8001050:	ea90 0f01 	teqne	r0, r1
 8001054:	bf58      	it	pl
 8001056:	ebb2 0003 	subspl.w	r0, r2, r3
 800105a:	bf88      	it	hi
 800105c:	17c8      	asrhi	r0, r1, #31
 800105e:	bf38      	it	cc
 8001060:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001064:	bf18      	it	ne
 8001066:	f040 0001 	orrne.w	r0, r0, #1
 800106a:	4770      	bx	lr
 800106c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001070:	d102      	bne.n	8001078 <__cmpsf2+0x4c>
 8001072:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001076:	d105      	bne.n	8001084 <__cmpsf2+0x58>
 8001078:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800107c:	d1e4      	bne.n	8001048 <__cmpsf2+0x1c>
 800107e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001082:	d0e1      	beq.n	8001048 <__cmpsf2+0x1c>
 8001084:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <__aeabi_cfrcmple>:
 800108c:	4684      	mov	ip, r0
 800108e:	4608      	mov	r0, r1
 8001090:	4661      	mov	r1, ip
 8001092:	e7ff      	b.n	8001094 <__aeabi_cfcmpeq>

08001094 <__aeabi_cfcmpeq>:
 8001094:	b50f      	push	{r0, r1, r2, r3, lr}
 8001096:	f7ff ffc9 	bl	800102c <__cmpsf2>
 800109a:	2800      	cmp	r0, #0
 800109c:	bf48      	it	mi
 800109e:	f110 0f00 	cmnmi.w	r0, #0
 80010a2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010a4 <__aeabi_fcmpeq>:
 80010a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a8:	f7ff fff4 	bl	8001094 <__aeabi_cfcmpeq>
 80010ac:	bf0c      	ite	eq
 80010ae:	2001      	moveq	r0, #1
 80010b0:	2000      	movne	r0, #0
 80010b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b6:	bf00      	nop

080010b8 <__aeabi_fcmplt>:
 80010b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010bc:	f7ff ffea 	bl	8001094 <__aeabi_cfcmpeq>
 80010c0:	bf34      	ite	cc
 80010c2:	2001      	movcc	r0, #1
 80010c4:	2000      	movcs	r0, #0
 80010c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ca:	bf00      	nop

080010cc <__aeabi_fcmple>:
 80010cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d0:	f7ff ffe0 	bl	8001094 <__aeabi_cfcmpeq>
 80010d4:	bf94      	ite	ls
 80010d6:	2001      	movls	r0, #1
 80010d8:	2000      	movhi	r0, #0
 80010da:	f85d fb08 	ldr.w	pc, [sp], #8
 80010de:	bf00      	nop

080010e0 <__aeabi_fcmpge>:
 80010e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e4:	f7ff ffd2 	bl	800108c <__aeabi_cfrcmple>
 80010e8:	bf94      	ite	ls
 80010ea:	2001      	movls	r0, #1
 80010ec:	2000      	movhi	r0, #0
 80010ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f2:	bf00      	nop

080010f4 <__aeabi_fcmpgt>:
 80010f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f8:	f7ff ffc8 	bl	800108c <__aeabi_cfrcmple>
 80010fc:	bf34      	ite	cc
 80010fe:	2001      	movcc	r0, #1
 8001100:	2000      	movcs	r0, #0
 8001102:	f85d fb08 	ldr.w	pc, [sp], #8
 8001106:	bf00      	nop

08001108 <__aeabi_f2iz>:
 8001108:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800110c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001110:	d30f      	bcc.n	8001132 <__aeabi_f2iz+0x2a>
 8001112:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001116:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800111a:	d90d      	bls.n	8001138 <__aeabi_f2iz+0x30>
 800111c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001120:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001124:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001128:	fa23 f002 	lsr.w	r0, r3, r2
 800112c:	bf18      	it	ne
 800112e:	4240      	negne	r0, r0
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2iz+0x3a>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d105      	bne.n	800114e <__aeabi_f2iz+0x46>
 8001142:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001146:	bf08      	it	eq
 8001148:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800114c:	4770      	bx	lr
 800114e:	f04f 0000 	mov.w	r0, #0
 8001152:	4770      	bx	lr

08001154 <__aeabi_uldivmod>:
 8001154:	b953      	cbnz	r3, 800116c <__aeabi_uldivmod+0x18>
 8001156:	b94a      	cbnz	r2, 800116c <__aeabi_uldivmod+0x18>
 8001158:	2900      	cmp	r1, #0
 800115a:	bf08      	it	eq
 800115c:	2800      	cmpeq	r0, #0
 800115e:	bf1c      	itt	ne
 8001160:	f04f 31ff 	movne.w	r1, #4294967295
 8001164:	f04f 30ff 	movne.w	r0, #4294967295
 8001168:	f000 b972 	b.w	8001450 <__aeabi_idiv0>
 800116c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001170:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001174:	f000 f806 	bl	8001184 <__udivmoddi4>
 8001178:	f8dd e004 	ldr.w	lr, [sp, #4]
 800117c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001180:	b004      	add	sp, #16
 8001182:	4770      	bx	lr

08001184 <__udivmoddi4>:
 8001184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001188:	9e08      	ldr	r6, [sp, #32]
 800118a:	460d      	mov	r5, r1
 800118c:	4604      	mov	r4, r0
 800118e:	468e      	mov	lr, r1
 8001190:	2b00      	cmp	r3, #0
 8001192:	d14c      	bne.n	800122e <__udivmoddi4+0xaa>
 8001194:	428a      	cmp	r2, r1
 8001196:	4694      	mov	ip, r2
 8001198:	d967      	bls.n	800126a <__udivmoddi4+0xe6>
 800119a:	fab2 f382 	clz	r3, r2
 800119e:	b153      	cbz	r3, 80011b6 <__udivmoddi4+0x32>
 80011a0:	fa02 fc03 	lsl.w	ip, r2, r3
 80011a4:	f1c3 0220 	rsb	r2, r3, #32
 80011a8:	fa01 fe03 	lsl.w	lr, r1, r3
 80011ac:	fa20 f202 	lsr.w	r2, r0, r2
 80011b0:	ea42 0e0e 	orr.w	lr, r2, lr
 80011b4:	409c      	lsls	r4, r3
 80011b6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011ba:	fbbe f1f7 	udiv	r1, lr, r7
 80011be:	fa1f f58c 	uxth.w	r5, ip
 80011c2:	fb07 ee11 	mls	lr, r7, r1, lr
 80011c6:	fb01 f005 	mul.w	r0, r1, r5
 80011ca:	0c22      	lsrs	r2, r4, #16
 80011cc:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80011d0:	4290      	cmp	r0, r2
 80011d2:	d90a      	bls.n	80011ea <__udivmoddi4+0x66>
 80011d4:	eb1c 0202 	adds.w	r2, ip, r2
 80011d8:	f101 3eff 	add.w	lr, r1, #4294967295
 80011dc:	f080 8119 	bcs.w	8001412 <__udivmoddi4+0x28e>
 80011e0:	4290      	cmp	r0, r2
 80011e2:	f240 8116 	bls.w	8001412 <__udivmoddi4+0x28e>
 80011e6:	3902      	subs	r1, #2
 80011e8:	4462      	add	r2, ip
 80011ea:	1a12      	subs	r2, r2, r0
 80011ec:	fbb2 f0f7 	udiv	r0, r2, r7
 80011f0:	fb07 2210 	mls	r2, r7, r0, r2
 80011f4:	fb00 f505 	mul.w	r5, r0, r5
 80011f8:	b2a4      	uxth	r4, r4
 80011fa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80011fe:	42a5      	cmp	r5, r4
 8001200:	d90a      	bls.n	8001218 <__udivmoddi4+0x94>
 8001202:	eb1c 0404 	adds.w	r4, ip, r4
 8001206:	f100 32ff 	add.w	r2, r0, #4294967295
 800120a:	f080 8104 	bcs.w	8001416 <__udivmoddi4+0x292>
 800120e:	42a5      	cmp	r5, r4
 8001210:	f240 8101 	bls.w	8001416 <__udivmoddi4+0x292>
 8001214:	4464      	add	r4, ip
 8001216:	3802      	subs	r0, #2
 8001218:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800121c:	2100      	movs	r1, #0
 800121e:	1b64      	subs	r4, r4, r5
 8001220:	b11e      	cbz	r6, 800122a <__udivmoddi4+0xa6>
 8001222:	40dc      	lsrs	r4, r3
 8001224:	2300      	movs	r3, #0
 8001226:	e9c6 4300 	strd	r4, r3, [r6]
 800122a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800122e:	428b      	cmp	r3, r1
 8001230:	d908      	bls.n	8001244 <__udivmoddi4+0xc0>
 8001232:	2e00      	cmp	r6, #0
 8001234:	f000 80ea 	beq.w	800140c <__udivmoddi4+0x288>
 8001238:	2100      	movs	r1, #0
 800123a:	e9c6 0500 	strd	r0, r5, [r6]
 800123e:	4608      	mov	r0, r1
 8001240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001244:	fab3 f183 	clz	r1, r3
 8001248:	2900      	cmp	r1, #0
 800124a:	d148      	bne.n	80012de <__udivmoddi4+0x15a>
 800124c:	42ab      	cmp	r3, r5
 800124e:	d302      	bcc.n	8001256 <__udivmoddi4+0xd2>
 8001250:	4282      	cmp	r2, r0
 8001252:	f200 80f8 	bhi.w	8001446 <__udivmoddi4+0x2c2>
 8001256:	1a84      	subs	r4, r0, r2
 8001258:	eb65 0203 	sbc.w	r2, r5, r3
 800125c:	2001      	movs	r0, #1
 800125e:	4696      	mov	lr, r2
 8001260:	2e00      	cmp	r6, #0
 8001262:	d0e2      	beq.n	800122a <__udivmoddi4+0xa6>
 8001264:	e9c6 4e00 	strd	r4, lr, [r6]
 8001268:	e7df      	b.n	800122a <__udivmoddi4+0xa6>
 800126a:	b902      	cbnz	r2, 800126e <__udivmoddi4+0xea>
 800126c:	deff      	udf	#255	; 0xff
 800126e:	fab2 f382 	clz	r3, r2
 8001272:	2b00      	cmp	r3, #0
 8001274:	f040 808e 	bne.w	8001394 <__udivmoddi4+0x210>
 8001278:	1a88      	subs	r0, r1, r2
 800127a:	2101      	movs	r1, #1
 800127c:	0c17      	lsrs	r7, r2, #16
 800127e:	fa1f fe82 	uxth.w	lr, r2
 8001282:	fbb0 f5f7 	udiv	r5, r0, r7
 8001286:	fb07 0015 	mls	r0, r7, r5, r0
 800128a:	0c22      	lsrs	r2, r4, #16
 800128c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001290:	fb0e f005 	mul.w	r0, lr, r5
 8001294:	4290      	cmp	r0, r2
 8001296:	d908      	bls.n	80012aa <__udivmoddi4+0x126>
 8001298:	eb1c 0202 	adds.w	r2, ip, r2
 800129c:	f105 38ff 	add.w	r8, r5, #4294967295
 80012a0:	d202      	bcs.n	80012a8 <__udivmoddi4+0x124>
 80012a2:	4290      	cmp	r0, r2
 80012a4:	f200 80cc 	bhi.w	8001440 <__udivmoddi4+0x2bc>
 80012a8:	4645      	mov	r5, r8
 80012aa:	1a12      	subs	r2, r2, r0
 80012ac:	fbb2 f0f7 	udiv	r0, r2, r7
 80012b0:	fb07 2210 	mls	r2, r7, r0, r2
 80012b4:	fb0e fe00 	mul.w	lr, lr, r0
 80012b8:	b2a4      	uxth	r4, r4
 80012ba:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80012be:	45a6      	cmp	lr, r4
 80012c0:	d908      	bls.n	80012d4 <__udivmoddi4+0x150>
 80012c2:	eb1c 0404 	adds.w	r4, ip, r4
 80012c6:	f100 32ff 	add.w	r2, r0, #4294967295
 80012ca:	d202      	bcs.n	80012d2 <__udivmoddi4+0x14e>
 80012cc:	45a6      	cmp	lr, r4
 80012ce:	f200 80b4 	bhi.w	800143a <__udivmoddi4+0x2b6>
 80012d2:	4610      	mov	r0, r2
 80012d4:	eba4 040e 	sub.w	r4, r4, lr
 80012d8:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80012dc:	e7a0      	b.n	8001220 <__udivmoddi4+0x9c>
 80012de:	f1c1 0720 	rsb	r7, r1, #32
 80012e2:	408b      	lsls	r3, r1
 80012e4:	fa22 fc07 	lsr.w	ip, r2, r7
 80012e8:	ea4c 0c03 	orr.w	ip, ip, r3
 80012ec:	fa25 fa07 	lsr.w	sl, r5, r7
 80012f0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80012f4:	fbba f8f9 	udiv	r8, sl, r9
 80012f8:	408d      	lsls	r5, r1
 80012fa:	fa20 f307 	lsr.w	r3, r0, r7
 80012fe:	fb09 aa18 	mls	sl, r9, r8, sl
 8001302:	fa1f fe8c 	uxth.w	lr, ip
 8001306:	432b      	orrs	r3, r5
 8001308:	fa00 f501 	lsl.w	r5, r0, r1
 800130c:	fb08 f00e 	mul.w	r0, r8, lr
 8001310:	0c1c      	lsrs	r4, r3, #16
 8001312:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001316:	42a0      	cmp	r0, r4
 8001318:	fa02 f201 	lsl.w	r2, r2, r1
 800131c:	d90b      	bls.n	8001336 <__udivmoddi4+0x1b2>
 800131e:	eb1c 0404 	adds.w	r4, ip, r4
 8001322:	f108 3aff 	add.w	sl, r8, #4294967295
 8001326:	f080 8086 	bcs.w	8001436 <__udivmoddi4+0x2b2>
 800132a:	42a0      	cmp	r0, r4
 800132c:	f240 8083 	bls.w	8001436 <__udivmoddi4+0x2b2>
 8001330:	f1a8 0802 	sub.w	r8, r8, #2
 8001334:	4464      	add	r4, ip
 8001336:	1a24      	subs	r4, r4, r0
 8001338:	b298      	uxth	r0, r3
 800133a:	fbb4 f3f9 	udiv	r3, r4, r9
 800133e:	fb09 4413 	mls	r4, r9, r3, r4
 8001342:	fb03 fe0e 	mul.w	lr, r3, lr
 8001346:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800134a:	45a6      	cmp	lr, r4
 800134c:	d908      	bls.n	8001360 <__udivmoddi4+0x1dc>
 800134e:	eb1c 0404 	adds.w	r4, ip, r4
 8001352:	f103 30ff 	add.w	r0, r3, #4294967295
 8001356:	d26a      	bcs.n	800142e <__udivmoddi4+0x2aa>
 8001358:	45a6      	cmp	lr, r4
 800135a:	d968      	bls.n	800142e <__udivmoddi4+0x2aa>
 800135c:	3b02      	subs	r3, #2
 800135e:	4464      	add	r4, ip
 8001360:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001364:	fba0 9302 	umull	r9, r3, r0, r2
 8001368:	eba4 040e 	sub.w	r4, r4, lr
 800136c:	429c      	cmp	r4, r3
 800136e:	46c8      	mov	r8, r9
 8001370:	469e      	mov	lr, r3
 8001372:	d354      	bcc.n	800141e <__udivmoddi4+0x29a>
 8001374:	d051      	beq.n	800141a <__udivmoddi4+0x296>
 8001376:	2e00      	cmp	r6, #0
 8001378:	d067      	beq.n	800144a <__udivmoddi4+0x2c6>
 800137a:	ebb5 0308 	subs.w	r3, r5, r8
 800137e:	eb64 040e 	sbc.w	r4, r4, lr
 8001382:	40cb      	lsrs	r3, r1
 8001384:	fa04 f707 	lsl.w	r7, r4, r7
 8001388:	431f      	orrs	r7, r3
 800138a:	40cc      	lsrs	r4, r1
 800138c:	e9c6 7400 	strd	r7, r4, [r6]
 8001390:	2100      	movs	r1, #0
 8001392:	e74a      	b.n	800122a <__udivmoddi4+0xa6>
 8001394:	fa02 fc03 	lsl.w	ip, r2, r3
 8001398:	f1c3 0020 	rsb	r0, r3, #32
 800139c:	40c1      	lsrs	r1, r0
 800139e:	409d      	lsls	r5, r3
 80013a0:	fa24 f000 	lsr.w	r0, r4, r0
 80013a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80013a8:	4328      	orrs	r0, r5
 80013aa:	fbb1 f5f7 	udiv	r5, r1, r7
 80013ae:	fb07 1115 	mls	r1, r7, r5, r1
 80013b2:	fa1f fe8c 	uxth.w	lr, ip
 80013b6:	0c02      	lsrs	r2, r0, #16
 80013b8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80013bc:	fb05 f10e 	mul.w	r1, r5, lr
 80013c0:	4291      	cmp	r1, r2
 80013c2:	fa04 f403 	lsl.w	r4, r4, r3
 80013c6:	d908      	bls.n	80013da <__udivmoddi4+0x256>
 80013c8:	eb1c 0202 	adds.w	r2, ip, r2
 80013cc:	f105 38ff 	add.w	r8, r5, #4294967295
 80013d0:	d22f      	bcs.n	8001432 <__udivmoddi4+0x2ae>
 80013d2:	4291      	cmp	r1, r2
 80013d4:	d92d      	bls.n	8001432 <__udivmoddi4+0x2ae>
 80013d6:	3d02      	subs	r5, #2
 80013d8:	4462      	add	r2, ip
 80013da:	1a52      	subs	r2, r2, r1
 80013dc:	fbb2 f1f7 	udiv	r1, r2, r7
 80013e0:	fb07 2211 	mls	r2, r7, r1, r2
 80013e4:	b280      	uxth	r0, r0
 80013e6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80013ea:	fb01 f20e 	mul.w	r2, r1, lr
 80013ee:	4282      	cmp	r2, r0
 80013f0:	d908      	bls.n	8001404 <__udivmoddi4+0x280>
 80013f2:	eb1c 0000 	adds.w	r0, ip, r0
 80013f6:	f101 38ff 	add.w	r8, r1, #4294967295
 80013fa:	d216      	bcs.n	800142a <__udivmoddi4+0x2a6>
 80013fc:	4282      	cmp	r2, r0
 80013fe:	d914      	bls.n	800142a <__udivmoddi4+0x2a6>
 8001400:	3902      	subs	r1, #2
 8001402:	4460      	add	r0, ip
 8001404:	1a80      	subs	r0, r0, r2
 8001406:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800140a:	e73a      	b.n	8001282 <__udivmoddi4+0xfe>
 800140c:	4631      	mov	r1, r6
 800140e:	4630      	mov	r0, r6
 8001410:	e70b      	b.n	800122a <__udivmoddi4+0xa6>
 8001412:	4671      	mov	r1, lr
 8001414:	e6e9      	b.n	80011ea <__udivmoddi4+0x66>
 8001416:	4610      	mov	r0, r2
 8001418:	e6fe      	b.n	8001218 <__udivmoddi4+0x94>
 800141a:	454d      	cmp	r5, r9
 800141c:	d2ab      	bcs.n	8001376 <__udivmoddi4+0x1f2>
 800141e:	ebb9 0802 	subs.w	r8, r9, r2
 8001422:	eb63 0e0c 	sbc.w	lr, r3, ip
 8001426:	3801      	subs	r0, #1
 8001428:	e7a5      	b.n	8001376 <__udivmoddi4+0x1f2>
 800142a:	4641      	mov	r1, r8
 800142c:	e7ea      	b.n	8001404 <__udivmoddi4+0x280>
 800142e:	4603      	mov	r3, r0
 8001430:	e796      	b.n	8001360 <__udivmoddi4+0x1dc>
 8001432:	4645      	mov	r5, r8
 8001434:	e7d1      	b.n	80013da <__udivmoddi4+0x256>
 8001436:	46d0      	mov	r8, sl
 8001438:	e77d      	b.n	8001336 <__udivmoddi4+0x1b2>
 800143a:	4464      	add	r4, ip
 800143c:	3802      	subs	r0, #2
 800143e:	e749      	b.n	80012d4 <__udivmoddi4+0x150>
 8001440:	3d02      	subs	r5, #2
 8001442:	4462      	add	r2, ip
 8001444:	e731      	b.n	80012aa <__udivmoddi4+0x126>
 8001446:	4608      	mov	r0, r1
 8001448:	e70a      	b.n	8001260 <__udivmoddi4+0xdc>
 800144a:	4631      	mov	r1, r6
 800144c:	e6ed      	b.n	800122a <__udivmoddi4+0xa6>
 800144e:	bf00      	nop

08001450 <__aeabi_idiv0>:
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop

08001454 <FIRFilter_Init>:




void FIRFilter_Init(FIRFilter *fir)
{
 8001454:	b480      	push	{r7}
 8001456:	b085      	sub	sp, #20
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	/* Clear filter buffer */
	for (uint8_t n = 0; n < FIR_FILTER_LENGTH; n++)
 800145c:	2300      	movs	r3, #0
 800145e:	73fb      	strb	r3, [r7, #15]
 8001460:	e008      	b.n	8001474 <FIRFilter_Init+0x20>
	{
		fir->buf[n] = 0.0f;
 8001462:	7bfa      	ldrb	r2, [r7, #15]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f04f 0100 	mov.w	r1, #0
 800146a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (uint8_t n = 0; n < FIR_FILTER_LENGTH; n++)
 800146e:	7bfb      	ldrb	r3, [r7, #15]
 8001470:	3301      	adds	r3, #1
 8001472:	73fb      	strb	r3, [r7, #15]
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	2b18      	cmp	r3, #24
 8001478:	d9f3      	bls.n	8001462 <FIRFilter_Init+0xe>
	}

	/* Reset buffer index */
	fir->bufIndex = 0;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2200      	movs	r2, #0
 800147e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

	/* Clear filter output */
	fir->out = 0.0f;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f04f 0200 	mov.w	r2, #0
 8001488:	669a      	str	r2, [r3, #104]	; 0x68
}
 800148a:	bf00      	nop
 800148c:	3714      	adds	r7, #20
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <FIRFilter_Update>:

float FIRFilter_Update(FIRFilter *fir, float inp)
{
 8001494:	b590      	push	{r4, r7, lr}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
	/* Store latest sample in buffer */
	fir->buf[fir->bufIndex] = inp;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80014a4:	4619      	mov	r1, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	683a      	ldr	r2, [r7, #0]
 80014aa:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

	/* Increment buffer index and wrap around if necessary */
	fir->bufIndex++;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80014b4:	3301      	adds	r3, #1
 80014b6:	b2da      	uxtb	r2, r3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

	if(fir->bufIndex == FIR_FILTER_LENGTH)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80014c4:	2b19      	cmp	r3, #25
 80014c6:	d103      	bne.n	80014d0 <FIRFilter_Update+0x3c>
	{
		fir->bufIndex = 0;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2200      	movs	r2, #0
 80014cc:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	}

	/* Compute new output sample (via convulation) */
	fir->out = 0.0f;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f04f 0200 	mov.w	r2, #0
 80014d6:	669a      	str	r2, [r3, #104]	; 0x68

	uint8_t sumIndex = fir->bufIndex;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80014de:	73fb      	strb	r3, [r7, #15]

	for(uint8_t n = 0; n < FIR_FILTER_LENGTH; n++)
 80014e0:	2300      	movs	r3, #0
 80014e2:	73bb      	strb	r3, [r7, #14]
 80014e4:	e021      	b.n	800152a <FIRFilter_Update+0x96>
	{
		/* Decrement index and wrap if necessary */
		if (sumIndex > 0)
 80014e6:	7bfb      	ldrb	r3, [r7, #15]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <FIRFilter_Update+0x60>
		{
			sumIndex--;
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
 80014ee:	3b01      	subs	r3, #1
 80014f0:	73fb      	strb	r3, [r7, #15]
 80014f2:	e001      	b.n	80014f8 <FIRFilter_Update+0x64>
		}
		else
		{
			sumIndex = FIR_FILTER_LENGTH - 1;
 80014f4:	2318      	movs	r3, #24
 80014f6:	73fb      	strb	r3, [r7, #15]
		}

		/* Multiply impulse response with shifted input sample and add to output */
		fir->out += FIR_IMPULSE_RESPONSE[n] * fir->buf[sumIndex];
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 80014fc:	7bbb      	ldrb	r3, [r7, #14]
 80014fe:	4a0f      	ldr	r2, [pc, #60]	; (800153c <FIRFilter_Update+0xa8>)
 8001500:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001504:	7bfa      	ldrb	r2, [r7, #15]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800150c:	4619      	mov	r1, r3
 800150e:	f7ff fc35 	bl	8000d7c <__aeabi_fmul>
 8001512:	4603      	mov	r3, r0
 8001514:	4619      	mov	r1, r3
 8001516:	4620      	mov	r0, r4
 8001518:	f7ff fb28 	bl	8000b6c <__addsf3>
 800151c:	4603      	mov	r3, r0
 800151e:	461a      	mov	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	669a      	str	r2, [r3, #104]	; 0x68
	for(uint8_t n = 0; n < FIR_FILTER_LENGTH; n++)
 8001524:	7bbb      	ldrb	r3, [r7, #14]
 8001526:	3301      	adds	r3, #1
 8001528:	73bb      	strb	r3, [r7, #14]
 800152a:	7bbb      	ldrb	r3, [r7, #14]
 800152c:	2b18      	cmp	r3, #24
 800152e:	d9da      	bls.n	80014e6 <FIRFilter_Update+0x52>
	}

	/* Return filtered output */
	return fir->out;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6e9b      	ldr	r3, [r3, #104]	; 0x68
}
 8001534:	4618      	mov	r0, r3
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	bd90      	pop	{r4, r7, pc}
 800153c:	20000000 	.word	0x20000000

08001540 <PID_Update>:
	instance->IntegralError = 0;
}


int16_t PID_Update(PID_Controller_t *instance, int16_t input_error, uint16_t sampling_rate_hz)
{
 8001540:	b5b0      	push	{r4, r5, r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	460b      	mov	r3, r1
 800154a:	807b      	strh	r3, [r7, #2]
 800154c:	4613      	mov	r3, r2
 800154e:	803b      	strh	r3, [r7, #0]
	/* Update integral error */
	if(instance->ki > 0)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f04f 0100 	mov.w	r1, #0
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fdcb 	bl	80010f4 <__aeabi_fcmpgt>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d006      	beq.n	8001572 <PID_Update+0x32>
	{
		instance->IntegralError += input_error;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	691a      	ldr	r2, [r3, #16]
 8001568:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800156c:	441a      	add	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	611a      	str	r2, [r3, #16]
	}
	/* Secure integral error */
	if(instance->IntegralError > instance->MaxIntegralError)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	691a      	ldr	r2, [r3, #16]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	699b      	ldr	r3, [r3, #24]
 800157a:	429a      	cmp	r2, r3
 800157c:	dd04      	ble.n	8001588 <PID_Update+0x48>
	{
		instance->IntegralError = instance->MaxIntegralError;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	699a      	ldr	r2, [r3, #24]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	611a      	str	r2, [r3, #16]
 8001586:	e00b      	b.n	80015a0 <PID_Update+0x60>
	}
	else if(instance->IntegralError < -instance->MaxIntegralError)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	691a      	ldr	r2, [r3, #16]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	425b      	negs	r3, r3
 8001592:	429a      	cmp	r2, r3
 8001594:	da04      	bge.n	80015a0 <PID_Update+0x60>
	{
		instance->IntegralError = -instance->MaxIntegralError;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	425a      	negs	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	611a      	str	r2, [r3, #16]
	}

	/*Calculate the PID output */
	instance->Output = (instance->kp * input_error) +
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681c      	ldr	r4, [r3, #0]
 80015a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff fb93 	bl	8000cd4 <__aeabi_i2f>
 80015ae:	4603      	mov	r3, r0
 80015b0:	4619      	mov	r1, r3
 80015b2:	4620      	mov	r0, r4
 80015b4:	f7ff fbe2 	bl	8000d7c <__aeabi_fmul>
 80015b8:	4603      	mov	r3, r0
 80015ba:	461d      	mov	r5, r3
			(instance->ki * (instance->IntegralError) / sampling_rate_hz) +
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	685c      	ldr	r4, [r3, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	691b      	ldr	r3, [r3, #16]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff fb85 	bl	8000cd4 <__aeabi_i2f>
 80015ca:	4603      	mov	r3, r0
 80015cc:	4619      	mov	r1, r3
 80015ce:	4620      	mov	r0, r4
 80015d0:	f7ff fbd4 	bl	8000d7c <__aeabi_fmul>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461c      	mov	r4, r3
 80015d8:	883b      	ldrh	r3, [r7, #0]
 80015da:	4618      	mov	r0, r3
 80015dc:	f7ff fb7a 	bl	8000cd4 <__aeabi_i2f>
 80015e0:	4603      	mov	r3, r0
 80015e2:	4619      	mov	r1, r3
 80015e4:	4620      	mov	r0, r4
 80015e6:	f7ff fc7d 	bl	8000ee4 <__aeabi_fdiv>
 80015ea:	4603      	mov	r3, r0
	instance->Output = (instance->kp * input_error) +
 80015ec:	4619      	mov	r1, r3
 80015ee:	4628      	mov	r0, r5
 80015f0:	f7ff fabc 	bl	8000b6c <__addsf3>
 80015f4:	4603      	mov	r3, r0
 80015f6:	461d      	mov	r5, r3
			(instance->kd * sampling_rate_hz * (input_error - instance->LastError) );
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689c      	ldr	r4, [r3, #8]
 80015fc:	883b      	ldrh	r3, [r7, #0]
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff fb68 	bl	8000cd4 <__aeabi_i2f>
 8001604:	4603      	mov	r3, r0
 8001606:	4619      	mov	r1, r3
 8001608:	4620      	mov	r0, r4
 800160a:	f7ff fbb7 	bl	8000d7c <__aeabi_fmul>
 800160e:	4603      	mov	r3, r0
 8001610:	461c      	mov	r4, r3
 8001612:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800161c:	1a9b      	subs	r3, r3, r2
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fb58 	bl	8000cd4 <__aeabi_i2f>
 8001624:	4603      	mov	r3, r0
 8001626:	4619      	mov	r1, r3
 8001628:	4620      	mov	r0, r4
 800162a:	f7ff fba7 	bl	8000d7c <__aeabi_fmul>
 800162e:	4603      	mov	r3, r0
			(instance->ki * (instance->IntegralError) / sampling_rate_hz) +
 8001630:	4619      	mov	r1, r3
 8001632:	4628      	mov	r0, r5
 8001634:	f7ff fa9a 	bl	8000b6c <__addsf3>
 8001638:	4603      	mov	r3, r0
	instance->Output = (instance->kp * input_error) +
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff fd64 	bl	8001108 <__aeabi_f2iz>
 8001640:	4603      	mov	r3, r0
 8001642:	b21a      	sxth	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	829a      	strh	r2, [r3, #20]


	/* Secure output */
	if(instance->Output >= instance->MaxOutput)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001654:	429a      	cmp	r2, r3
 8001656:	db05      	blt.n	8001664 <PID_Update+0x124>
	{
		instance->Output = instance->MaxOutput;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f9b3 201c 	ldrsh.w	r2, [r3, #28]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	829a      	strh	r2, [r3, #20]
 8001662:	e012      	b.n	800168a <PID_Update+0x14a>
	}
	else if(instance->Output <= -instance->MaxOutput)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800166a:	461a      	mov	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001672:	425b      	negs	r3, r3
 8001674:	429a      	cmp	r2, r3
 8001676:	dc08      	bgt.n	800168a <PID_Update+0x14a>
	{
		instance->Output = -instance->MaxOutput;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800167e:	b29b      	uxth	r3, r3
 8001680:	425b      	negs	r3, r3
 8001682:	b29b      	uxth	r3, r3
 8001684:	b21a      	sxth	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	829a      	strh	r2, [r3, #20]
	}

	/* Save error */
	instance->LastError = input_error;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	887a      	ldrh	r2, [r7, #2]
 800168e:	819a      	strh	r2, [r3, #12]

	return instance->Output;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bdb0      	pop	{r4, r5, r7, pc}

0800169e <RBuffer_Write>:
 *      Author: Michal Klebokowski
 */
#include "RingBuffer.h"

RBuffer_Status_t RBuffer_Write(RBuffer_t *Buffer,uint8_t Data)
{
 800169e:	b480      	push	{r7}
 80016a0:	b085      	sub	sp, #20
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
 80016a6:	460b      	mov	r3, r1
 80016a8:	70fb      	strb	r3, [r7, #3]
	uint8_t TmpHead;
	TmpHead = (Buffer->Head + 1) % RBUFFER_SIZE;	//Modulo for looping buffer (from max to 0)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016b0:	3301      	adds	r3, #1
 80016b2:	425a      	negs	r2, r3
 80016b4:	f003 031f 	and.w	r3, r3, #31
 80016b8:	f002 021f 	and.w	r2, r2, #31
 80016bc:	bf58      	it	pl
 80016be:	4253      	negpl	r3, r2
 80016c0:	73fb      	strb	r3, [r7, #15]
	if(TmpHead == Buffer->Tail)						//Check if buffer is full
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80016c8:	7bfa      	ldrb	r2, [r7, #15]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d101      	bne.n	80016d2 <RBuffer_Write+0x34>
	{
		return RBUFFER_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e00b      	b.n	80016ea <RBuffer_Write+0x4c>
	}
	Buffer->RingBuffer[Buffer->Head] = Data;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016d8:	4619      	mov	r1, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	78fa      	ldrb	r2, [r7, #3]
 80016de:	545a      	strb	r2, [r3, r1]
	Buffer->Head = TmpHead;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	7bfa      	ldrb	r2, [r7, #15]
 80016e4:	f883 2020 	strb.w	r2, [r3, #32]
	return RBUFFER_OK;
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr

080016f4 <RBuffer_Read>:

RBuffer_Status_t RBuffer_Read(RBuffer_t *Buffer, uint8_t *Destination)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]
	uint8_t TmpTail;
	TmpTail = (Buffer->Tail + 1) % RBUFFER_SIZE;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001704:	3301      	adds	r3, #1
 8001706:	425a      	negs	r2, r3
 8001708:	f003 031f 	and.w	r3, r3, #31
 800170c:	f002 021f 	and.w	r2, r2, #31
 8001710:	bf58      	it	pl
 8001712:	4253      	negpl	r3, r2
 8001714:	73fb      	strb	r3, [r7, #15]
	if(Buffer->Tail == Buffer->Head)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001722:	429a      	cmp	r2, r3
 8001724:	d101      	bne.n	800172a <RBuffer_Read+0x36>
	{
		return RBUFFER_ERROR;		//no data to read
 8001726:	2301      	movs	r3, #1
 8001728:	e00c      	b.n	8001744 <RBuffer_Read+0x50>
	}
	*Destination = Buffer->RingBuffer[Buffer->Tail];
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001730:	461a      	mov	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	5c9a      	ldrb	r2, [r3, r2]
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	701a      	strb	r2, [r3, #0]
	Buffer->Tail = TmpTail;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	7bfa      	ldrb	r2, [r7, #15]
 800173e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	return RBUFFER_OK;
 8001742:	2300      	movs	r3, #0
}
 8001744:	4618      	mov	r0, r3
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr
	...

08001750 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b088      	sub	sp, #32
 8001754:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001756:	f107 0310 	add.w	r3, r7, #16
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	605a      	str	r2, [r3, #4]
 8001760:	609a      	str	r2, [r3, #8]
 8001762:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001764:	4b4f      	ldr	r3, [pc, #316]	; (80018a4 <MX_GPIO_Init+0x154>)
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	4a4e      	ldr	r2, [pc, #312]	; (80018a4 <MX_GPIO_Init+0x154>)
 800176a:	f043 0310 	orr.w	r3, r3, #16
 800176e:	6193      	str	r3, [r2, #24]
 8001770:	4b4c      	ldr	r3, [pc, #304]	; (80018a4 <MX_GPIO_Init+0x154>)
 8001772:	699b      	ldr	r3, [r3, #24]
 8001774:	f003 0310 	and.w	r3, r3, #16
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800177c:	4b49      	ldr	r3, [pc, #292]	; (80018a4 <MX_GPIO_Init+0x154>)
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	4a48      	ldr	r2, [pc, #288]	; (80018a4 <MX_GPIO_Init+0x154>)
 8001782:	f043 0320 	orr.w	r3, r3, #32
 8001786:	6193      	str	r3, [r2, #24]
 8001788:	4b46      	ldr	r3, [pc, #280]	; (80018a4 <MX_GPIO_Init+0x154>)
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	f003 0320 	and.w	r3, r3, #32
 8001790:	60bb      	str	r3, [r7, #8]
 8001792:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001794:	4b43      	ldr	r3, [pc, #268]	; (80018a4 <MX_GPIO_Init+0x154>)
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	4a42      	ldr	r2, [pc, #264]	; (80018a4 <MX_GPIO_Init+0x154>)
 800179a:	f043 0304 	orr.w	r3, r3, #4
 800179e:	6193      	str	r3, [r2, #24]
 80017a0:	4b40      	ldr	r3, [pc, #256]	; (80018a4 <MX_GPIO_Init+0x154>)
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	f003 0304 	and.w	r3, r3, #4
 80017a8:	607b      	str	r3, [r7, #4]
 80017aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ac:	4b3d      	ldr	r3, [pc, #244]	; (80018a4 <MX_GPIO_Init+0x154>)
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	4a3c      	ldr	r2, [pc, #240]	; (80018a4 <MX_GPIO_Init+0x154>)
 80017b2:	f043 0308 	orr.w	r3, r3, #8
 80017b6:	6193      	str	r3, [r2, #24]
 80017b8:	4b3a      	ldr	r3, [pc, #232]	; (80018a4 <MX_GPIO_Init+0x154>)
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	f003 0308 	and.w	r3, r3, #8
 80017c0:	603b      	str	r3, [r7, #0]
 80017c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DRV_MODE_Pin|DRV_NSLEEP_Pin|LED_Pin|KEEP_ALIVE_Pin, GPIO_PIN_RESET);
 80017c4:	2200      	movs	r2, #0
 80017c6:	f246 0103 	movw	r1, #24579	; 0x6003
 80017ca:	4837      	ldr	r0, [pc, #220]	; (80018a8 <MX_GPIO_Init+0x158>)
 80017cc:	f002 fe46 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	2104      	movs	r1, #4
 80017d4:	4835      	ldr	r0, [pc, #212]	; (80018ac <MX_GPIO_Init+0x15c>)
 80017d6:	f002 fe41 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 80017da:	2200      	movs	r2, #0
 80017dc:	2110      	movs	r1, #16
 80017de:	4834      	ldr	r0, [pc, #208]	; (80018b0 <MX_GPIO_Init+0x160>)
 80017e0:	f002 fe3c 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = DRV_MODE_Pin|DRV_NSLEEP_Pin|KEEP_ALIVE_Pin;
 80017e4:	f246 0302 	movw	r3, #24578	; 0x6002
 80017e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ea:	2301      	movs	r3, #1
 80017ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2302      	movs	r3, #2
 80017f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017f6:	f107 0310 	add.w	r3, r7, #16
 80017fa:	4619      	mov	r1, r3
 80017fc:	482a      	ldr	r0, [pc, #168]	; (80018a8 <MX_GPIO_Init+0x158>)
 80017fe:	f002 fca9 	bl	8004154 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001802:	2301      	movs	r3, #1
 8001804:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001806:	2301      	movs	r3, #1
 8001808:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800180e:	2303      	movs	r3, #3
 8001810:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001812:	f107 0310 	add.w	r3, r7, #16
 8001816:	4619      	mov	r1, r3
 8001818:	4823      	ldr	r0, [pc, #140]	; (80018a8 <MX_GPIO_Init+0x158>)
 800181a:	f002 fc9b 	bl	8004154 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_PWR_Pin;
 800181e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001822:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001824:	2300      	movs	r3, #0
 8001826:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001828:	2300      	movs	r3, #0
 800182a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_PWR_GPIO_Port, &GPIO_InitStruct);
 800182c:	f107 0310 	add.w	r3, r7, #16
 8001830:	4619      	mov	r1, r3
 8001832:	4820      	ldr	r0, [pc, #128]	; (80018b4 <MX_GPIO_Init+0x164>)
 8001834:	f002 fc8e 	bl	8004154 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8001838:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800183c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800183e:	4b1e      	ldr	r3, [pc, #120]	; (80018b8 <MX_GPIO_Init+0x168>)
 8001840:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001842:	2300      	movs	r3, #0
 8001844:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001846:	f107 0310 	add.w	r3, r7, #16
 800184a:	4619      	mov	r1, r3
 800184c:	4819      	ldr	r0, [pc, #100]	; (80018b4 <MX_GPIO_Init+0x164>)
 800184e:	f002 fc81 	bl	8004154 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin;
 8001852:	2304      	movs	r3, #4
 8001854:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001856:	2301      	movs	r3, #1
 8001858:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185e:	2302      	movs	r3, #2
 8001860:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CSN_GPIO_Port, &GPIO_InitStruct);
 8001862:	f107 0310 	add.w	r3, r7, #16
 8001866:	4619      	mov	r1, r3
 8001868:	4810      	ldr	r0, [pc, #64]	; (80018ac <MX_GPIO_Init+0x15c>)
 800186a:	f002 fc73 	bl	8004154 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin;
 800186e:	2310      	movs	r3, #16
 8001870:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001872:	2301      	movs	r3, #1
 8001874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001876:	2300      	movs	r3, #0
 8001878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187a:	2302      	movs	r3, #2
 800187c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CE_GPIO_Port, &GPIO_InitStruct);
 800187e:	f107 0310 	add.w	r3, r7, #16
 8001882:	4619      	mov	r1, r3
 8001884:	480a      	ldr	r0, [pc, #40]	; (80018b0 <MX_GPIO_Init+0x160>)
 8001886:	f002 fc65 	bl	8004154 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2100      	movs	r1, #0
 800188e:	2028      	movs	r0, #40	; 0x28
 8001890:	f002 fc29 	bl	80040e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001894:	2028      	movs	r0, #40	; 0x28
 8001896:	f002 fc42 	bl	800411e <HAL_NVIC_EnableIRQ>

}
 800189a:	bf00      	nop
 800189c:	3720      	adds	r7, #32
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40021000 	.word	0x40021000
 80018a8:	40011000 	.word	0x40011000
 80018ac:	40011400 	.word	0x40011400
 80018b0:	40010c00 	.word	0x40010c00
 80018b4:	40010800 	.word	0x40010800
 80018b8:	10210000 	.word	0x10210000

080018bc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018c0:	4b12      	ldr	r3, [pc, #72]	; (800190c <MX_I2C1_Init+0x50>)
 80018c2:	4a13      	ldr	r2, [pc, #76]	; (8001910 <MX_I2C1_Init+0x54>)
 80018c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80018c6:	4b11      	ldr	r3, [pc, #68]	; (800190c <MX_I2C1_Init+0x50>)
 80018c8:	4a12      	ldr	r2, [pc, #72]	; (8001914 <MX_I2C1_Init+0x58>)
 80018ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018cc:	4b0f      	ldr	r3, [pc, #60]	; (800190c <MX_I2C1_Init+0x50>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018d2:	4b0e      	ldr	r3, [pc, #56]	; (800190c <MX_I2C1_Init+0x50>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <MX_I2C1_Init+0x50>)
 80018da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018e0:	4b0a      	ldr	r3, [pc, #40]	; (800190c <MX_I2C1_Init+0x50>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018e6:	4b09      	ldr	r3, [pc, #36]	; (800190c <MX_I2C1_Init+0x50>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018ec:	4b07      	ldr	r3, [pc, #28]	; (800190c <MX_I2C1_Init+0x50>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018f2:	4b06      	ldr	r3, [pc, #24]	; (800190c <MX_I2C1_Init+0x50>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018f8:	4804      	ldr	r0, [pc, #16]	; (800190c <MX_I2C1_Init+0x50>)
 80018fa:	f002 fdf9 	bl	80044f0 <HAL_I2C_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001904:	f000 fb6f 	bl	8001fe6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}
 800190c:	2000027c 	.word	0x2000027c
 8001910:	40005400 	.word	0x40005400
 8001914:	00061a80 	.word	0x00061a80

08001918 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b08a      	sub	sp, #40	; 0x28
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a1d      	ldr	r2, [pc, #116]	; (80019a8 <HAL_I2C_MspInit+0x90>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d132      	bne.n	800199e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001938:	4b1c      	ldr	r3, [pc, #112]	; (80019ac <HAL_I2C_MspInit+0x94>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	4a1b      	ldr	r2, [pc, #108]	; (80019ac <HAL_I2C_MspInit+0x94>)
 800193e:	f043 0308 	orr.w	r3, r3, #8
 8001942:	6193      	str	r3, [r2, #24]
 8001944:	4b19      	ldr	r3, [pc, #100]	; (80019ac <HAL_I2C_MspInit+0x94>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	f003 0308 	and.w	r3, r3, #8
 800194c:	613b      	str	r3, [r7, #16]
 800194e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001950:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001956:	2312      	movs	r3, #18
 8001958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800195a:	2303      	movs	r3, #3
 800195c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800195e:	f107 0314 	add.w	r3, r7, #20
 8001962:	4619      	mov	r1, r3
 8001964:	4812      	ldr	r0, [pc, #72]	; (80019b0 <HAL_I2C_MspInit+0x98>)
 8001966:	f002 fbf5 	bl	8004154 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800196a:	4b12      	ldr	r3, [pc, #72]	; (80019b4 <HAL_I2C_MspInit+0x9c>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	627b      	str	r3, [r7, #36]	; 0x24
 8001970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001972:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001976:	627b      	str	r3, [r7, #36]	; 0x24
 8001978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197a:	f043 0302 	orr.w	r3, r3, #2
 800197e:	627b      	str	r3, [r7, #36]	; 0x24
 8001980:	4a0c      	ldr	r2, [pc, #48]	; (80019b4 <HAL_I2C_MspInit+0x9c>)
 8001982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001984:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001986:	4b09      	ldr	r3, [pc, #36]	; (80019ac <HAL_I2C_MspInit+0x94>)
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	4a08      	ldr	r2, [pc, #32]	; (80019ac <HAL_I2C_MspInit+0x94>)
 800198c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001990:	61d3      	str	r3, [r2, #28]
 8001992:	4b06      	ldr	r3, [pc, #24]	; (80019ac <HAL_I2C_MspInit+0x94>)
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800199e:	bf00      	nop
 80019a0:	3728      	adds	r7, #40	; 0x28
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	40005400 	.word	0x40005400
 80019ac:	40021000 	.word	0x40021000
 80019b0:	40010c00 	.word	0x40010c00
 80019b4:	40010000 	.word	0x40010000

080019b8 <Parser_ParseProgramLaunchCommand>:
#include "Programs/klebot_programs.h"
#include "Programs/DiodeTest_Prog.h"
#include "Programs/MotorsDebug_Prog.h"

void Parser_ParseProgramLaunchCommand(uint8_t ProgramID)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	/* Launch proper program */
	/* When another program is currently running, launch function will return error */
	switch(ProgramID)
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	2bd0      	cmp	r3, #208	; 0xd0
 80019c6:	d002      	beq.n	80019ce <Parser_ParseProgramLaunchCommand+0x16>
 80019c8:	2bd1      	cmp	r3, #209	; 0xd1
 80019ca:	d005      	beq.n	80019d8 <Parser_ParseProgramLaunchCommand+0x20>
 80019cc:	e009      	b.n	80019e2 <Parser_ParseProgramLaunchCommand+0x2a>
	{
	case DIODE_TEST:
		status = Prog_DiodeTest_Launch();
 80019ce:	f002 f8cb 	bl	8003b68 <Prog_DiodeTest_Launch>
 80019d2:	4603      	mov	r3, r0
 80019d4:	73fb      	strb	r3, [r7, #15]
		break;
 80019d6:	e007      	b.n	80019e8 <Parser_ParseProgramLaunchCommand+0x30>

	case MOTORS_DEBUG:
		status = Prog_MotorsDebug_Launch();
 80019d8:	f002 f926 	bl	8003c28 <Prog_MotorsDebug_Launch>
 80019dc:	4603      	mov	r3, r0
 80019de:	73fb      	strb	r3, [r7, #15]
		break;
 80019e0:	e002      	b.n	80019e8 <Parser_ParseProgramLaunchCommand+0x30>

	default:
		status = PROGRAMS_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	73fb      	strb	r3, [r7, #15]
		break;
 80019e6:	bf00      	nop
	}

	/* Send ACK to controller */
	if(status == PROGRAMS_OK)
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d105      	bne.n	80019fa <Parser_ParseProgramLaunchCommand+0x42>
	{
		Programs_SendProgramStartedACK(ProgramID, ACK);		//TODO: Maybe ACK should be sent after each program Init function ?
 80019ee:	79fb      	ldrb	r3, [r7, #7]
 80019f0:	21f0      	movs	r1, #240	; 0xf0
 80019f2:	4618      	mov	r0, r3
 80019f4:	f002 f9c6 	bl	8003d84 <Programs_SendProgramStartedACK>
	}
	else
	{
		Programs_SendProgramStartedACK(ProgramID, NACK);
	}
}
 80019f8:	e004      	b.n	8001a04 <Parser_ParseProgramLaunchCommand+0x4c>
		Programs_SendProgramStartedACK(ProgramID, NACK);
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	21f1      	movs	r1, #241	; 0xf1
 80019fe:	4618      	mov	r0, r3
 8001a00:	f002 f9c0 	bl	8003d84 <Programs_SendProgramStartedACK>
}
 8001a04:	bf00      	nop
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <Parser_Klebot>:

void Parser_Klebot(uint8_t *command, uint8_t length)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	460b      	mov	r3, r1
 8001a16:	70fb      	strb	r3, [r7, #3]
	uint8_t *CurrentByte = command;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	617b      	str	r3, [r7, #20]
	uint8_t Length = length;
 8001a1c:	78fb      	ldrb	r3, [r7, #3]
 8001a1e:	74fb      	strb	r3, [r7, #19]
	Programs_Program_t* CurrentProgram = Programs_GetProgram();
 8001a20:	f002 f970 	bl	8003d04 <Programs_GetProgram>
 8001a24:	60f8      	str	r0, [r7, #12]

	/* If the command header is currently running program's ID, then pass the rest fo the command to it's parser */
	if(NULL != CurrentProgram && *CurrentByte == CurrentProgram->ProgramID)
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d012      	beq.n	8001a52 <Parser_Klebot+0x46>
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	781a      	ldrb	r2, [r3, #0]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	7c1b      	ldrb	r3, [r3, #16]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d10c      	bne.n	8001a52 <Parser_Klebot+0x46>
	{
		CurrentByte++;
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	617b      	str	r3, [r7, #20]
		Length--;
 8001a3e:	7cfb      	ldrb	r3, [r7, #19]
 8001a40:	3b01      	subs	r3, #1
 8001a42:	74fb      	strb	r3, [r7, #19]
		/* Frame: [ProgramID, Specific program commands...] */
		CurrentProgram->ProgramParser(CurrentByte, Length);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	7cfa      	ldrb	r2, [r7, #19]
 8001a4a:	4611      	mov	r1, r2
 8001a4c:	6978      	ldr	r0, [r7, #20]
 8001a4e:	4798      	blx	r3
 8001a50:	e014      	b.n	8001a7c <Parser_Klebot+0x70>
	}
	else
	/* If command header is different, check if it is launch/exit commands */
	{
		switch(*CurrentByte)
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b10      	cmp	r3, #16
 8001a58:	d002      	beq.n	8001a60 <Parser_Klebot+0x54>
 8001a5a:	2b11      	cmp	r3, #17
 8001a5c:	d008      	beq.n	8001a70 <Parser_Klebot+0x64>
			break;

		default:
			/* Incorrect command! */

			break;
 8001a5e:	e00d      	b.n	8001a7c <Parser_Klebot+0x70>
			uint8_t ProgramToLaunch = *(CurrentByte + 1);
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	785b      	ldrb	r3, [r3, #1]
 8001a64:	72fb      	strb	r3, [r7, #11]
			Parser_ParseProgramLaunchCommand(ProgramToLaunch);
 8001a66:	7afb      	ldrb	r3, [r7, #11]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff ffa5 	bl	80019b8 <Parser_ParseProgramLaunchCommand>
			break;
 8001a6e:	e005      	b.n	8001a7c <Parser_Klebot+0x70>
			Programs_ExitProgram();
 8001a70:	f002 f938 	bl	8003ce4 <Programs_ExitProgram>
			Programs_SendProgramExitACK(ACK);
 8001a74:	20f0      	movs	r0, #240	; 0xf0
 8001a76:	f002 f99e 	bl	8003db6 <Programs_SendProgramExitACK>
			break;
 8001a7a:	bf00      	nop
		}
	}
}
 8001a7c:	bf00      	nop
 8001a7e:	3718      	adds	r7, #24
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <Radio_Init>:

//
// -- INIT --
//
void Radio_Init(SPI_HandleTypeDef *hspi)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
	nRF24_Init(hspi);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f000 fed3 	bl	8002838 <nRF24_Init>

#ifdef ROBOT
	nRF24_SetRXAddress(0, (uint8_t*) "Bot");
 8001a92:	4906      	ldr	r1, [pc, #24]	; (8001aac <Radio_Init+0x28>)
 8001a94:	2000      	movs	r0, #0
 8001a96:	f000 fd3c 	bl	8002512 <nRF24_SetRXAddress>
	nRF24_SetTXAddress( (uint8_t*) "Con");
 8001a9a:	4805      	ldr	r0, [pc, #20]	; (8001ab0 <Radio_Init+0x2c>)
 8001a9c:	f000 fd72 	bl	8002584 <nRF24_SetTXAddress>
	nRF24_RX_Mode();
 8001aa0:	f000 fb76 	bl	8002190 <nRF24_RX_Mode>
#ifdef CONTROLLER
	nRF24_SetRXAddress(0, (uint8_t*) "Con");
	nRF24_SetTXAddress( (uint8_t*) "Bot");
	nRF24_TX_Mode();
#endif
}
 8001aa4:	bf00      	nop
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	08009f20 	.word	0x08009f20
 8001ab0:	08009f24 	.word	0x08009f24

08001ab4 <Radio_RxBufferPut>:

//
// -- RX --
//
Klebot_Radio_Status Radio_RxBufferPut(uint8_t *ReceivedCommand, uint8_t ReceivedLength)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	460b      	mov	r3, r1
 8001abe:	70fb      	strb	r3, [r7, #3]
	Klebot_Radio_Status Status = RADIO_OK;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; i < ReceivedLength; i++)						//Put Command to a buffer
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	73bb      	strb	r3, [r7, #14]
 8001ac8:	e010      	b.n	8001aec <Radio_RxBufferPut+0x38>
	{
		Status |= RBuffer_Write(&RxBuffer, *ReceivedCommand);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	4619      	mov	r1, r3
 8001ad0:	480b      	ldr	r0, [pc, #44]	; (8001b00 <Radio_RxBufferPut+0x4c>)
 8001ad2:	f7ff fde4 	bl	800169e <RBuffer_Write>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	461a      	mov	r2, r3
 8001ada:	7bfb      	ldrb	r3, [r7, #15]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	73fb      	strb	r3, [r7, #15]
		ReceivedCommand++;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	607b      	str	r3, [r7, #4]
	for(uint8_t i = 0; i < ReceivedLength; i++)						//Put Command to a buffer
 8001ae6:	7bbb      	ldrb	r3, [r7, #14]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	73bb      	strb	r3, [r7, #14]
 8001aec:	7bba      	ldrb	r2, [r7, #14]
 8001aee:	78fb      	ldrb	r3, [r7, #3]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d3ea      	bcc.n	8001aca <Radio_RxBufferPut+0x16>
	}
	return Status;
 8001af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200002f8 	.word	0x200002f8

08001b04 <Radio_RxBufferGet>:

Klebot_Radio_Status Radio_RxBufferGet(uint8_t *CommandDestination, uint8_t *LengthDestination)		//get one command from buffer (FIFO)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
	uint8_t Length = 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	73fb      	strb	r3, [r7, #15]
	Klebot_Radio_Status Status = RADIO_OK;
 8001b12:	2300      	movs	r3, #0
 8001b14:	73bb      	strb	r3, [r7, #14]
	uint8_t Data;

	Status |= RBuffer_Read(&RxBuffer,&Data);				//Get first byte
 8001b16:	f107 030d 	add.w	r3, r7, #13
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4814      	ldr	r0, [pc, #80]	; (8001b70 <Radio_RxBufferGet+0x6c>)
 8001b1e:	f7ff fde9 	bl	80016f4 <RBuffer_Read>
 8001b22:	4603      	mov	r3, r0
 8001b24:	461a      	mov	r2, r3
 8001b26:	7bbb      	ldrb	r3, [r7, #14]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	73bb      	strb	r3, [r7, #14]
	while( (Data != COMM_END) && (Status == RADIO_OK) )		//Check if this is end-of-command or if there is nothing in buffer(status)
 8001b2c:	e012      	b.n	8001b54 <Radio_RxBufferGet+0x50>
	{
		*(CommandDestination+Length) = Data;				//write received byte to destination
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	4413      	add	r3, r2
 8001b34:	7b7a      	ldrb	r2, [r7, #13]
 8001b36:	701a      	strb	r2, [r3, #0]
		Length++;											//increment length info
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	73fb      	strb	r3, [r7, #15]
		Status |= RBuffer_Read(&RxBuffer,&Data);			//read next byte
 8001b3e:	f107 030d 	add.w	r3, r7, #13
 8001b42:	4619      	mov	r1, r3
 8001b44:	480a      	ldr	r0, [pc, #40]	; (8001b70 <Radio_RxBufferGet+0x6c>)
 8001b46:	f7ff fdd5 	bl	80016f4 <RBuffer_Read>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	7bbb      	ldrb	r3, [r7, #14]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	73bb      	strb	r3, [r7, #14]
	while( (Data != COMM_END) && (Status == RADIO_OK) )		//Check if this is end-of-command or if there is nothing in buffer(status)
 8001b54:	7b7b      	ldrb	r3, [r7, #13]
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	d002      	beq.n	8001b60 <Radio_RxBufferGet+0x5c>
 8001b5a:	7bbb      	ldrb	r3, [r7, #14]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d0e6      	beq.n	8001b2e <Radio_RxBufferGet+0x2a>
	}
	*LengthDestination = Length;							//after end of the frame write length to destination
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	7bfa      	ldrb	r2, [r7, #15]
 8001b64:	701a      	strb	r2, [r3, #0]
	return Status;
 8001b66:	7bbb      	ldrb	r3, [r7, #14]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	200002f8 	.word	0x200002f8

08001b74 <Radio_TxBufferPut>:

//
// -- TX --
//
Klebot_Radio_Status Radio_TxBufferPut(uint8_t *Command, uint8_t Length)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	70fb      	strb	r3, [r7, #3]
	Klebot_Radio_Status Status = RADIO_OK;
 8001b80:	2300      	movs	r3, #0
 8001b82:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; i < Length; i++)						//Put Command to a buffer
 8001b84:	2300      	movs	r3, #0
 8001b86:	73bb      	strb	r3, [r7, #14]
 8001b88:	e010      	b.n	8001bac <Radio_TxBufferPut+0x38>
	{
		Status |= RBuffer_Write(&TxBuffer, *Command);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	4619      	mov	r1, r3
 8001b90:	480f      	ldr	r0, [pc, #60]	; (8001bd0 <Radio_TxBufferPut+0x5c>)
 8001b92:	f7ff fd84 	bl	800169e <RBuffer_Write>
 8001b96:	4603      	mov	r3, r0
 8001b98:	461a      	mov	r2, r3
 8001b9a:	7bfb      	ldrb	r3, [r7, #15]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	73fb      	strb	r3, [r7, #15]
		Command++;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	607b      	str	r3, [r7, #4]
	for(uint8_t i = 0; i < Length; i++)						//Put Command to a buffer
 8001ba6:	7bbb      	ldrb	r3, [r7, #14]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	73bb      	strb	r3, [r7, #14]
 8001bac:	7bba      	ldrb	r2, [r7, #14]
 8001bae:	78fb      	ldrb	r3, [r7, #3]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d3ea      	bcc.n	8001b8a <Radio_TxBufferPut+0x16>
	}
	Status |= RBuffer_Write(&TxBuffer, COMM_END);			//Add end-of-command identifier
 8001bb4:	2104      	movs	r1, #4
 8001bb6:	4806      	ldr	r0, [pc, #24]	; (8001bd0 <Radio_TxBufferPut+0x5c>)
 8001bb8:	f7ff fd71 	bl	800169e <RBuffer_Write>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	73fb      	strb	r3, [r7, #15]
	return Status;
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3710      	adds	r7, #16
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	200002d4 	.word	0x200002d4

08001bd4 <Radio_TxBufferSend>:

Klebot_Radio_Status Radio_TxBufferSend(void)		//Send one command from buffer (FIFO)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08a      	sub	sp, #40	; 0x28
 8001bd8:	af00      	add	r7, sp, #0
	Klebot_Radio_Status Status = RADIO_OK;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t Length = 0;
 8001be0:	2300      	movs	r3, #0
 8001be2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t DataToSend[MAX_COMMAND_LENGTH];

	do
	{
		Status |= RBuffer_Read(&TxBuffer,&DataToSend[Length]);
 8001be6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001bea:	1d3a      	adds	r2, r7, #4
 8001bec:	4413      	add	r3, r2
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4816      	ldr	r0, [pc, #88]	; (8001c4c <Radio_TxBufferSend+0x78>)
 8001bf2:	f7ff fd7f 	bl	80016f4 <RBuffer_Read>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}while((DataToSend[Length++] != COMM_END) && Status == RADIO_OK);
 8001c04:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001c08:	1c5a      	adds	r2, r3, #1
 8001c0a:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 8001c0e:	3328      	adds	r3, #40	; 0x28
 8001c10:	443b      	add	r3, r7
 8001c12:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c16:	2b04      	cmp	r3, #4
 8001c18:	d003      	beq.n	8001c22 <Radio_TxBufferSend+0x4e>
 8001c1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d0e1      	beq.n	8001be6 <Radio_TxBufferSend+0x12>
		TxStatus = RADIO_BUSY;
	}
#endif

#ifdef ROBOT
	if(Status == RADIO_OK)
 8001c22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d109      	bne.n	8001c3e <Radio_TxBufferSend+0x6a>
	{
		nRF24_WriteAckPayload(0, DataToSend, Length);
 8001c2a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001c2e:	1d3b      	adds	r3, r7, #4
 8001c30:	4619      	mov	r1, r3
 8001c32:	2000      	movs	r0, #0
 8001c34:	f000 fe68 	bl	8002908 <nRF24_WriteAckPayload>
		TxStatus = RADIO_BUSY;
 8001c38:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <Radio_TxBufferSend+0x7c>)
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	701a      	strb	r2, [r3, #0]
	}
#endif

	return Status;
 8001c3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3728      	adds	r7, #40	; 0x28
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	200002d4 	.word	0x200002d4
 8001c50:	200002d1 	.word	0x200002d1

08001c54 <Radio_Process>:

	nRF24_WriteAckPayload(0, Buffer, Length+1);
}

void Radio_Process(void)			//Process to put in main loop
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08a      	sub	sp, #40	; 0x28
 8001c58:	af00      	add	r7, sp, #0
	nRF24_Event();											//check for irq's
 8001c5a:	f000 fdc5 	bl	80027e8 <nRF24_Event>
	}
#endif

#ifdef ROBOT

	if(TxStatus == RADIO_OK)	//If Tx is free, send response
 8001c5e:	4b16      	ldr	r3, [pc, #88]	; (8001cb8 <Radio_Process+0x64>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d101      	bne.n	8001c6a <Radio_Process+0x16>
	{
		Radio_TxBufferSend();	//send ack payload
 8001c66:	f7ff ffb5 	bl	8001bd4 <Radio_TxBufferSend>
	}

	if((HAL_GetTick() - ConnectionTimeoutCounter) > (3 * PACKET_SEND_DELAY) )	//check when last message came to know if connection isnt dead
 8001c6a:	f002 f937 	bl	8003edc <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	4b12      	ldr	r3, [pc, #72]	; (8001cbc <Radio_Process+0x68>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b96      	cmp	r3, #150	; 0x96
 8001c78:	d904      	bls.n	8001c84 <Radio_Process+0x30>
	{
		ConnectionStatus = RADIO_ERROR;
 8001c7a:	4b11      	ldr	r3, [pc, #68]	; (8001cc0 <Radio_Process+0x6c>)
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	701a      	strb	r2, [r3, #0]
		Radio_NoConnectionCallback();
 8001c80:	f000 f832 	bl	8001ce8 <Radio_NoConnectionCallback>
	}
#endif

	if(RxStatus == RADIO_NEW_RX)				//If there is new message, get it and pass it to parser
 8001c84:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <Radio_Process+0x70>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	2b03      	cmp	r3, #3
 8001c8a:	d110      	bne.n	8001cae <Radio_Process+0x5a>
	{
		uint8_t ReceivedCommand[MAX_COMMAND_LENGTH];		//TODO: add check here if there is more than one new command in rbuffer
		uint8_t ReceivedLength;

		Radio_RxBufferGet(ReceivedCommand, &ReceivedLength);
 8001c8c:	f107 0227 	add.w	r2, r7, #39	; 0x27
 8001c90:	1d3b      	adds	r3, r7, #4
 8001c92:	4611      	mov	r1, r2
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff ff35 	bl	8001b04 <Radio_RxBufferGet>
		Radio_NewCommandReceivedCallback(ReceivedCommand, ReceivedLength);
 8001c9a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001c9e:	1d3b      	adds	r3, r7, #4
 8001ca0:	4611      	mov	r1, r2
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f000 f8b2 	bl	8001e0c <Radio_NewCommandReceivedCallback>

		RxStatus = RADIO_OK;
 8001ca8:	4b06      	ldr	r3, [pc, #24]	; (8001cc4 <Radio_Process+0x70>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	701a      	strb	r2, [r3, #0]
	}
}
 8001cae:	bf00      	nop
 8001cb0:	3728      	adds	r7, #40	; 0x28
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	200002d1 	.word	0x200002d1
 8001cbc:	2000031c 	.word	0x2000031c
 8001cc0:	200002d0 	.word	0x200002d0
 8001cc4:	200002d2 	.word	0x200002d2

08001cc8 <Radio_GetConnectionStatus>:
//
//Get connection status
//

Klebot_Radio_Status Radio_GetConnectionStatus(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
	return ConnectionStatus;
 8001ccc:	4b02      	ldr	r3, [pc, #8]	; (8001cd8 <Radio_GetConnectionStatus+0x10>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr
 8001cd8:	200002d0 	.word	0x200002d0

08001cdc <Radio_HandlerIRQ>:

//
//Klebot radio callbacks to use
//
void Radio_HandlerIRQ(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
	nRF24_IRQ_Handler();
 8001ce0:	f000 fd30 	bl	8002744 <nRF24_IRQ_Handler>
}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <Radio_NoConnectionCallback>:

__weak void Radio_NoConnectionCallback(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0

}
 8001cec:	bf00      	nop
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr

08001cf4 <nRF24_EventTxCallback>:
}
//
// -- NRF24 Callbacks --
//
void nRF24_EventTxCallback(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
	TxStatus = RADIO_OK;
 8001cf8:	4b04      	ldr	r3, [pc, #16]	; (8001d0c <nRF24_EventTxCallback+0x18>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	701a      	strb	r2, [r3, #0]
	ConnectionStatus = RADIO_OK;
 8001cfe:	4b04      	ldr	r3, [pc, #16]	; (8001d10 <nRF24_EventTxCallback+0x1c>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	701a      	strb	r2, [r3, #0]
}
 8001d04:	bf00      	nop
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bc80      	pop	{r7}
 8001d0a:	4770      	bx	lr
 8001d0c:	200002d1 	.word	0x200002d1
 8001d10:	200002d0 	.word	0x200002d0

08001d14 <nRF24_EventRxCallback>:

void nRF24_EventRxCallback(void)					// Received Packet or received ACK Payload
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08a      	sub	sp, #40	; 0x28
 8001d18:	af00      	add	r7, sp, #0
	uint8_t ReceivedCommand[MAX_COMMAND_LENGTH];
	uint8_t ReceivedLength;
	nRF24_ReadRXPaylaod((uint8_t*)ReceivedCommand,&ReceivedLength);
 8001d1a:	1dfa      	adds	r2, r7, #7
 8001d1c:	f107 0308 	add.w	r3, r7, #8
 8001d20:	4611      	mov	r1, r2
 8001d22:	4618      	mov	r0, r3
 8001d24:	f000 fcf7 	bl	8002716 <nRF24_ReadRXPaylaod>

#ifdef ROBOT
	ConnectionStatus = RADIO_OK;
 8001d28:	4b0c      	ldr	r3, [pc, #48]	; (8001d5c <nRF24_EventRxCallback+0x48>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	701a      	strb	r2, [r3, #0]
	ConnectionTimeoutCounter = HAL_GetTick();			//Connection timeout counter is a tool for robot to check if there is still a connection with controller, on controller side we have MrCallback to check this
 8001d2e:	f002 f8d5 	bl	8003edc <HAL_GetTick>
 8001d32:	4603      	mov	r3, r0
 8001d34:	4a0a      	ldr	r2, [pc, #40]	; (8001d60 <nRF24_EventRxCallback+0x4c>)
 8001d36:	6013      	str	r3, [r2, #0]
	if(CONNECTION_HOLD == ReceivedCommand[0]) return;	//just ignore if this is a connection hold
 8001d38:	7a3b      	ldrb	r3, [r7, #8]
 8001d3a:	2b05      	cmp	r3, #5
 8001d3c:	d00a      	beq.n	8001d54 <nRF24_EventRxCallback+0x40>
#endif

	Radio_RxBufferPut(ReceivedCommand, ReceivedLength);
 8001d3e:	79fa      	ldrb	r2, [r7, #7]
 8001d40:	f107 0308 	add.w	r3, r7, #8
 8001d44:	4611      	mov	r1, r2
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff feb4 	bl	8001ab4 <Radio_RxBufferPut>
	RxStatus = RADIO_NEW_RX;
 8001d4c:	4b05      	ldr	r3, [pc, #20]	; (8001d64 <nRF24_EventRxCallback+0x50>)
 8001d4e:	2203      	movs	r2, #3
 8001d50:	701a      	strb	r2, [r3, #0]
 8001d52:	e000      	b.n	8001d56 <nRF24_EventRxCallback+0x42>
	if(CONNECTION_HOLD == ReceivedCommand[0]) return;	//just ignore if this is a connection hold
 8001d54:	bf00      	nop
}
 8001d56:	3728      	adds	r7, #40	; 0x28
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	200002d0 	.word	0x200002d0
 8001d60:	2000031c 	.word	0x2000031c
 8001d64:	200002d2 	.word	0x200002d2

08001d68 <nRF24_EventMrCallback>:

void nRF24_EventMrCallback(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
	ConnectionStatus = RADIO_ERROR;		//Max retransmitt - no connection
 8001d6c:	4b03      	ldr	r3, [pc, #12]	; (8001d7c <nRF24_EventMrCallback+0x14>)
 8001d6e:	2201      	movs	r2, #1
 8001d70:	701a      	strb	r2, [r3, #0]
}
 8001d72:	bf00      	nop
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bc80      	pop	{r7}
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	200002d0 	.word	0x200002d0

08001d80 <ConnectionBlinkLED>:

uint8_t CommandSource = RADIO_DATA_SOURCE;

/* Blink LED when controller is connected */
static void ConnectionBlinkLED(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
	static uint32_t LastTick = 0;
	/* Get the connection status */
	if(RADIO_ERROR == Radio_GetConnectionStatus())
 8001d84:	f7ff ffa0 	bl	8001cc8 <Radio_GetConnectionStatus>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d105      	bne.n	8001d9a <ConnectionBlinkLED+0x1a>
	{
		/* If there is no connection, set the LED off and return */
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001d8e:	2201      	movs	r2, #1
 8001d90:	2101      	movs	r1, #1
 8001d92:	480b      	ldr	r0, [pc, #44]	; (8001dc0 <ConnectionBlinkLED+0x40>)
 8001d94:	f002 fb62 	bl	800445c <HAL_GPIO_WritePin>
		return;
 8001d98:	e011      	b.n	8001dbe <ConnectionBlinkLED+0x3e>
	}
	/* Blink the diode if there is connection with controller */
	if(HAL_GetTick() - LastTick > 500)
 8001d9a:	f002 f89f 	bl	8003edc <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	4b08      	ldr	r3, [pc, #32]	; (8001dc4 <ConnectionBlinkLED+0x44>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001daa:	d908      	bls.n	8001dbe <ConnectionBlinkLED+0x3e>
	{
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001dac:	2101      	movs	r1, #1
 8001dae:	4804      	ldr	r0, [pc, #16]	; (8001dc0 <ConnectionBlinkLED+0x40>)
 8001db0:	f002 fb6c 	bl	800448c <HAL_GPIO_TogglePin>
		LastTick = HAL_GetTick();
 8001db4:	f002 f892 	bl	8003edc <HAL_GetTick>
 8001db8:	4603      	mov	r3, r0
 8001dba:	4a02      	ldr	r2, [pc, #8]	; (8001dc4 <ConnectionBlinkLED+0x44>)
 8001dbc:	6013      	str	r3, [r2, #0]
	}
}
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40011000 	.word	0x40011000
 8001dc4:	20000324 	.word	0x20000324

08001dc8 <KlebotScheduler>:

/* Main scheduler function */
void KlebotScheduler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
	static uint8_t StartupInitFlag = 0;
	Programs_status_t SubProgramStatus;

	/* Radio process - always active in the background */
	Radio_Process();
 8001dce:	f7ff ff41 	bl	8001c54 <Radio_Process>

	/* Startup sequence */
	if(0 == StartupInitFlag)
 8001dd2:	4b0d      	ldr	r3, [pc, #52]	; (8001e08 <KlebotScheduler+0x40>)
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d102      	bne.n	8001de0 <KlebotScheduler+0x18>
	{
		StartupInitFlag = 1;
 8001dda:	4b0b      	ldr	r3, [pc, #44]	; (8001e08 <KlebotScheduler+0x40>)
 8001ddc:	2201      	movs	r2, #1
 8001dde:	701a      	strb	r2, [r3, #0]
	}

	/* Perform current program, returns proper status */
	SubProgramStatus = Programs_PerformProgram();
 8001de0:	f001 ffaa 	bl	8003d38 <Programs_PerformProgram>
 8001de4:	4603      	mov	r3, r0
 8001de6:	71fb      	strb	r3, [r7, #7]

	if(SubProgramStatus == PROGRAM_COMPLETED)
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d102      	bne.n	8001df4 <KlebotScheduler+0x2c>
	{
		Programs_ClearProgram();
 8001dee:	f001 ff93 	bl	8003d18 <Programs_ClearProgram>
	}
	else if(SubProgramStatus == NO_PROGRAM_SET)
	{
		ConnectionBlinkLED();
	}
}
 8001df2:	e004      	b.n	8001dfe <KlebotScheduler+0x36>
	else if(SubProgramStatus == NO_PROGRAM_SET)
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <KlebotScheduler+0x36>
		ConnectionBlinkLED();
 8001dfa:	f7ff ffc1 	bl	8001d80 <ConnectionBlinkLED>
}
 8001dfe:	bf00      	nop
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000328 	.word	0x20000328

08001e0c <Radio_NewCommandReceivedCallback>:


/* Callback from klebot_radio, forwards data if currently selected commands source is radio */
void Radio_NewCommandReceivedCallback(uint8_t *command, uint8_t length)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	460b      	mov	r3, r1
 8001e16:	70fb      	strb	r3, [r7, #3]
	if(RADIO_DATA_SOURCE == CommandSource)
 8001e18:	4b06      	ldr	r3, [pc, #24]	; (8001e34 <Radio_NewCommandReceivedCallback+0x28>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d104      	bne.n	8001e2a <Radio_NewCommandReceivedCallback+0x1e>
	{
		Parser_Klebot(command, length);
 8001e20:	78fb      	ldrb	r3, [r7, #3]
 8001e22:	4619      	mov	r1, r3
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f7ff fdf1 	bl	8001a0c <Parser_Klebot>
	}
	else
	{

	}
}
 8001e2a:	bf00      	nop
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20000320 	.word	0x20000320

08001e38 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001e40:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001e44:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d013      	beq.n	8001e78 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001e50:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001e54:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001e58:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d00b      	beq.n	8001e78 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001e60:	e000      	b.n	8001e64 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001e62:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001e64:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d0f9      	beq.n	8001e62 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001e6e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	b2d2      	uxtb	r2, r2
 8001e76:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001e78:	687b      	ldr	r3, [r7, #4]
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr

08001e84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e88:	f001 ffd0 	bl	8003e2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e8c:	f000 f82e 	bl	8001eec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e90:	f7ff fc5e 	bl	8001750 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001e94:	f7ff fd12 	bl	80018bc <MX_I2C1_Init>
  MX_SPI3_Init();
 8001e98:	f000 fd56 	bl	8002948 <MX_SPI3_Init>
  MX_TIM1_Init();
 8001e9c:	f000 ff18 	bl	8002cd0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001ea0:	f000 ff6e 	bl	8002d80 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001ea4:	f001 f802 	bl	8002eac <MX_TIM4_Init>
  MX_TIM7_Init();
 8001ea8:	f001 f854 	bl	8002f54 <MX_TIM7_Init>
  MX_USART2_UART_Init();
 8001eac:	f001 f978 	bl	80031a0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //DRV8836_Init(&MotorDriver1, &htim3, TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3, TIM_CHANNEL_4);
  HAL_GPIO_WritePin(DRV_NSLEEP_GPIO_Port, DRV_NSLEEP_Pin, GPIO_PIN_SET);
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001eb6:	480a      	ldr	r0, [pc, #40]	; (8001ee0 <main+0x5c>)
 8001eb8:	f002 fad0 	bl	800445c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DRV_MODE_GPIO_Port, DRV_MODE_Pin, GPIO_PIN_RESET);
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ec2:	4807      	ldr	r0, [pc, #28]	; (8001ee0 <main+0x5c>)
 8001ec4:	f002 faca 	bl	800445c <HAL_GPIO_WritePin>

  //MotorEnc_Init(&MotorEncoderA, &htim4);
  Motors_Init();
 8001ec8:	f001 fc76 	bl	80037b8 <Motors_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 8001ecc:	4805      	ldr	r0, [pc, #20]	; (8001ee4 <main+0x60>)
 8001ece:	f003 ff71 	bl	8005db4 <HAL_TIM_Base_Start_IT>



  Radio_Init(&hspi3);
 8001ed2:	4805      	ldr	r0, [pc, #20]	; (8001ee8 <main+0x64>)
 8001ed4:	f7ff fdd6 	bl	8001a84 <Radio_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  KlebotScheduler();
 8001ed8:	f7ff ff76 	bl	8001dc8 <KlebotScheduler>
 8001edc:	e7fc      	b.n	8001ed8 <main+0x54>
 8001ede:	bf00      	nop
 8001ee0:	40011000 	.word	0x40011000
 8001ee4:	2000046c 	.word	0x2000046c
 8001ee8:	20000338 	.word	0x20000338

08001eec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b094      	sub	sp, #80	; 0x50
 8001ef0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ef2:	f107 0318 	add.w	r3, r7, #24
 8001ef6:	2238      	movs	r2, #56	; 0x38
 8001ef8:	2100      	movs	r1, #0
 8001efa:	4618      	mov	r0, r3
 8001efc:	f005 ff15 	bl	8007d2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f00:	1d3b      	adds	r3, r7, #4
 8001f02:	2200      	movs	r2, #0
 8001f04:	601a      	str	r2, [r3, #0]
 8001f06:	605a      	str	r2, [r3, #4]
 8001f08:	609a      	str	r2, [r3, #8]
 8001f0a:	60da      	str	r2, [r3, #12]
 8001f0c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f16:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8001f20:	2300      	movs	r3, #0
 8001f22:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f24:	2302      	movs	r3, #2
 8001f26:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f2c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001f2e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001f32:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8001f34:	2300      	movs	r3, #0
 8001f36:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f38:	f107 0318 	add.w	r3, r7, #24
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f002 fc1b 	bl	8004778 <HAL_RCC_OscConfig>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <SystemClock_Config+0x60>
  {
    Error_Handler();
 8001f48:	f000 f84d 	bl	8001fe6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f4c:	230f      	movs	r3, #15
 8001f4e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f50:	2302      	movs	r3, #2
 8001f52:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f54:	2300      	movs	r3, #0
 8001f56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f62:	1d3b      	adds	r3, r7, #4
 8001f64:	2102      	movs	r1, #2
 8001f66:	4618      	mov	r0, r3
 8001f68:	f002 ff1c 	bl	8004da4 <HAL_RCC_ClockConfig>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001f72:	f000 f838 	bl	8001fe6 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8001f76:	4b03      	ldr	r3, [pc, #12]	; (8001f84 <SystemClock_Config+0x98>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	601a      	str	r2, [r3, #0]
}
 8001f7c:	bf00      	nop
 8001f7e:	3750      	adds	r7, #80	; 0x50
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	42420070 	.word	0x42420070

08001f88 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff ff50 	bl	8001e38 <ITM_SendChar>

	return ch;
 8001f98:	687b      	ldr	r3, [r7, #4]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
	...

08001fa4 <HAL_TIM_PeriodElapsedCallback>:
		return 0;
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a04      	ldr	r2, [pc, #16]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d101      	bne.n	8001fba <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		Motors_EncoderSample();
 8001fb6:	f001 fcb5 	bl	8003924 <Motors_EncoderSample>
//		//USB_Buffer_Length = sprintf((char*) USB_Buffer, "$%d;", MotorEncoderA.Velocity );
//		//USB_Buffer_Length = sprintf((char*) USB_Buffer, "$%d;",(int16_t) MotorEncoderA.Position );
		//HAL_UART_Transmit(&huart2, USB_Buffer, USB_Buffer_Length, 500);

	}
}
 8001fba:	bf00      	nop
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40001400 	.word	0x40001400

08001fc8 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == NRF24_IRQ_Pin)
 8001fd2:	88fb      	ldrh	r3, [r7, #6]
 8001fd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fd8:	d101      	bne.n	8001fde <HAL_GPIO_EXTI_Callback+0x16>
	{
		Radio_HandlerIRQ();
 8001fda:	f7ff fe7f 	bl	8001cdc <Radio_HandlerIRQ>

	}
}
 8001fde:	bf00      	nop
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fea:	b672      	cpsid	i
}
 8001fec:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fee:	e7fe      	b.n	8001fee <Error_Handler+0x8>

08001ff0 <nRF24_Delay_ms>:

#define NRF24_CE_HIGH		HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_SET)
#define NRF24_CE_LOW		HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET)

static void nRF24_Delay_ms(uint8_t Time)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(Time);
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f001 ff77 	bl	8003ef0 <HAL_Delay>
}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
	...

0800200c <nRF24_SendSpi>:

static void nRF24_SendSpi(uint8_t *Data, uint8_t Length)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	460b      	mov	r3, r1
 8002016:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(hspi_nrf, Data, Length, 1000);
 8002018:	4b06      	ldr	r3, [pc, #24]	; (8002034 <nRF24_SendSpi+0x28>)
 800201a:	6818      	ldr	r0, [r3, #0]
 800201c:	78fb      	ldrb	r3, [r7, #3]
 800201e:	b29a      	uxth	r2, r3
 8002020:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002024:	6879      	ldr	r1, [r7, #4]
 8002026:	f003 f971 	bl	800530c <HAL_SPI_Transmit>
}
 800202a:	bf00      	nop
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	2000032c 	.word	0x2000032c

08002038 <nRF24_ReadSpi>:

static void nRF24_ReadSpi(uint8_t *Data, uint8_t Length)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	460b      	mov	r3, r1
 8002042:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Receive(hspi_nrf, Data, Length, 1000);
 8002044:	4b06      	ldr	r3, [pc, #24]	; (8002060 <nRF24_ReadSpi+0x28>)
 8002046:	6818      	ldr	r0, [r3, #0]
 8002048:	78fb      	ldrb	r3, [r7, #3]
 800204a:	b29a      	uxth	r2, r3
 800204c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002050:	6879      	ldr	r1, [r7, #4]
 8002052:	f003 fa9e 	bl	8005592 <HAL_SPI_Receive>
}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	2000032c 	.word	0x2000032c

08002064 <nRF24_ReadRegister>:
//
// END OF BASIC READ/WRITE FUNCTIONS
//

static uint8_t nRF24_ReadRegister(uint8_t reg)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	71fb      	strb	r3, [r7, #7]
	uint8_t result;

	reg = NRF24_CMD_R_REGISTER | reg;
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8002072:	2200      	movs	r2, #0
 8002074:	2104      	movs	r1, #4
 8002076:	480c      	ldr	r0, [pc, #48]	; (80020a8 <nRF24_ReadRegister+0x44>)
 8002078:	f002 f9f0 	bl	800445c <HAL_GPIO_WritePin>
	nRF24_SendSpi(&reg, 1);
 800207c:	1dfb      	adds	r3, r7, #7
 800207e:	2101      	movs	r1, #1
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff ffc3 	bl	800200c <nRF24_SendSpi>
	nRF24_ReadSpi(&result, 1);
 8002086:	f107 030f 	add.w	r3, r7, #15
 800208a:	2101      	movs	r1, #1
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff ffd3 	bl	8002038 <nRF24_ReadSpi>
	NRF24_CSN_HIGH;
 8002092:	2201      	movs	r2, #1
 8002094:	2104      	movs	r1, #4
 8002096:	4804      	ldr	r0, [pc, #16]	; (80020a8 <nRF24_ReadRegister+0x44>)
 8002098:	f002 f9e0 	bl	800445c <HAL_GPIO_WritePin>

	return result;
 800209c:	7bfb      	ldrb	r3, [r7, #15]
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40011400 	.word	0x40011400

080020ac <nRF24_ReadRegisters>:

static void nRF24_ReadRegisters(uint8_t reg, uint8_t* ret, uint8_t len)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	6039      	str	r1, [r7, #0]
 80020b6:	71fb      	strb	r3, [r7, #7]
 80020b8:	4613      	mov	r3, r2
 80020ba:	71bb      	strb	r3, [r7, #6]
	reg = NRF24_CMD_R_REGISTER | reg;
 80020bc:	79fb      	ldrb	r3, [r7, #7]
 80020be:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 80020c0:	2200      	movs	r2, #0
 80020c2:	2104      	movs	r1, #4
 80020c4:	480a      	ldr	r0, [pc, #40]	; (80020f0 <nRF24_ReadRegisters+0x44>)
 80020c6:	f002 f9c9 	bl	800445c <HAL_GPIO_WritePin>

	nRF24_SendSpi(&reg, 1);
 80020ca:	1dfb      	adds	r3, r7, #7
 80020cc:	2101      	movs	r1, #1
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7ff ff9c 	bl	800200c <nRF24_SendSpi>
	nRF24_ReadSpi(ret, len);
 80020d4:	79bb      	ldrb	r3, [r7, #6]
 80020d6:	4619      	mov	r1, r3
 80020d8:	6838      	ldr	r0, [r7, #0]
 80020da:	f7ff ffad 	bl	8002038 <nRF24_ReadSpi>

	NRF24_CSN_HIGH;
 80020de:	2201      	movs	r2, #1
 80020e0:	2104      	movs	r1, #4
 80020e2:	4803      	ldr	r0, [pc, #12]	; (80020f0 <nRF24_ReadRegisters+0x44>)
 80020e4:	f002 f9ba 	bl	800445c <HAL_GPIO_WritePin>
}
 80020e8:	bf00      	nop
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	40011400 	.word	0x40011400

080020f4 <nRF24_WriteRegister>:

static void nRF24_WriteRegister(uint8_t reg, uint8_t val)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	460a      	mov	r2, r1
 80020fe:	71fb      	strb	r3, [r7, #7]
 8002100:	4613      	mov	r3, r2
 8002102:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp[2];

	tmp[0] = NRF24_CMD_W_REGISTER | reg;
 8002104:	79fb      	ldrb	r3, [r7, #7]
 8002106:	f043 0320 	orr.w	r3, r3, #32
 800210a:	b2db      	uxtb	r3, r3
 800210c:	733b      	strb	r3, [r7, #12]
	tmp[1] = val;
 800210e:	79bb      	ldrb	r3, [r7, #6]
 8002110:	737b      	strb	r3, [r7, #13]

	NRF24_CSN_LOW;
 8002112:	2200      	movs	r2, #0
 8002114:	2104      	movs	r1, #4
 8002116:	4809      	ldr	r0, [pc, #36]	; (800213c <nRF24_WriteRegister+0x48>)
 8002118:	f002 f9a0 	bl	800445c <HAL_GPIO_WritePin>

	nRF24_SendSpi(tmp, 2);
 800211c:	f107 030c 	add.w	r3, r7, #12
 8002120:	2102      	movs	r1, #2
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff ff72 	bl	800200c <nRF24_SendSpi>

	NRF24_CSN_HIGH;
 8002128:	2201      	movs	r2, #1
 800212a:	2104      	movs	r1, #4
 800212c:	4803      	ldr	r0, [pc, #12]	; (800213c <nRF24_WriteRegister+0x48>)
 800212e:	f002 f995 	bl	800445c <HAL_GPIO_WritePin>
}
 8002132:	bf00      	nop
 8002134:	3710      	adds	r7, #16
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40011400 	.word	0x40011400

08002140 <nRF24_WriteRegisters>:

static void nRF24_WriteRegisters(uint8_t reg, uint8_t* val, uint8_t len)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	6039      	str	r1, [r7, #0]
 800214a:	71fb      	strb	r3, [r7, #7]
 800214c:	4613      	mov	r3, r2
 800214e:	71bb      	strb	r3, [r7, #6]
	reg = NRF24_CMD_W_REGISTER | reg;
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	f043 0320 	orr.w	r3, r3, #32
 8002156:	b2db      	uxtb	r3, r3
 8002158:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 800215a:	2200      	movs	r2, #0
 800215c:	2104      	movs	r1, #4
 800215e:	480b      	ldr	r0, [pc, #44]	; (800218c <nRF24_WriteRegisters+0x4c>)
 8002160:	f002 f97c 	bl	800445c <HAL_GPIO_WritePin>

	nRF24_SendSpi(&reg, 1);
 8002164:	1dfb      	adds	r3, r7, #7
 8002166:	2101      	movs	r1, #1
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff ff4f 	bl	800200c <nRF24_SendSpi>
	nRF24_SendSpi(val, len);
 800216e:	79bb      	ldrb	r3, [r7, #6]
 8002170:	4619      	mov	r1, r3
 8002172:	6838      	ldr	r0, [r7, #0]
 8002174:	f7ff ff4a 	bl	800200c <nRF24_SendSpi>

	NRF24_CSN_HIGH;
 8002178:	2201      	movs	r2, #1
 800217a:	2104      	movs	r1, #4
 800217c:	4803      	ldr	r0, [pc, #12]	; (800218c <nRF24_WriteRegisters+0x4c>)
 800217e:	f002 f96d 	bl	800445c <HAL_GPIO_WritePin>
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40011400 	.word	0x40011400

08002190 <nRF24_RX_Mode>:

void nRF24_RX_Mode(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
	uint8_t config = nRF24_ReadConfig();
 8002196:	f000 f829 	bl	80021ec <nRF24_ReadConfig>
 800219a:	4603      	mov	r3, r0
 800219c:	71fb      	strb	r3, [r7, #7]
	// Restore pipe 0 adress after comeback from TX mode
	nRF24_SetRXAddress(0, addr_p0_backup);
 800219e:	4911      	ldr	r1, [pc, #68]	; (80021e4 <nRF24_RX_Mode+0x54>)
 80021a0:	2000      	movs	r0, #0
 80021a2:	f000 f9b6 	bl	8002512 <nRF24_SetRXAddress>
	// PWR_UP bit set
	config |= (1<<NRF24_PWR_UP);
 80021a6:	79fb      	ldrb	r3, [r7, #7]
 80021a8:	f043 0302 	orr.w	r3, r3, #2
 80021ac:	71fb      	strb	r3, [r7, #7]
	// PRIM_RX bit set
	config |= (1<<NRF24_PRIM_RX);
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteConfig(config);
 80021b6:	79fb      	ldrb	r3, [r7, #7]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f000 f81f 	bl	80021fc <nRF24_WriteConfig>
	// Reset status
	nRF24_WriteStatus((1<<NRF24_RX_DR)|(1<<NRF24_TX_DS)|(1<<NRF24_MAX_RT));
 80021be:	2070      	movs	r0, #112	; 0x70
 80021c0:	f000 f877 	bl	80022b2 <nRF24_WriteStatus>
	// Flush RX
	nRF24_FlushRX();
 80021c4:	f000 f884 	bl	80022d0 <nRF24_FlushRX>
	// Flush TX
	nRF24_FlushTX();
 80021c8:	f000 f89c 	bl	8002304 <nRF24_FlushTX>

	NRF24_CE_HIGH;
 80021cc:	2201      	movs	r2, #1
 80021ce:	2110      	movs	r1, #16
 80021d0:	4805      	ldr	r0, [pc, #20]	; (80021e8 <nRF24_RX_Mode+0x58>)
 80021d2:	f002 f943 	bl	800445c <HAL_GPIO_WritePin>
	nRF24_Delay_ms(1);
 80021d6:	2001      	movs	r0, #1
 80021d8:	f7ff ff0a 	bl	8001ff0 <nRF24_Delay_ms>
}
 80021dc:	bf00      	nop
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	20000330 	.word	0x20000330
 80021e8:	40010c00 	.word	0x40010c00

080021ec <nRF24_ReadConfig>:
}



uint8_t nRF24_ReadConfig(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_CONFIG));
 80021f0:	2000      	movs	r0, #0
 80021f2:	f7ff ff37 	bl	8002064 <nRF24_ReadRegister>
 80021f6:	4603      	mov	r3, r0
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	bd80      	pop	{r7, pc}

080021fc <nRF24_WriteConfig>:

void nRF24_WriteConfig(uint8_t conf)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_CONFIG, conf);
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	4619      	mov	r1, r3
 800220a:	2000      	movs	r0, #0
 800220c:	f7ff ff72 	bl	80020f4 <nRF24_WriteRegister>
}
 8002210:	bf00      	nop
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <nRF24_SetPALevel>:

void nRF24_SetPALevel(uint8_t lev)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	71fb      	strb	r3, [r7, #7]
	uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8002222:	2006      	movs	r0, #6
 8002224:	f7ff ff1e 	bl	8002064 <nRF24_ReadRegister>
 8002228:	4603      	mov	r3, r0
 800222a:	73fb      	strb	r3, [r7, #15]
	rf_setup &= 0xF8; // Clear PWR bits
 800222c:	7bfb      	ldrb	r3, [r7, #15]
 800222e:	f023 0307 	bic.w	r3, r3, #7
 8002232:	73fb      	strb	r3, [r7, #15]
	rf_setup |= (lev<<1);
 8002234:	79fb      	ldrb	r3, [r7, #7]
 8002236:	005b      	lsls	r3, r3, #1
 8002238:	b25a      	sxtb	r2, r3
 800223a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800223e:	4313      	orrs	r3, r2
 8002240:	b25b      	sxtb	r3, r3
 8002242:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8002244:	7bfb      	ldrb	r3, [r7, #15]
 8002246:	4619      	mov	r1, r3
 8002248:	2006      	movs	r0, #6
 800224a:	f7ff ff53 	bl	80020f4 <nRF24_WriteRegister>
}
 800224e:	bf00      	nop
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <nRF24_SetDataRate>:

void nRF24_SetDataRate(uint8_t dr)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b084      	sub	sp, #16
 800225a:	af00      	add	r7, sp, #0
 800225c:	4603      	mov	r3, r0
 800225e:	71fb      	strb	r3, [r7, #7]
	uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8002260:	2006      	movs	r0, #6
 8002262:	f7ff feff 	bl	8002064 <nRF24_ReadRegister>
 8002266:	4603      	mov	r3, r0
 8002268:	73fb      	strb	r3, [r7, #15]
	rf_setup &= 0xD7; // Clear DR bits (1MBPS)
 800226a:	7bfb      	ldrb	r3, [r7, #15]
 800226c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8002270:	73fb      	strb	r3, [r7, #15]
	if(dr == NRF24_RF_DR_250KBPS)
 8002272:	79fb      	ldrb	r3, [r7, #7]
 8002274:	2b02      	cmp	r3, #2
 8002276:	d104      	bne.n	8002282 <nRF24_SetDataRate+0x2c>
		rf_setup |= (1<<NRF24_RF_DR_LOW);
 8002278:	7bfb      	ldrb	r3, [r7, #15]
 800227a:	f043 0320 	orr.w	r3, r3, #32
 800227e:	73fb      	strb	r3, [r7, #15]
 8002280:	e006      	b.n	8002290 <nRF24_SetDataRate+0x3a>
	else if(dr == NRF24_RF_DR_2MBPS)
 8002282:	79fb      	ldrb	r3, [r7, #7]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d103      	bne.n	8002290 <nRF24_SetDataRate+0x3a>
		rf_setup |= (1<<NRF24_RF_DR_HIGH);
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	f043 0308 	orr.w	r3, r3, #8
 800228e:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	4619      	mov	r1, r3
 8002294:	2006      	movs	r0, #6
 8002296:	f7ff ff2d 	bl	80020f4 <nRF24_WriteRegister>
}
 800229a:	bf00      	nop
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <nRF24_ReadStatus>:

uint8_t nRF24_ReadStatus(void)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_STATUS));
 80022a6:	2007      	movs	r0, #7
 80022a8:	f7ff fedc 	bl	8002064 <nRF24_ReadRegister>
 80022ac:	4603      	mov	r3, r0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <nRF24_WriteStatus>:

void nRF24_WriteStatus(uint8_t st)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b082      	sub	sp, #8
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	4603      	mov	r3, r0
 80022ba:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_STATUS, st);
 80022bc:	79fb      	ldrb	r3, [r7, #7]
 80022be:	4619      	mov	r1, r3
 80022c0:	2007      	movs	r0, #7
 80022c2:	f7ff ff17 	bl	80020f4 <nRF24_WriteRegister>
}
 80022c6:	bf00      	nop
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <nRF24_FlushRX>:
{
	return nRF24_IsBitSetInFifoStatus(NRF24_RX_EMPTY);
}

void nRF24_FlushRX(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
	uint8_t command = NRF24_CMD_FLUSH_RX;
 80022d6:	23e2      	movs	r3, #226	; 0xe2
 80022d8:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 80022da:	2200      	movs	r2, #0
 80022dc:	2104      	movs	r1, #4
 80022de:	4808      	ldr	r0, [pc, #32]	; (8002300 <nRF24_FlushRX+0x30>)
 80022e0:	f002 f8bc 	bl	800445c <HAL_GPIO_WritePin>
	nRF24_SendSpi(&command, 1);
 80022e4:	1dfb      	adds	r3, r7, #7
 80022e6:	2101      	movs	r1, #1
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff fe8f 	bl	800200c <nRF24_SendSpi>
	NRF24_CSN_HIGH;
 80022ee:	2201      	movs	r2, #1
 80022f0:	2104      	movs	r1, #4
 80022f2:	4803      	ldr	r0, [pc, #12]	; (8002300 <nRF24_FlushRX+0x30>)
 80022f4:	f002 f8b2 	bl	800445c <HAL_GPIO_WritePin>
}
 80022f8:	bf00      	nop
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40011400 	.word	0x40011400

08002304 <nRF24_FlushTX>:

void nRF24_FlushTX(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
	uint8_t command = NRF24_CMD_FLUSH_TX;
 800230a:	23e1      	movs	r3, #225	; 0xe1
 800230c:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 800230e:	2200      	movs	r2, #0
 8002310:	2104      	movs	r1, #4
 8002312:	4808      	ldr	r0, [pc, #32]	; (8002334 <nRF24_FlushTX+0x30>)
 8002314:	f002 f8a2 	bl	800445c <HAL_GPIO_WritePin>
	nRF24_SendSpi(&command, 1);
 8002318:	1dfb      	adds	r3, r7, #7
 800231a:	2101      	movs	r1, #1
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff fe75 	bl	800200c <nRF24_SendSpi>
	NRF24_CSN_HIGH;
 8002322:	2201      	movs	r2, #1
 8002324:	2104      	movs	r1, #4
 8002326:	4803      	ldr	r0, [pc, #12]	; (8002334 <nRF24_FlushTX+0x30>)
 8002328:	f002 f898 	bl	800445c <HAL_GPIO_WritePin>
}
 800232c:	bf00      	nop
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40011400 	.word	0x40011400

08002338 <nRF24_EnableCRC>:

void nRF24_EnableCRC(uint8_t onoff)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	4603      	mov	r3, r0
 8002340:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8002342:	f7ff ff53 	bl	80021ec <nRF24_ReadConfig>
 8002346:	4603      	mov	r3, r0
 8002348:	73fb      	strb	r3, [r7, #15]

	if(onoff)
 800234a:	79fb      	ldrb	r3, [r7, #7]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d004      	beq.n	800235a <nRF24_EnableCRC+0x22>
		config |= (1<<NRF24_EN_CRC);
 8002350:	7bfb      	ldrb	r3, [r7, #15]
 8002352:	f043 0308 	orr.w	r3, r3, #8
 8002356:	73fb      	strb	r3, [r7, #15]
 8002358:	e003      	b.n	8002362 <nRF24_EnableCRC+0x2a>
	else
		config &= ~(1<<NRF24_EN_CRC);
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	f023 0308 	bic.w	r3, r3, #8
 8002360:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteConfig(config);
 8002362:	7bfb      	ldrb	r3, [r7, #15]
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff ff49 	bl	80021fc <nRF24_WriteConfig>
}
 800236a:	bf00      	nop
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <nRF24_SetCRCLength>:

void nRF24_SetCRCLength(uint8_t crcl)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b084      	sub	sp, #16
 8002376:	af00      	add	r7, sp, #0
 8002378:	4603      	mov	r3, r0
 800237a:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 800237c:	f7ff ff36 	bl	80021ec <nRF24_ReadConfig>
 8002380:	4603      	mov	r3, r0
 8002382:	73fb      	strb	r3, [r7, #15]
	if(crcl == NRF24_CRC_WIDTH_2B)
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	2b01      	cmp	r3, #1
 8002388:	d104      	bne.n	8002394 <nRF24_SetCRCLength+0x22>
		config |= (1<<NRF24_CRCO);
 800238a:	7bfb      	ldrb	r3, [r7, #15]
 800238c:	f043 0304 	orr.w	r3, r3, #4
 8002390:	73fb      	strb	r3, [r7, #15]
 8002392:	e003      	b.n	800239c <nRF24_SetCRCLength+0x2a>
	else
		config &= ~(1<<NRF24_CRCO);
 8002394:	7bfb      	ldrb	r3, [r7, #15]
 8002396:	f023 0304 	bic.w	r3, r3, #4
 800239a:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteConfig(config);
 800239c:	7bfb      	ldrb	r3, [r7, #15]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff ff2c 	bl	80021fc <nRF24_WriteConfig>
}
 80023a4:	bf00      	nop
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <nRF24_SetRetries>:

void nRF24_SetRetries(uint8_t ard, uint8_t arc)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	460a      	mov	r2, r1
 80023b6:	71fb      	strb	r3, [r7, #7]
 80023b8:	4613      	mov	r3, r2
 80023ba:	71bb      	strb	r3, [r7, #6]
	// ard * 250us, arc repeats
	nRF24_WriteRegister(NRF24_SETUP_RETR, (((ard & 0x0F)<<NRF24_ARD) | ((arc & 0x0F)<<NRF24_ARC)));
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	011b      	lsls	r3, r3, #4
 80023c0:	b25a      	sxtb	r2, r3
 80023c2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80023c6:	f003 030f 	and.w	r3, r3, #15
 80023ca:	b25b      	sxtb	r3, r3
 80023cc:	4313      	orrs	r3, r2
 80023ce:	b25b      	sxtb	r3, r3
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	4619      	mov	r1, r3
 80023d4:	2004      	movs	r0, #4
 80023d6:	f7ff fe8d 	bl	80020f4 <nRF24_WriteRegister>
}
 80023da:	bf00      	nop
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <nRF24_SetRFChannel>:

void nRF24_SetRFChannel(uint8_t channel)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	4603      	mov	r3, r0
 80023ea:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_RF_CH, (channel & 0x7F));
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	4619      	mov	r1, r3
 80023f6:	2005      	movs	r0, #5
 80023f8:	f7ff fe7c 	bl	80020f4 <nRF24_WriteRegister>
}
 80023fc:	bf00      	nop
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <nRF24_EnablePipe>:
		pipe = 5; // Block too high pipe number
	nRF24_WriteRegister(NRF24_RX_PW_P0 + pipe , (size & 0x3F));
}

void nRF24_EnablePipe(uint8_t pipe, uint8_t onoff)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	460a      	mov	r2, r1
 800240e:	71fb      	strb	r3, [r7, #7]
 8002410:	4613      	mov	r3, r2
 8002412:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	2b05      	cmp	r3, #5
 8002418:	d901      	bls.n	800241e <nRF24_EnablePipe+0x1a>
		pipe = 5; // Block too high pipe number
 800241a:	2305      	movs	r3, #5
 800241c:	71fb      	strb	r3, [r7, #7]
	uint8_t enable_pipe = nRF24_ReadRegister(NRF24_EN_RXADDR);
 800241e:	2002      	movs	r0, #2
 8002420:	f7ff fe20 	bl	8002064 <nRF24_ReadRegister>
 8002424:	4603      	mov	r3, r0
 8002426:	73fb      	strb	r3, [r7, #15]
	if(onoff == 1)
 8002428:	79bb      	ldrb	r3, [r7, #6]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d10a      	bne.n	8002444 <nRF24_EnablePipe+0x40>
		enable_pipe |= (1<<pipe);
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	2201      	movs	r2, #1
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	b25a      	sxtb	r2, r3
 8002438:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800243c:	4313      	orrs	r3, r2
 800243e:	b25b      	sxtb	r3, r3
 8002440:	73fb      	strb	r3, [r7, #15]
 8002442:	e00b      	b.n	800245c <nRF24_EnablePipe+0x58>
	else
		enable_pipe &= ~(1<<pipe);
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	2201      	movs	r2, #1
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	b25b      	sxtb	r3, r3
 800244e:	43db      	mvns	r3, r3
 8002450:	b25a      	sxtb	r2, r3
 8002452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002456:	4013      	ands	r3, r2
 8002458:	b25b      	sxtb	r3, r3
 800245a:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_EN_RXADDR, enable_pipe);
 800245c:	7bfb      	ldrb	r3, [r7, #15]
 800245e:	4619      	mov	r1, r3
 8002460:	2002      	movs	r0, #2
 8002462:	f7ff fe47 	bl	80020f4 <nRF24_WriteRegister>
}
 8002466:	bf00      	nop
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <nRF24_AutoACK>:

void nRF24_AutoACK(uint8_t pipe, uint8_t onoff)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b084      	sub	sp, #16
 8002472:	af00      	add	r7, sp, #0
 8002474:	4603      	mov	r3, r0
 8002476:	460a      	mov	r2, r1
 8002478:	71fb      	strb	r3, [r7, #7]
 800247a:	4613      	mov	r3, r2
 800247c:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 800247e:	79fb      	ldrb	r3, [r7, #7]
 8002480:	2b05      	cmp	r3, #5
 8002482:	d901      	bls.n	8002488 <nRF24_AutoACK+0x1a>
		pipe = 5; // Block too high pipe number
 8002484:	2305      	movs	r3, #5
 8002486:	71fb      	strb	r3, [r7, #7]
	uint8_t enaa = nRF24_ReadRegister(NRF24_EN_AA);
 8002488:	2001      	movs	r0, #1
 800248a:	f7ff fdeb 	bl	8002064 <nRF24_ReadRegister>
 800248e:	4603      	mov	r3, r0
 8002490:	73fb      	strb	r3, [r7, #15]
	if(onoff == 1)
 8002492:	79bb      	ldrb	r3, [r7, #6]
 8002494:	2b01      	cmp	r3, #1
 8002496:	d10a      	bne.n	80024ae <nRF24_AutoACK+0x40>
		enaa |= (1<<pipe);
 8002498:	79fb      	ldrb	r3, [r7, #7]
 800249a:	2201      	movs	r2, #1
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	b25a      	sxtb	r2, r3
 80024a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	b25b      	sxtb	r3, r3
 80024aa:	73fb      	strb	r3, [r7, #15]
 80024ac:	e00b      	b.n	80024c6 <nRF24_AutoACK+0x58>
	else
		enaa &= ~(1<<pipe);
 80024ae:	79fb      	ldrb	r3, [r7, #7]
 80024b0:	2201      	movs	r2, #1
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	b25b      	sxtb	r3, r3
 80024b8:	43db      	mvns	r3, r3
 80024ba:	b25a      	sxtb	r2, r3
 80024bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024c0:	4013      	ands	r3, r2
 80024c2:	b25b      	sxtb	r3, r3
 80024c4:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_EN_AA, enaa);
 80024c6:	7bfb      	ldrb	r3, [r7, #15]
 80024c8:	4619      	mov	r1, r3
 80024ca:	2001      	movs	r0, #1
 80024cc:	f7ff fe12 	bl	80020f4 <nRF24_WriteRegister>
}
 80024d0:	bf00      	nop
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <nRF24_SetAddressWidth>:

void nRF24_SetAddressWidth(uint8_t size)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	71fb      	strb	r3, [r7, #7]
	if(size > 5)
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	2b05      	cmp	r3, #5
 80024e6:	d901      	bls.n	80024ec <nRF24_SetAddressWidth+0x14>
		size = 5; // Maximum are 5 bytes
 80024e8:	2305      	movs	r3, #5
 80024ea:	71fb      	strb	r3, [r7, #7]
	if(size < 3)
 80024ec:	79fb      	ldrb	r3, [r7, #7]
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d801      	bhi.n	80024f6 <nRF24_SetAddressWidth+0x1e>
		size = 3; // Minimum are 3 bytes
 80024f2:	2303      	movs	r3, #3
 80024f4:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_SETUP_AW, ((size-2) & 0x03));
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	3b02      	subs	r3, #2
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	f003 0303 	and.w	r3, r3, #3
 8002500:	b2db      	uxtb	r3, r3
 8002502:	4619      	mov	r1, r3
 8002504:	2003      	movs	r0, #3
 8002506:	f7ff fdf5 	bl	80020f4 <nRF24_WriteRegister>
}
 800250a:	bf00      	nop
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <nRF24_SetRXAddress>:

void nRF24_SetRXAddress(uint8_t pipe, uint8_t* address)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	b084      	sub	sp, #16
 8002516:	af00      	add	r7, sp, #0
 8002518:	4603      	mov	r3, r0
 800251a:	6039      	str	r1, [r7, #0]
 800251c:	71fb      	strb	r3, [r7, #7]
	// pipe 0 and pipe 1 are fully 40-bits storaged
	// pipe 2-5 is storaged only with last byte. Rest are as same as pipe 1
	// pipe 0 and 1 are LSByte first so they are needed to reverse address
	if((pipe == 0) || (pipe == 1))
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d002      	beq.n	800252a <nRF24_SetRXAddress+0x18>
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d11d      	bne.n	8002566 <nRF24_SetRXAddress+0x54>
	{
		uint8_t i;
		uint8_t address_rev[NRF24_ADDR_SIZE];
		for(i = 0; i<NRF24_ADDR_SIZE; i++)
 800252a:	2300      	movs	r3, #0
 800252c:	73fb      	strb	r3, [r7, #15]
 800252e:	e00d      	b.n	800254c <nRF24_SetRXAddress+0x3a>
			address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 8002530:	7bfb      	ldrb	r3, [r7, #15]
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	441a      	add	r2, r3
 8002536:	7bfb      	ldrb	r3, [r7, #15]
 8002538:	f1c3 0302 	rsb	r3, r3, #2
 800253c:	7812      	ldrb	r2, [r2, #0]
 800253e:	3310      	adds	r3, #16
 8002540:	443b      	add	r3, r7
 8002542:	f803 2c04 	strb.w	r2, [r3, #-4]
		for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002546:	7bfb      	ldrb	r3, [r7, #15]
 8002548:	3301      	adds	r3, #1
 800254a:	73fb      	strb	r3, [r7, #15]
 800254c:	7bfb      	ldrb	r3, [r7, #15]
 800254e:	2b02      	cmp	r3, #2
 8002550:	d9ee      	bls.n	8002530 <nRF24_SetRXAddress+0x1e>
		nRF24_WriteRegisters(NRF24_RX_ADDR_P0 + pipe, address_rev, NRF24_ADDR_SIZE);
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	330a      	adds	r3, #10
 8002556:	b2db      	uxtb	r3, r3
 8002558:	f107 010c 	add.w	r1, r7, #12
 800255c:	2203      	movs	r2, #3
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff fdee 	bl	8002140 <nRF24_WriteRegisters>
	{
 8002564:	e00a      	b.n	800257c <nRF24_SetRXAddress+0x6a>
	}
	else
		nRF24_WriteRegister(NRF24_RX_ADDR_P0 + pipe, address[NRF24_ADDR_SIZE-1]);
 8002566:	79fb      	ldrb	r3, [r7, #7]
 8002568:	330a      	adds	r3, #10
 800256a:	b2da      	uxtb	r2, r3
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	3302      	adds	r3, #2
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	4619      	mov	r1, r3
 8002574:	4610      	mov	r0, r2
 8002576:	f7ff fdbd 	bl	80020f4 <nRF24_WriteRegister>
}
 800257a:	bf00      	nop
 800257c:	bf00      	nop
 800257e:	3710      	adds	r7, #16
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <nRF24_SetTXAddress>:

void nRF24_SetTXAddress(uint8_t* address)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
	// TX address is storaged similar to RX pipe 0 - LSByte first
	uint8_t i;
	uint8_t address_rev[NRF24_ADDR_SIZE];

	nRF24_ReadRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Backup P0 address
 800258c:	f107 030c 	add.w	r3, r7, #12
 8002590:	2203      	movs	r2, #3
 8002592:	4619      	mov	r1, r3
 8002594:	200a      	movs	r0, #10
 8002596:	f7ff fd89 	bl	80020ac <nRF24_ReadRegisters>
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 800259a:	2300      	movs	r3, #0
 800259c:	73fb      	strb	r3, [r7, #15]
 800259e:	e00c      	b.n	80025ba <nRF24_SetTXAddress+0x36>
		addr_p0_backup[NRF24_ADDR_SIZE - 1 - i] = address_rev[i]; //Reverse P0 address
 80025a0:	7bfa      	ldrb	r2, [r7, #15]
 80025a2:	7bfb      	ldrb	r3, [r7, #15]
 80025a4:	f1c3 0302 	rsb	r3, r3, #2
 80025a8:	3210      	adds	r2, #16
 80025aa:	443a      	add	r2, r7
 80025ac:	f812 1c04 	ldrb.w	r1, [r2, #-4]
 80025b0:	4a16      	ldr	r2, [pc, #88]	; (800260c <nRF24_SetTXAddress+0x88>)
 80025b2:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80025b4:	7bfb      	ldrb	r3, [r7, #15]
 80025b6:	3301      	adds	r3, #1
 80025b8:	73fb      	strb	r3, [r7, #15]
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d9ef      	bls.n	80025a0 <nRF24_SetTXAddress+0x1c>

	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80025c0:	2300      	movs	r3, #0
 80025c2:	73fb      	strb	r3, [r7, #15]
 80025c4:	e00d      	b.n	80025e2 <nRF24_SetTXAddress+0x5e>
		address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	441a      	add	r2, r3
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	f1c3 0302 	rsb	r3, r3, #2
 80025d2:	7812      	ldrb	r2, [r2, #0]
 80025d4:	3310      	adds	r3, #16
 80025d6:	443b      	add	r3, r7
 80025d8:	f803 2c04 	strb.w	r2, [r3, #-4]
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80025dc:	7bfb      	ldrb	r3, [r7, #15]
 80025de:	3301      	adds	r3, #1
 80025e0:	73fb      	strb	r3, [r7, #15]
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d9ee      	bls.n	80025c6 <nRF24_SetTXAddress+0x42>
	//make pipe 0 address backup;

	nRF24_WriteRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Pipe 0 must be same for auto ACk
 80025e8:	f107 030c 	add.w	r3, r7, #12
 80025ec:	2203      	movs	r2, #3
 80025ee:	4619      	mov	r1, r3
 80025f0:	200a      	movs	r0, #10
 80025f2:	f7ff fda5 	bl	8002140 <nRF24_WriteRegisters>
	nRF24_WriteRegisters(NRF24_TX_ADDR, address_rev, NRF24_ADDR_SIZE);
 80025f6:	f107 030c 	add.w	r3, r7, #12
 80025fa:	2203      	movs	r2, #3
 80025fc:	4619      	mov	r1, r3
 80025fe:	2010      	movs	r0, #16
 8002600:	f7ff fd9e 	bl	8002140 <nRF24_WriteRegisters>

}
 8002604:	bf00      	nop
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	20000330 	.word	0x20000330

08002610 <nRF24_ClearInterrupts>:

void nRF24_ClearInterrupts(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
	uint8_t status = nRF24_ReadStatus();
 8002616:	f7ff fe44 	bl	80022a2 <nRF24_ReadStatus>
 800261a:	4603      	mov	r3, r0
 800261c:	71fb      	strb	r3, [r7, #7]
	status |= (7<<4); // Clear bits 4, 5, 6.
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8002624:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteStatus(status);
 8002626:	79fb      	ldrb	r3, [r7, #7]
 8002628:	4618      	mov	r0, r3
 800262a:	f7ff fe42 	bl	80022b2 <nRF24_WriteStatus>
}
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <nRF24_GetDynamicPayloadSize>:

uint8_t nRF24_GetDynamicPayloadSize(void)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b082      	sub	sp, #8
 800263a:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 800263c:	2300      	movs	r3, #0
 800263e:	71fb      	strb	r3, [r7, #7]

    result = nRF24_ReadRegister(NRF24_CMD_R_RX_PL_WID);
 8002640:	2060      	movs	r0, #96	; 0x60
 8002642:	f7ff fd0f 	bl	8002064 <nRF24_ReadRegister>
 8002646:	4603      	mov	r3, r0
 8002648:	71fb      	strb	r3, [r7, #7]

    if (result > 32) // Something went wrong :)
 800264a:	79fb      	ldrb	r3, [r7, #7]
 800264c:	2b20      	cmp	r3, #32
 800264e:	d906      	bls.n	800265e <nRF24_GetDynamicPayloadSize+0x28>
    {
        nRF24_FlushRX();
 8002650:	f7ff fe3e 	bl	80022d0 <nRF24_FlushRX>
        nRF24_Delay_ms(2);
 8002654:	2002      	movs	r0, #2
 8002656:	f7ff fccb 	bl	8001ff0 <nRF24_Delay_ms>
        return 0;
 800265a:	2300      	movs	r3, #0
 800265c:	e000      	b.n	8002660 <nRF24_GetDynamicPayloadSize+0x2a>
    }
    return result;
 800265e:	79fb      	ldrb	r3, [r7, #7]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3708      	adds	r7, #8
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <nRF24_EnableRXDataReadyIRQ>:

void nRF24_EnableRXDataReadyIRQ(uint8_t onoff)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8002672:	f7ff fdbb 	bl	80021ec <nRF24_ReadConfig>
 8002676:	4603      	mov	r3, r0
 8002678:	73fb      	strb	r3, [r7, #15]

	if(!onoff)
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d104      	bne.n	800268a <nRF24_EnableRXDataReadyIRQ+0x22>
		config |= (1<<NRF24_RX_DR);
 8002680:	7bfb      	ldrb	r3, [r7, #15]
 8002682:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002686:	73fb      	strb	r3, [r7, #15]
 8002688:	e003      	b.n	8002692 <nRF24_EnableRXDataReadyIRQ+0x2a>
	else
		config &= ~(1<<NRF24_RX_DR);
 800268a:	7bfb      	ldrb	r3, [r7, #15]
 800268c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002690:	73fb      	strb	r3, [r7, #15]

	nRF24_WriteConfig(config);
 8002692:	7bfb      	ldrb	r3, [r7, #15]
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff fdb1 	bl	80021fc <nRF24_WriteConfig>
}
 800269a:	bf00      	nop
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <nRF24_EnableTXDataSentIRQ>:

void nRF24_EnableTXDataSentIRQ(uint8_t onoff)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b084      	sub	sp, #16
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	4603      	mov	r3, r0
 80026aa:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 80026ac:	f7ff fd9e 	bl	80021ec <nRF24_ReadConfig>
 80026b0:	4603      	mov	r3, r0
 80026b2:	73fb      	strb	r3, [r7, #15]

	if(!onoff)
 80026b4:	79fb      	ldrb	r3, [r7, #7]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d104      	bne.n	80026c4 <nRF24_EnableTXDataSentIRQ+0x22>
		config |= (1<<NRF24_TX_DS);
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	f043 0320 	orr.w	r3, r3, #32
 80026c0:	73fb      	strb	r3, [r7, #15]
 80026c2:	e003      	b.n	80026cc <nRF24_EnableTXDataSentIRQ+0x2a>
	else
		config &= ~(1<<NRF24_TX_DS);
 80026c4:	7bfb      	ldrb	r3, [r7, #15]
 80026c6:	f023 0320 	bic.w	r3, r3, #32
 80026ca:	73fb      	strb	r3, [r7, #15]

	nRF24_WriteConfig(config);
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7ff fd94 	bl	80021fc <nRF24_WriteConfig>
}
 80026d4:	bf00      	nop
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <nRF24_EnableMaxRetransmitIRQ>:

void nRF24_EnableMaxRetransmitIRQ(uint8_t onoff)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 80026e6:	f7ff fd81 	bl	80021ec <nRF24_ReadConfig>
 80026ea:	4603      	mov	r3, r0
 80026ec:	73fb      	strb	r3, [r7, #15]

	if(!onoff)
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d104      	bne.n	80026fe <nRF24_EnableMaxRetransmitIRQ+0x22>
		config |= (1<<NRF24_MAX_RT);
 80026f4:	7bfb      	ldrb	r3, [r7, #15]
 80026f6:	f043 0310 	orr.w	r3, r3, #16
 80026fa:	73fb      	strb	r3, [r7, #15]
 80026fc:	e003      	b.n	8002706 <nRF24_EnableMaxRetransmitIRQ+0x2a>
	else
		config &= ~(1<<NRF24_MAX_RT);
 80026fe:	7bfb      	ldrb	r3, [r7, #15]
 8002700:	f023 0310 	bic.w	r3, r3, #16
 8002704:	73fb      	strb	r3, [r7, #15]

	nRF24_WriteConfig(config);
 8002706:	7bfb      	ldrb	r3, [r7, #15]
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff fd77 	bl	80021fc <nRF24_WriteConfig>
}
 800270e:	bf00      	nop
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <nRF24_ReadRXPaylaod>:
	}while(!((status & (1<<NRF24_MAX_RT)) || (status & (1<<NRF24_TX_DS))));

}

void nRF24_ReadRXPaylaod(uint8_t *data, uint8_t *size)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b082      	sub	sp, #8
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
 800271e:	6039      	str	r1, [r7, #0]
#if (NRF24_DYNAMIC_PAYLOAD == 1)
	*size = nRF24_GetDynamicPayloadSize();
 8002720:	f7ff ff89 	bl	8002636 <nRF24_GetDynamicPayloadSize>
 8002724:	4603      	mov	r3, r0
 8002726:	461a      	mov	r2, r3
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	701a      	strb	r2, [r3, #0]
	nRF24_ReadRegisters(NRF24_CMD_R_RX_PAYLOAD, data, *size);
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	461a      	mov	r2, r3
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	2061      	movs	r0, #97	; 0x61
 8002736:	f7ff fcb9 	bl	80020ac <nRF24_ReadRegisters>
#if (NRF24_INTERRUPT_MODE == 0)
	nRF24_WriteRegister(NRF24_STATUS, (1<NRF24_RX_DR));
	if(nRF24_ReadStatus() & (1<<NRF24_TX_DS))
		nRF24_WriteRegister(NRF24_STATUS, (1<<NRF24_TX_DS));
#endif
}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
	...

08002744 <nRF24_IRQ_Handler>:
	}
	return 0;
}

void nRF24_IRQ_Handler(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0

	Nrf24InterruptFlag = 1;
 8002748:	4b03      	ldr	r3, [pc, #12]	; (8002758 <nRF24_IRQ_Handler+0x14>)
 800274a:	2201      	movs	r2, #1
 800274c:	701a      	strb	r2, [r3, #0]
}
 800274e:	bf00      	nop
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	20000336 	.word	0x20000336

0800275c <nRF24_IRQ_Read>:

void nRF24_IRQ_Read(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
	if(Nrf24InterruptFlag == 1)
 8002762:	4b1d      	ldr	r3, [pc, #116]	; (80027d8 <nRF24_IRQ_Read+0x7c>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	b2db      	uxtb	r3, r3
 8002768:	2b01      	cmp	r3, #1
 800276a:	d130      	bne.n	80027ce <nRF24_IRQ_Read+0x72>
	{
		Nrf24InterruptFlag = 0;
 800276c:	4b1a      	ldr	r3, [pc, #104]	; (80027d8 <nRF24_IRQ_Read+0x7c>)
 800276e:	2200      	movs	r2, #0
 8002770:	701a      	strb	r2, [r3, #0]

		uint8_t status = nRF24_ReadStatus();
 8002772:	f7ff fd96 	bl	80022a2 <nRF24_ReadStatus>
 8002776:	4603      	mov	r3, r0
 8002778:	71bb      	strb	r3, [r7, #6]
		uint8_t ClearIrq = 0;
 800277a:	2300      	movs	r3, #0
 800277c:	71fb      	strb	r3, [r7, #7]
		// RX FIFO Interrupt
		if ((status & (1 << NRF24_RX_DR)))
 800277e:	79bb      	ldrb	r3, [r7, #6]
 8002780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002784:	2b00      	cmp	r3, #0
 8002786:	d006      	beq.n	8002796 <nRF24_IRQ_Read+0x3a>
		{
			nrf24_rx_flag = 1;
 8002788:	4b14      	ldr	r3, [pc, #80]	; (80027dc <nRF24_IRQ_Read+0x80>)
 800278a:	2201      	movs	r2, #1
 800278c:	701a      	strb	r2, [r3, #0]
			ClearIrq |= (1<<NRF24_RX_DR); // Interrupt flag clear
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002794:	71fb      	strb	r3, [r7, #7]
		}
		// TX Data Sent interrupt
		if ((status & (1 << NRF24_TX_DS)))
 8002796:	79bb      	ldrb	r3, [r7, #6]
 8002798:	f003 0320 	and.w	r3, r3, #32
 800279c:	2b00      	cmp	r3, #0
 800279e:	d006      	beq.n	80027ae <nRF24_IRQ_Read+0x52>
		{
			nrf24_tx_flag = 1;
 80027a0:	4b0f      	ldr	r3, [pc, #60]	; (80027e0 <nRF24_IRQ_Read+0x84>)
 80027a2:	2201      	movs	r2, #1
 80027a4:	701a      	strb	r2, [r3, #0]
			ClearIrq |= (1<<NRF24_TX_DS); // Interrupt flag clear
 80027a6:	79fb      	ldrb	r3, [r7, #7]
 80027a8:	f043 0320 	orr.w	r3, r3, #32
 80027ac:	71fb      	strb	r3, [r7, #7]
		}
		// Max Retransmits interrupt
		if ((status & (1 << NRF24_MAX_RT)))
 80027ae:	79bb      	ldrb	r3, [r7, #6]
 80027b0:	f003 0310 	and.w	r3, r3, #16
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d006      	beq.n	80027c6 <nRF24_IRQ_Read+0x6a>
		{
			nrf24_mr_flag = 1;
 80027b8:	4b0a      	ldr	r3, [pc, #40]	; (80027e4 <nRF24_IRQ_Read+0x88>)
 80027ba:	2201      	movs	r2, #1
 80027bc:	701a      	strb	r2, [r3, #0]
			ClearIrq |= (1<<NRF24_MAX_RT); // Interrupt flag clear
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	f043 0310 	orr.w	r3, r3, #16
 80027c4:	71fb      	strb	r3, [r7, #7]
		}

		nRF24_WriteStatus(ClearIrq);
 80027c6:	79fb      	ldrb	r3, [r7, #7]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff fd72 	bl	80022b2 <nRF24_WriteStatus>
	}
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20000336 	.word	0x20000336
 80027dc:	20000333 	.word	0x20000333
 80027e0:	20000334 	.word	0x20000334
 80027e4:	20000335 	.word	0x20000335

080027e8 <nRF24_Event>:
{

}

void nRF24_Event(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
	nRF24_IRQ_Read(); // Check if there was any interrupt
 80027ec:	f7ff ffb6 	bl	800275c <nRF24_IRQ_Read>

	if(nrf24_rx_flag)
 80027f0:	4b0e      	ldr	r3, [pc, #56]	; (800282c <nRF24_Event+0x44>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d004      	beq.n	8002802 <nRF24_Event+0x1a>
	{
		nRF24_EventRxCallback();
 80027f8:	f7ff fa8c 	bl	8001d14 <nRF24_EventRxCallback>
		nrf24_rx_flag = 0;
 80027fc:	4b0b      	ldr	r3, [pc, #44]	; (800282c <nRF24_Event+0x44>)
 80027fe:	2200      	movs	r2, #0
 8002800:	701a      	strb	r2, [r3, #0]
	}

	if(nrf24_tx_flag)
 8002802:	4b0b      	ldr	r3, [pc, #44]	; (8002830 <nRF24_Event+0x48>)
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d004      	beq.n	8002814 <nRF24_Event+0x2c>
	{
		nRF24_EventTxCallback();
 800280a:	f7ff fa73 	bl	8001cf4 <nRF24_EventTxCallback>
		nrf24_tx_flag = 0;
 800280e:	4b08      	ldr	r3, [pc, #32]	; (8002830 <nRF24_Event+0x48>)
 8002810:	2200      	movs	r2, #0
 8002812:	701a      	strb	r2, [r3, #0]
	}

	if(nrf24_mr_flag)
 8002814:	4b07      	ldr	r3, [pc, #28]	; (8002834 <nRF24_Event+0x4c>)
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d004      	beq.n	8002826 <nRF24_Event+0x3e>
	{
		nRF24_EventMrCallback();
 800281c:	f7ff faa4 	bl	8001d68 <nRF24_EventMrCallback>
		nrf24_mr_flag = 0;
 8002820:	4b04      	ldr	r3, [pc, #16]	; (8002834 <nRF24_Event+0x4c>)
 8002822:	2200      	movs	r2, #0
 8002824:	701a      	strb	r2, [r3, #0]
	}
}
 8002826:	bf00      	nop
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000333 	.word	0x20000333
 8002830:	20000334 	.word	0x20000334
 8002834:	20000335 	.word	0x20000335

08002838 <nRF24_Init>:

void nRF24_Init(SPI_HandleTypeDef *hspi)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
	hspi_nrf = hspi;
 8002840:	4a2e      	ldr	r2, [pc, #184]	; (80028fc <nRF24_Init+0xc4>)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6013      	str	r3, [r2, #0]

	NRF24_CE_LOW;
 8002846:	2200      	movs	r2, #0
 8002848:	2110      	movs	r1, #16
 800284a:	482d      	ldr	r0, [pc, #180]	; (8002900 <nRF24_Init+0xc8>)
 800284c:	f001 fe06 	bl	800445c <HAL_GPIO_WritePin>
	NRF24_CSN_HIGH;
 8002850:	2201      	movs	r2, #1
 8002852:	2104      	movs	r1, #4
 8002854:	482b      	ldr	r0, [pc, #172]	; (8002904 <nRF24_Init+0xcc>)
 8002856:	f001 fe01 	bl	800445c <HAL_GPIO_WritePin>

	nRF24_Delay_ms(5); // Wait for radio power up
 800285a:	2005      	movs	r0, #5
 800285c:	f7ff fbc8 	bl	8001ff0 <nRF24_Delay_ms>

	nRF24_SetPALevel(NRF24_PA_PWR_0dBM); // Radio power
 8002860:	2003      	movs	r0, #3
 8002862:	f7ff fcd9 	bl	8002218 <nRF24_SetPALevel>
	nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
 8002866:	2002      	movs	r0, #2
 8002868:	f7ff fcf5 	bl	8002256 <nRF24_SetDataRate>
	nRF24_EnableCRC(1); // Enable CRC
 800286c:	2001      	movs	r0, #1
 800286e:	f7ff fd63 	bl	8002338 <nRF24_EnableCRC>
	nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B); // CRC Length 1 byte
 8002872:	2000      	movs	r0, #0
 8002874:	f7ff fd7d 	bl	8002372 <nRF24_SetCRCLength>
	nRF24_SetRetries(0x04, 0x07); // 1000us, 7 times
 8002878:	2107      	movs	r1, #7
 800287a:	2004      	movs	r0, #4
 800287c:	f7ff fd96 	bl	80023ac <nRF24_SetRetries>

#if (NRF24_DYNAMIC_PAYLOAD == 1)
	nRF24_WriteRegister(NRF24_FEATURE, nRF24_ReadRegister(NRF24_FEATURE) | (1<<NRF24_EN_DPL)); // Enable dynamic payload feature
 8002880:	201d      	movs	r0, #29
 8002882:	f7ff fbef 	bl	8002064 <nRF24_ReadRegister>
 8002886:	4603      	mov	r3, r0
 8002888:	f043 0304 	orr.w	r3, r3, #4
 800288c:	b2db      	uxtb	r3, r3
 800288e:	4619      	mov	r1, r3
 8002890:	201d      	movs	r0, #29
 8002892:	f7ff fc2f 	bl	80020f4 <nRF24_WriteRegister>
	nRF24_WriteRegister(NRF24_DYNPD, 0x3F); // Enable dynamic payloads for all pipes
 8002896:	213f      	movs	r1, #63	; 0x3f
 8002898:	201c      	movs	r0, #28
 800289a:	f7ff fc2b 	bl	80020f4 <nRF24_WriteRegister>
#else
	nRF24_WriteRegister(NRF24_DYNPD, 0); // Disable dynamic payloads for all pipes
	nRF24_SetPayloadSize(0, NRF24_PAYLOAD_SIZE); // Set 32 bytes payload for pipe 0
#endif
	nRF24_SetRFChannel(10); // Set RF channel for transmission
 800289e:	200a      	movs	r0, #10
 80028a0:	f7ff fd9f 	bl	80023e2 <nRF24_SetRFChannel>
	nRF24_EnablePipe(0, 1); // Enable pipe 0
 80028a4:	2101      	movs	r1, #1
 80028a6:	2000      	movs	r0, #0
 80028a8:	f7ff fdac 	bl	8002404 <nRF24_EnablePipe>
	nRF24_AutoACK(0, 1); // Enable auto ACK for pipe 0
 80028ac:	2101      	movs	r1, #1
 80028ae:	2000      	movs	r0, #0
 80028b0:	f7ff fddd 	bl	800246e <nRF24_AutoACK>
	nRF24_SetAddressWidth(NRF24_ADDR_SIZE); // Set address size
 80028b4:	2003      	movs	r0, #3
 80028b6:	f7ff fe0f 	bl	80024d8 <nRF24_SetAddressWidth>

	nRF24_Delay_ms(1);
 80028ba:	2001      	movs	r0, #1
 80028bc:	f7ff fb98 	bl	8001ff0 <nRF24_Delay_ms>

	nRF24_EnableRXDataReadyIRQ(1);
 80028c0:	2001      	movs	r0, #1
 80028c2:	f7ff fed1 	bl	8002668 <nRF24_EnableRXDataReadyIRQ>
	nRF24_EnableTXDataSentIRQ(1);
 80028c6:	2001      	movs	r0, #1
 80028c8:	f7ff feeb 	bl	80026a2 <nRF24_EnableTXDataSentIRQ>
	nRF24_EnableMaxRetransmitIRQ(1);
 80028cc:	2001      	movs	r0, #1
 80028ce:	f7ff ff05 	bl	80026dc <nRF24_EnableMaxRetransmitIRQ>

	nRF24_Delay_ms(1);
 80028d2:	2001      	movs	r0, #1
 80028d4:	f7ff fb8c 	bl	8001ff0 <nRF24_Delay_ms>

	nRF24_ClearInterrupts();
 80028d8:	f7ff fe9a 	bl	8002610 <nRF24_ClearInterrupts>


	//
	//
	//
	nRF24_WriteRegister(NRF24_FEATURE, nRF24_ReadRegister(NRF24_FEATURE) | (1<<1));
 80028dc:	201d      	movs	r0, #29
 80028de:	f7ff fbc1 	bl	8002064 <nRF24_ReadRegister>
 80028e2:	4603      	mov	r3, r0
 80028e4:	f043 0302 	orr.w	r3, r3, #2
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	4619      	mov	r1, r3
 80028ec:	201d      	movs	r0, #29
 80028ee:	f7ff fc01 	bl	80020f4 <nRF24_WriteRegister>
}
 80028f2:	bf00      	nop
 80028f4:	3708      	adds	r7, #8
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	2000032c 	.word	0x2000032c
 8002900:	40010c00 	.word	0x40010c00
 8002904:	40011400 	.word	0x40011400

08002908 <nRF24_WriteAckPayload>:
//
//
//

nRF24_TX_Status nRF24_WriteAckPayload(uint8_t pipe, uint8_t * data, uint8_t size)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	4603      	mov	r3, r0
 8002910:	6039      	str	r1, [r7, #0]
 8002912:	71fb      	strb	r3, [r7, #7]
 8002914:	4613      	mov	r3, r2
 8002916:	71bb      	strb	r3, [r7, #6]
	if(size > 32)
 8002918:	79bb      	ldrb	r3, [r7, #6]
 800291a:	2b20      	cmp	r3, #32
 800291c:	d901      	bls.n	8002922 <nRF24_WriteAckPayload+0x1a>
		return NRF24_NO_TRANSMITTED_PACKET;
 800291e:	2301      	movs	r3, #1
 8002920:	e00d      	b.n	800293e <nRF24_WriteAckPayload+0x36>

	pipe &= 0x07;
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegisters((NRF24_CMD_W_ACK_PAYLOAD | pipe), data, size);
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	f063 0357 	orn	r3, r3, #87	; 0x57
 8002930:	b2db      	uxtb	r3, r3
 8002932:	79ba      	ldrb	r2, [r7, #6]
 8002934:	6839      	ldr	r1, [r7, #0]
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff fc02 	bl	8002140 <nRF24_WriteRegisters>

	return NRF24_TRANSMITTED_PACKET;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
	...

08002948 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800294c:	4b17      	ldr	r3, [pc, #92]	; (80029ac <MX_SPI3_Init+0x64>)
 800294e:	4a18      	ldr	r2, [pc, #96]	; (80029b0 <MX_SPI3_Init+0x68>)
 8002950:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002952:	4b16      	ldr	r3, [pc, #88]	; (80029ac <MX_SPI3_Init+0x64>)
 8002954:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002958:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800295a:	4b14      	ldr	r3, [pc, #80]	; (80029ac <MX_SPI3_Init+0x64>)
 800295c:	2200      	movs	r2, #0
 800295e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002960:	4b12      	ldr	r3, [pc, #72]	; (80029ac <MX_SPI3_Init+0x64>)
 8002962:	2200      	movs	r2, #0
 8002964:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002966:	4b11      	ldr	r3, [pc, #68]	; (80029ac <MX_SPI3_Init+0x64>)
 8002968:	2200      	movs	r2, #0
 800296a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800296c:	4b0f      	ldr	r3, [pc, #60]	; (80029ac <MX_SPI3_Init+0x64>)
 800296e:	2200      	movs	r2, #0
 8002970:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002972:	4b0e      	ldr	r3, [pc, #56]	; (80029ac <MX_SPI3_Init+0x64>)
 8002974:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002978:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800297a:	4b0c      	ldr	r3, [pc, #48]	; (80029ac <MX_SPI3_Init+0x64>)
 800297c:	2218      	movs	r2, #24
 800297e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002980:	4b0a      	ldr	r3, [pc, #40]	; (80029ac <MX_SPI3_Init+0x64>)
 8002982:	2200      	movs	r2, #0
 8002984:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002986:	4b09      	ldr	r3, [pc, #36]	; (80029ac <MX_SPI3_Init+0x64>)
 8002988:	2200      	movs	r2, #0
 800298a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800298c:	4b07      	ldr	r3, [pc, #28]	; (80029ac <MX_SPI3_Init+0x64>)
 800298e:	2200      	movs	r2, #0
 8002990:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002992:	4b06      	ldr	r3, [pc, #24]	; (80029ac <MX_SPI3_Init+0x64>)
 8002994:	220a      	movs	r2, #10
 8002996:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002998:	4804      	ldr	r0, [pc, #16]	; (80029ac <MX_SPI3_Init+0x64>)
 800299a:	f002 fc33 	bl	8005204 <HAL_SPI_Init>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80029a4:	f7ff fb1f 	bl	8001fe6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80029a8:	bf00      	nop
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	20000338 	.word	0x20000338
 80029b0:	40003c00 	.word	0x40003c00

080029b4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b08a      	sub	sp, #40	; 0x28
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029bc:	f107 0314 	add.w	r3, r7, #20
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	605a      	str	r2, [r3, #4]
 80029c6:	609a      	str	r2, [r3, #8]
 80029c8:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI3)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a23      	ldr	r2, [pc, #140]	; (8002a5c <HAL_SPI_MspInit+0xa8>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d13f      	bne.n	8002a54 <HAL_SPI_MspInit+0xa0>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80029d4:	4b22      	ldr	r3, [pc, #136]	; (8002a60 <HAL_SPI_MspInit+0xac>)
 80029d6:	69db      	ldr	r3, [r3, #28]
 80029d8:	4a21      	ldr	r2, [pc, #132]	; (8002a60 <HAL_SPI_MspInit+0xac>)
 80029da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029de:	61d3      	str	r3, [r2, #28]
 80029e0:	4b1f      	ldr	r3, [pc, #124]	; (8002a60 <HAL_SPI_MspInit+0xac>)
 80029e2:	69db      	ldr	r3, [r3, #28]
 80029e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029e8:	613b      	str	r3, [r7, #16]
 80029ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ec:	4b1c      	ldr	r3, [pc, #112]	; (8002a60 <HAL_SPI_MspInit+0xac>)
 80029ee:	699b      	ldr	r3, [r3, #24]
 80029f0:	4a1b      	ldr	r2, [pc, #108]	; (8002a60 <HAL_SPI_MspInit+0xac>)
 80029f2:	f043 0310 	orr.w	r3, r3, #16
 80029f6:	6193      	str	r3, [r2, #24]
 80029f8:	4b19      	ldr	r3, [pc, #100]	; (8002a60 <HAL_SPI_MspInit+0xac>)
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	f003 0310 	and.w	r3, r3, #16
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = NRF24_SCK_Pin|NRF24_MOSI_Pin;
 8002a04:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002a08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a12:	f107 0314 	add.w	r3, r7, #20
 8002a16:	4619      	mov	r1, r3
 8002a18:	4812      	ldr	r0, [pc, #72]	; (8002a64 <HAL_SPI_MspInit+0xb0>)
 8002a1a:	f001 fb9b 	bl	8004154 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NRF24_MISO_Pin;
 8002a1e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a24:	2300      	movs	r3, #0
 8002a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(NRF24_MISO_GPIO_Port, &GPIO_InitStruct);
 8002a2c:	f107 0314 	add.w	r3, r7, #20
 8002a30:	4619      	mov	r1, r3
 8002a32:	480c      	ldr	r0, [pc, #48]	; (8002a64 <HAL_SPI_MspInit+0xb0>)
 8002a34:	f001 fb8e 	bl	8004154 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI3_ENABLE();
 8002a38:	4b0b      	ldr	r3, [pc, #44]	; (8002a68 <HAL_SPI_MspInit+0xb4>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a40:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002a44:	627b      	str	r3, [r7, #36]	; 0x24
 8002a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a4c:	627b      	str	r3, [r7, #36]	; 0x24
 8002a4e:	4a06      	ldr	r2, [pc, #24]	; (8002a68 <HAL_SPI_MspInit+0xb4>)
 8002a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a52:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002a54:	bf00      	nop
 8002a56:	3728      	adds	r7, #40	; 0x28
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40003c00 	.word	0x40003c00
 8002a60:	40021000 	.word	0x40021000
 8002a64:	40011000 	.word	0x40011000
 8002a68:	40010000 	.word	0x40010000

08002a6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002a72:	4b15      	ldr	r3, [pc, #84]	; (8002ac8 <HAL_MspInit+0x5c>)
 8002a74:	699b      	ldr	r3, [r3, #24]
 8002a76:	4a14      	ldr	r2, [pc, #80]	; (8002ac8 <HAL_MspInit+0x5c>)
 8002a78:	f043 0301 	orr.w	r3, r3, #1
 8002a7c:	6193      	str	r3, [r2, #24]
 8002a7e:	4b12      	ldr	r3, [pc, #72]	; (8002ac8 <HAL_MspInit+0x5c>)
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	60bb      	str	r3, [r7, #8]
 8002a88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a8a:	4b0f      	ldr	r3, [pc, #60]	; (8002ac8 <HAL_MspInit+0x5c>)
 8002a8c:	69db      	ldr	r3, [r3, #28]
 8002a8e:	4a0e      	ldr	r2, [pc, #56]	; (8002ac8 <HAL_MspInit+0x5c>)
 8002a90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a94:	61d3      	str	r3, [r2, #28]
 8002a96:	4b0c      	ldr	r3, [pc, #48]	; (8002ac8 <HAL_MspInit+0x5c>)
 8002a98:	69db      	ldr	r3, [r3, #28]
 8002a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a9e:	607b      	str	r3, [r7, #4]
 8002aa0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002aa2:	4b0a      	ldr	r3, [pc, #40]	; (8002acc <HAL_MspInit+0x60>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	60fb      	str	r3, [r7, #12]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002aae:	60fb      	str	r3, [r7, #12]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	4a04      	ldr	r2, [pc, #16]	; (8002acc <HAL_MspInit+0x60>)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002abe:	bf00      	nop
 8002ac0:	3714      	adds	r7, #20
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc80      	pop	{r7}
 8002ac6:	4770      	bx	lr
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	40010000 	.word	0x40010000

08002ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ad4:	e7fe      	b.n	8002ad4 <NMI_Handler+0x4>

08002ad6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ada:	e7fe      	b.n	8002ada <HardFault_Handler+0x4>

08002adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ae0:	e7fe      	b.n	8002ae0 <MemManage_Handler+0x4>

08002ae2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ae6:	e7fe      	b.n	8002ae6 <BusFault_Handler+0x4>

08002ae8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002aec:	e7fe      	b.n	8002aec <UsageFault_Handler+0x4>

08002aee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002aee:	b480      	push	{r7}
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr

08002afa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002afa:	b480      	push	{r7}
 8002afc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002afe:	bf00      	nop
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bc80      	pop	{r7}
 8002b04:	4770      	bx	lr

08002b06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b06:	b480      	push	{r7}
 8002b08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b0a:	bf00      	nop
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bc80      	pop	{r7}
 8002b10:	4770      	bx	lr

08002b12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b16:	f001 f9cf 	bl	8003eb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b1a:	bf00      	nop
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF24_IRQ_Pin);
 8002b22:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002b26:	f001 fccb 	bl	80044c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b2a:	bf00      	nop
 8002b2c:	bd80      	pop	{r7, pc}
	...

08002b30 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002b34:	4802      	ldr	r0, [pc, #8]	; (8002b40 <TIM7_IRQHandler+0x10>)
 8002b36:	f003 fbc9 	bl	80062cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	2000046c 	.word	0x2000046c

08002b44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
  return 1;
 8002b48:	2301      	movs	r3, #1
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bc80      	pop	{r7}
 8002b50:	4770      	bx	lr

08002b52 <_kill>:

int _kill(int pid, int sig)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b082      	sub	sp, #8
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
 8002b5a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b5c:	f005 f938 	bl	8007dd0 <__errno>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2216      	movs	r2, #22
 8002b64:	601a      	str	r2, [r3, #0]
  return -1;
 8002b66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <_exit>:

void _exit (int status)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b7a:	f04f 31ff 	mov.w	r1, #4294967295
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7ff ffe7 	bl	8002b52 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b84:	e7fe      	b.n	8002b84 <_exit+0x12>

08002b86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b086      	sub	sp, #24
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	60f8      	str	r0, [r7, #12]
 8002b8e:	60b9      	str	r1, [r7, #8]
 8002b90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b92:	2300      	movs	r3, #0
 8002b94:	617b      	str	r3, [r7, #20]
 8002b96:	e00a      	b.n	8002bae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b98:	f3af 8000 	nop.w
 8002b9c:	4601      	mov	r1, r0
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	1c5a      	adds	r2, r3, #1
 8002ba2:	60ba      	str	r2, [r7, #8]
 8002ba4:	b2ca      	uxtb	r2, r1
 8002ba6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	3301      	adds	r3, #1
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	697a      	ldr	r2, [r7, #20]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	dbf0      	blt.n	8002b98 <_read+0x12>
  }

  return len;
 8002bb6:	687b      	ldr	r3, [r7, #4]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
 8002bd0:	e009      	b.n	8002be6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	1c5a      	adds	r2, r3, #1
 8002bd6:	60ba      	str	r2, [r7, #8]
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff f9d4 	bl	8001f88 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	3301      	adds	r3, #1
 8002be4:	617b      	str	r3, [r7, #20]
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	dbf1      	blt.n	8002bd2 <_write+0x12>
  }
  return len;
 8002bee:	687b      	ldr	r3, [r7, #4]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3718      	adds	r7, #24
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <_close>:

int _close(int file)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr

08002c0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	b083      	sub	sp, #12
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
 8002c16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c1e:	605a      	str	r2, [r3, #4]
  return 0;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr

08002c2c <_isatty>:

int _isatty(int file)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c34:	2301      	movs	r3, #1
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr

08002c40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3714      	adds	r7, #20
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr

08002c58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c60:	4a14      	ldr	r2, [pc, #80]	; (8002cb4 <_sbrk+0x5c>)
 8002c62:	4b15      	ldr	r3, [pc, #84]	; (8002cb8 <_sbrk+0x60>)
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c6c:	4b13      	ldr	r3, [pc, #76]	; (8002cbc <_sbrk+0x64>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d102      	bne.n	8002c7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c74:	4b11      	ldr	r3, [pc, #68]	; (8002cbc <_sbrk+0x64>)
 8002c76:	4a12      	ldr	r2, [pc, #72]	; (8002cc0 <_sbrk+0x68>)
 8002c78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c7a:	4b10      	ldr	r3, [pc, #64]	; (8002cbc <_sbrk+0x64>)
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4413      	add	r3, r2
 8002c82:	693a      	ldr	r2, [r7, #16]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d207      	bcs.n	8002c98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c88:	f005 f8a2 	bl	8007dd0 <__errno>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	220c      	movs	r2, #12
 8002c90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c92:	f04f 33ff 	mov.w	r3, #4294967295
 8002c96:	e009      	b.n	8002cac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c98:	4b08      	ldr	r3, [pc, #32]	; (8002cbc <_sbrk+0x64>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c9e:	4b07      	ldr	r3, [pc, #28]	; (8002cbc <_sbrk+0x64>)
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	4a05      	ldr	r2, [pc, #20]	; (8002cbc <_sbrk+0x64>)
 8002ca8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002caa:	68fb      	ldr	r3, [r7, #12]
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3718      	adds	r7, #24
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	20010000 	.word	0x20010000
 8002cb8:	00001000 	.word	0x00001000
 8002cbc:	20000390 	.word	0x20000390
 8002cc0:	200007d0 	.word	0x200007d0

08002cc4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cc8:	bf00      	nop
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr

08002cd0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b08c      	sub	sp, #48	; 0x30
 8002cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002cd6:	f107 030c 	add.w	r3, r7, #12
 8002cda:	2224      	movs	r2, #36	; 0x24
 8002cdc:	2100      	movs	r1, #0
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f005 f823 	bl	8007d2a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ce4:	1d3b      	adds	r3, r7, #4
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
 8002cea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002cec:	4b22      	ldr	r3, [pc, #136]	; (8002d78 <MX_TIM1_Init+0xa8>)
 8002cee:	4a23      	ldr	r2, [pc, #140]	; (8002d7c <MX_TIM1_Init+0xac>)
 8002cf0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002cf2:	4b21      	ldr	r3, [pc, #132]	; (8002d78 <MX_TIM1_Init+0xa8>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cf8:	4b1f      	ldr	r3, [pc, #124]	; (8002d78 <MX_TIM1_Init+0xa8>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002cfe:	4b1e      	ldr	r3, [pc, #120]	; (8002d78 <MX_TIM1_Init+0xa8>)
 8002d00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d04:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d06:	4b1c      	ldr	r3, [pc, #112]	; (8002d78 <MX_TIM1_Init+0xa8>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d0c:	4b1a      	ldr	r3, [pc, #104]	; (8002d78 <MX_TIM1_Init+0xa8>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d12:	4b19      	ldr	r3, [pc, #100]	; (8002d78 <MX_TIM1_Init+0xa8>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d20:	2301      	movs	r3, #1
 8002d22:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d24:	2300      	movs	r3, #0
 8002d26:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d30:	2301      	movs	r3, #1
 8002d32:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002d34:	2300      	movs	r3, #0
 8002d36:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002d3c:	f107 030c 	add.w	r3, r7, #12
 8002d40:	4619      	mov	r1, r3
 8002d42:	480d      	ldr	r0, [pc, #52]	; (8002d78 <MX_TIM1_Init+0xa8>)
 8002d44:	f003 f992 	bl	800606c <HAL_TIM_Encoder_Init>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002d4e:	f7ff f94a 	bl	8001fe6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d52:	2300      	movs	r3, #0
 8002d54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d56:	2300      	movs	r3, #0
 8002d58:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d5a:	1d3b      	adds	r3, r7, #4
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4806      	ldr	r0, [pc, #24]	; (8002d78 <MX_TIM1_Init+0xa8>)
 8002d60:	f004 f818 	bl	8006d94 <HAL_TIMEx_MasterConfigSynchronization>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8002d6a:	f7ff f93c 	bl	8001fe6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002d6e:	bf00      	nop
 8002d70:	3730      	adds	r7, #48	; 0x30
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	20000394 	.word	0x20000394
 8002d7c:	40012c00 	.word	0x40012c00

08002d80 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b08e      	sub	sp, #56	; 0x38
 8002d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	601a      	str	r2, [r3, #0]
 8002d8e:	605a      	str	r2, [r3, #4]
 8002d90:	609a      	str	r2, [r3, #8]
 8002d92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d94:	f107 0320 	add.w	r3, r7, #32
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]
 8002d9c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d9e:	1d3b      	adds	r3, r7, #4
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	605a      	str	r2, [r3, #4]
 8002da6:	609a      	str	r2, [r3, #8]
 8002da8:	60da      	str	r2, [r3, #12]
 8002daa:	611a      	str	r2, [r3, #16]
 8002dac:	615a      	str	r2, [r3, #20]
 8002dae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002db0:	4b3c      	ldr	r3, [pc, #240]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002db2:	4a3d      	ldr	r2, [pc, #244]	; (8002ea8 <MX_TIM3_Init+0x128>)
 8002db4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8002db6:	4b3b      	ldr	r3, [pc, #236]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002db8:	2201      	movs	r2, #1
 8002dba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dbc:	4b39      	ldr	r3, [pc, #228]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8002dc2:	4b38      	ldr	r3, [pc, #224]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002dc4:	22ff      	movs	r2, #255	; 0xff
 8002dc6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dc8:	4b36      	ldr	r3, [pc, #216]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dce:	4b35      	ldr	r3, [pc, #212]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002dd4:	4833      	ldr	r0, [pc, #204]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002dd6:	f002 ff9d 	bl	8005d14 <HAL_TIM_Base_Init>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d001      	beq.n	8002de4 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8002de0:	f7ff f901 	bl	8001fe6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002de4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002de8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002dea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002dee:	4619      	mov	r1, r3
 8002df0:	482c      	ldr	r0, [pc, #176]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002df2:	f003 fc35 	bl	8006660 <HAL_TIM_ConfigClockSource>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8002dfc:	f7ff f8f3 	bl	8001fe6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e00:	4828      	ldr	r0, [pc, #160]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002e02:	f003 f831 	bl	8005e68 <HAL_TIM_PWM_Init>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8002e0c:	f7ff f8eb 	bl	8001fe6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e10:	2300      	movs	r3, #0
 8002e12:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e14:	2300      	movs	r3, #0
 8002e16:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e18:	f107 0320 	add.w	r3, r7, #32
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4821      	ldr	r0, [pc, #132]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002e20:	f003 ffb8 	bl	8006d94 <HAL_TIMEx_MasterConfigSynchronization>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8002e2a:	f7ff f8dc 	bl	8001fe6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e2e:	2360      	movs	r3, #96	; 0x60
 8002e30:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e32:	2300      	movs	r3, #0
 8002e34:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e36:	2300      	movs	r3, #0
 8002e38:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002e3a:	2304      	movs	r3, #4
 8002e3c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e3e:	1d3b      	adds	r3, r7, #4
 8002e40:	2200      	movs	r2, #0
 8002e42:	4619      	mov	r1, r3
 8002e44:	4817      	ldr	r0, [pc, #92]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002e46:	f003 fb49 	bl	80064dc <HAL_TIM_PWM_ConfigChannel>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d001      	beq.n	8002e54 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8002e50:	f7ff f8c9 	bl	8001fe6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e54:	1d3b      	adds	r3, r7, #4
 8002e56:	2204      	movs	r2, #4
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4812      	ldr	r0, [pc, #72]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002e5c:	f003 fb3e 	bl	80064dc <HAL_TIM_PWM_ConfigChannel>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 8002e66:	f7ff f8be 	bl	8001fe6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e6a:	1d3b      	adds	r3, r7, #4
 8002e6c:	2208      	movs	r2, #8
 8002e6e:	4619      	mov	r1, r3
 8002e70:	480c      	ldr	r0, [pc, #48]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002e72:	f003 fb33 	bl	80064dc <HAL_TIM_PWM_ConfigChannel>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <MX_TIM3_Init+0x100>
  {
    Error_Handler();
 8002e7c:	f7ff f8b3 	bl	8001fe6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002e80:	1d3b      	adds	r3, r7, #4
 8002e82:	220c      	movs	r2, #12
 8002e84:	4619      	mov	r1, r3
 8002e86:	4807      	ldr	r0, [pc, #28]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002e88:	f003 fb28 	bl	80064dc <HAL_TIM_PWM_ConfigChannel>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <MX_TIM3_Init+0x116>
  {
    Error_Handler();
 8002e92:	f7ff f8a8 	bl	8001fe6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002e96:	4803      	ldr	r0, [pc, #12]	; (8002ea4 <MX_TIM3_Init+0x124>)
 8002e98:	f000 f93a 	bl	8003110 <HAL_TIM_MspPostInit>

}
 8002e9c:	bf00      	nop
 8002e9e:	3738      	adds	r7, #56	; 0x38
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	200003dc 	.word	0x200003dc
 8002ea8:	40000400 	.word	0x40000400

08002eac <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b08c      	sub	sp, #48	; 0x30
 8002eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002eb2:	f107 030c 	add.w	r3, r7, #12
 8002eb6:	2224      	movs	r2, #36	; 0x24
 8002eb8:	2100      	movs	r1, #0
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f004 ff35 	bl	8007d2a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ec0:	1d3b      	adds	r3, r7, #4
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002ec8:	4b20      	ldr	r3, [pc, #128]	; (8002f4c <MX_TIM4_Init+0xa0>)
 8002eca:	4a21      	ldr	r2, [pc, #132]	; (8002f50 <MX_TIM4_Init+0xa4>)
 8002ecc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002ece:	4b1f      	ldr	r3, [pc, #124]	; (8002f4c <MX_TIM4_Init+0xa0>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ed4:	4b1d      	ldr	r3, [pc, #116]	; (8002f4c <MX_TIM4_Init+0xa0>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002eda:	4b1c      	ldr	r3, [pc, #112]	; (8002f4c <MX_TIM4_Init+0xa0>)
 8002edc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ee0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ee2:	4b1a      	ldr	r3, [pc, #104]	; (8002f4c <MX_TIM4_Init+0xa0>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ee8:	4b18      	ldr	r3, [pc, #96]	; (8002f4c <MX_TIM4_Init+0xa0>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002efa:	2300      	movs	r3, #0
 8002efc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002efe:	2300      	movs	r3, #0
 8002f00:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002f02:	2302      	movs	r3, #2
 8002f04:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002f06:	2301      	movs	r3, #1
 8002f08:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002f12:	f107 030c 	add.w	r3, r7, #12
 8002f16:	4619      	mov	r1, r3
 8002f18:	480c      	ldr	r0, [pc, #48]	; (8002f4c <MX_TIM4_Init+0xa0>)
 8002f1a:	f003 f8a7 	bl	800606c <HAL_TIM_Encoder_Init>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002f24:	f7ff f85f 	bl	8001fe6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002f30:	1d3b      	adds	r3, r7, #4
 8002f32:	4619      	mov	r1, r3
 8002f34:	4805      	ldr	r0, [pc, #20]	; (8002f4c <MX_TIM4_Init+0xa0>)
 8002f36:	f003 ff2d 	bl	8006d94 <HAL_TIMEx_MasterConfigSynchronization>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002f40:	f7ff f851 	bl	8001fe6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002f44:	bf00      	nop
 8002f46:	3730      	adds	r7, #48	; 0x30
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	20000424 	.word	0x20000424
 8002f50:	40000800 	.word	0x40000800

08002f54 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f5a:	463b      	mov	r3, r7
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002f62:	4b15      	ldr	r3, [pc, #84]	; (8002fb8 <MX_TIM7_Init+0x64>)
 8002f64:	4a15      	ldr	r2, [pc, #84]	; (8002fbc <MX_TIM7_Init+0x68>)
 8002f66:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 71;
 8002f68:	4b13      	ldr	r3, [pc, #76]	; (8002fb8 <MX_TIM7_Init+0x64>)
 8002f6a:	2247      	movs	r2, #71	; 0x47
 8002f6c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f6e:	4b12      	ldr	r3, [pc, #72]	; (8002fb8 <MX_TIM7_Init+0x64>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8002f74:	4b10      	ldr	r3, [pc, #64]	; (8002fb8 <MX_TIM7_Init+0x64>)
 8002f76:	f242 720f 	movw	r2, #9999	; 0x270f
 8002f7a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f7c:	4b0e      	ldr	r3, [pc, #56]	; (8002fb8 <MX_TIM7_Init+0x64>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002f82:	480d      	ldr	r0, [pc, #52]	; (8002fb8 <MX_TIM7_Init+0x64>)
 8002f84:	f002 fec6 	bl	8005d14 <HAL_TIM_Base_Init>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002f8e:	f7ff f82a 	bl	8001fe6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f92:	2300      	movs	r3, #0
 8002f94:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f96:	2300      	movs	r3, #0
 8002f98:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002f9a:	463b      	mov	r3, r7
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4806      	ldr	r0, [pc, #24]	; (8002fb8 <MX_TIM7_Init+0x64>)
 8002fa0:	f003 fef8 	bl	8006d94 <HAL_TIMEx_MasterConfigSynchronization>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002faa:	f7ff f81c 	bl	8001fe6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002fae:	bf00      	nop
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	2000046c 	.word	0x2000046c
 8002fbc:	40001400 	.word	0x40001400

08002fc0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b08a      	sub	sp, #40	; 0x28
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc8:	f107 0318 	add.w	r3, r7, #24
 8002fcc:	2200      	movs	r2, #0
 8002fce:	601a      	str	r2, [r3, #0]
 8002fd0:	605a      	str	r2, [r3, #4]
 8002fd2:	609a      	str	r2, [r3, #8]
 8002fd4:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM1)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a2b      	ldr	r2, [pc, #172]	; (8003088 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d125      	bne.n	800302c <HAL_TIM_Encoder_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002fe0:	4b2a      	ldr	r3, [pc, #168]	; (800308c <HAL_TIM_Encoder_MspInit+0xcc>)
 8002fe2:	699b      	ldr	r3, [r3, #24]
 8002fe4:	4a29      	ldr	r2, [pc, #164]	; (800308c <HAL_TIM_Encoder_MspInit+0xcc>)
 8002fe6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002fea:	6193      	str	r3, [r2, #24]
 8002fec:	4b27      	ldr	r3, [pc, #156]	; (800308c <HAL_TIM_Encoder_MspInit+0xcc>)
 8002fee:	699b      	ldr	r3, [r3, #24]
 8002ff0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ff8:	4b24      	ldr	r3, [pc, #144]	; (800308c <HAL_TIM_Encoder_MspInit+0xcc>)
 8002ffa:	699b      	ldr	r3, [r3, #24]
 8002ffc:	4a23      	ldr	r2, [pc, #140]	; (800308c <HAL_TIM_Encoder_MspInit+0xcc>)
 8002ffe:	f043 0304 	orr.w	r3, r3, #4
 8003002:	6193      	str	r3, [r2, #24]
 8003004:	4b21      	ldr	r3, [pc, #132]	; (800308c <HAL_TIM_Encoder_MspInit+0xcc>)
 8003006:	699b      	ldr	r3, [r3, #24]
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	613b      	str	r3, [r7, #16]
 800300e:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_1_Pin|ENC_A_2_Pin;
 8003010:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003016:	2300      	movs	r3, #0
 8003018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800301a:	2300      	movs	r3, #0
 800301c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800301e:	f107 0318 	add.w	r3, r7, #24
 8003022:	4619      	mov	r1, r3
 8003024:	481a      	ldr	r0, [pc, #104]	; (8003090 <HAL_TIM_Encoder_MspInit+0xd0>)
 8003026:	f001 f895 	bl	8004154 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800302a:	e028      	b.n	800307e <HAL_TIM_Encoder_MspInit+0xbe>
  else if(tim_encoderHandle->Instance==TIM4)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a18      	ldr	r2, [pc, #96]	; (8003094 <HAL_TIM_Encoder_MspInit+0xd4>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d123      	bne.n	800307e <HAL_TIM_Encoder_MspInit+0xbe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003036:	4b15      	ldr	r3, [pc, #84]	; (800308c <HAL_TIM_Encoder_MspInit+0xcc>)
 8003038:	69db      	ldr	r3, [r3, #28]
 800303a:	4a14      	ldr	r2, [pc, #80]	; (800308c <HAL_TIM_Encoder_MspInit+0xcc>)
 800303c:	f043 0304 	orr.w	r3, r3, #4
 8003040:	61d3      	str	r3, [r2, #28]
 8003042:	4b12      	ldr	r3, [pc, #72]	; (800308c <HAL_TIM_Encoder_MspInit+0xcc>)
 8003044:	69db      	ldr	r3, [r3, #28]
 8003046:	f003 0304 	and.w	r3, r3, #4
 800304a:	60fb      	str	r3, [r7, #12]
 800304c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800304e:	4b0f      	ldr	r3, [pc, #60]	; (800308c <HAL_TIM_Encoder_MspInit+0xcc>)
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	4a0e      	ldr	r2, [pc, #56]	; (800308c <HAL_TIM_Encoder_MspInit+0xcc>)
 8003054:	f043 0308 	orr.w	r3, r3, #8
 8003058:	6193      	str	r3, [r2, #24]
 800305a:	4b0c      	ldr	r3, [pc, #48]	; (800308c <HAL_TIM_Encoder_MspInit+0xcc>)
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	f003 0308 	and.w	r3, r3, #8
 8003062:	60bb      	str	r3, [r7, #8]
 8003064:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC_B_1_Pin|ENC_B_2_Pin;
 8003066:	23c0      	movs	r3, #192	; 0xc0
 8003068:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800306a:	2300      	movs	r3, #0
 800306c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306e:	2300      	movs	r3, #0
 8003070:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003072:	f107 0318 	add.w	r3, r7, #24
 8003076:	4619      	mov	r1, r3
 8003078:	4807      	ldr	r0, [pc, #28]	; (8003098 <HAL_TIM_Encoder_MspInit+0xd8>)
 800307a:	f001 f86b 	bl	8004154 <HAL_GPIO_Init>
}
 800307e:	bf00      	nop
 8003080:	3728      	adds	r7, #40	; 0x28
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	40012c00 	.word	0x40012c00
 800308c:	40021000 	.word	0x40021000
 8003090:	40010800 	.word	0x40010800
 8003094:	40000800 	.word	0x40000800
 8003098:	40010c00 	.word	0x40010c00

0800309c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a16      	ldr	r2, [pc, #88]	; (8003104 <HAL_TIM_Base_MspInit+0x68>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d10c      	bne.n	80030c8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80030ae:	4b16      	ldr	r3, [pc, #88]	; (8003108 <HAL_TIM_Base_MspInit+0x6c>)
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	4a15      	ldr	r2, [pc, #84]	; (8003108 <HAL_TIM_Base_MspInit+0x6c>)
 80030b4:	f043 0302 	orr.w	r3, r3, #2
 80030b8:	61d3      	str	r3, [r2, #28]
 80030ba:	4b13      	ldr	r3, [pc, #76]	; (8003108 <HAL_TIM_Base_MspInit+0x6c>)
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	60fb      	str	r3, [r7, #12]
 80030c4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80030c6:	e018      	b.n	80030fa <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM7)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a0f      	ldr	r2, [pc, #60]	; (800310c <HAL_TIM_Base_MspInit+0x70>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d113      	bne.n	80030fa <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80030d2:	4b0d      	ldr	r3, [pc, #52]	; (8003108 <HAL_TIM_Base_MspInit+0x6c>)
 80030d4:	69db      	ldr	r3, [r3, #28]
 80030d6:	4a0c      	ldr	r2, [pc, #48]	; (8003108 <HAL_TIM_Base_MspInit+0x6c>)
 80030d8:	f043 0320 	orr.w	r3, r3, #32
 80030dc:	61d3      	str	r3, [r2, #28]
 80030de:	4b0a      	ldr	r3, [pc, #40]	; (8003108 <HAL_TIM_Base_MspInit+0x6c>)
 80030e0:	69db      	ldr	r3, [r3, #28]
 80030e2:	f003 0320 	and.w	r3, r3, #32
 80030e6:	60bb      	str	r3, [r7, #8]
 80030e8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80030ea:	2200      	movs	r2, #0
 80030ec:	2100      	movs	r1, #0
 80030ee:	2037      	movs	r0, #55	; 0x37
 80030f0:	f000 fff9 	bl	80040e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80030f4:	2037      	movs	r0, #55	; 0x37
 80030f6:	f001 f812 	bl	800411e <HAL_NVIC_EnableIRQ>
}
 80030fa:	bf00      	nop
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40000400 	.word	0x40000400
 8003108:	40021000 	.word	0x40021000
 800310c:	40001400 	.word	0x40001400

08003110 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b088      	sub	sp, #32
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003118:	f107 030c 	add.w	r3, r7, #12
 800311c:	2200      	movs	r2, #0
 800311e:	601a      	str	r2, [r3, #0]
 8003120:	605a      	str	r2, [r3, #4]
 8003122:	609a      	str	r2, [r3, #8]
 8003124:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a19      	ldr	r2, [pc, #100]	; (8003190 <HAL_TIM_MspPostInit+0x80>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d12a      	bne.n	8003186 <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003130:	4b18      	ldr	r3, [pc, #96]	; (8003194 <HAL_TIM_MspPostInit+0x84>)
 8003132:	699b      	ldr	r3, [r3, #24]
 8003134:	4a17      	ldr	r2, [pc, #92]	; (8003194 <HAL_TIM_MspPostInit+0x84>)
 8003136:	f043 0310 	orr.w	r3, r3, #16
 800313a:	6193      	str	r3, [r2, #24]
 800313c:	4b15      	ldr	r3, [pc, #84]	; (8003194 <HAL_TIM_MspPostInit+0x84>)
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	f003 0310 	and.w	r3, r3, #16
 8003144:	60bb      	str	r3, [r7, #8]
 8003146:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = DRV_AIN1_Pin|DRV_AIN2_Pin|DRV_BIN1_Pin|DRV_BIN2_Pin;
 8003148:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800314c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800314e:	2302      	movs	r3, #2
 8003150:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003152:	2303      	movs	r3, #3
 8003154:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003156:	f107 030c 	add.w	r3, r7, #12
 800315a:	4619      	mov	r1, r3
 800315c:	480e      	ldr	r0, [pc, #56]	; (8003198 <HAL_TIM_MspPostInit+0x88>)
 800315e:	f000 fff9 	bl	8004154 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_ENABLE();
 8003162:	4b0e      	ldr	r3, [pc, #56]	; (800319c <HAL_TIM_MspPostInit+0x8c>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	61fb      	str	r3, [r7, #28]
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800316e:	61fb      	str	r3, [r7, #28]
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003176:	61fb      	str	r3, [r7, #28]
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800317e:	61fb      	str	r3, [r7, #28]
 8003180:	4a06      	ldr	r2, [pc, #24]	; (800319c <HAL_TIM_MspPostInit+0x8c>)
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003186:	bf00      	nop
 8003188:	3720      	adds	r7, #32
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	40000400 	.word	0x40000400
 8003194:	40021000 	.word	0x40021000
 8003198:	40011000 	.word	0x40011000
 800319c:	40010000 	.word	0x40010000

080031a0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80031a4:	4b11      	ldr	r3, [pc, #68]	; (80031ec <MX_USART2_UART_Init+0x4c>)
 80031a6:	4a12      	ldr	r2, [pc, #72]	; (80031f0 <MX_USART2_UART_Init+0x50>)
 80031a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80031aa:	4b10      	ldr	r3, [pc, #64]	; (80031ec <MX_USART2_UART_Init+0x4c>)
 80031ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80031b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80031b2:	4b0e      	ldr	r3, [pc, #56]	; (80031ec <MX_USART2_UART_Init+0x4c>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80031b8:	4b0c      	ldr	r3, [pc, #48]	; (80031ec <MX_USART2_UART_Init+0x4c>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80031be:	4b0b      	ldr	r3, [pc, #44]	; (80031ec <MX_USART2_UART_Init+0x4c>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80031c4:	4b09      	ldr	r3, [pc, #36]	; (80031ec <MX_USART2_UART_Init+0x4c>)
 80031c6:	220c      	movs	r2, #12
 80031c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031ca:	4b08      	ldr	r3, [pc, #32]	; (80031ec <MX_USART2_UART_Init+0x4c>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031d0:	4b06      	ldr	r3, [pc, #24]	; (80031ec <MX_USART2_UART_Init+0x4c>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80031d6:	4805      	ldr	r0, [pc, #20]	; (80031ec <MX_USART2_UART_Init+0x4c>)
 80031d8:	f003 fe54 	bl	8006e84 <HAL_UART_Init>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80031e2:	f7fe ff00 	bl	8001fe6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80031e6:	bf00      	nop
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	200004b4 	.word	0x200004b4
 80031f0:	40004400 	.word	0x40004400

080031f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b088      	sub	sp, #32
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031fc:	f107 0310 	add.w	r3, r7, #16
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]
 8003204:	605a      	str	r2, [r3, #4]
 8003206:	609a      	str	r2, [r3, #8]
 8003208:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a1b      	ldr	r2, [pc, #108]	; (800327c <HAL_UART_MspInit+0x88>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d12f      	bne.n	8003274 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003214:	4b1a      	ldr	r3, [pc, #104]	; (8003280 <HAL_UART_MspInit+0x8c>)
 8003216:	69db      	ldr	r3, [r3, #28]
 8003218:	4a19      	ldr	r2, [pc, #100]	; (8003280 <HAL_UART_MspInit+0x8c>)
 800321a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800321e:	61d3      	str	r3, [r2, #28]
 8003220:	4b17      	ldr	r3, [pc, #92]	; (8003280 <HAL_UART_MspInit+0x8c>)
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003228:	60fb      	str	r3, [r7, #12]
 800322a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800322c:	4b14      	ldr	r3, [pc, #80]	; (8003280 <HAL_UART_MspInit+0x8c>)
 800322e:	699b      	ldr	r3, [r3, #24]
 8003230:	4a13      	ldr	r2, [pc, #76]	; (8003280 <HAL_UART_MspInit+0x8c>)
 8003232:	f043 0304 	orr.w	r3, r3, #4
 8003236:	6193      	str	r3, [r2, #24]
 8003238:	4b11      	ldr	r3, [pc, #68]	; (8003280 <HAL_UART_MspInit+0x8c>)
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	f003 0304 	and.w	r3, r3, #4
 8003240:	60bb      	str	r3, [r7, #8]
 8003242:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003244:	2304      	movs	r3, #4
 8003246:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003248:	2302      	movs	r3, #2
 800324a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800324c:	2303      	movs	r3, #3
 800324e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003250:	f107 0310 	add.w	r3, r7, #16
 8003254:	4619      	mov	r1, r3
 8003256:	480b      	ldr	r0, [pc, #44]	; (8003284 <HAL_UART_MspInit+0x90>)
 8003258:	f000 ff7c 	bl	8004154 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800325c:	2308      	movs	r3, #8
 800325e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003260:	2300      	movs	r3, #0
 8003262:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003264:	2300      	movs	r3, #0
 8003266:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003268:	f107 0310 	add.w	r3, r7, #16
 800326c:	4619      	mov	r1, r3
 800326e:	4805      	ldr	r0, [pc, #20]	; (8003284 <HAL_UART_MspInit+0x90>)
 8003270:	f000 ff70 	bl	8004154 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003274:	bf00      	nop
 8003276:	3720      	adds	r7, #32
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	40004400 	.word	0x40004400
 8003280:	40021000 	.word	0x40021000
 8003284:	40010800 	.word	0x40010800

08003288 <DRV8836_Init>:
 */
#include "Motors/drv8836.h"
#include "tim.h"

void DRV8836_Init(DRV8836_t *ic, TIM_HandleTypeDef *htim, uint16_t a_forward_channel, uint16_t a_reverse_channel, uint16_t b_forward_channel, uint16_t b_reverse_channel)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	4611      	mov	r1, r2
 8003294:	461a      	mov	r2, r3
 8003296:	460b      	mov	r3, r1
 8003298:	80fb      	strh	r3, [r7, #6]
 800329a:	4613      	mov	r3, r2
 800329c:	80bb      	strh	r3, [r7, #4]
	ic->drv_htim = htim;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	68ba      	ldr	r2, [r7, #8]
 80032a2:	605a      	str	r2, [r3, #4]
	ic->a_forward_channel = a_forward_channel;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	88fa      	ldrh	r2, [r7, #6]
 80032a8:	811a      	strh	r2, [r3, #8]
	ic->a_reverse_channel = a_reverse_channel;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	88ba      	ldrh	r2, [r7, #4]
 80032ae:	815a      	strh	r2, [r3, #10]
	ic->b_forward_channel = b_forward_channel;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8b3a      	ldrh	r2, [r7, #24]
 80032b4:	819a      	strh	r2, [r3, #12]
	ic->b_reverse_channel = b_reverse_channel;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8bba      	ldrh	r2, [r7, #28]
 80032ba:	81da      	strh	r2, [r3, #14]
	HAL_TIM_PWM_Start(ic->drv_htim, ic->a_forward_channel);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	685a      	ldr	r2, [r3, #4]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	891b      	ldrh	r3, [r3, #8]
 80032c4:	4619      	mov	r1, r3
 80032c6:	4610      	mov	r0, r2
 80032c8:	f002 fe26 	bl	8005f18 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(ic->drv_htim, ic->a_reverse_channel);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	685a      	ldr	r2, [r3, #4]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	895b      	ldrh	r3, [r3, #10]
 80032d4:	4619      	mov	r1, r3
 80032d6:	4610      	mov	r0, r2
 80032d8:	f002 fe1e 	bl	8005f18 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(ic->drv_htim, ic->b_forward_channel);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	685a      	ldr	r2, [r3, #4]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	899b      	ldrh	r3, [r3, #12]
 80032e4:	4619      	mov	r1, r3
 80032e6:	4610      	mov	r0, r2
 80032e8:	f002 fe16 	bl	8005f18 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(ic->drv_htim, ic->b_reverse_channel);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	89db      	ldrh	r3, [r3, #14]
 80032f4:	4619      	mov	r1, r3
 80032f6:	4610      	mov	r0, r2
 80032f8:	f002 fe0e 	bl	8005f18 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(ic->drv_htim, a_forward_channel, 0);
 80032fc:	88fb      	ldrh	r3, [r7, #6]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d105      	bne.n	800330e <DRV8836_Init+0x86>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2200      	movs	r2, #0
 800330a:	635a      	str	r2, [r3, #52]	; 0x34
 800330c:	e016      	b.n	800333c <DRV8836_Init+0xb4>
 800330e:	88fb      	ldrh	r3, [r7, #6]
 8003310:	2b04      	cmp	r3, #4
 8003312:	d105      	bne.n	8003320 <DRV8836_Init+0x98>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	2300      	movs	r3, #0
 800331c:	6393      	str	r3, [r2, #56]	; 0x38
 800331e:	e00d      	b.n	800333c <DRV8836_Init+0xb4>
 8003320:	88fb      	ldrh	r3, [r7, #6]
 8003322:	2b08      	cmp	r3, #8
 8003324:	d105      	bne.n	8003332 <DRV8836_Init+0xaa>
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	2300      	movs	r3, #0
 800332e:	63d3      	str	r3, [r2, #60]	; 0x3c
 8003330:	e004      	b.n	800333c <DRV8836_Init+0xb4>
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	2300      	movs	r3, #0
 800333a:	6413      	str	r3, [r2, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(ic->drv_htim, a_reverse_channel, 0);
 800333c:	88bb      	ldrh	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d105      	bne.n	800334e <DRV8836_Init+0xc6>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2200      	movs	r2, #0
 800334a:	635a      	str	r2, [r3, #52]	; 0x34
 800334c:	e016      	b.n	800337c <DRV8836_Init+0xf4>
 800334e:	88bb      	ldrh	r3, [r7, #4]
 8003350:	2b04      	cmp	r3, #4
 8003352:	d105      	bne.n	8003360 <DRV8836_Init+0xd8>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	2300      	movs	r3, #0
 800335c:	6393      	str	r3, [r2, #56]	; 0x38
 800335e:	e00d      	b.n	800337c <DRV8836_Init+0xf4>
 8003360:	88bb      	ldrh	r3, [r7, #4]
 8003362:	2b08      	cmp	r3, #8
 8003364:	d105      	bne.n	8003372 <DRV8836_Init+0xea>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	2300      	movs	r3, #0
 800336e:	63d3      	str	r3, [r2, #60]	; 0x3c
 8003370:	e004      	b.n	800337c <DRV8836_Init+0xf4>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	2300      	movs	r3, #0
 800337a:	6413      	str	r3, [r2, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(ic->drv_htim, b_forward_channel, 0);
 800337c:	8b3b      	ldrh	r3, [r7, #24]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d105      	bne.n	800338e <DRV8836_Init+0x106>
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2200      	movs	r2, #0
 800338a:	635a      	str	r2, [r3, #52]	; 0x34
 800338c:	e016      	b.n	80033bc <DRV8836_Init+0x134>
 800338e:	8b3b      	ldrh	r3, [r7, #24]
 8003390:	2b04      	cmp	r3, #4
 8003392:	d105      	bne.n	80033a0 <DRV8836_Init+0x118>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	2300      	movs	r3, #0
 800339c:	6393      	str	r3, [r2, #56]	; 0x38
 800339e:	e00d      	b.n	80033bc <DRV8836_Init+0x134>
 80033a0:	8b3b      	ldrh	r3, [r7, #24]
 80033a2:	2b08      	cmp	r3, #8
 80033a4:	d105      	bne.n	80033b2 <DRV8836_Init+0x12a>
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	2300      	movs	r3, #0
 80033ae:	63d3      	str	r3, [r2, #60]	; 0x3c
 80033b0:	e004      	b.n	80033bc <DRV8836_Init+0x134>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	2300      	movs	r3, #0
 80033ba:	6413      	str	r3, [r2, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(ic->drv_htim, b_reverse_channel, 0);
 80033bc:	8bbb      	ldrh	r3, [r7, #28]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d105      	bne.n	80033ce <DRV8836_Init+0x146>
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2200      	movs	r2, #0
 80033ca:	635a      	str	r2, [r3, #52]	; 0x34
}
 80033cc:	e016      	b.n	80033fc <DRV8836_Init+0x174>
	__HAL_TIM_SET_COMPARE(ic->drv_htim, b_reverse_channel, 0);
 80033ce:	8bbb      	ldrh	r3, [r7, #28]
 80033d0:	2b04      	cmp	r3, #4
 80033d2:	d105      	bne.n	80033e0 <DRV8836_Init+0x158>
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	2300      	movs	r3, #0
 80033dc:	6393      	str	r3, [r2, #56]	; 0x38
}
 80033de:	e00d      	b.n	80033fc <DRV8836_Init+0x174>
	__HAL_TIM_SET_COMPARE(ic->drv_htim, b_reverse_channel, 0);
 80033e0:	8bbb      	ldrh	r3, [r7, #28]
 80033e2:	2b08      	cmp	r3, #8
 80033e4:	d105      	bne.n	80033f2 <DRV8836_Init+0x16a>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	2300      	movs	r3, #0
 80033ee:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80033f0:	e004      	b.n	80033fc <DRV8836_Init+0x174>
	__HAL_TIM_SET_COMPARE(ic->drv_htim, b_reverse_channel, 0);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	2300      	movs	r3, #0
 80033fa:	6413      	str	r3, [r2, #64]	; 0x40
}
 80033fc:	bf00      	nop
 80033fe:	3710      	adds	r7, #16
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <DRV8836_SetMotor>:

DRV8836_Error_t DRV8836_SetMotor(DRV8836_t *ic, DRV8836_Output_t output, DRV8836_Direction_t direction, uint16_t speed)
{
 8003404:	b480      	push	{r7}
 8003406:	b087      	sub	sp, #28
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	4608      	mov	r0, r1
 800340e:	4611      	mov	r1, r2
 8003410:	461a      	mov	r2, r3
 8003412:	4603      	mov	r3, r0
 8003414:	70fb      	strb	r3, [r7, #3]
 8003416:	460b      	mov	r3, r1
 8003418:	70bb      	strb	r3, [r7, #2]
 800341a:	4613      	mov	r3, r2
 800341c:	803b      	strh	r3, [r7, #0]
	DRV8836_Direction_t *TargetDirection;
	uint16_t *TargetSpeed;
	uint16_t TargetForwardChannel;
	uint16_t TargetReverseChannel;

	if(speed > ic->drv_htim->Instance->ARR) //check if pwm value fit the counter period range
 800341e:	883a      	ldrh	r2, [r7, #0]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003428:	429a      	cmp	r2, r3
 800342a:	d901      	bls.n	8003430 <DRV8836_SetMotor+0x2c>
	{
		return DRV8836_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e14e      	b.n	80036ce <DRV8836_SetMotor+0x2ca>
	}

	if(MOTOR_A == output)
 8003430:	78fb      	ldrb	r3, [r7, #3]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10c      	bne.n	8003450 <DRV8836_SetMotor+0x4c>
	{
		TargetForwardChannel = ic->a_forward_channel;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	891b      	ldrh	r3, [r3, #8]
 800343a:	81fb      	strh	r3, [r7, #14]
		TargetReverseChannel = ic->a_reverse_channel;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	895b      	ldrh	r3, [r3, #10]
 8003440:	81bb      	strh	r3, [r7, #12]
		TargetSpeed = &(ic->a_speed);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	3310      	adds	r3, #16
 8003446:	613b      	str	r3, [r7, #16]
		TargetDirection = &(ic->a_direction);			//TODO: test here
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	3314      	adds	r3, #20
 800344c:	617b      	str	r3, [r7, #20]
 800344e:	e011      	b.n	8003474 <DRV8836_SetMotor+0x70>
	}
	else if(MOTOR_B == output)
 8003450:	78fb      	ldrb	r3, [r7, #3]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d10c      	bne.n	8003470 <DRV8836_SetMotor+0x6c>
	{
		TargetForwardChannel = ic->b_forward_channel;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	899b      	ldrh	r3, [r3, #12]
 800345a:	81fb      	strh	r3, [r7, #14]
		TargetReverseChannel = ic->b_reverse_channel;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	89db      	ldrh	r3, [r3, #14]
 8003460:	81bb      	strh	r3, [r7, #12]
		TargetSpeed = &(ic->b_speed);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	3312      	adds	r3, #18
 8003466:	613b      	str	r3, [r7, #16]
		TargetDirection = &(ic->b_direction);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	3315      	adds	r3, #21
 800346c:	617b      	str	r3, [r7, #20]
 800346e:	e001      	b.n	8003474 <DRV8836_SetMotor+0x70>
	}
	else
	{
		return DRV8836_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e12c      	b.n	80036ce <DRV8836_SetMotor+0x2ca>
	}

	switch(direction)
 8003474:	78bb      	ldrb	r3, [r7, #2]
 8003476:	2b03      	cmp	r3, #3
 8003478:	f200 8120 	bhi.w	80036bc <DRV8836_SetMotor+0x2b8>
 800347c:	a201      	add	r2, pc, #4	; (adr r2, 8003484 <DRV8836_SetMotor+0x80>)
 800347e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003482:	bf00      	nop
 8003484:	08003495 	.word	0x08003495
 8003488:	08003517 	.word	0x08003517
 800348c:	08003599 	.word	0x08003599
 8003490:	0800361b 	.word	0x0800361b
	{
	case Coast:
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetForwardChannel, 0);
 8003494:	89fb      	ldrh	r3, [r7, #14]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d105      	bne.n	80034a6 <DRV8836_SetMotor+0xa2>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2200      	movs	r2, #0
 80034a2:	635a      	str	r2, [r3, #52]	; 0x34
 80034a4:	e016      	b.n	80034d4 <DRV8836_SetMotor+0xd0>
 80034a6:	89fb      	ldrh	r3, [r7, #14]
 80034a8:	2b04      	cmp	r3, #4
 80034aa:	d105      	bne.n	80034b8 <DRV8836_SetMotor+0xb4>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	2300      	movs	r3, #0
 80034b4:	6393      	str	r3, [r2, #56]	; 0x38
 80034b6:	e00d      	b.n	80034d4 <DRV8836_SetMotor+0xd0>
 80034b8:	89fb      	ldrh	r3, [r7, #14]
 80034ba:	2b08      	cmp	r3, #8
 80034bc:	d105      	bne.n	80034ca <DRV8836_SetMotor+0xc6>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	2300      	movs	r3, #0
 80034c6:	63d3      	str	r3, [r2, #60]	; 0x3c
 80034c8:	e004      	b.n	80034d4 <DRV8836_SetMotor+0xd0>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	2300      	movs	r3, #0
 80034d2:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 80034d4:	89bb      	ldrh	r3, [r7, #12]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d105      	bne.n	80034e6 <DRV8836_SetMotor+0xe2>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2200      	movs	r2, #0
 80034e2:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80034e4:	e0ec      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 80034e6:	89bb      	ldrh	r3, [r7, #12]
 80034e8:	2b04      	cmp	r3, #4
 80034ea:	d105      	bne.n	80034f8 <DRV8836_SetMotor+0xf4>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	2300      	movs	r3, #0
 80034f4:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 80034f6:	e0e3      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 80034f8:	89bb      	ldrh	r3, [r7, #12]
 80034fa:	2b08      	cmp	r3, #8
 80034fc:	d105      	bne.n	800350a <DRV8836_SetMotor+0x106>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	2300      	movs	r3, #0
 8003506:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8003508:	e0da      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	2300      	movs	r3, #0
 8003512:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8003514:	e0d4      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>

	case Reverse:
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetForwardChannel, 0);
 8003516:	89fb      	ldrh	r3, [r7, #14]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d105      	bne.n	8003528 <DRV8836_SetMotor+0x124>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2200      	movs	r2, #0
 8003524:	635a      	str	r2, [r3, #52]	; 0x34
 8003526:	e016      	b.n	8003556 <DRV8836_SetMotor+0x152>
 8003528:	89fb      	ldrh	r3, [r7, #14]
 800352a:	2b04      	cmp	r3, #4
 800352c:	d105      	bne.n	800353a <DRV8836_SetMotor+0x136>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	2300      	movs	r3, #0
 8003536:	6393      	str	r3, [r2, #56]	; 0x38
 8003538:	e00d      	b.n	8003556 <DRV8836_SetMotor+0x152>
 800353a:	89fb      	ldrh	r3, [r7, #14]
 800353c:	2b08      	cmp	r3, #8
 800353e:	d105      	bne.n	800354c <DRV8836_SetMotor+0x148>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	2300      	movs	r3, #0
 8003548:	63d3      	str	r3, [r2, #60]	; 0x3c
 800354a:	e004      	b.n	8003556 <DRV8836_SetMotor+0x152>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	2300      	movs	r3, #0
 8003554:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, speed);
 8003556:	89bb      	ldrh	r3, [r7, #12]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d105      	bne.n	8003568 <DRV8836_SetMotor+0x164>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	883a      	ldrh	r2, [r7, #0]
 8003564:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8003566:	e0ab      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, speed);
 8003568:	89bb      	ldrh	r3, [r7, #12]
 800356a:	2b04      	cmp	r3, #4
 800356c:	d105      	bne.n	800357a <DRV8836_SetMotor+0x176>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	883b      	ldrh	r3, [r7, #0]
 8003576:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8003578:	e0a2      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, speed);
 800357a:	89bb      	ldrh	r3, [r7, #12]
 800357c:	2b08      	cmp	r3, #8
 800357e:	d105      	bne.n	800358c <DRV8836_SetMotor+0x188>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	883b      	ldrh	r3, [r7, #0]
 8003588:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 800358a:	e099      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, speed);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	883b      	ldrh	r3, [r7, #0]
 8003594:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8003596:	e093      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>

	case Forward:
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetForwardChannel, speed);
 8003598:	89fb      	ldrh	r3, [r7, #14]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d105      	bne.n	80035aa <DRV8836_SetMotor+0x1a6>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	883a      	ldrh	r2, [r7, #0]
 80035a6:	635a      	str	r2, [r3, #52]	; 0x34
 80035a8:	e016      	b.n	80035d8 <DRV8836_SetMotor+0x1d4>
 80035aa:	89fb      	ldrh	r3, [r7, #14]
 80035ac:	2b04      	cmp	r3, #4
 80035ae:	d105      	bne.n	80035bc <DRV8836_SetMotor+0x1b8>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	883b      	ldrh	r3, [r7, #0]
 80035b8:	6393      	str	r3, [r2, #56]	; 0x38
 80035ba:	e00d      	b.n	80035d8 <DRV8836_SetMotor+0x1d4>
 80035bc:	89fb      	ldrh	r3, [r7, #14]
 80035be:	2b08      	cmp	r3, #8
 80035c0:	d105      	bne.n	80035ce <DRV8836_SetMotor+0x1ca>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	883b      	ldrh	r3, [r7, #0]
 80035ca:	63d3      	str	r3, [r2, #60]	; 0x3c
 80035cc:	e004      	b.n	80035d8 <DRV8836_SetMotor+0x1d4>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	883b      	ldrh	r3, [r7, #0]
 80035d6:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 80035d8:	89bb      	ldrh	r3, [r7, #12]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d105      	bne.n	80035ea <DRV8836_SetMotor+0x1e6>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2200      	movs	r2, #0
 80035e6:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80035e8:	e06a      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 80035ea:	89bb      	ldrh	r3, [r7, #12]
 80035ec:	2b04      	cmp	r3, #4
 80035ee:	d105      	bne.n	80035fc <DRV8836_SetMotor+0x1f8>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	2300      	movs	r3, #0
 80035f8:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 80035fa:	e061      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 80035fc:	89bb      	ldrh	r3, [r7, #12]
 80035fe:	2b08      	cmp	r3, #8
 8003600:	d105      	bne.n	800360e <DRV8836_SetMotor+0x20a>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	2300      	movs	r3, #0
 800360a:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 800360c:	e058      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	2300      	movs	r3, #0
 8003616:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8003618:	e052      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>

	case Brake:
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetForwardChannel, ic->drv_htim->Init.Period);	//TODO: CHECK IF IT WORKS CORRECTLY!
 800361a:	89fb      	ldrh	r3, [r7, #14]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d107      	bne.n	8003630 <DRV8836_SetMotor+0x22c>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68d2      	ldr	r2, [r2, #12]
 800362c:	635a      	str	r2, [r3, #52]	; 0x34
 800362e:	e01c      	b.n	800366a <DRV8836_SetMotor+0x266>
 8003630:	89fb      	ldrh	r3, [r7, #14]
 8003632:	2b04      	cmp	r3, #4
 8003634:	d107      	bne.n	8003646 <DRV8836_SetMotor+0x242>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	6852      	ldr	r2, [r2, #4]
 800363e:	6812      	ldr	r2, [r2, #0]
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	6393      	str	r3, [r2, #56]	; 0x38
 8003644:	e011      	b.n	800366a <DRV8836_SetMotor+0x266>
 8003646:	89fb      	ldrh	r3, [r7, #14]
 8003648:	2b08      	cmp	r3, #8
 800364a:	d107      	bne.n	800365c <DRV8836_SetMotor+0x258>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	6852      	ldr	r2, [r2, #4]
 8003654:	6812      	ldr	r2, [r2, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	63d3      	str	r3, [r2, #60]	; 0x3c
 800365a:	e006      	b.n	800366a <DRV8836_SetMotor+0x266>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6852      	ldr	r2, [r2, #4]
 8003664:	6812      	ldr	r2, [r2, #0]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, ic->drv_htim->Init.Period);
 800366a:	89bb      	ldrh	r3, [r7, #12]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d107      	bne.n	8003680 <DRV8836_SetMotor+0x27c>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68d2      	ldr	r2, [r2, #12]
 800367c:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 800367e:	e01f      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, ic->drv_htim->Init.Period);
 8003680:	89bb      	ldrh	r3, [r7, #12]
 8003682:	2b04      	cmp	r3, #4
 8003684:	d107      	bne.n	8003696 <DRV8836_SetMotor+0x292>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6852      	ldr	r2, [r2, #4]
 800368e:	6812      	ldr	r2, [r2, #0]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8003694:	e014      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, ic->drv_htim->Init.Period);
 8003696:	89bb      	ldrh	r3, [r7, #12]
 8003698:	2b08      	cmp	r3, #8
 800369a:	d107      	bne.n	80036ac <DRV8836_SetMotor+0x2a8>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6852      	ldr	r2, [r2, #4]
 80036a4:	6812      	ldr	r2, [r2, #0]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 80036aa:	e009      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, ic->drv_htim->Init.Period);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	6852      	ldr	r2, [r2, #4]
 80036b4:	6812      	ldr	r2, [r2, #0]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 80036ba:	e001      	b.n	80036c0 <DRV8836_SetMotor+0x2bc>

	default:
		return DRV8836_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e006      	b.n	80036ce <DRV8836_SetMotor+0x2ca>
		break;
	}

	*TargetDirection = direction;	//save set direction and speed to struct
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	78ba      	ldrb	r2, [r7, #2]
 80036c4:	701a      	strb	r2, [r3, #0]
	*TargetSpeed = speed;
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	883a      	ldrh	r2, [r7, #0]
 80036ca:	801a      	strh	r2, [r3, #0]

	return DRV8836_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	371c      	adds	r7, #28
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bc80      	pop	{r7}
 80036d6:	4770      	bx	lr

080036d8 <MotorEnc_Init>:
int32_t FilterSum;
uint16_t OldestMember;


void MotorEnc_Init(MotorEncoder_t *encoder, TIM_HandleTypeDef *htim)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]
	encoder->htimEnc = htim;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	601a      	str	r2, [r3, #0]
	HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 80036e8:	213c      	movs	r1, #60	; 0x3c
 80036ea:	6838      	ldr	r0, [r7, #0]
 80036ec:	f002 fd60 	bl	80061b0 <HAL_TIM_Encoder_Start>
}
 80036f0:	bf00      	nop
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <MotorEnc_Update>:


void MotorEnc_Update(MotorEncoder_t *encoder)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
	int16_t TempPosition = encoder->Position;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	899b      	ldrh	r3, [r3, #12]
 8003704:	81fb      	strh	r3, [r7, #14]

	/* Calculate counter difference */
	int CounterDif = encoder->htimEnc->Instance->CNT - encoder->LastCounter;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	60bb      	str	r3, [r7, #8]
	/* Check if counter has changed */
	if(CounterDif >= 1 || CounterDif <= -1)
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	2b00      	cmp	r3, #0
 800371a:	dc02      	bgt.n	8003722 <MotorEnc_Update+0x2a>
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	2b00      	cmp	r3, #0
 8003720:	da0a      	bge.n	8003738 <MotorEnc_Update+0x40>
	{
		/* Velocity is equal to difference, very important type casting! */
		/* Casting uint32_t to int8_t solves overflow problem in fast and correct way */
		encoder->Velocity = (int8_t)(CounterDif);
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	b25a      	sxtb	r2, r3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	711a      	strb	r2, [r3, #4]
		encoder->LastCounter = encoder->htimEnc->Instance->CNT;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	611a      	str	r2, [r3, #16]
 8003736:	e002      	b.n	800373e <MotorEnc_Update+0x46>
	}
	else
	{
		encoder->Velocity = 0;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	711a      	strb	r2, [r3, #4]
	}

	TempPosition = encoder->Position + encoder->Velocity;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003744:	b29a      	uxth	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800374c:	b29b      	uxth	r3, r3
 800374e:	4413      	add	r3, r2
 8003750:	b29b      	uxth	r3, r3
 8003752:	81fb      	strh	r3, [r7, #14]

	if(encoder->Velocity != 0)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d024      	beq.n	80037a8 <MotorEnc_Update+0xb0>
	{
		if(TempPosition >= 0)
 800375e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003762:	2b00      	cmp	r3, #0
 8003764:	db16      	blt.n	8003794 <MotorEnc_Update+0x9c>
		{
			encoder->Position = (encoder->Position + encoder->Velocity) % PULSES_PER_ROTATION;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800376c:	461a      	mov	r2, r3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003774:	4413      	add	r3, r2
 8003776:	4a0f      	ldr	r2, [pc, #60]	; (80037b4 <MotorEnc_Update+0xbc>)
 8003778:	fb82 1203 	smull	r1, r2, r2, r3
 800377c:	1251      	asrs	r1, r2, #9
 800377e:	17da      	asrs	r2, r3, #31
 8003780:	1a8a      	subs	r2, r1, r2
 8003782:	f44f 61af 	mov.w	r1, #1400	; 0x578
 8003786:	fb01 f202 	mul.w	r2, r1, r2
 800378a:	1a9a      	subs	r2, r3, r2
 800378c:	b212      	sxth	r2, r2
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	819a      	strh	r2, [r3, #12]


	//TODO: calculate RPM, position and start working on PID
	// 300RPM, 1:50 ratio,

}
 8003792:	e009      	b.n	80037a8 <MotorEnc_Update+0xb0>
			encoder->Position = PULSES_PER_ROTATION + encoder->Velocity;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800379a:	b29b      	uxth	r3, r3
 800379c:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	b21a      	sxth	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	819a      	strh	r2, [r3, #12]
}
 80037a8:	bf00      	nop
 80037aa:	3714      	adds	r7, #20
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bc80      	pop	{r7}
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	5d9f7391 	.word	0x5d9f7391

080037b8 <Motors_Init>:
//
// -- Init --
//

void Motors_Init(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af02      	add	r7, sp, #8
	DRV8836_Init(&MotorDriver, &htim3, TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3, TIM_CHANNEL_4);
 80037be:	230c      	movs	r3, #12
 80037c0:	9301      	str	r3, [sp, #4]
 80037c2:	2308      	movs	r3, #8
 80037c4:	9300      	str	r3, [sp, #0]
 80037c6:	2304      	movs	r3, #4
 80037c8:	2200      	movs	r2, #0
 80037ca:	490a      	ldr	r1, [pc, #40]	; (80037f4 <Motors_Init+0x3c>)
 80037cc:	480a      	ldr	r0, [pc, #40]	; (80037f8 <Motors_Init+0x40>)
 80037ce:	f7ff fd5b 	bl	8003288 <DRV8836_Init>
	MotorEnc_Init(&MotorEncoderA, &htim1);
 80037d2:	490a      	ldr	r1, [pc, #40]	; (80037fc <Motors_Init+0x44>)
 80037d4:	480a      	ldr	r0, [pc, #40]	; (8003800 <Motors_Init+0x48>)
 80037d6:	f7ff ff7f 	bl	80036d8 <MotorEnc_Init>
	MotorEnc_Init(&MotorEncoderB, &htim4);
 80037da:	490a      	ldr	r1, [pc, #40]	; (8003804 <Motors_Init+0x4c>)
 80037dc:	480a      	ldr	r0, [pc, #40]	; (8003808 <Motors_Init+0x50>)
 80037de:	f7ff ff7b 	bl	80036d8 <MotorEnc_Init>

	FIRFilter_Init(&EncoderFilterA);
 80037e2:	480a      	ldr	r0, [pc, #40]	; (800380c <Motors_Init+0x54>)
 80037e4:	f7fd fe36 	bl	8001454 <FIRFilter_Init>
	FIRFilter_Init(&EncoderFilterB);
 80037e8:	4809      	ldr	r0, [pc, #36]	; (8003810 <Motors_Init+0x58>)
 80037ea:	f7fd fe33 	bl	8001454 <FIRFilter_Init>
}
 80037ee:	bf00      	nop
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	200003dc 	.word	0x200003dc
 80037f8:	20000500 	.word	0x20000500
 80037fc:	20000394 	.word	0x20000394
 8003800:	20000518 	.word	0x20000518
 8003804:	20000424 	.word	0x20000424
 8003808:	20000530 	.word	0x20000530
 800380c:	20000548 	.word	0x20000548
 8003810:	200005b4 	.word	0x200005b4

08003814 <Motors_SetMotor>:
//
// -- Setters --
//

void Motors_SetMotor(DRV8836_Output_t motorAB, DRV8836_Direction_t direction, uint16_t speed)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	4603      	mov	r3, r0
 800381c:	71fb      	strb	r3, [r7, #7]
 800381e:	460b      	mov	r3, r1
 8003820:	71bb      	strb	r3, [r7, #6]
 8003822:	4613      	mov	r3, r2
 8003824:	80bb      	strh	r3, [r7, #4]
	DRV8836_SetMotor(&MotorDriver, motorAB, direction, speed);
 8003826:	88bb      	ldrh	r3, [r7, #4]
 8003828:	79ba      	ldrb	r2, [r7, #6]
 800382a:	79f9      	ldrb	r1, [r7, #7]
 800382c:	4803      	ldr	r0, [pc, #12]	; (800383c <Motors_SetMotor+0x28>)
 800382e:	f7ff fde9 	bl	8003404 <DRV8836_SetMotor>
}
 8003832:	bf00      	nop
 8003834:	3708      	adds	r7, #8
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	20000500 	.word	0x20000500

08003840 <Motors_SetMotorPWM>:

Motors_Error_t Motors_SetMotorPWM(DRV8836_Output_t motorAB, uint16_t speed)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	4603      	mov	r3, r0
 8003848:	460a      	mov	r2, r1
 800384a:	71fb      	strb	r3, [r7, #7]
 800384c:	4613      	mov	r3, r2
 800384e:	80bb      	strh	r3, [r7, #4]
	switch(motorAB)
 8003850:	79fb      	ldrb	r3, [r7, #7]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d002      	beq.n	800385c <Motors_SetMotorPWM+0x1c>
 8003856:	2b01      	cmp	r3, #1
 8003858:	d009      	beq.n	800386e <Motors_SetMotorPWM+0x2e>
 800385a:	e011      	b.n	8003880 <Motors_SetMotorPWM+0x40>
	{
	case MOTOR_A:
		return DRV8836_SetMotor(&MotorDriver, motorAB, MotorDriver.a_direction, speed);
 800385c:	4b0b      	ldr	r3, [pc, #44]	; (800388c <Motors_SetMotorPWM+0x4c>)
 800385e:	7d1a      	ldrb	r2, [r3, #20]
 8003860:	88bb      	ldrh	r3, [r7, #4]
 8003862:	79f9      	ldrb	r1, [r7, #7]
 8003864:	4809      	ldr	r0, [pc, #36]	; (800388c <Motors_SetMotorPWM+0x4c>)
 8003866:	f7ff fdcd 	bl	8003404 <DRV8836_SetMotor>
 800386a:	4603      	mov	r3, r0
 800386c:	e009      	b.n	8003882 <Motors_SetMotorPWM+0x42>
		break;

	case MOTOR_B:
		return DRV8836_SetMotor(&MotorDriver, motorAB, MotorDriver.b_direction, speed);
 800386e:	4b07      	ldr	r3, [pc, #28]	; (800388c <Motors_SetMotorPWM+0x4c>)
 8003870:	7d5a      	ldrb	r2, [r3, #21]
 8003872:	88bb      	ldrh	r3, [r7, #4]
 8003874:	79f9      	ldrb	r1, [r7, #7]
 8003876:	4805      	ldr	r0, [pc, #20]	; (800388c <Motors_SetMotorPWM+0x4c>)
 8003878:	f7ff fdc4 	bl	8003404 <DRV8836_SetMotor>
 800387c:	4603      	mov	r3, r0
 800387e:	e000      	b.n	8003882 <Motors_SetMotorPWM+0x42>
		break;

	default:
		return MOTORS_ERROR;
 8003880:	2301      	movs	r3, #1
		break;
	}
}
 8003882:	4618      	mov	r0, r3
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	20000500 	.word	0x20000500

08003890 <Motors_SetMotorDirection>:

Motors_Error_t Motors_SetMotorDirection(DRV8836_Output_t motorAB, DRV8836_Direction_t direction)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	4603      	mov	r3, r0
 8003898:	460a      	mov	r2, r1
 800389a:	71fb      	strb	r3, [r7, #7]
 800389c:	4613      	mov	r3, r2
 800389e:	71bb      	strb	r3, [r7, #6]
	switch(motorAB)
 80038a0:	79fb      	ldrb	r3, [r7, #7]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d002      	beq.n	80038ac <Motors_SetMotorDirection+0x1c>
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d009      	beq.n	80038be <Motors_SetMotorDirection+0x2e>
 80038aa:	e011      	b.n	80038d0 <Motors_SetMotorDirection+0x40>
	{
	case MOTOR_A:
		return DRV8836_SetMotor(&MotorDriver, motorAB, direction, MotorDriver.a_speed);
 80038ac:	4b0b      	ldr	r3, [pc, #44]	; (80038dc <Motors_SetMotorDirection+0x4c>)
 80038ae:	8a1b      	ldrh	r3, [r3, #16]
 80038b0:	79ba      	ldrb	r2, [r7, #6]
 80038b2:	79f9      	ldrb	r1, [r7, #7]
 80038b4:	4809      	ldr	r0, [pc, #36]	; (80038dc <Motors_SetMotorDirection+0x4c>)
 80038b6:	f7ff fda5 	bl	8003404 <DRV8836_SetMotor>
 80038ba:	4603      	mov	r3, r0
 80038bc:	e009      	b.n	80038d2 <Motors_SetMotorDirection+0x42>
		break;

	case MOTOR_B:
		return DRV8836_SetMotor(&MotorDriver, motorAB, direction, MotorDriver.b_speed);
 80038be:	4b07      	ldr	r3, [pc, #28]	; (80038dc <Motors_SetMotorDirection+0x4c>)
 80038c0:	8a5b      	ldrh	r3, [r3, #18]
 80038c2:	79ba      	ldrb	r2, [r7, #6]
 80038c4:	79f9      	ldrb	r1, [r7, #7]
 80038c6:	4805      	ldr	r0, [pc, #20]	; (80038dc <Motors_SetMotorDirection+0x4c>)
 80038c8:	f7ff fd9c 	bl	8003404 <DRV8836_SetMotor>
 80038cc:	4603      	mov	r3, r0
 80038ce:	e000      	b.n	80038d2 <Motors_SetMotorDirection+0x42>
		break;

	default:
		return MOTORS_ERROR;
 80038d0:	2301      	movs	r3, #1
		break;
	}
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	20000500 	.word	0x20000500

080038e0 <Motors_SetMotorsOff>:

Motors_Error_t Motors_SetMotorsOff(void)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
	Motors_Error_t status = 0;
 80038e6:	2300      	movs	r3, #0
 80038e8:	71fb      	strb	r3, [r7, #7]
	status |= DRV8836_SetMotor(&MotorDriver, MOTOR_A, Coast, 0);
 80038ea:	2300      	movs	r3, #0
 80038ec:	2200      	movs	r2, #0
 80038ee:	2100      	movs	r1, #0
 80038f0:	480b      	ldr	r0, [pc, #44]	; (8003920 <Motors_SetMotorsOff+0x40>)
 80038f2:	f7ff fd87 	bl	8003404 <DRV8836_SetMotor>
 80038f6:	4603      	mov	r3, r0
 80038f8:	461a      	mov	r2, r3
 80038fa:	79fb      	ldrb	r3, [r7, #7]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	71fb      	strb	r3, [r7, #7]
	status |= DRV8836_SetMotor(&MotorDriver, MOTOR_B, Coast, 0);
 8003900:	2300      	movs	r3, #0
 8003902:	2200      	movs	r2, #0
 8003904:	2101      	movs	r1, #1
 8003906:	4806      	ldr	r0, [pc, #24]	; (8003920 <Motors_SetMotorsOff+0x40>)
 8003908:	f7ff fd7c 	bl	8003404 <DRV8836_SetMotor>
 800390c:	4603      	mov	r3, r0
 800390e:	461a      	mov	r2, r3
 8003910:	79fb      	ldrb	r3, [r7, #7]
 8003912:	4313      	orrs	r3, r2
 8003914:	71fb      	strb	r3, [r7, #7]
	return status;
 8003916:	79fb      	ldrb	r3, [r7, #7]
}
 8003918:	4618      	mov	r0, r3
 800391a:	3708      	adds	r7, #8
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	20000500 	.word	0x20000500

08003924 <Motors_EncoderSample>:
//
// -- Encoder routine --
//

void Motors_EncoderSample(void)						//call this function with encoder sampling frequency
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
	/* Read encoder values and calculate velocity */
	MotorEnc_Update(&MotorEncoderA);
 8003928:	4875      	ldr	r0, [pc, #468]	; (8003b00 <Motors_EncoderSample+0x1dc>)
 800392a:	f7ff fee5 	bl	80036f8 <MotorEnc_Update>
	MotorEnc_Update(&MotorEncoderB);
 800392e:	4875      	ldr	r0, [pc, #468]	; (8003b04 <Motors_EncoderSample+0x1e0>)
 8003930:	f7ff fee2 	bl	80036f8 <MotorEnc_Update>

	/* Filter velocity values */
	MotorEncoderA.VelocityFiltered = FIRFilter_Update(&EncoderFilterA, MotorEncoderA.Velocity);
 8003934:	4b72      	ldr	r3, [pc, #456]	; (8003b00 <Motors_EncoderSample+0x1dc>)
 8003936:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800393a:	4618      	mov	r0, r3
 800393c:	f7fd f9ca 	bl	8000cd4 <__aeabi_i2f>
 8003940:	4603      	mov	r3, r0
 8003942:	4619      	mov	r1, r3
 8003944:	4870      	ldr	r0, [pc, #448]	; (8003b08 <Motors_EncoderSample+0x1e4>)
 8003946:	f7fd fda5 	bl	8001494 <FIRFilter_Update>
 800394a:	4603      	mov	r3, r0
 800394c:	4a6c      	ldr	r2, [pc, #432]	; (8003b00 <Motors_EncoderSample+0x1dc>)
 800394e:	6093      	str	r3, [r2, #8]
	MotorEncoderB.VelocityFiltered = FIRFilter_Update(&EncoderFilterB, MotorEncoderB.Velocity);
 8003950:	4b6c      	ldr	r3, [pc, #432]	; (8003b04 <Motors_EncoderSample+0x1e0>)
 8003952:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003956:	4618      	mov	r0, r3
 8003958:	f7fd f9bc 	bl	8000cd4 <__aeabi_i2f>
 800395c:	4603      	mov	r3, r0
 800395e:	4619      	mov	r1, r3
 8003960:	486a      	ldr	r0, [pc, #424]	; (8003b0c <Motors_EncoderSample+0x1e8>)
 8003962:	f7fd fd97 	bl	8001494 <FIRFilter_Update>
 8003966:	4603      	mov	r3, r0
 8003968:	4a66      	ldr	r2, [pc, #408]	; (8003b04 <Motors_EncoderSample+0x1e0>)
 800396a:	6093      	str	r3, [r2, #8]

	/* Calculate RPM */
	//MotorEncoderB.RPM = (MotorEncoderB.Velocity * 60 * (1000/ENCODER_SAMPLING_TIME_MS)) / PULSES_PER_ROTATION;

	if(MotorsSwitch == 1)
 800396c:	4b68      	ldr	r3, [pc, #416]	; (8003b10 <Motors_EncoderSample+0x1ec>)
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	2b01      	cmp	r3, #1
 8003972:	f040 80a6 	bne.w	8003ac2 <Motors_EncoderSample+0x19e>
	{
		/* Uptade motor's A PID if any of its gains its greater than 0 */
		if(MotorPID_A.kp > 0 || MotorPID_A.ki > 0|| MotorPID_A.kd > 0)
 8003976:	4b67      	ldr	r3, [pc, #412]	; (8003b14 <Motors_EncoderSample+0x1f0>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f04f 0100 	mov.w	r1, #0
 800397e:	4618      	mov	r0, r3
 8003980:	f7fd fbb8 	bl	80010f4 <__aeabi_fcmpgt>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d113      	bne.n	80039b2 <Motors_EncoderSample+0x8e>
 800398a:	4b62      	ldr	r3, [pc, #392]	; (8003b14 <Motors_EncoderSample+0x1f0>)
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f04f 0100 	mov.w	r1, #0
 8003992:	4618      	mov	r0, r3
 8003994:	f7fd fbae 	bl	80010f4 <__aeabi_fcmpgt>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d109      	bne.n	80039b2 <Motors_EncoderSample+0x8e>
 800399e:	4b5d      	ldr	r3, [pc, #372]	; (8003b14 <Motors_EncoderSample+0x1f0>)
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f04f 0100 	mov.w	r1, #0
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7fd fba4 	bl	80010f4 <__aeabi_fcmpgt>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d034      	beq.n	8003a1c <Motors_EncoderSample+0xf8>
		{
			PID_Update(&MotorPID_A, TargetVelocityA - MotorEncoderA.VelocityFiltered , 1000 / ENCODER_SAMPLING_TIME_MS);
 80039b2:	4b59      	ldr	r3, [pc, #356]	; (8003b18 <Motors_EncoderSample+0x1f4>)
 80039b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fd f98b 	bl	8000cd4 <__aeabi_i2f>
 80039be:	4602      	mov	r2, r0
 80039c0:	4b4f      	ldr	r3, [pc, #316]	; (8003b00 <Motors_EncoderSample+0x1dc>)
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	4619      	mov	r1, r3
 80039c6:	4610      	mov	r0, r2
 80039c8:	f7fd f8ce 	bl	8000b68 <__aeabi_fsub>
 80039cc:	4603      	mov	r3, r0
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7fd fb9a 	bl	8001108 <__aeabi_f2iz>
 80039d4:	4603      	mov	r3, r0
 80039d6:	b21b      	sxth	r3, r3
 80039d8:	2264      	movs	r2, #100	; 0x64
 80039da:	4619      	mov	r1, r3
 80039dc:	484d      	ldr	r0, [pc, #308]	; (8003b14 <Motors_EncoderSample+0x1f0>)
 80039de:	f7fd fdaf 	bl	8001540 <PID_Update>

			if(MotorPID_A.Output > 0)
 80039e2:	4b4c      	ldr	r3, [pc, #304]	; (8003b14 <Motors_EncoderSample+0x1f0>)
 80039e4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	dd0b      	ble.n	8003a04 <Motors_EncoderSample+0xe0>
			{
				Motors_SetMotor(MOTOR_A, Reverse, DEAD_PWM_OFFSET + MotorPID_A.Output);
 80039ec:	4b49      	ldr	r3, [pc, #292]	; (8003b14 <Motors_EncoderSample+0x1f0>)
 80039ee:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	3396      	adds	r3, #150	; 0x96
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	461a      	mov	r2, r3
 80039fa:	2101      	movs	r1, #1
 80039fc:	2000      	movs	r0, #0
 80039fe:	f7ff ff09 	bl	8003814 <Motors_SetMotor>
 8003a02:	e00b      	b.n	8003a1c <Motors_EncoderSample+0xf8>
			}
			else
			{
				Motors_SetMotor(MOTOR_A, Forward, DEAD_PWM_OFFSET + (-MotorPID_A.Output) );
 8003a04:	4b43      	ldr	r3, [pc, #268]	; (8003b14 <Motors_EncoderSample+0x1f0>)
 8003a06:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	461a      	mov	r2, r3
 8003a14:	2102      	movs	r1, #2
 8003a16:	2000      	movs	r0, #0
 8003a18:	f7ff fefc 	bl	8003814 <Motors_SetMotor>
			}
		}
		/* Same for motor B */
		if(MotorPID_B.kp > 0 || MotorPID_B.ki > 0|| MotorPID_B.kd > 0)
 8003a1c:	4b3f      	ldr	r3, [pc, #252]	; (8003b1c <Motors_EncoderSample+0x1f8>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f04f 0100 	mov.w	r1, #0
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7fd fb65 	bl	80010f4 <__aeabi_fcmpgt>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d113      	bne.n	8003a58 <Motors_EncoderSample+0x134>
 8003a30:	4b3a      	ldr	r3, [pc, #232]	; (8003b1c <Motors_EncoderSample+0x1f8>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f04f 0100 	mov.w	r1, #0
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7fd fb5b 	bl	80010f4 <__aeabi_fcmpgt>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d109      	bne.n	8003a58 <Motors_EncoderSample+0x134>
 8003a44:	4b35      	ldr	r3, [pc, #212]	; (8003b1c <Motors_EncoderSample+0x1f8>)
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	f04f 0100 	mov.w	r1, #0
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f7fd fb51 	bl	80010f4 <__aeabi_fcmpgt>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d034      	beq.n	8003ac2 <Motors_EncoderSample+0x19e>
		{
			PID_Update(&MotorPID_B, TargetVelocityB - MotorEncoderB.VelocityFiltered , 1000 / ENCODER_SAMPLING_TIME_MS);
 8003a58:	4b31      	ldr	r3, [pc, #196]	; (8003b20 <Motors_EncoderSample+0x1fc>)
 8003a5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fd f938 	bl	8000cd4 <__aeabi_i2f>
 8003a64:	4602      	mov	r2, r0
 8003a66:	4b27      	ldr	r3, [pc, #156]	; (8003b04 <Motors_EncoderSample+0x1e0>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	4610      	mov	r0, r2
 8003a6e:	f7fd f87b 	bl	8000b68 <__aeabi_fsub>
 8003a72:	4603      	mov	r3, r0
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7fd fb47 	bl	8001108 <__aeabi_f2iz>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	b21b      	sxth	r3, r3
 8003a7e:	2264      	movs	r2, #100	; 0x64
 8003a80:	4619      	mov	r1, r3
 8003a82:	4826      	ldr	r0, [pc, #152]	; (8003b1c <Motors_EncoderSample+0x1f8>)
 8003a84:	f7fd fd5c 	bl	8001540 <PID_Update>

			if(MotorPID_B.Output > 0)
 8003a88:	4b24      	ldr	r3, [pc, #144]	; (8003b1c <Motors_EncoderSample+0x1f8>)
 8003a8a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	dd0b      	ble.n	8003aaa <Motors_EncoderSample+0x186>
			{
				Motors_SetMotor(MOTOR_B, Reverse, DEAD_PWM_OFFSET + MotorPID_B.Output);
 8003a92:	4b22      	ldr	r3, [pc, #136]	; (8003b1c <Motors_EncoderSample+0x1f8>)
 8003a94:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	3396      	adds	r3, #150	; 0x96
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	2101      	movs	r1, #1
 8003aa2:	2001      	movs	r0, #1
 8003aa4:	f7ff feb6 	bl	8003814 <Motors_SetMotor>
 8003aa8:	e00b      	b.n	8003ac2 <Motors_EncoderSample+0x19e>
			}
			else
			{
				Motors_SetMotor(MOTOR_B, Forward, DEAD_PWM_OFFSET + (-MotorPID_B.Output) );
 8003aaa:	4b1c      	ldr	r3, [pc, #112]	; (8003b1c <Motors_EncoderSample+0x1f8>)
 8003aac:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	461a      	mov	r2, r3
 8003aba:	2102      	movs	r1, #2
 8003abc:	2001      	movs	r0, #1
 8003abe:	f7ff fea9 	bl	8003814 <Motors_SetMotor>
	}



	/* Debug UART print */
	UartBufferLength = sprintf((char*) UartBuffer, "$%d %d;",(int16_t) MotorEncoderB.VelocityFiltered, MotorPID_B.Output );
 8003ac2:	4b10      	ldr	r3, [pc, #64]	; (8003b04 <Motors_EncoderSample+0x1e0>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7fd fb1e 	bl	8001108 <__aeabi_f2iz>
 8003acc:	4603      	mov	r3, r0
 8003ace:	b21b      	sxth	r3, r3
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	4b12      	ldr	r3, [pc, #72]	; (8003b1c <Motors_EncoderSample+0x1f8>)
 8003ad4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8003ad8:	4912      	ldr	r1, [pc, #72]	; (8003b24 <Motors_EncoderSample+0x200>)
 8003ada:	4813      	ldr	r0, [pc, #76]	; (8003b28 <Motors_EncoderSample+0x204>)
 8003adc:	f004 f8c2 	bl	8007c64 <siprintf>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	b2da      	uxtb	r2, r3
 8003ae4:	4b11      	ldr	r3, [pc, #68]	; (8003b2c <Motors_EncoderSample+0x208>)
 8003ae6:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, UartBuffer, UartBufferLength, 500);
 8003ae8:	4b10      	ldr	r3, [pc, #64]	; (8003b2c <Motors_EncoderSample+0x208>)
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	b29a      	uxth	r2, r3
 8003aee:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003af2:	490d      	ldr	r1, [pc, #52]	; (8003b28 <Motors_EncoderSample+0x204>)
 8003af4:	480e      	ldr	r0, [pc, #56]	; (8003b30 <Motors_EncoderSample+0x20c>)
 8003af6:	f003 fa15 	bl	8006f24 <HAL_UART_Transmit>

}
 8003afa:	bf00      	nop
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	20000518 	.word	0x20000518
 8003b04:	20000530 	.word	0x20000530
 8003b08:	20000548 	.word	0x20000548
 8003b0c:	200005b4 	.word	0x200005b4
 8003b10:	200004fc 	.word	0x200004fc
 8003b14:	20000624 	.word	0x20000624
 8003b18:	20000620 	.word	0x20000620
 8003b1c:	20000644 	.word	0x20000644
 8003b20:	20000622 	.word	0x20000622
 8003b24:	08009f34 	.word	0x08009f34
 8003b28:	20000664 	.word	0x20000664
 8003b2c:	20000674 	.word	0x20000674
 8003b30:	200004b4 	.word	0x200004b4

08003b34 <Prog_DiodeTest_Init>:
//
// -- Init & Deinit functions for Diode Test Program --
//

Programs_error_t Prog_DiodeTest_Init(void)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8003b38:	2201      	movs	r2, #1
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	4802      	ldr	r0, [pc, #8]	; (8003b48 <Prog_DiodeTest_Init+0x14>)
 8003b3e:	f000 fc8d 	bl	800445c <HAL_GPIO_WritePin>
	return PROGRAMS_OK;
 8003b42:	2300      	movs	r3, #0

}
 8003b44:	4618      	mov	r0, r3
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	40011000 	.word	0x40011000

08003b4c <Prog_DiodeTest_Deinit>:

Programs_error_t Prog_DiodeTest_Deinit(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0
	return PROGRAMS_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bc80      	pop	{r7}
 8003b58:	4770      	bx	lr

08003b5a <Prog_DiodeTest_Program>:
//
// -- Main Diode Test Program for Robot --
//

Programs_error_t Prog_DiodeTest_Program(void)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	af00      	add	r7, sp, #0
	/* Main program "loop" */
	return PROGRAMS_OK;
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bc80      	pop	{r7}
 8003b66:	4770      	bx	lr

08003b68 <Prog_DiodeTest_Launch>:
//
// -- Set / Launch function --
//

Programs_error_t Prog_DiodeTest_Launch(void)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	af00      	add	r7, sp, #0
	return Programs_SetProgram(&DiodeTestProgram);
 8003b6c:	4802      	ldr	r0, [pc, #8]	; (8003b78 <Prog_DiodeTest_Launch+0x10>)
 8003b6e:	f000 f897 	bl	8003ca0 <Programs_SetProgram>
 8003b72:	4603      	mov	r3, r0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	20000068 	.word	0x20000068

08003b7c <Prog_DiodeTest_Parser>:
//
// -- Diode Test Program Parser --
//

void Prog_DiodeTest_Parser(uint8_t *command, uint8_t length)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	460b      	mov	r3, r1
 8003b86:	70fb      	strb	r3, [r7, #3]
	uint8_t *CurrentByte = command;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	60fb      	str	r3, [r7, #12]
	uint8_t Buffer[3];

	switch(*CurrentByte)
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	2b20      	cmp	r3, #32
 8003b92:	d002      	beq.n	8003b9a <Prog_DiodeTest_Parser+0x1e>
 8003b94:	2b21      	cmp	r3, #33	; 0x21
 8003b96:	d012      	beq.n	8003bbe <Prog_DiodeTest_Parser+0x42>
		Buffer[2] = 0;
		Radio_TxBufferPut(Buffer, 3);
		break;

	default:
		break;
 8003b98:	e023      	b.n	8003be2 <Prog_DiodeTest_Parser+0x66>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	4813      	ldr	r0, [pc, #76]	; (8003bec <Prog_DiodeTest_Parser+0x70>)
 8003ba0:	f000 fc5c 	bl	800445c <HAL_GPIO_WritePin>
		Buffer[0] = DIODE_TEST;
 8003ba4:	23d0      	movs	r3, #208	; 0xd0
 8003ba6:	723b      	strb	r3, [r7, #8]
		Buffer[1] = DIODE_REAL_STATE;
 8003ba8:	2322      	movs	r3, #34	; 0x22
 8003baa:	727b      	strb	r3, [r7, #9]
		Buffer[2] = 1;				//TODO: USE READPIN HERE
 8003bac:	2301      	movs	r3, #1
 8003bae:	72bb      	strb	r3, [r7, #10]
		Radio_TxBufferPut(Buffer, 3);
 8003bb0:	f107 0308 	add.w	r3, r7, #8
 8003bb4:	2103      	movs	r1, #3
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fd ffdc 	bl	8001b74 <Radio_TxBufferPut>
		break;
 8003bbc:	e011      	b.n	8003be2 <Prog_DiodeTest_Parser+0x66>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	2101      	movs	r1, #1
 8003bc2:	480a      	ldr	r0, [pc, #40]	; (8003bec <Prog_DiodeTest_Parser+0x70>)
 8003bc4:	f000 fc4a 	bl	800445c <HAL_GPIO_WritePin>
		Buffer[0] = DIODE_TEST;
 8003bc8:	23d0      	movs	r3, #208	; 0xd0
 8003bca:	723b      	strb	r3, [r7, #8]
		Buffer[1] = DIODE_REAL_STATE;
 8003bcc:	2322      	movs	r3, #34	; 0x22
 8003bce:	727b      	strb	r3, [r7, #9]
		Buffer[2] = 0;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	72bb      	strb	r3, [r7, #10]
		Radio_TxBufferPut(Buffer, 3);
 8003bd4:	f107 0308 	add.w	r3, r7, #8
 8003bd8:	2103      	movs	r1, #3
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7fd ffca 	bl	8001b74 <Radio_TxBufferPut>
		break;
 8003be0:	bf00      	nop
	}

}
 8003be2:	bf00      	nop
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	40011000 	.word	0x40011000

08003bf0 <Prog_MotorsDebug_Init>:
//
// -- Init & Deinit functions for Diode Test Program --
//

Programs_error_t Prog_MotorsDebug_Init(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	2101      	movs	r1, #1
 8003bf8:	4803      	ldr	r0, [pc, #12]	; (8003c08 <Prog_MotorsDebug_Init+0x18>)
 8003bfa:	f000 fc2f 	bl	800445c <HAL_GPIO_WritePin>
	Motors_SetMotorsOff();
 8003bfe:	f7ff fe6f 	bl	80038e0 <Motors_SetMotorsOff>
	return PROGRAMS_OK;
 8003c02:	2300      	movs	r3, #0

}
 8003c04:	4618      	mov	r0, r3
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40011000 	.word	0x40011000

08003c0c <Prog_MotorsDebug_Deinit>:

Programs_error_t Prog_MotorsDebug_Deinit(void)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	af00      	add	r7, sp, #0
	Motors_SetMotorsOff();
 8003c10:	f7ff fe66 	bl	80038e0 <Motors_SetMotorsOff>
	return PROGRAMS_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <Prog_MotorsDebug_Program>:
//
// -- Main Diode Test Program for Robot --
//

Programs_error_t Prog_MotorsDebug_Program(void)
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	af00      	add	r7, sp, #0
	/* Main program "loop" */

	return PROGRAMS_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bc80      	pop	{r7}
 8003c26:	4770      	bx	lr

08003c28 <Prog_MotorsDebug_Launch>:
//
// -- Set / Launch function --
//

Programs_error_t Prog_MotorsDebug_Launch(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
	return Programs_SetProgram(&MotorsDebugProgram);
 8003c2c:	4802      	ldr	r0, [pc, #8]	; (8003c38 <Prog_MotorsDebug_Launch+0x10>)
 8003c2e:	f000 f837 	bl	8003ca0 <Programs_SetProgram>
 8003c32:	4603      	mov	r3, r0
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	2000007c 	.word	0x2000007c

08003c3c <Prog_MotorsDebug_Parser>:
//
// -- Diode Test Program Parser --
//

void Prog_MotorsDebug_Parser(uint8_t *command, uint8_t length)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	460b      	mov	r3, r1
 8003c46:	70fb      	strb	r3, [r7, #3]
	uint8_t *CurrentByte = command;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	60fb      	str	r3, [r7, #12]

	DRV8836_Output_t Motor;
	DRV8836_Direction_t ReceivedDir;
	uint8_t ReceivedPWM;

	switch(*CurrentByte)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	2b20      	cmp	r3, #32
 8003c52:	d002      	beq.n	8003c5a <Prog_MotorsDebug_Parser+0x1e>
 8003c54:	2b21      	cmp	r3, #33	; 0x21
 8003c56:	d00f      	beq.n	8003c78 <Prog_MotorsDebug_Parser+0x3c>
		Motors_SetMotorDirection(Motor, ReceivedDir);
		break;

	default:
		/* Unknown command! */
		break;
 8003c58:	e01d      	b.n	8003c96 <Prog_MotorsDebug_Parser+0x5a>
		Motor = *(CurrentByte + 1);									//TODO: The same value writing safety
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	72fb      	strb	r3, [r7, #11]
		ReceivedPWM = *(CurrentByte + 2);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	789b      	ldrb	r3, [r3, #2]
 8003c66:	727b      	strb	r3, [r7, #9]
		Motors_SetMotorPWM(Motor, ReceivedPWM);
 8003c68:	7a7b      	ldrb	r3, [r7, #9]
 8003c6a:	b29a      	uxth	r2, r3
 8003c6c:	7afb      	ldrb	r3, [r7, #11]
 8003c6e:	4611      	mov	r1, r2
 8003c70:	4618      	mov	r0, r3
 8003c72:	f7ff fde5 	bl	8003840 <Motors_SetMotorPWM>
		break;
 8003c76:	e00e      	b.n	8003c96 <Prog_MotorsDebug_Parser+0x5a>
		Motor = *(CurrentByte + 1);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	72fb      	strb	r3, [r7, #11]
		ReceivedDir = *(CurrentByte + 2);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	3302      	adds	r3, #2
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	72bb      	strb	r3, [r7, #10]
		Motors_SetMotorDirection(Motor, ReceivedDir);
 8003c88:	7aba      	ldrb	r2, [r7, #10]
 8003c8a:	7afb      	ldrb	r3, [r7, #11]
 8003c8c:	4611      	mov	r1, r2
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7ff fdfe 	bl	8003890 <Motors_SetMotorDirection>
		break;
 8003c94:	bf00      	nop
	}

}
 8003c96:	bf00      	nop
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
	...

08003ca0 <Programs_SetProgram>:
//

/* Function starting a launch of specific program by setting current pointer
 * to program and calling it's init function				*/
Programs_error_t Programs_SetProgram(Programs_Program_t *ProgramToSet)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
	if(NULL == ProgramToSet)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <Programs_SetProgram+0x12>
	{
		return PROGRAMS_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e010      	b.n	8003cd4 <Programs_SetProgram+0x34>
	}

	if(NULL == CurrentlyRunningProg)
 8003cb2:	4b0a      	ldr	r3, [pc, #40]	; (8003cdc <Programs_SetProgram+0x3c>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d10b      	bne.n	8003cd2 <Programs_SetProgram+0x32>
	{
		/* Set current program pointer */
		CurrentlyRunningProg = ProgramToSet;
 8003cba:	4a08      	ldr	r2, [pc, #32]	; (8003cdc <Programs_SetProgram+0x3c>)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6013      	str	r3, [r2, #0]
		/* Call it's init function */
		CurrentlyRunningProg->ProgramInitFunction();
 8003cc0:	4b06      	ldr	r3, [pc, #24]	; (8003cdc <Programs_SetProgram+0x3c>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4798      	blx	r3
		/* Change state to program in progrss, it will allow it to run in perfom fun */
		ProgramState = PROGRAM_IN_PROGRESS;
 8003cc8:	4b05      	ldr	r3, [pc, #20]	; (8003ce0 <Programs_SetProgram+0x40>)
 8003cca:	2201      	movs	r2, #1
 8003ccc:	701a      	strb	r2, [r3, #0]
		return PROGRAMS_OK;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	e000      	b.n	8003cd4 <Programs_SetProgram+0x34>
	}
	else
	{
		return PROGRAMS_ERROR;
 8003cd2:	2301      	movs	r3, #1
	}
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	20000678 	.word	0x20000678
 8003ce0:	2000067c 	.word	0x2000067c

08003ce4 <Programs_ExitProgram>:

/* Function starting a exit program process */
void Programs_ExitProgram(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
	/* Call program DeInit function */
	CurrentlyRunningProg->ProgramExitFunction();
 8003ce8:	4b04      	ldr	r3, [pc, #16]	; (8003cfc <Programs_ExitProgram+0x18>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	4798      	blx	r3
	/* Change state to program completed */
	ProgramState = PROGRAM_COMPLETED;
 8003cf0:	4b03      	ldr	r3, [pc, #12]	; (8003d00 <Programs_ExitProgram+0x1c>)
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	701a      	strb	r2, [r3, #0]
}
 8003cf6:	bf00      	nop
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	20000678 	.word	0x20000678
 8003d00:	2000067c 	.word	0x2000067c

08003d04 <Programs_GetProgram>:

/* Function which returns current pointer to program */
Programs_Program_t* Programs_GetProgram(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
	return CurrentlyRunningProg;
 8003d08:	4b02      	ldr	r3, [pc, #8]	; (8003d14 <Programs_GetProgram+0x10>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bc80      	pop	{r7}
 8003d12:	4770      	bx	lr
 8003d14:	20000678 	.word	0x20000678

08003d18 <Programs_ClearProgram>:

/* Clearing the program pointer and status variable */
void Programs_ClearProgram(void)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
	CurrentlyRunningProg = NULL;
 8003d1c:	4b04      	ldr	r3, [pc, #16]	; (8003d30 <Programs_ClearProgram+0x18>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	601a      	str	r2, [r3, #0]
	ProgramState = NO_PROGRAM_SET;
 8003d22:	4b04      	ldr	r3, [pc, #16]	; (8003d34 <Programs_ClearProgram+0x1c>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	701a      	strb	r2, [r3, #0]
}
 8003d28:	bf00      	nop
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bc80      	pop	{r7}
 8003d2e:	4770      	bx	lr
 8003d30:	20000678 	.word	0x20000678
 8003d34:	2000067c 	.word	0x2000067c

08003d38 <Programs_PerformProgram>:

/* Program performing function, made for being put in while loop */
Programs_status_t Programs_PerformProgram(void)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	af00      	add	r7, sp, #0
	switch(ProgramState)
 8003d3c:	4b0f      	ldr	r3, [pc, #60]	; (8003d7c <Programs_PerformProgram+0x44>)
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d010      	beq.n	8003d66 <Programs_PerformProgram+0x2e>
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	dc10      	bgt.n	8003d6a <Programs_PerformProgram+0x32>
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d010      	beq.n	8003d6e <Programs_PerformProgram+0x36>
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d000      	beq.n	8003d52 <Programs_PerformProgram+0x1a>
		/* Clear the program after completing*/
		//Programs_ClearProgram();
		break;

	default:
		break;
 8003d50:	e00b      	b.n	8003d6a <Programs_PerformProgram+0x32>
		if(NULL != CurrentlyRunningProg->ProgramRoutine)
 8003d52:	4b0b      	ldr	r3, [pc, #44]	; (8003d80 <Programs_PerformProgram+0x48>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d00a      	beq.n	8003d72 <Programs_PerformProgram+0x3a>
			CurrentlyRunningProg->ProgramRoutine();
 8003d5c:	4b08      	ldr	r3, [pc, #32]	; (8003d80 <Programs_PerformProgram+0x48>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	4798      	blx	r3
		break;
 8003d64:	e005      	b.n	8003d72 <Programs_PerformProgram+0x3a>
		break;
 8003d66:	bf00      	nop
 8003d68:	e004      	b.n	8003d74 <Programs_PerformProgram+0x3c>
		break;
 8003d6a:	bf00      	nop
 8003d6c:	e002      	b.n	8003d74 <Programs_PerformProgram+0x3c>
		break;
 8003d6e:	bf00      	nop
 8003d70:	e000      	b.n	8003d74 <Programs_PerformProgram+0x3c>
		break;
 8003d72:	bf00      	nop
	}

	return ProgramState;
 8003d74:	4b01      	ldr	r3, [pc, #4]	; (8003d7c <Programs_PerformProgram+0x44>)
 8003d76:	781b      	ldrb	r3, [r3, #0]
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	2000067c 	.word	0x2000067c
 8003d80:	20000678 	.word	0x20000678

08003d84 <Programs_SendProgramStartedACK>:
//

/* This functions are called after program launch / exit. Sending it is needed for controller to proper functionality and sync with robot */

Programs_error_t Programs_SendProgramStartedACK(uint8_t ProgramID, uint8_t ACKorNACK)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b084      	sub	sp, #16
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	460a      	mov	r2, r1
 8003d8e:	71fb      	strb	r3, [r7, #7]
 8003d90:	4613      	mov	r3, r2
 8003d92:	71bb      	strb	r3, [r7, #6]
	uint8_t Buffer[3];
	Buffer[0] = START_PROGRAM;
 8003d94:	2310      	movs	r3, #16
 8003d96:	733b      	strb	r3, [r7, #12]
	Buffer[1] = ProgramID;
 8003d98:	79fb      	ldrb	r3, [r7, #7]
 8003d9a:	737b      	strb	r3, [r7, #13]
	Buffer[2] = ACKorNACK;
 8003d9c:	79bb      	ldrb	r3, [r7, #6]
 8003d9e:	73bb      	strb	r3, [r7, #14]
	return Radio_TxBufferPut(Buffer, 3);
 8003da0:	f107 030c 	add.w	r3, r7, #12
 8003da4:	2103      	movs	r1, #3
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7fd fee4 	bl	8001b74 <Radio_TxBufferPut>
 8003dac:	4603      	mov	r3, r0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3710      	adds	r7, #16
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}

08003db6 <Programs_SendProgramExitACK>:

Programs_error_t Programs_SendProgramExitACK(uint8_t ACKorNACK)
{
 8003db6:	b580      	push	{r7, lr}
 8003db8:	b084      	sub	sp, #16
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	71fb      	strb	r3, [r7, #7]
	uint8_t Buffer[2];
	Buffer[0] = EXIT_PROGRAM;
 8003dc0:	2311      	movs	r3, #17
 8003dc2:	733b      	strb	r3, [r7, #12]
	Buffer[1] = ACKorNACK;
 8003dc4:	79fb      	ldrb	r3, [r7, #7]
 8003dc6:	737b      	strb	r3, [r7, #13]
	return Radio_TxBufferPut(Buffer, 2);
 8003dc8:	f107 030c 	add.w	r3, r7, #12
 8003dcc:	2102      	movs	r1, #2
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fd fed0 	bl	8001b74 <Radio_TxBufferPut>
 8003dd4:	4603      	mov	r3, r0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3710      	adds	r7, #16
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003de0:	f7fe ff70 	bl	8002cc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003de4:	480b      	ldr	r0, [pc, #44]	; (8003e14 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003de6:	490c      	ldr	r1, [pc, #48]	; (8003e18 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003de8:	4a0c      	ldr	r2, [pc, #48]	; (8003e1c <LoopFillZerobss+0x16>)
  movs r3, #0
 8003dea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003dec:	e002      	b.n	8003df4 <LoopCopyDataInit>

08003dee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003dee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003df0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003df2:	3304      	adds	r3, #4

08003df4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003df4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003df6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003df8:	d3f9      	bcc.n	8003dee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003dfa:	4a09      	ldr	r2, [pc, #36]	; (8003e20 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003dfc:	4c09      	ldr	r4, [pc, #36]	; (8003e24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003dfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e00:	e001      	b.n	8003e06 <LoopFillZerobss>

08003e02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e04:	3204      	adds	r2, #4

08003e06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e08:	d3fb      	bcc.n	8003e02 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8003e0a:	f003 ffe7 	bl	8007ddc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003e0e:	f7fe f839 	bl	8001e84 <main>
  bx lr
 8003e12:	4770      	bx	lr
  ldr r0, =_sdata
 8003e14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e18:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 8003e1c:	0800a2f4 	.word	0x0800a2f4
  ldr r2, =_sbss
 8003e20:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 8003e24:	200007d0 	.word	0x200007d0

08003e28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003e28:	e7fe      	b.n	8003e28 <ADC1_2_IRQHandler>
	...

08003e2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e30:	4b08      	ldr	r3, [pc, #32]	; (8003e54 <HAL_Init+0x28>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a07      	ldr	r2, [pc, #28]	; (8003e54 <HAL_Init+0x28>)
 8003e36:	f043 0310 	orr.w	r3, r3, #16
 8003e3a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e3c:	2003      	movs	r0, #3
 8003e3e:	f000 f947 	bl	80040d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e42:	200f      	movs	r0, #15
 8003e44:	f000 f808 	bl	8003e58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e48:	f7fe fe10 	bl	8002a6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	40022000 	.word	0x40022000

08003e58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e60:	4b12      	ldr	r3, [pc, #72]	; (8003eac <HAL_InitTick+0x54>)
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	4b12      	ldr	r3, [pc, #72]	; (8003eb0 <HAL_InitTick+0x58>)
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	4619      	mov	r1, r3
 8003e6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e76:	4618      	mov	r0, r3
 8003e78:	f000 f95f 	bl	800413a <HAL_SYSTICK_Config>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e00e      	b.n	8003ea4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b0f      	cmp	r3, #15
 8003e8a:	d80a      	bhi.n	8003ea2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	6879      	ldr	r1, [r7, #4]
 8003e90:	f04f 30ff 	mov.w	r0, #4294967295
 8003e94:	f000 f927 	bl	80040e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e98:	4a06      	ldr	r2, [pc, #24]	; (8003eb4 <HAL_InitTick+0x5c>)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	e000      	b.n	8003ea4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3708      	adds	r7, #8
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	20000064 	.word	0x20000064
 8003eb0:	20000094 	.word	0x20000094
 8003eb4:	20000090 	.word	0x20000090

08003eb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ebc:	4b05      	ldr	r3, [pc, #20]	; (8003ed4 <HAL_IncTick+0x1c>)
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	4b05      	ldr	r3, [pc, #20]	; (8003ed8 <HAL_IncTick+0x20>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	4a03      	ldr	r2, [pc, #12]	; (8003ed8 <HAL_IncTick+0x20>)
 8003eca:	6013      	str	r3, [r2, #0]
}
 8003ecc:	bf00      	nop
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bc80      	pop	{r7}
 8003ed2:	4770      	bx	lr
 8003ed4:	20000094 	.word	0x20000094
 8003ed8:	20000680 	.word	0x20000680

08003edc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  return uwTick;
 8003ee0:	4b02      	ldr	r3, [pc, #8]	; (8003eec <HAL_GetTick+0x10>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bc80      	pop	{r7}
 8003eea:	4770      	bx	lr
 8003eec:	20000680 	.word	0x20000680

08003ef0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ef8:	f7ff fff0 	bl	8003edc <HAL_GetTick>
 8003efc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f08:	d005      	beq.n	8003f16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f0a:	4b0a      	ldr	r3, [pc, #40]	; (8003f34 <HAL_Delay+0x44>)
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	461a      	mov	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	4413      	add	r3, r2
 8003f14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003f16:	bf00      	nop
 8003f18:	f7ff ffe0 	bl	8003edc <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	68fa      	ldr	r2, [r7, #12]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d8f7      	bhi.n	8003f18 <HAL_Delay+0x28>
  {
  }
}
 8003f28:	bf00      	nop
 8003f2a:	bf00      	nop
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	20000094 	.word	0x20000094

08003f38 <__NVIC_SetPriorityGrouping>:
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b085      	sub	sp, #20
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f003 0307 	and.w	r3, r3, #7
 8003f46:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f48:	4b0c      	ldr	r3, [pc, #48]	; (8003f7c <__NVIC_SetPriorityGrouping+0x44>)
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f54:	4013      	ands	r3, r2
 8003f56:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f6a:	4a04      	ldr	r2, [pc, #16]	; (8003f7c <__NVIC_SetPriorityGrouping+0x44>)
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	60d3      	str	r3, [r2, #12]
}
 8003f70:	bf00      	nop
 8003f72:	3714      	adds	r7, #20
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bc80      	pop	{r7}
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop
 8003f7c:	e000ed00 	.word	0xe000ed00

08003f80 <__NVIC_GetPriorityGrouping>:
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f84:	4b04      	ldr	r3, [pc, #16]	; (8003f98 <__NVIC_GetPriorityGrouping+0x18>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	0a1b      	lsrs	r3, r3, #8
 8003f8a:	f003 0307 	and.w	r3, r3, #7
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bc80      	pop	{r7}
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	e000ed00 	.word	0xe000ed00

08003f9c <__NVIC_EnableIRQ>:
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	db0b      	blt.n	8003fc6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fae:	79fb      	ldrb	r3, [r7, #7]
 8003fb0:	f003 021f 	and.w	r2, r3, #31
 8003fb4:	4906      	ldr	r1, [pc, #24]	; (8003fd0 <__NVIC_EnableIRQ+0x34>)
 8003fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fba:	095b      	lsrs	r3, r3, #5
 8003fbc:	2001      	movs	r0, #1
 8003fbe:	fa00 f202 	lsl.w	r2, r0, r2
 8003fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003fc6:	bf00      	nop
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bc80      	pop	{r7}
 8003fce:	4770      	bx	lr
 8003fd0:	e000e100 	.word	0xe000e100

08003fd4 <__NVIC_SetPriority>:
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	4603      	mov	r3, r0
 8003fdc:	6039      	str	r1, [r7, #0]
 8003fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	db0a      	blt.n	8003ffe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	b2da      	uxtb	r2, r3
 8003fec:	490c      	ldr	r1, [pc, #48]	; (8004020 <__NVIC_SetPriority+0x4c>)
 8003fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff2:	0112      	lsls	r2, r2, #4
 8003ff4:	b2d2      	uxtb	r2, r2
 8003ff6:	440b      	add	r3, r1
 8003ff8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003ffc:	e00a      	b.n	8004014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	b2da      	uxtb	r2, r3
 8004002:	4908      	ldr	r1, [pc, #32]	; (8004024 <__NVIC_SetPriority+0x50>)
 8004004:	79fb      	ldrb	r3, [r7, #7]
 8004006:	f003 030f 	and.w	r3, r3, #15
 800400a:	3b04      	subs	r3, #4
 800400c:	0112      	lsls	r2, r2, #4
 800400e:	b2d2      	uxtb	r2, r2
 8004010:	440b      	add	r3, r1
 8004012:	761a      	strb	r2, [r3, #24]
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	bc80      	pop	{r7}
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	e000e100 	.word	0xe000e100
 8004024:	e000ed00 	.word	0xe000ed00

08004028 <NVIC_EncodePriority>:
{
 8004028:	b480      	push	{r7}
 800402a:	b089      	sub	sp, #36	; 0x24
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f003 0307 	and.w	r3, r3, #7
 800403a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	f1c3 0307 	rsb	r3, r3, #7
 8004042:	2b04      	cmp	r3, #4
 8004044:	bf28      	it	cs
 8004046:	2304      	movcs	r3, #4
 8004048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	3304      	adds	r3, #4
 800404e:	2b06      	cmp	r3, #6
 8004050:	d902      	bls.n	8004058 <NVIC_EncodePriority+0x30>
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	3b03      	subs	r3, #3
 8004056:	e000      	b.n	800405a <NVIC_EncodePriority+0x32>
 8004058:	2300      	movs	r3, #0
 800405a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800405c:	f04f 32ff 	mov.w	r2, #4294967295
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	fa02 f303 	lsl.w	r3, r2, r3
 8004066:	43da      	mvns	r2, r3
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	401a      	ands	r2, r3
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004070:	f04f 31ff 	mov.w	r1, #4294967295
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	fa01 f303 	lsl.w	r3, r1, r3
 800407a:	43d9      	mvns	r1, r3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004080:	4313      	orrs	r3, r2
}
 8004082:	4618      	mov	r0, r3
 8004084:	3724      	adds	r7, #36	; 0x24
 8004086:	46bd      	mov	sp, r7
 8004088:	bc80      	pop	{r7}
 800408a:	4770      	bx	lr

0800408c <SysTick_Config>:
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b082      	sub	sp, #8
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	3b01      	subs	r3, #1
 8004098:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800409c:	d301      	bcc.n	80040a2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800409e:	2301      	movs	r3, #1
 80040a0:	e00f      	b.n	80040c2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040a2:	4a0a      	ldr	r2, [pc, #40]	; (80040cc <SysTick_Config+0x40>)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	3b01      	subs	r3, #1
 80040a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040aa:	210f      	movs	r1, #15
 80040ac:	f04f 30ff 	mov.w	r0, #4294967295
 80040b0:	f7ff ff90 	bl	8003fd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040b4:	4b05      	ldr	r3, [pc, #20]	; (80040cc <SysTick_Config+0x40>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040ba:	4b04      	ldr	r3, [pc, #16]	; (80040cc <SysTick_Config+0x40>)
 80040bc:	2207      	movs	r2, #7
 80040be:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	e000e010 	.word	0xe000e010

080040d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f7ff ff2d 	bl	8003f38 <__NVIC_SetPriorityGrouping>
}
 80040de:	bf00      	nop
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b086      	sub	sp, #24
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	4603      	mov	r3, r0
 80040ee:	60b9      	str	r1, [r7, #8]
 80040f0:	607a      	str	r2, [r7, #4]
 80040f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040f4:	2300      	movs	r3, #0
 80040f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040f8:	f7ff ff42 	bl	8003f80 <__NVIC_GetPriorityGrouping>
 80040fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	68b9      	ldr	r1, [r7, #8]
 8004102:	6978      	ldr	r0, [r7, #20]
 8004104:	f7ff ff90 	bl	8004028 <NVIC_EncodePriority>
 8004108:	4602      	mov	r2, r0
 800410a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800410e:	4611      	mov	r1, r2
 8004110:	4618      	mov	r0, r3
 8004112:	f7ff ff5f 	bl	8003fd4 <__NVIC_SetPriority>
}
 8004116:	bf00      	nop
 8004118:	3718      	adds	r7, #24
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800411e:	b580      	push	{r7, lr}
 8004120:	b082      	sub	sp, #8
 8004122:	af00      	add	r7, sp, #0
 8004124:	4603      	mov	r3, r0
 8004126:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800412c:	4618      	mov	r0, r3
 800412e:	f7ff ff35 	bl	8003f9c <__NVIC_EnableIRQ>
}
 8004132:	bf00      	nop
 8004134:	3708      	adds	r7, #8
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}

0800413a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b082      	sub	sp, #8
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7ff ffa2 	bl	800408c <SysTick_Config>
 8004148:	4603      	mov	r3, r0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3708      	adds	r7, #8
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
	...

08004154 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004154:	b480      	push	{r7}
 8004156:	b08b      	sub	sp, #44	; 0x2c
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800415e:	2300      	movs	r3, #0
 8004160:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004162:	2300      	movs	r3, #0
 8004164:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004166:	e169      	b.n	800443c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004168:	2201      	movs	r2, #1
 800416a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416c:	fa02 f303 	lsl.w	r3, r2, r3
 8004170:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	69fa      	ldr	r2, [r7, #28]
 8004178:	4013      	ands	r3, r2
 800417a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800417c:	69ba      	ldr	r2, [r7, #24]
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	429a      	cmp	r2, r3
 8004182:	f040 8158 	bne.w	8004436 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	4a9a      	ldr	r2, [pc, #616]	; (80043f4 <HAL_GPIO_Init+0x2a0>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d05e      	beq.n	800424e <HAL_GPIO_Init+0xfa>
 8004190:	4a98      	ldr	r2, [pc, #608]	; (80043f4 <HAL_GPIO_Init+0x2a0>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d875      	bhi.n	8004282 <HAL_GPIO_Init+0x12e>
 8004196:	4a98      	ldr	r2, [pc, #608]	; (80043f8 <HAL_GPIO_Init+0x2a4>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d058      	beq.n	800424e <HAL_GPIO_Init+0xfa>
 800419c:	4a96      	ldr	r2, [pc, #600]	; (80043f8 <HAL_GPIO_Init+0x2a4>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d86f      	bhi.n	8004282 <HAL_GPIO_Init+0x12e>
 80041a2:	4a96      	ldr	r2, [pc, #600]	; (80043fc <HAL_GPIO_Init+0x2a8>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d052      	beq.n	800424e <HAL_GPIO_Init+0xfa>
 80041a8:	4a94      	ldr	r2, [pc, #592]	; (80043fc <HAL_GPIO_Init+0x2a8>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d869      	bhi.n	8004282 <HAL_GPIO_Init+0x12e>
 80041ae:	4a94      	ldr	r2, [pc, #592]	; (8004400 <HAL_GPIO_Init+0x2ac>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d04c      	beq.n	800424e <HAL_GPIO_Init+0xfa>
 80041b4:	4a92      	ldr	r2, [pc, #584]	; (8004400 <HAL_GPIO_Init+0x2ac>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d863      	bhi.n	8004282 <HAL_GPIO_Init+0x12e>
 80041ba:	4a92      	ldr	r2, [pc, #584]	; (8004404 <HAL_GPIO_Init+0x2b0>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d046      	beq.n	800424e <HAL_GPIO_Init+0xfa>
 80041c0:	4a90      	ldr	r2, [pc, #576]	; (8004404 <HAL_GPIO_Init+0x2b0>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d85d      	bhi.n	8004282 <HAL_GPIO_Init+0x12e>
 80041c6:	2b12      	cmp	r3, #18
 80041c8:	d82a      	bhi.n	8004220 <HAL_GPIO_Init+0xcc>
 80041ca:	2b12      	cmp	r3, #18
 80041cc:	d859      	bhi.n	8004282 <HAL_GPIO_Init+0x12e>
 80041ce:	a201      	add	r2, pc, #4	; (adr r2, 80041d4 <HAL_GPIO_Init+0x80>)
 80041d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d4:	0800424f 	.word	0x0800424f
 80041d8:	08004229 	.word	0x08004229
 80041dc:	0800423b 	.word	0x0800423b
 80041e0:	0800427d 	.word	0x0800427d
 80041e4:	08004283 	.word	0x08004283
 80041e8:	08004283 	.word	0x08004283
 80041ec:	08004283 	.word	0x08004283
 80041f0:	08004283 	.word	0x08004283
 80041f4:	08004283 	.word	0x08004283
 80041f8:	08004283 	.word	0x08004283
 80041fc:	08004283 	.word	0x08004283
 8004200:	08004283 	.word	0x08004283
 8004204:	08004283 	.word	0x08004283
 8004208:	08004283 	.word	0x08004283
 800420c:	08004283 	.word	0x08004283
 8004210:	08004283 	.word	0x08004283
 8004214:	08004283 	.word	0x08004283
 8004218:	08004231 	.word	0x08004231
 800421c:	08004245 	.word	0x08004245
 8004220:	4a79      	ldr	r2, [pc, #484]	; (8004408 <HAL_GPIO_Init+0x2b4>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d013      	beq.n	800424e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004226:	e02c      	b.n	8004282 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	623b      	str	r3, [r7, #32]
          break;
 800422e:	e029      	b.n	8004284 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	3304      	adds	r3, #4
 8004236:	623b      	str	r3, [r7, #32]
          break;
 8004238:	e024      	b.n	8004284 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	3308      	adds	r3, #8
 8004240:	623b      	str	r3, [r7, #32]
          break;
 8004242:	e01f      	b.n	8004284 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	330c      	adds	r3, #12
 800424a:	623b      	str	r3, [r7, #32]
          break;
 800424c:	e01a      	b.n	8004284 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d102      	bne.n	800425c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004256:	2304      	movs	r3, #4
 8004258:	623b      	str	r3, [r7, #32]
          break;
 800425a:	e013      	b.n	8004284 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d105      	bne.n	8004270 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004264:	2308      	movs	r3, #8
 8004266:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	69fa      	ldr	r2, [r7, #28]
 800426c:	611a      	str	r2, [r3, #16]
          break;
 800426e:	e009      	b.n	8004284 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004270:	2308      	movs	r3, #8
 8004272:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	69fa      	ldr	r2, [r7, #28]
 8004278:	615a      	str	r2, [r3, #20]
          break;
 800427a:	e003      	b.n	8004284 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800427c:	2300      	movs	r3, #0
 800427e:	623b      	str	r3, [r7, #32]
          break;
 8004280:	e000      	b.n	8004284 <HAL_GPIO_Init+0x130>
          break;
 8004282:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004284:	69bb      	ldr	r3, [r7, #24]
 8004286:	2bff      	cmp	r3, #255	; 0xff
 8004288:	d801      	bhi.n	800428e <HAL_GPIO_Init+0x13a>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	e001      	b.n	8004292 <HAL_GPIO_Init+0x13e>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	3304      	adds	r3, #4
 8004292:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	2bff      	cmp	r3, #255	; 0xff
 8004298:	d802      	bhi.n	80042a0 <HAL_GPIO_Init+0x14c>
 800429a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	e002      	b.n	80042a6 <HAL_GPIO_Init+0x152>
 80042a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a2:	3b08      	subs	r3, #8
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	210f      	movs	r1, #15
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	fa01 f303 	lsl.w	r3, r1, r3
 80042b4:	43db      	mvns	r3, r3
 80042b6:	401a      	ands	r2, r3
 80042b8:	6a39      	ldr	r1, [r7, #32]
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	fa01 f303 	lsl.w	r3, r1, r3
 80042c0:	431a      	orrs	r2, r3
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f000 80b1 	beq.w	8004436 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80042d4:	4b4d      	ldr	r3, [pc, #308]	; (800440c <HAL_GPIO_Init+0x2b8>)
 80042d6:	699b      	ldr	r3, [r3, #24]
 80042d8:	4a4c      	ldr	r2, [pc, #304]	; (800440c <HAL_GPIO_Init+0x2b8>)
 80042da:	f043 0301 	orr.w	r3, r3, #1
 80042de:	6193      	str	r3, [r2, #24]
 80042e0:	4b4a      	ldr	r3, [pc, #296]	; (800440c <HAL_GPIO_Init+0x2b8>)
 80042e2:	699b      	ldr	r3, [r3, #24]
 80042e4:	f003 0301 	and.w	r3, r3, #1
 80042e8:	60bb      	str	r3, [r7, #8]
 80042ea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80042ec:	4a48      	ldr	r2, [pc, #288]	; (8004410 <HAL_GPIO_Init+0x2bc>)
 80042ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f0:	089b      	lsrs	r3, r3, #2
 80042f2:	3302      	adds	r3, #2
 80042f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042f8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80042fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fc:	f003 0303 	and.w	r3, r3, #3
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	220f      	movs	r2, #15
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	43db      	mvns	r3, r3
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	4013      	ands	r3, r2
 800430e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a40      	ldr	r2, [pc, #256]	; (8004414 <HAL_GPIO_Init+0x2c0>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d013      	beq.n	8004340 <HAL_GPIO_Init+0x1ec>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a3f      	ldr	r2, [pc, #252]	; (8004418 <HAL_GPIO_Init+0x2c4>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d00d      	beq.n	800433c <HAL_GPIO_Init+0x1e8>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a3e      	ldr	r2, [pc, #248]	; (800441c <HAL_GPIO_Init+0x2c8>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d007      	beq.n	8004338 <HAL_GPIO_Init+0x1e4>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	4a3d      	ldr	r2, [pc, #244]	; (8004420 <HAL_GPIO_Init+0x2cc>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d101      	bne.n	8004334 <HAL_GPIO_Init+0x1e0>
 8004330:	2303      	movs	r3, #3
 8004332:	e006      	b.n	8004342 <HAL_GPIO_Init+0x1ee>
 8004334:	2304      	movs	r3, #4
 8004336:	e004      	b.n	8004342 <HAL_GPIO_Init+0x1ee>
 8004338:	2302      	movs	r3, #2
 800433a:	e002      	b.n	8004342 <HAL_GPIO_Init+0x1ee>
 800433c:	2301      	movs	r3, #1
 800433e:	e000      	b.n	8004342 <HAL_GPIO_Init+0x1ee>
 8004340:	2300      	movs	r3, #0
 8004342:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004344:	f002 0203 	and.w	r2, r2, #3
 8004348:	0092      	lsls	r2, r2, #2
 800434a:	4093      	lsls	r3, r2
 800434c:	68fa      	ldr	r2, [r7, #12]
 800434e:	4313      	orrs	r3, r2
 8004350:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004352:	492f      	ldr	r1, [pc, #188]	; (8004410 <HAL_GPIO_Init+0x2bc>)
 8004354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004356:	089b      	lsrs	r3, r3, #2
 8004358:	3302      	adds	r3, #2
 800435a:	68fa      	ldr	r2, [r7, #12]
 800435c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d006      	beq.n	800437a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800436c:	4b2d      	ldr	r3, [pc, #180]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	492c      	ldr	r1, [pc, #176]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 8004372:	69bb      	ldr	r3, [r7, #24]
 8004374:	4313      	orrs	r3, r2
 8004376:	608b      	str	r3, [r1, #8]
 8004378:	e006      	b.n	8004388 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800437a:	4b2a      	ldr	r3, [pc, #168]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 800437c:	689a      	ldr	r2, [r3, #8]
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	43db      	mvns	r3, r3
 8004382:	4928      	ldr	r1, [pc, #160]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 8004384:	4013      	ands	r3, r2
 8004386:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d006      	beq.n	80043a2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004394:	4b23      	ldr	r3, [pc, #140]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 8004396:	68da      	ldr	r2, [r3, #12]
 8004398:	4922      	ldr	r1, [pc, #136]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	4313      	orrs	r3, r2
 800439e:	60cb      	str	r3, [r1, #12]
 80043a0:	e006      	b.n	80043b0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80043a2:	4b20      	ldr	r3, [pc, #128]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 80043a4:	68da      	ldr	r2, [r3, #12]
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	43db      	mvns	r3, r3
 80043aa:	491e      	ldr	r1, [pc, #120]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 80043ac:	4013      	ands	r3, r2
 80043ae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d006      	beq.n	80043ca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80043bc:	4b19      	ldr	r3, [pc, #100]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	4918      	ldr	r1, [pc, #96]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	604b      	str	r3, [r1, #4]
 80043c8:	e006      	b.n	80043d8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80043ca:	4b16      	ldr	r3, [pc, #88]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	43db      	mvns	r3, r3
 80043d2:	4914      	ldr	r1, [pc, #80]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 80043d4:	4013      	ands	r3, r2
 80043d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d021      	beq.n	8004428 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80043e4:	4b0f      	ldr	r3, [pc, #60]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	490e      	ldr	r1, [pc, #56]	; (8004424 <HAL_GPIO_Init+0x2d0>)
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	600b      	str	r3, [r1, #0]
 80043f0:	e021      	b.n	8004436 <HAL_GPIO_Init+0x2e2>
 80043f2:	bf00      	nop
 80043f4:	10320000 	.word	0x10320000
 80043f8:	10310000 	.word	0x10310000
 80043fc:	10220000 	.word	0x10220000
 8004400:	10210000 	.word	0x10210000
 8004404:	10120000 	.word	0x10120000
 8004408:	10110000 	.word	0x10110000
 800440c:	40021000 	.word	0x40021000
 8004410:	40010000 	.word	0x40010000
 8004414:	40010800 	.word	0x40010800
 8004418:	40010c00 	.word	0x40010c00
 800441c:	40011000 	.word	0x40011000
 8004420:	40011400 	.word	0x40011400
 8004424:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004428:	4b0b      	ldr	r3, [pc, #44]	; (8004458 <HAL_GPIO_Init+0x304>)
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	43db      	mvns	r3, r3
 8004430:	4909      	ldr	r1, [pc, #36]	; (8004458 <HAL_GPIO_Init+0x304>)
 8004432:	4013      	ands	r3, r2
 8004434:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004438:	3301      	adds	r3, #1
 800443a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004442:	fa22 f303 	lsr.w	r3, r2, r3
 8004446:	2b00      	cmp	r3, #0
 8004448:	f47f ae8e 	bne.w	8004168 <HAL_GPIO_Init+0x14>
  }
}
 800444c:	bf00      	nop
 800444e:	bf00      	nop
 8004450:	372c      	adds	r7, #44	; 0x2c
 8004452:	46bd      	mov	sp, r7
 8004454:	bc80      	pop	{r7}
 8004456:	4770      	bx	lr
 8004458:	40010400 	.word	0x40010400

0800445c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	460b      	mov	r3, r1
 8004466:	807b      	strh	r3, [r7, #2]
 8004468:	4613      	mov	r3, r2
 800446a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800446c:	787b      	ldrb	r3, [r7, #1]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004472:	887a      	ldrh	r2, [r7, #2]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004478:	e003      	b.n	8004482 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800447a:	887b      	ldrh	r3, [r7, #2]
 800447c:	041a      	lsls	r2, r3, #16
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	611a      	str	r2, [r3, #16]
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	bc80      	pop	{r7}
 800448a:	4770      	bx	lr

0800448c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800448c:	b480      	push	{r7}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	460b      	mov	r3, r1
 8004496:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800449e:	887a      	ldrh	r2, [r7, #2]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4013      	ands	r3, r2
 80044a4:	041a      	lsls	r2, r3, #16
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	43d9      	mvns	r1, r3
 80044aa:	887b      	ldrh	r3, [r7, #2]
 80044ac:	400b      	ands	r3, r1
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	611a      	str	r2, [r3, #16]
}
 80044b4:	bf00      	nop
 80044b6:	3714      	adds	r7, #20
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bc80      	pop	{r7}
 80044bc:	4770      	bx	lr
	...

080044c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	4603      	mov	r3, r0
 80044c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80044ca:	4b08      	ldr	r3, [pc, #32]	; (80044ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044cc:	695a      	ldr	r2, [r3, #20]
 80044ce:	88fb      	ldrh	r3, [r7, #6]
 80044d0:	4013      	ands	r3, r2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d006      	beq.n	80044e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80044d6:	4a05      	ldr	r2, [pc, #20]	; (80044ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044d8:	88fb      	ldrh	r3, [r7, #6]
 80044da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80044dc:	88fb      	ldrh	r3, [r7, #6]
 80044de:	4618      	mov	r0, r3
 80044e0:	f7fd fd72 	bl	8001fc8 <HAL_GPIO_EXTI_Callback>
  }
}
 80044e4:	bf00      	nop
 80044e6:	3708      	adds	r7, #8
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	40010400 	.word	0x40010400

080044f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d101      	bne.n	8004502 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e12b      	b.n	800475a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d106      	bne.n	800451c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7fd f9fe 	bl	8001918 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2224      	movs	r2, #36	; 0x24
 8004520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f022 0201 	bic.w	r2, r2, #1
 8004532:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004542:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004552:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004554:	f000 fe10 	bl	8005178 <HAL_RCC_GetPCLK1Freq>
 8004558:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	4a81      	ldr	r2, [pc, #516]	; (8004764 <HAL_I2C_Init+0x274>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d807      	bhi.n	8004574 <HAL_I2C_Init+0x84>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	4a80      	ldr	r2, [pc, #512]	; (8004768 <HAL_I2C_Init+0x278>)
 8004568:	4293      	cmp	r3, r2
 800456a:	bf94      	ite	ls
 800456c:	2301      	movls	r3, #1
 800456e:	2300      	movhi	r3, #0
 8004570:	b2db      	uxtb	r3, r3
 8004572:	e006      	b.n	8004582 <HAL_I2C_Init+0x92>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	4a7d      	ldr	r2, [pc, #500]	; (800476c <HAL_I2C_Init+0x27c>)
 8004578:	4293      	cmp	r3, r2
 800457a:	bf94      	ite	ls
 800457c:	2301      	movls	r3, #1
 800457e:	2300      	movhi	r3, #0
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d001      	beq.n	800458a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e0e7      	b.n	800475a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	4a78      	ldr	r2, [pc, #480]	; (8004770 <HAL_I2C_Init+0x280>)
 800458e:	fba2 2303 	umull	r2, r3, r2, r3
 8004592:	0c9b      	lsrs	r3, r3, #18
 8004594:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68ba      	ldr	r2, [r7, #8]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	4a6a      	ldr	r2, [pc, #424]	; (8004764 <HAL_I2C_Init+0x274>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d802      	bhi.n	80045c4 <HAL_I2C_Init+0xd4>
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	3301      	adds	r3, #1
 80045c2:	e009      	b.n	80045d8 <HAL_I2C_Init+0xe8>
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80045ca:	fb02 f303 	mul.w	r3, r2, r3
 80045ce:	4a69      	ldr	r2, [pc, #420]	; (8004774 <HAL_I2C_Init+0x284>)
 80045d0:	fba2 2303 	umull	r2, r3, r2, r3
 80045d4:	099b      	lsrs	r3, r3, #6
 80045d6:	3301      	adds	r3, #1
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	6812      	ldr	r2, [r2, #0]
 80045dc:	430b      	orrs	r3, r1
 80045de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	69db      	ldr	r3, [r3, #28]
 80045e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80045ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	495c      	ldr	r1, [pc, #368]	; (8004764 <HAL_I2C_Init+0x274>)
 80045f4:	428b      	cmp	r3, r1
 80045f6:	d819      	bhi.n	800462c <HAL_I2C_Init+0x13c>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	1e59      	subs	r1, r3, #1
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	005b      	lsls	r3, r3, #1
 8004602:	fbb1 f3f3 	udiv	r3, r1, r3
 8004606:	1c59      	adds	r1, r3, #1
 8004608:	f640 73fc 	movw	r3, #4092	; 0xffc
 800460c:	400b      	ands	r3, r1
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00a      	beq.n	8004628 <HAL_I2C_Init+0x138>
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	1e59      	subs	r1, r3, #1
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	005b      	lsls	r3, r3, #1
 800461c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004620:	3301      	adds	r3, #1
 8004622:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004626:	e051      	b.n	80046cc <HAL_I2C_Init+0x1dc>
 8004628:	2304      	movs	r3, #4
 800462a:	e04f      	b.n	80046cc <HAL_I2C_Init+0x1dc>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d111      	bne.n	8004658 <HAL_I2C_Init+0x168>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	1e58      	subs	r0, r3, #1
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6859      	ldr	r1, [r3, #4]
 800463c:	460b      	mov	r3, r1
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	440b      	add	r3, r1
 8004642:	fbb0 f3f3 	udiv	r3, r0, r3
 8004646:	3301      	adds	r3, #1
 8004648:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800464c:	2b00      	cmp	r3, #0
 800464e:	bf0c      	ite	eq
 8004650:	2301      	moveq	r3, #1
 8004652:	2300      	movne	r3, #0
 8004654:	b2db      	uxtb	r3, r3
 8004656:	e012      	b.n	800467e <HAL_I2C_Init+0x18e>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	1e58      	subs	r0, r3, #1
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6859      	ldr	r1, [r3, #4]
 8004660:	460b      	mov	r3, r1
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	440b      	add	r3, r1
 8004666:	0099      	lsls	r1, r3, #2
 8004668:	440b      	add	r3, r1
 800466a:	fbb0 f3f3 	udiv	r3, r0, r3
 800466e:	3301      	adds	r3, #1
 8004670:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004674:	2b00      	cmp	r3, #0
 8004676:	bf0c      	ite	eq
 8004678:	2301      	moveq	r3, #1
 800467a:	2300      	movne	r3, #0
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b00      	cmp	r3, #0
 8004680:	d001      	beq.n	8004686 <HAL_I2C_Init+0x196>
 8004682:	2301      	movs	r3, #1
 8004684:	e022      	b.n	80046cc <HAL_I2C_Init+0x1dc>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d10e      	bne.n	80046ac <HAL_I2C_Init+0x1bc>
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	1e58      	subs	r0, r3, #1
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6859      	ldr	r1, [r3, #4]
 8004696:	460b      	mov	r3, r1
 8004698:	005b      	lsls	r3, r3, #1
 800469a:	440b      	add	r3, r1
 800469c:	fbb0 f3f3 	udiv	r3, r0, r3
 80046a0:	3301      	adds	r3, #1
 80046a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046aa:	e00f      	b.n	80046cc <HAL_I2C_Init+0x1dc>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	1e58      	subs	r0, r3, #1
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6859      	ldr	r1, [r3, #4]
 80046b4:	460b      	mov	r3, r1
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	440b      	add	r3, r1
 80046ba:	0099      	lsls	r1, r3, #2
 80046bc:	440b      	add	r3, r1
 80046be:	fbb0 f3f3 	udiv	r3, r0, r3
 80046c2:	3301      	adds	r3, #1
 80046c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046cc:	6879      	ldr	r1, [r7, #4]
 80046ce:	6809      	ldr	r1, [r1, #0]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	69da      	ldr	r2, [r3, #28]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a1b      	ldr	r3, [r3, #32]
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	430a      	orrs	r2, r1
 80046ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80046fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	6911      	ldr	r1, [r2, #16]
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	68d2      	ldr	r2, [r2, #12]
 8004706:	4311      	orrs	r1, r2
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	6812      	ldr	r2, [r2, #0]
 800470c:	430b      	orrs	r3, r1
 800470e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	695a      	ldr	r2, [r3, #20]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	431a      	orrs	r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	430a      	orrs	r2, r1
 800472a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f042 0201 	orr.w	r2, r2, #1
 800473a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2220      	movs	r2, #32
 8004746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	000186a0 	.word	0x000186a0
 8004768:	001e847f 	.word	0x001e847f
 800476c:	003d08ff 	.word	0x003d08ff
 8004770:	431bde83 	.word	0x431bde83
 8004774:	10624dd3 	.word	0x10624dd3

08004778 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e304      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 8087 	beq.w	80048a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004798:	4b92      	ldr	r3, [pc, #584]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f003 030c 	and.w	r3, r3, #12
 80047a0:	2b04      	cmp	r3, #4
 80047a2:	d00c      	beq.n	80047be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80047a4:	4b8f      	ldr	r3, [pc, #572]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f003 030c 	and.w	r3, r3, #12
 80047ac:	2b08      	cmp	r3, #8
 80047ae:	d112      	bne.n	80047d6 <HAL_RCC_OscConfig+0x5e>
 80047b0:	4b8c      	ldr	r3, [pc, #560]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047bc:	d10b      	bne.n	80047d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047be:	4b89      	ldr	r3, [pc, #548]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d06c      	beq.n	80048a4 <HAL_RCC_OscConfig+0x12c>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d168      	bne.n	80048a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e2de      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047de:	d106      	bne.n	80047ee <HAL_RCC_OscConfig+0x76>
 80047e0:	4b80      	ldr	r3, [pc, #512]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a7f      	ldr	r2, [pc, #508]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80047e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ea:	6013      	str	r3, [r2, #0]
 80047ec:	e02e      	b.n	800484c <HAL_RCC_OscConfig+0xd4>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10c      	bne.n	8004810 <HAL_RCC_OscConfig+0x98>
 80047f6:	4b7b      	ldr	r3, [pc, #492]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a7a      	ldr	r2, [pc, #488]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80047fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004800:	6013      	str	r3, [r2, #0]
 8004802:	4b78      	ldr	r3, [pc, #480]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a77      	ldr	r2, [pc, #476]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 8004808:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800480c:	6013      	str	r3, [r2, #0]
 800480e:	e01d      	b.n	800484c <HAL_RCC_OscConfig+0xd4>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004818:	d10c      	bne.n	8004834 <HAL_RCC_OscConfig+0xbc>
 800481a:	4b72      	ldr	r3, [pc, #456]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a71      	ldr	r2, [pc, #452]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 8004820:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004824:	6013      	str	r3, [r2, #0]
 8004826:	4b6f      	ldr	r3, [pc, #444]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a6e      	ldr	r2, [pc, #440]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 800482c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004830:	6013      	str	r3, [r2, #0]
 8004832:	e00b      	b.n	800484c <HAL_RCC_OscConfig+0xd4>
 8004834:	4b6b      	ldr	r3, [pc, #428]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a6a      	ldr	r2, [pc, #424]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 800483a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800483e:	6013      	str	r3, [r2, #0]
 8004840:	4b68      	ldr	r3, [pc, #416]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a67      	ldr	r2, [pc, #412]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 8004846:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800484a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d013      	beq.n	800487c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004854:	f7ff fb42 	bl	8003edc <HAL_GetTick>
 8004858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800485a:	e008      	b.n	800486e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800485c:	f7ff fb3e 	bl	8003edc <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	2b64      	cmp	r3, #100	; 0x64
 8004868:	d901      	bls.n	800486e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e292      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800486e:	4b5d      	ldr	r3, [pc, #372]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d0f0      	beq.n	800485c <HAL_RCC_OscConfig+0xe4>
 800487a:	e014      	b.n	80048a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800487c:	f7ff fb2e 	bl	8003edc <HAL_GetTick>
 8004880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004882:	e008      	b.n	8004896 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004884:	f7ff fb2a 	bl	8003edc <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b64      	cmp	r3, #100	; 0x64
 8004890:	d901      	bls.n	8004896 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e27e      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004896:	4b53      	ldr	r3, [pc, #332]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1f0      	bne.n	8004884 <HAL_RCC_OscConfig+0x10c>
 80048a2:	e000      	b.n	80048a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0302 	and.w	r3, r3, #2
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d063      	beq.n	800497a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80048b2:	4b4c      	ldr	r3, [pc, #304]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f003 030c 	and.w	r3, r3, #12
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00b      	beq.n	80048d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80048be:	4b49      	ldr	r3, [pc, #292]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f003 030c 	and.w	r3, r3, #12
 80048c6:	2b08      	cmp	r3, #8
 80048c8:	d11c      	bne.n	8004904 <HAL_RCC_OscConfig+0x18c>
 80048ca:	4b46      	ldr	r3, [pc, #280]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d116      	bne.n	8004904 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048d6:	4b43      	ldr	r3, [pc, #268]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 0302 	and.w	r3, r3, #2
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d005      	beq.n	80048ee <HAL_RCC_OscConfig+0x176>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d001      	beq.n	80048ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e252      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ee:	4b3d      	ldr	r3, [pc, #244]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	00db      	lsls	r3, r3, #3
 80048fc:	4939      	ldr	r1, [pc, #228]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004902:	e03a      	b.n	800497a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	695b      	ldr	r3, [r3, #20]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d020      	beq.n	800494e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800490c:	4b36      	ldr	r3, [pc, #216]	; (80049e8 <HAL_RCC_OscConfig+0x270>)
 800490e:	2201      	movs	r2, #1
 8004910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004912:	f7ff fae3 	bl	8003edc <HAL_GetTick>
 8004916:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004918:	e008      	b.n	800492c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800491a:	f7ff fadf 	bl	8003edc <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	2b02      	cmp	r3, #2
 8004926:	d901      	bls.n	800492c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e233      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800492c:	4b2d      	ldr	r3, [pc, #180]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d0f0      	beq.n	800491a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004938:	4b2a      	ldr	r3, [pc, #168]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	00db      	lsls	r3, r3, #3
 8004946:	4927      	ldr	r1, [pc, #156]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 8004948:	4313      	orrs	r3, r2
 800494a:	600b      	str	r3, [r1, #0]
 800494c:	e015      	b.n	800497a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800494e:	4b26      	ldr	r3, [pc, #152]	; (80049e8 <HAL_RCC_OscConfig+0x270>)
 8004950:	2200      	movs	r2, #0
 8004952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004954:	f7ff fac2 	bl	8003edc <HAL_GetTick>
 8004958:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800495a:	e008      	b.n	800496e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800495c:	f7ff fabe 	bl	8003edc <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b02      	cmp	r3, #2
 8004968:	d901      	bls.n	800496e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e212      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800496e:	4b1d      	ldr	r3, [pc, #116]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1f0      	bne.n	800495c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 0308 	and.w	r3, r3, #8
 8004982:	2b00      	cmp	r3, #0
 8004984:	d03a      	beq.n	80049fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	69db      	ldr	r3, [r3, #28]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d019      	beq.n	80049c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800498e:	4b17      	ldr	r3, [pc, #92]	; (80049ec <HAL_RCC_OscConfig+0x274>)
 8004990:	2201      	movs	r2, #1
 8004992:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004994:	f7ff faa2 	bl	8003edc <HAL_GetTick>
 8004998:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800499a:	e008      	b.n	80049ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800499c:	f7ff fa9e 	bl	8003edc <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d901      	bls.n	80049ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e1f2      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049ae:	4b0d      	ldr	r3, [pc, #52]	; (80049e4 <HAL_RCC_OscConfig+0x26c>)
 80049b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d0f0      	beq.n	800499c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80049ba:	2001      	movs	r0, #1
 80049bc:	f000 fc04 	bl	80051c8 <RCC_Delay>
 80049c0:	e01c      	b.n	80049fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049c2:	4b0a      	ldr	r3, [pc, #40]	; (80049ec <HAL_RCC_OscConfig+0x274>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049c8:	f7ff fa88 	bl	8003edc <HAL_GetTick>
 80049cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049ce:	e00f      	b.n	80049f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049d0:	f7ff fa84 	bl	8003edc <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d908      	bls.n	80049f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e1d8      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
 80049e2:	bf00      	nop
 80049e4:	40021000 	.word	0x40021000
 80049e8:	42420000 	.word	0x42420000
 80049ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049f0:	4b9b      	ldr	r3, [pc, #620]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 80049f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f4:	f003 0302 	and.w	r3, r3, #2
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d1e9      	bne.n	80049d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0304 	and.w	r3, r3, #4
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	f000 80a6 	beq.w	8004b56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a0e:	4b94      	ldr	r3, [pc, #592]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004a10:	69db      	ldr	r3, [r3, #28]
 8004a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d10d      	bne.n	8004a36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a1a:	4b91      	ldr	r3, [pc, #580]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004a1c:	69db      	ldr	r3, [r3, #28]
 8004a1e:	4a90      	ldr	r2, [pc, #576]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a24:	61d3      	str	r3, [r2, #28]
 8004a26:	4b8e      	ldr	r3, [pc, #568]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004a28:	69db      	ldr	r3, [r3, #28]
 8004a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a2e:	60bb      	str	r3, [r7, #8]
 8004a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a32:	2301      	movs	r3, #1
 8004a34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a36:	4b8b      	ldr	r3, [pc, #556]	; (8004c64 <HAL_RCC_OscConfig+0x4ec>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d118      	bne.n	8004a74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a42:	4b88      	ldr	r3, [pc, #544]	; (8004c64 <HAL_RCC_OscConfig+0x4ec>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a87      	ldr	r2, [pc, #540]	; (8004c64 <HAL_RCC_OscConfig+0x4ec>)
 8004a48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a4e:	f7ff fa45 	bl	8003edc <HAL_GetTick>
 8004a52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a54:	e008      	b.n	8004a68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a56:	f7ff fa41 	bl	8003edc <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	2b64      	cmp	r3, #100	; 0x64
 8004a62:	d901      	bls.n	8004a68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e195      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a68:	4b7e      	ldr	r3, [pc, #504]	; (8004c64 <HAL_RCC_OscConfig+0x4ec>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d0f0      	beq.n	8004a56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	691b      	ldr	r3, [r3, #16]
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d106      	bne.n	8004a8a <HAL_RCC_OscConfig+0x312>
 8004a7c:	4b78      	ldr	r3, [pc, #480]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	4a77      	ldr	r2, [pc, #476]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004a82:	f043 0301 	orr.w	r3, r3, #1
 8004a86:	6213      	str	r3, [r2, #32]
 8004a88:	e02d      	b.n	8004ae6 <HAL_RCC_OscConfig+0x36e>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d10c      	bne.n	8004aac <HAL_RCC_OscConfig+0x334>
 8004a92:	4b73      	ldr	r3, [pc, #460]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	4a72      	ldr	r2, [pc, #456]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004a98:	f023 0301 	bic.w	r3, r3, #1
 8004a9c:	6213      	str	r3, [r2, #32]
 8004a9e:	4b70      	ldr	r3, [pc, #448]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	4a6f      	ldr	r2, [pc, #444]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004aa4:	f023 0304 	bic.w	r3, r3, #4
 8004aa8:	6213      	str	r3, [r2, #32]
 8004aaa:	e01c      	b.n	8004ae6 <HAL_RCC_OscConfig+0x36e>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	691b      	ldr	r3, [r3, #16]
 8004ab0:	2b05      	cmp	r3, #5
 8004ab2:	d10c      	bne.n	8004ace <HAL_RCC_OscConfig+0x356>
 8004ab4:	4b6a      	ldr	r3, [pc, #424]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004ab6:	6a1b      	ldr	r3, [r3, #32]
 8004ab8:	4a69      	ldr	r2, [pc, #420]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004aba:	f043 0304 	orr.w	r3, r3, #4
 8004abe:	6213      	str	r3, [r2, #32]
 8004ac0:	4b67      	ldr	r3, [pc, #412]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	4a66      	ldr	r2, [pc, #408]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004ac6:	f043 0301 	orr.w	r3, r3, #1
 8004aca:	6213      	str	r3, [r2, #32]
 8004acc:	e00b      	b.n	8004ae6 <HAL_RCC_OscConfig+0x36e>
 8004ace:	4b64      	ldr	r3, [pc, #400]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004ad0:	6a1b      	ldr	r3, [r3, #32]
 8004ad2:	4a63      	ldr	r2, [pc, #396]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004ad4:	f023 0301 	bic.w	r3, r3, #1
 8004ad8:	6213      	str	r3, [r2, #32]
 8004ada:	4b61      	ldr	r3, [pc, #388]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	4a60      	ldr	r2, [pc, #384]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004ae0:	f023 0304 	bic.w	r3, r3, #4
 8004ae4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d015      	beq.n	8004b1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aee:	f7ff f9f5 	bl	8003edc <HAL_GetTick>
 8004af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004af4:	e00a      	b.n	8004b0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004af6:	f7ff f9f1 	bl	8003edc <HAL_GetTick>
 8004afa:	4602      	mov	r2, r0
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	1ad3      	subs	r3, r2, r3
 8004b00:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d901      	bls.n	8004b0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e143      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b0c:	4b54      	ldr	r3, [pc, #336]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	f003 0302 	and.w	r3, r3, #2
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d0ee      	beq.n	8004af6 <HAL_RCC_OscConfig+0x37e>
 8004b18:	e014      	b.n	8004b44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b1a:	f7ff f9df 	bl	8003edc <HAL_GetTick>
 8004b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b20:	e00a      	b.n	8004b38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b22:	f7ff f9db 	bl	8003edc <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d901      	bls.n	8004b38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	e12d      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b38:	4b49      	ldr	r3, [pc, #292]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004b3a:	6a1b      	ldr	r3, [r3, #32]
 8004b3c:	f003 0302 	and.w	r3, r3, #2
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1ee      	bne.n	8004b22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004b44:	7dfb      	ldrb	r3, [r7, #23]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d105      	bne.n	8004b56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b4a:	4b45      	ldr	r3, [pc, #276]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004b4c:	69db      	ldr	r3, [r3, #28]
 8004b4e:	4a44      	ldr	r2, [pc, #272]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004b50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b54:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	f000 808c 	beq.w	8004c78 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004b60:	4b3f      	ldr	r3, [pc, #252]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b6c:	d10e      	bne.n	8004b8c <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004b6e:	4b3c      	ldr	r3, [pc, #240]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004b76:	2b08      	cmp	r3, #8
 8004b78:	d108      	bne.n	8004b8c <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8004b7a:	4b39      	ldr	r3, [pc, #228]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004b82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b86:	d101      	bne.n	8004b8c <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e103      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d14e      	bne.n	8004c32 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004b94:	4b32      	ldr	r3, [pc, #200]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d009      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8004ba0:	4b2f      	ldr	r3, [pc, #188]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d001      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e0ef      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004bb4:	4b2c      	ldr	r3, [pc, #176]	; (8004c68 <HAL_RCC_OscConfig+0x4f0>)
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bba:	f7ff f98f 	bl	8003edc <HAL_GetTick>
 8004bbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004bc0:	e008      	b.n	8004bd4 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004bc2:	f7ff f98b 	bl	8003edc <HAL_GetTick>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	2b64      	cmp	r3, #100	; 0x64
 8004bce:	d901      	bls.n	8004bd4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e0df      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004bd4:	4b22      	ldr	r3, [pc, #136]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d1f0      	bne.n	8004bc2 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8004be0:	4b1f      	ldr	r3, [pc, #124]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bec:	491c      	ldr	r1, [pc, #112]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8004bf2:	4b1b      	ldr	r3, [pc, #108]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bfe:	4918      	ldr	r1, [pc, #96]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8004c04:	4b18      	ldr	r3, [pc, #96]	; (8004c68 <HAL_RCC_OscConfig+0x4f0>)
 8004c06:	2201      	movs	r2, #1
 8004c08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c0a:	f7ff f967 	bl	8003edc <HAL_GetTick>
 8004c0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004c10:	e008      	b.n	8004c24 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c12:	f7ff f963 	bl	8003edc <HAL_GetTick>
 8004c16:	4602      	mov	r2, r0
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	2b64      	cmp	r3, #100	; 0x64
 8004c1e:	d901      	bls.n	8004c24 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e0b7      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004c24:	4b0e      	ldr	r3, [pc, #56]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d0f0      	beq.n	8004c12 <HAL_RCC_OscConfig+0x49a>
 8004c30:	e022      	b.n	8004c78 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8004c32:	4b0b      	ldr	r3, [pc, #44]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c36:	4a0a      	ldr	r2, [pc, #40]	; (8004c60 <HAL_RCC_OscConfig+0x4e8>)
 8004c38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c3c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004c3e:	4b0a      	ldr	r3, [pc, #40]	; (8004c68 <HAL_RCC_OscConfig+0x4f0>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c44:	f7ff f94a 	bl	8003edc <HAL_GetTick>
 8004c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004c4a:	e00f      	b.n	8004c6c <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c4c:	f7ff f946 	bl	8003edc <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b64      	cmp	r3, #100	; 0x64
 8004c58:	d908      	bls.n	8004c6c <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e09a      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
 8004c5e:	bf00      	nop
 8004c60:	40021000 	.word	0x40021000
 8004c64:	40007000 	.word	0x40007000
 8004c68:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004c6c:	4b4b      	ldr	r3, [pc, #300]	; (8004d9c <HAL_RCC_OscConfig+0x624>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d1e9      	bne.n	8004c4c <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a1b      	ldr	r3, [r3, #32]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	f000 8088 	beq.w	8004d92 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c82:	4b46      	ldr	r3, [pc, #280]	; (8004d9c <HAL_RCC_OscConfig+0x624>)
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f003 030c 	and.w	r3, r3, #12
 8004c8a:	2b08      	cmp	r3, #8
 8004c8c:	d068      	beq.n	8004d60 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6a1b      	ldr	r3, [r3, #32]
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d14d      	bne.n	8004d32 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c96:	4b42      	ldr	r3, [pc, #264]	; (8004da0 <HAL_RCC_OscConfig+0x628>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c9c:	f7ff f91e 	bl	8003edc <HAL_GetTick>
 8004ca0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ca2:	e008      	b.n	8004cb6 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ca4:	f7ff f91a 	bl	8003edc <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d901      	bls.n	8004cb6 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e06e      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cb6:	4b39      	ldr	r3, [pc, #228]	; (8004d9c <HAL_RCC_OscConfig+0x624>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d1f0      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cca:	d10f      	bne.n	8004cec <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8004ccc:	4b33      	ldr	r3, [pc, #204]	; (8004d9c <HAL_RCC_OscConfig+0x624>)
 8004cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	4931      	ldr	r1, [pc, #196]	; (8004d9c <HAL_RCC_OscConfig+0x624>)
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004cda:	4b30      	ldr	r3, [pc, #192]	; (8004d9c <HAL_RCC_OscConfig+0x624>)
 8004cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cde:	f023 020f 	bic.w	r2, r3, #15
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	492d      	ldr	r1, [pc, #180]	; (8004d9c <HAL_RCC_OscConfig+0x624>)
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004cec:	4b2b      	ldr	r3, [pc, #172]	; (8004d9c <HAL_RCC_OscConfig+0x624>)
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cfc:	430b      	orrs	r3, r1
 8004cfe:	4927      	ldr	r1, [pc, #156]	; (8004d9c <HAL_RCC_OscConfig+0x624>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d04:	4b26      	ldr	r3, [pc, #152]	; (8004da0 <HAL_RCC_OscConfig+0x628>)
 8004d06:	2201      	movs	r2, #1
 8004d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d0a:	f7ff f8e7 	bl	8003edc <HAL_GetTick>
 8004d0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d10:	e008      	b.n	8004d24 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d12:	f7ff f8e3 	bl	8003edc <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d901      	bls.n	8004d24 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e037      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d24:	4b1d      	ldr	r3, [pc, #116]	; (8004d9c <HAL_RCC_OscConfig+0x624>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d0f0      	beq.n	8004d12 <HAL_RCC_OscConfig+0x59a>
 8004d30:	e02f      	b.n	8004d92 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d32:	4b1b      	ldr	r3, [pc, #108]	; (8004da0 <HAL_RCC_OscConfig+0x628>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d38:	f7ff f8d0 	bl	8003edc <HAL_GetTick>
 8004d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d3e:	e008      	b.n	8004d52 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d40:	f7ff f8cc 	bl	8003edc <HAL_GetTick>
 8004d44:	4602      	mov	r2, r0
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	1ad3      	subs	r3, r2, r3
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d901      	bls.n	8004d52 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e020      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d52:	4b12      	ldr	r3, [pc, #72]	; (8004d9c <HAL_RCC_OscConfig+0x624>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d1f0      	bne.n	8004d40 <HAL_RCC_OscConfig+0x5c8>
 8004d5e:	e018      	b.n	8004d92 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a1b      	ldr	r3, [r3, #32]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d101      	bne.n	8004d6c <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e013      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004d6c:	4b0b      	ldr	r3, [pc, #44]	; (8004d9c <HAL_RCC_OscConfig+0x624>)
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d106      	bne.n	8004d8e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d001      	beq.n	8004d92 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e000      	b.n	8004d94 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3718      	adds	r7, #24
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	40021000 	.word	0x40021000
 8004da0:	42420060 	.word	0x42420060

08004da4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d101      	bne.n	8004db8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e0d0      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004db8:	4b6a      	ldr	r3, [pc, #424]	; (8004f64 <HAL_RCC_ClockConfig+0x1c0>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 0307 	and.w	r3, r3, #7
 8004dc0:	683a      	ldr	r2, [r7, #0]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d910      	bls.n	8004de8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dc6:	4b67      	ldr	r3, [pc, #412]	; (8004f64 <HAL_RCC_ClockConfig+0x1c0>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f023 0207 	bic.w	r2, r3, #7
 8004dce:	4965      	ldr	r1, [pc, #404]	; (8004f64 <HAL_RCC_ClockConfig+0x1c0>)
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dd6:	4b63      	ldr	r3, [pc, #396]	; (8004f64 <HAL_RCC_ClockConfig+0x1c0>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0307 	and.w	r3, r3, #7
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d001      	beq.n	8004de8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e0b8      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0302 	and.w	r3, r3, #2
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d020      	beq.n	8004e36 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0304 	and.w	r3, r3, #4
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d005      	beq.n	8004e0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e00:	4b59      	ldr	r3, [pc, #356]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	4a58      	ldr	r2, [pc, #352]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e06:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004e0a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0308 	and.w	r3, r3, #8
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d005      	beq.n	8004e24 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e18:	4b53      	ldr	r3, [pc, #332]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	4a52      	ldr	r2, [pc, #328]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e1e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004e22:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e24:	4b50      	ldr	r3, [pc, #320]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	494d      	ldr	r1, [pc, #308]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e32:	4313      	orrs	r3, r2
 8004e34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d040      	beq.n	8004ec4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d107      	bne.n	8004e5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e4a:	4b47      	ldr	r3, [pc, #284]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d115      	bne.n	8004e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e07f      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d107      	bne.n	8004e72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e62:	4b41      	ldr	r3, [pc, #260]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d109      	bne.n	8004e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e073      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e72:	4b3d      	ldr	r3, [pc, #244]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d101      	bne.n	8004e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e06b      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e82:	4b39      	ldr	r3, [pc, #228]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f023 0203 	bic.w	r2, r3, #3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	4936      	ldr	r1, [pc, #216]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e94:	f7ff f822 	bl	8003edc <HAL_GetTick>
 8004e98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e9a:	e00a      	b.n	8004eb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e9c:	f7ff f81e 	bl	8003edc <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d901      	bls.n	8004eb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e053      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eb2:	4b2d      	ldr	r3, [pc, #180]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f003 020c 	and.w	r2, r3, #12
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d1eb      	bne.n	8004e9c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ec4:	4b27      	ldr	r3, [pc, #156]	; (8004f64 <HAL_RCC_ClockConfig+0x1c0>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0307 	and.w	r3, r3, #7
 8004ecc:	683a      	ldr	r2, [r7, #0]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d210      	bcs.n	8004ef4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ed2:	4b24      	ldr	r3, [pc, #144]	; (8004f64 <HAL_RCC_ClockConfig+0x1c0>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f023 0207 	bic.w	r2, r3, #7
 8004eda:	4922      	ldr	r1, [pc, #136]	; (8004f64 <HAL_RCC_ClockConfig+0x1c0>)
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ee2:	4b20      	ldr	r3, [pc, #128]	; (8004f64 <HAL_RCC_ClockConfig+0x1c0>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0307 	and.w	r3, r3, #7
 8004eea:	683a      	ldr	r2, [r7, #0]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d001      	beq.n	8004ef4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e032      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0304 	and.w	r3, r3, #4
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d008      	beq.n	8004f12 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f00:	4b19      	ldr	r3, [pc, #100]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	4916      	ldr	r1, [pc, #88]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0308 	and.w	r3, r3, #8
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d009      	beq.n	8004f32 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004f1e:	4b12      	ldr	r3, [pc, #72]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	00db      	lsls	r3, r3, #3
 8004f2c:	490e      	ldr	r1, [pc, #56]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f32:	f000 f821 	bl	8004f78 <HAL_RCC_GetSysClockFreq>
 8004f36:	4602      	mov	r2, r0
 8004f38:	4b0b      	ldr	r3, [pc, #44]	; (8004f68 <HAL_RCC_ClockConfig+0x1c4>)
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	091b      	lsrs	r3, r3, #4
 8004f3e:	f003 030f 	and.w	r3, r3, #15
 8004f42:	490a      	ldr	r1, [pc, #40]	; (8004f6c <HAL_RCC_ClockConfig+0x1c8>)
 8004f44:	5ccb      	ldrb	r3, [r1, r3]
 8004f46:	fa22 f303 	lsr.w	r3, r2, r3
 8004f4a:	4a09      	ldr	r2, [pc, #36]	; (8004f70 <HAL_RCC_ClockConfig+0x1cc>)
 8004f4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004f4e:	4b09      	ldr	r3, [pc, #36]	; (8004f74 <HAL_RCC_ClockConfig+0x1d0>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7fe ff80 	bl	8003e58 <HAL_InitTick>

  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3710      	adds	r7, #16
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	40022000 	.word	0x40022000
 8004f68:	40021000 	.word	0x40021000
 8004f6c:	08009f3c 	.word	0x08009f3c
 8004f70:	20000064 	.word	0x20000064
 8004f74:	20000090 	.word	0x20000090

08004f78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f7c:	b092      	sub	sp, #72	; 0x48
 8004f7e:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004f80:	2300      	movs	r3, #0
 8004f82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f84:	2300      	movs	r3, #0
 8004f86:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f88:	2300      	movs	r3, #0
 8004f8a:	647b      	str	r3, [r7, #68]	; 0x44
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t sysclockfreq = 0U;
 8004f90:	2300      	movs	r3, #0
 8004f92:	643b      	str	r3, [r7, #64]	; 0x40
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8004f94:	2300      	movs	r3, #0
 8004f96:	633b      	str	r3, [r7, #48]	; 0x30
 8004f98:	2300      	movs	r3, #0
 8004f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004f9c:	4b6b      	ldr	r3, [pc, #428]	; (800514c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fa4:	f003 030c 	and.w	r3, r3, #12
 8004fa8:	2b04      	cmp	r3, #4
 8004faa:	d002      	beq.n	8004fb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004fac:	2b08      	cmp	r3, #8
 8004fae:	d003      	beq.n	8004fb8 <HAL_RCC_GetSysClockFreq+0x40>
 8004fb0:	e0c3      	b.n	800513a <HAL_RCC_GetSysClockFreq+0x1c2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004fb2:	4b67      	ldr	r3, [pc, #412]	; (8005150 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8004fb4:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8004fb6:	e0c3      	b.n	8005140 <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004fb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fba:	0c9b      	lsrs	r3, r3, #18
 8004fbc:	f003 020f 	and.w	r2, r3, #15
 8004fc0:	4b64      	ldr	r3, [pc, #400]	; (8005154 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8004fc2:	5c9b      	ldrb	r3, [r3, r2]
 8004fc4:	637b      	str	r3, [r7, #52]	; 0x34
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004fc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f000 80ac 	beq.w	800512a <HAL_RCC_GetSysClockFreq+0x1b2>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8004fd2:	4b5e      	ldr	r3, [pc, #376]	; (800514c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8004fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd6:	f003 020f 	and.w	r2, r3, #15
 8004fda:	4b5f      	ldr	r3, [pc, #380]	; (8005158 <HAL_RCC_GetSysClockFreq+0x1e0>)
 8004fdc:	5c9b      	ldrb	r3, [r3, r2]
 8004fde:	63bb      	str	r3, [r7, #56]	; 0x38
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8004fe0:	4b5a      	ldr	r3, [pc, #360]	; (800514c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8004fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	f000 808c 	beq.w	8005106 <HAL_RCC_GetSysClockFreq+0x18e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8004fee:	4b57      	ldr	r3, [pc, #348]	; (800514c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8004ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff2:	091b      	lsrs	r3, r3, #4
 8004ff4:	f003 030f 	and.w	r3, r3, #15
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	633b      	str	r3, [r7, #48]	; 0x30
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8004ffc:	4b53      	ldr	r3, [pc, #332]	; (800514c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8004ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005000:	0a1b      	lsrs	r3, r3, #8
 8005002:	f003 030f 	and.w	r3, r3, #15
 8005006:	3302      	adds	r3, #2
 8005008:	62fb      	str	r3, [r7, #44]	; 0x2c
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800500a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800500c:	2200      	movs	r2, #0
 800500e:	623b      	str	r3, [r7, #32]
 8005010:	627a      	str	r2, [r7, #36]	; 0x24
 8005012:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005014:	2200      	movs	r2, #0
 8005016:	4618      	mov	r0, r3
 8005018:	4611      	mov	r1, r2
 800501a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800501c:	fb00 f203 	mul.w	r2, r0, r3
 8005020:	6a3b      	ldr	r3, [r7, #32]
 8005022:	fb03 f301 	mul.w	r3, r3, r1
 8005026:	4413      	add	r3, r2
 8005028:	6a3a      	ldr	r2, [r7, #32]
 800502a:	fba2 4500 	umull	r4, r5, r2, r0
 800502e:	442b      	add	r3, r5
 8005030:	461d      	mov	r5, r3
 8005032:	4622      	mov	r2, r4
 8005034:	462b      	mov	r3, r5
 8005036:	f04f 0000 	mov.w	r0, #0
 800503a:	f04f 0100 	mov.w	r1, #0
 800503e:	0159      	lsls	r1, r3, #5
 8005040:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005044:	0150      	lsls	r0, r2, #5
 8005046:	4602      	mov	r2, r0
 8005048:	460b      	mov	r3, r1
 800504a:	ebb2 0a04 	subs.w	sl, r2, r4
 800504e:	eb63 0b05 	sbc.w	fp, r3, r5
 8005052:	f04f 0200 	mov.w	r2, #0
 8005056:	f04f 0300 	mov.w	r3, #0
 800505a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800505e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005062:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005066:	ebb2 080a 	subs.w	r8, r2, sl
 800506a:	eb63 090b 	sbc.w	r9, r3, fp
 800506e:	f04f 0200 	mov.w	r2, #0
 8005072:	f04f 0300 	mov.w	r3, #0
 8005076:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800507a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800507e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005082:	4690      	mov	r8, r2
 8005084:	4699      	mov	r9, r3
 8005086:	eb18 0304 	adds.w	r3, r8, r4
 800508a:	603b      	str	r3, [r7, #0]
 800508c:	eb49 0305 	adc.w	r3, r9, r5
 8005090:	607b      	str	r3, [r7, #4]
 8005092:	f04f 0200 	mov.w	r2, #0
 8005096:	f04f 0300 	mov.w	r3, #0
 800509a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800509e:	4629      	mov	r1, r5
 80050a0:	028b      	lsls	r3, r1, #10
 80050a2:	4620      	mov	r0, r4
 80050a4:	4629      	mov	r1, r5
 80050a6:	4604      	mov	r4, r0
 80050a8:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80050ac:	4601      	mov	r1, r0
 80050ae:	028a      	lsls	r2, r1, #10
 80050b0:	4610      	mov	r0, r2
 80050b2:	4619      	mov	r1, r3
 80050b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b6:	2200      	movs	r2, #0
 80050b8:	613b      	str	r3, [r7, #16]
 80050ba:	617a      	str	r2, [r7, #20]
 80050bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050be:	2200      	movs	r2, #0
 80050c0:	60bb      	str	r3, [r7, #8]
 80050c2:	60fa      	str	r2, [r7, #12]
 80050c4:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80050c8:	4622      	mov	r2, r4
 80050ca:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80050ce:	4645      	mov	r5, r8
 80050d0:	fb05 f202 	mul.w	r2, r5, r2
 80050d4:	46cc      	mov	ip, r9
 80050d6:	4625      	mov	r5, r4
 80050d8:	461c      	mov	r4, r3
 80050da:	4623      	mov	r3, r4
 80050dc:	fb03 f30c 	mul.w	r3, r3, ip
 80050e0:	4413      	add	r3, r2
 80050e2:	4622      	mov	r2, r4
 80050e4:	4644      	mov	r4, r8
 80050e6:	fba2 2404 	umull	r2, r4, r2, r4
 80050ea:	61fc      	str	r4, [r7, #28]
 80050ec:	61ba      	str	r2, [r7, #24]
 80050ee:	69fa      	ldr	r2, [r7, #28]
 80050f0:	4413      	add	r3, r2
 80050f2:	61fb      	str	r3, [r7, #28]
 80050f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050f8:	f7fc f82c 	bl	8001154 <__aeabi_uldivmod>
 80050fc:	4602      	mov	r2, r0
 80050fe:	460b      	mov	r3, r1
 8005100:	4613      	mov	r3, r2
 8005102:	647b      	str	r3, [r7, #68]	; 0x44
 8005104:	e007      	b.n	8005116 <HAL_RCC_GetSysClockFreq+0x19e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8005106:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005108:	4a11      	ldr	r2, [pc, #68]	; (8005150 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800510a:	fb03 f202 	mul.w	r2, r3, r2
 800510e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005110:	fbb2 f3f3 	udiv	r3, r2, r3
 8005114:	647b      	str	r3, [r7, #68]	; 0x44
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8005116:	4b0f      	ldr	r3, [pc, #60]	; (8005154 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8005118:	7b5b      	ldrb	r3, [r3, #13]
 800511a:	461a      	mov	r2, r3
 800511c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800511e:	4293      	cmp	r3, r2
 8005120:	d108      	bne.n	8005134 <HAL_RCC_GetSysClockFreq+0x1bc>
        {
          pllclk = pllclk / 2;
 8005122:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005124:	085b      	lsrs	r3, r3, #1
 8005126:	647b      	str	r3, [r7, #68]	; 0x44
 8005128:	e004      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x1bc>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800512a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800512c:	4a0b      	ldr	r2, [pc, #44]	; (800515c <HAL_RCC_GetSysClockFreq+0x1e4>)
 800512e:	fb02 f303 	mul.w	r3, r2, r3
 8005132:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllclk;
 8005134:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005136:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8005138:	e002      	b.n	8005140 <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800513a:	4b09      	ldr	r3, [pc, #36]	; (8005160 <HAL_RCC_GetSysClockFreq+0x1e8>)
 800513c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800513e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005140:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8005142:	4618      	mov	r0, r3
 8005144:	3748      	adds	r7, #72	; 0x48
 8005146:	46bd      	mov	sp, r7
 8005148:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800514c:	40021000 	.word	0x40021000
 8005150:	00f42400 	.word	0x00f42400
 8005154:	08009f54 	.word	0x08009f54
 8005158:	08009f64 	.word	0x08009f64
 800515c:	003d0900 	.word	0x003d0900
 8005160:	007a1200 	.word	0x007a1200

08005164 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005164:	b480      	push	{r7}
 8005166:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005168:	4b02      	ldr	r3, [pc, #8]	; (8005174 <HAL_RCC_GetHCLKFreq+0x10>)
 800516a:	681b      	ldr	r3, [r3, #0]
}
 800516c:	4618      	mov	r0, r3
 800516e:	46bd      	mov	sp, r7
 8005170:	bc80      	pop	{r7}
 8005172:	4770      	bx	lr
 8005174:	20000064 	.word	0x20000064

08005178 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800517c:	f7ff fff2 	bl	8005164 <HAL_RCC_GetHCLKFreq>
 8005180:	4602      	mov	r2, r0
 8005182:	4b05      	ldr	r3, [pc, #20]	; (8005198 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	0a1b      	lsrs	r3, r3, #8
 8005188:	f003 0307 	and.w	r3, r3, #7
 800518c:	4903      	ldr	r1, [pc, #12]	; (800519c <HAL_RCC_GetPCLK1Freq+0x24>)
 800518e:	5ccb      	ldrb	r3, [r1, r3]
 8005190:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005194:	4618      	mov	r0, r3
 8005196:	bd80      	pop	{r7, pc}
 8005198:	40021000 	.word	0x40021000
 800519c:	08009f4c 	.word	0x08009f4c

080051a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80051a4:	f7ff ffde 	bl	8005164 <HAL_RCC_GetHCLKFreq>
 80051a8:	4602      	mov	r2, r0
 80051aa:	4b05      	ldr	r3, [pc, #20]	; (80051c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	0adb      	lsrs	r3, r3, #11
 80051b0:	f003 0307 	and.w	r3, r3, #7
 80051b4:	4903      	ldr	r1, [pc, #12]	; (80051c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051b6:	5ccb      	ldrb	r3, [r1, r3]
 80051b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051bc:	4618      	mov	r0, r3
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	40021000 	.word	0x40021000
 80051c4:	08009f4c 	.word	0x08009f4c

080051c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b085      	sub	sp, #20
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80051d0:	4b0a      	ldr	r3, [pc, #40]	; (80051fc <RCC_Delay+0x34>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a0a      	ldr	r2, [pc, #40]	; (8005200 <RCC_Delay+0x38>)
 80051d6:	fba2 2303 	umull	r2, r3, r2, r3
 80051da:	0a5b      	lsrs	r3, r3, #9
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	fb02 f303 	mul.w	r3, r2, r3
 80051e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80051e4:	bf00      	nop
  }
  while (Delay --);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	1e5a      	subs	r2, r3, #1
 80051ea:	60fa      	str	r2, [r7, #12]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d1f9      	bne.n	80051e4 <RCC_Delay+0x1c>
}
 80051f0:	bf00      	nop
 80051f2:	bf00      	nop
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bc80      	pop	{r7}
 80051fa:	4770      	bx	lr
 80051fc:	20000064 	.word	0x20000064
 8005200:	10624dd3 	.word	0x10624dd3

08005204 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b082      	sub	sp, #8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d101      	bne.n	8005216 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e076      	b.n	8005304 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521a:	2b00      	cmp	r3, #0
 800521c:	d108      	bne.n	8005230 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005226:	d009      	beq.n	800523c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	61da      	str	r2, [r3, #28]
 800522e:	e005      	b.n	800523c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d106      	bne.n	800525c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f7fd fbac 	bl	80029b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2202      	movs	r2, #2
 8005260:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005272:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005284:	431a      	orrs	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800528e:	431a      	orrs	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	f003 0302 	and.w	r3, r3, #2
 8005298:	431a      	orrs	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	431a      	orrs	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052ac:	431a      	orrs	r2, r3
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80052b6:	431a      	orrs	r2, r3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a1b      	ldr	r3, [r3, #32]
 80052bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052c0:	ea42 0103 	orr.w	r1, r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	430a      	orrs	r2, r1
 80052d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	699b      	ldr	r3, [r3, #24]
 80052d8:	0c1a      	lsrs	r2, r3, #16
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f002 0204 	and.w	r2, r2, #4
 80052e2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	69da      	ldr	r2, [r3, #28]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052f2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3708      	adds	r7, #8
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b088      	sub	sp, #32
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	603b      	str	r3, [r7, #0]
 8005318:	4613      	mov	r3, r2
 800531a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800531c:	2300      	movs	r3, #0
 800531e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005326:	2b01      	cmp	r3, #1
 8005328:	d101      	bne.n	800532e <HAL_SPI_Transmit+0x22>
 800532a:	2302      	movs	r3, #2
 800532c:	e12d      	b.n	800558a <HAL_SPI_Transmit+0x27e>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005336:	f7fe fdd1 	bl	8003edc <HAL_GetTick>
 800533a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800533c:	88fb      	ldrh	r3, [r7, #6]
 800533e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005346:	b2db      	uxtb	r3, r3
 8005348:	2b01      	cmp	r3, #1
 800534a:	d002      	beq.n	8005352 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800534c:	2302      	movs	r3, #2
 800534e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005350:	e116      	b.n	8005580 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d002      	beq.n	800535e <HAL_SPI_Transmit+0x52>
 8005358:	88fb      	ldrh	r3, [r7, #6]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d102      	bne.n	8005364 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005362:	e10d      	b.n	8005580 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2203      	movs	r2, #3
 8005368:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2200      	movs	r2, #0
 8005370:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	68ba      	ldr	r2, [r7, #8]
 8005376:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	88fa      	ldrh	r2, [r7, #6]
 800537c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	88fa      	ldrh	r2, [r7, #6]
 8005382:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2200      	movs	r2, #0
 8005394:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053aa:	d10f      	bne.n	80053cc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053ba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053ca:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053d6:	2b40      	cmp	r3, #64	; 0x40
 80053d8:	d007      	beq.n	80053ea <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053f2:	d14f      	bne.n	8005494 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d002      	beq.n	8005402 <HAL_SPI_Transmit+0xf6>
 80053fc:	8afb      	ldrh	r3, [r7, #22]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d142      	bne.n	8005488 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005406:	881a      	ldrh	r2, [r3, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005412:	1c9a      	adds	r2, r3, #2
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800541c:	b29b      	uxth	r3, r3
 800541e:	3b01      	subs	r3, #1
 8005420:	b29a      	uxth	r2, r3
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005426:	e02f      	b.n	8005488 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b02      	cmp	r3, #2
 8005434:	d112      	bne.n	800545c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543a:	881a      	ldrh	r2, [r3, #0]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005446:	1c9a      	adds	r2, r3, #2
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005450:	b29b      	uxth	r3, r3
 8005452:	3b01      	subs	r3, #1
 8005454:	b29a      	uxth	r2, r3
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	86da      	strh	r2, [r3, #54]	; 0x36
 800545a:	e015      	b.n	8005488 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800545c:	f7fe fd3e 	bl	8003edc <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	683a      	ldr	r2, [r7, #0]
 8005468:	429a      	cmp	r2, r3
 800546a:	d803      	bhi.n	8005474 <HAL_SPI_Transmit+0x168>
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005472:	d102      	bne.n	800547a <HAL_SPI_Transmit+0x16e>
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d106      	bne.n	8005488 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800547a:	2303      	movs	r3, #3
 800547c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2201      	movs	r2, #1
 8005482:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005486:	e07b      	b.n	8005580 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800548c:	b29b      	uxth	r3, r3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1ca      	bne.n	8005428 <HAL_SPI_Transmit+0x11c>
 8005492:	e050      	b.n	8005536 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d002      	beq.n	80054a2 <HAL_SPI_Transmit+0x196>
 800549c:	8afb      	ldrh	r3, [r7, #22]
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d144      	bne.n	800552c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	330c      	adds	r3, #12
 80054ac:	7812      	ldrb	r2, [r2, #0]
 80054ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054b4:	1c5a      	adds	r2, r3, #1
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054be:	b29b      	uxth	r3, r3
 80054c0:	3b01      	subs	r3, #1
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80054c8:	e030      	b.n	800552c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	f003 0302 	and.w	r3, r3, #2
 80054d4:	2b02      	cmp	r3, #2
 80054d6:	d113      	bne.n	8005500 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	330c      	adds	r3, #12
 80054e2:	7812      	ldrb	r2, [r2, #0]
 80054e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ea:	1c5a      	adds	r2, r3, #1
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	3b01      	subs	r3, #1
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	86da      	strh	r2, [r3, #54]	; 0x36
 80054fe:	e015      	b.n	800552c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005500:	f7fe fcec 	bl	8003edc <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	429a      	cmp	r2, r3
 800550e:	d803      	bhi.n	8005518 <HAL_SPI_Transmit+0x20c>
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005516:	d102      	bne.n	800551e <HAL_SPI_Transmit+0x212>
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d106      	bne.n	800552c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2201      	movs	r2, #1
 8005526:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800552a:	e029      	b.n	8005580 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005530:	b29b      	uxth	r3, r3
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1c9      	bne.n	80054ca <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005536:	69ba      	ldr	r2, [r7, #24]
 8005538:	6839      	ldr	r1, [r7, #0]
 800553a:	68f8      	ldr	r0, [r7, #12]
 800553c:	f000 fbcc 	bl	8005cd8 <SPI_EndRxTxTransaction>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d002      	beq.n	800554c <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2220      	movs	r2, #32
 800554a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d10a      	bne.n	800556a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005554:	2300      	movs	r3, #0
 8005556:	613b      	str	r3, [r7, #16]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	613b      	str	r3, [r7, #16]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	613b      	str	r3, [r7, #16]
 8005568:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800556e:	2b00      	cmp	r3, #0
 8005570:	d002      	beq.n	8005578 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	77fb      	strb	r3, [r7, #31]
 8005576:	e003      	b.n	8005580 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005588:	7ffb      	ldrb	r3, [r7, #31]
}
 800558a:	4618      	mov	r0, r3
 800558c:	3720      	adds	r7, #32
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}

08005592 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005592:	b580      	push	{r7, lr}
 8005594:	b088      	sub	sp, #32
 8005596:	af02      	add	r7, sp, #8
 8005598:	60f8      	str	r0, [r7, #12]
 800559a:	60b9      	str	r1, [r7, #8]
 800559c:	603b      	str	r3, [r7, #0]
 800559e:	4613      	mov	r3, r2
 80055a0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80055a2:	2300      	movs	r3, #0
 80055a4:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d002      	beq.n	80055b8 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80055b2:	2302      	movs	r3, #2
 80055b4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80055b6:	e0fb      	b.n	80057b0 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055c0:	d112      	bne.n	80055e8 <HAL_SPI_Receive+0x56>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d10e      	bne.n	80055e8 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2204      	movs	r2, #4
 80055ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80055d2:	88fa      	ldrh	r2, [r7, #6]
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	9300      	str	r3, [sp, #0]
 80055d8:	4613      	mov	r3, r2
 80055da:	68ba      	ldr	r2, [r7, #8]
 80055dc:	68b9      	ldr	r1, [r7, #8]
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f000 f8ef 	bl	80057c2 <HAL_SPI_TransmitReceive>
 80055e4:	4603      	mov	r3, r0
 80055e6:	e0e8      	b.n	80057ba <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d101      	bne.n	80055f6 <HAL_SPI_Receive+0x64>
 80055f2:	2302      	movs	r3, #2
 80055f4:	e0e1      	b.n	80057ba <HAL_SPI_Receive+0x228>
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2201      	movs	r2, #1
 80055fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055fe:	f7fe fc6d 	bl	8003edc <HAL_GetTick>
 8005602:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d002      	beq.n	8005610 <HAL_SPI_Receive+0x7e>
 800560a:	88fb      	ldrh	r3, [r7, #6]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d102      	bne.n	8005616 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005614:	e0cc      	b.n	80057b0 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2204      	movs	r2, #4
 800561a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	68ba      	ldr	r2, [r7, #8]
 8005628:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	88fa      	ldrh	r2, [r7, #6]
 800562e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	88fa      	ldrh	r2, [r7, #6]
 8005634:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2200      	movs	r2, #0
 800563a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2200      	movs	r2, #0
 8005640:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2200      	movs	r2, #0
 8005652:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800565c:	d10f      	bne.n	800567e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800566c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800567c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005688:	2b40      	cmp	r3, #64	; 0x40
 800568a:	d007      	beq.n	800569c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800569a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d16a      	bne.n	800577a <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80056a4:	e032      	b.n	800570c <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f003 0301 	and.w	r3, r3, #1
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d115      	bne.n	80056e0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f103 020c 	add.w	r2, r3, #12
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c0:	7812      	ldrb	r2, [r2, #0]
 80056c2:	b2d2      	uxtb	r2, r2
 80056c4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	3b01      	subs	r3, #1
 80056d8:	b29a      	uxth	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056de:	e015      	b.n	800570c <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056e0:	f7fe fbfc 	bl	8003edc <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	683a      	ldr	r2, [r7, #0]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d803      	bhi.n	80056f8 <HAL_SPI_Receive+0x166>
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f6:	d102      	bne.n	80056fe <HAL_SPI_Receive+0x16c>
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d106      	bne.n	800570c <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80056fe:	2303      	movs	r3, #3
 8005700:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800570a:	e051      	b.n	80057b0 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005710:	b29b      	uxth	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1c7      	bne.n	80056a6 <HAL_SPI_Receive+0x114>
 8005716:	e035      	b.n	8005784 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	f003 0301 	and.w	r3, r3, #1
 8005722:	2b01      	cmp	r3, #1
 8005724:	d113      	bne.n	800574e <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68da      	ldr	r2, [r3, #12]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005730:	b292      	uxth	r2, r2
 8005732:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005738:	1c9a      	adds	r2, r3, #2
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005742:	b29b      	uxth	r3, r3
 8005744:	3b01      	subs	r3, #1
 8005746:	b29a      	uxth	r2, r3
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800574c:	e015      	b.n	800577a <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800574e:	f7fe fbc5 	bl	8003edc <HAL_GetTick>
 8005752:	4602      	mov	r2, r0
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	1ad3      	subs	r3, r2, r3
 8005758:	683a      	ldr	r2, [r7, #0]
 800575a:	429a      	cmp	r2, r3
 800575c:	d803      	bhi.n	8005766 <HAL_SPI_Receive+0x1d4>
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005764:	d102      	bne.n	800576c <HAL_SPI_Receive+0x1da>
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d106      	bne.n	800577a <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800576c:	2303      	movs	r3, #3
 800576e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005778:	e01a      	b.n	80057b0 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800577e:	b29b      	uxth	r3, r3
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1c9      	bne.n	8005718 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005784:	693a      	ldr	r2, [r7, #16]
 8005786:	6839      	ldr	r1, [r7, #0]
 8005788:	68f8      	ldr	r0, [r7, #12]
 800578a:	f000 fa53 	bl	8005c34 <SPI_EndRxTransaction>
 800578e:	4603      	mov	r3, r0
 8005790:	2b00      	cmp	r3, #0
 8005792:	d002      	beq.n	800579a <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2220      	movs	r2, #32
 8005798:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d002      	beq.n	80057a8 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	75fb      	strb	r3, [r7, #23]
 80057a6:	e003      	b.n	80057b0 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80057b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3718      	adds	r7, #24
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80057c2:	b580      	push	{r7, lr}
 80057c4:	b08c      	sub	sp, #48	; 0x30
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	60f8      	str	r0, [r7, #12]
 80057ca:	60b9      	str	r1, [r7, #8]
 80057cc:	607a      	str	r2, [r7, #4]
 80057ce:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80057d0:	2301      	movs	r3, #1
 80057d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80057d4:	2300      	movs	r3, #0
 80057d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d101      	bne.n	80057e8 <HAL_SPI_TransmitReceive+0x26>
 80057e4:	2302      	movs	r3, #2
 80057e6:	e198      	b.n	8005b1a <HAL_SPI_TransmitReceive+0x358>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057f0:	f7fe fb74 	bl	8003edc <HAL_GetTick>
 80057f4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005806:	887b      	ldrh	r3, [r7, #2]
 8005808:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800580a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800580e:	2b01      	cmp	r3, #1
 8005810:	d00f      	beq.n	8005832 <HAL_SPI_TransmitReceive+0x70>
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005818:	d107      	bne.n	800582a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d103      	bne.n	800582a <HAL_SPI_TransmitReceive+0x68>
 8005822:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005826:	2b04      	cmp	r3, #4
 8005828:	d003      	beq.n	8005832 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800582a:	2302      	movs	r3, #2
 800582c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005830:	e16d      	b.n	8005b0e <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d005      	beq.n	8005844 <HAL_SPI_TransmitReceive+0x82>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d002      	beq.n	8005844 <HAL_SPI_TransmitReceive+0x82>
 800583e:	887b      	ldrh	r3, [r7, #2]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d103      	bne.n	800584c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800584a:	e160      	b.n	8005b0e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005852:	b2db      	uxtb	r3, r3
 8005854:	2b04      	cmp	r3, #4
 8005856:	d003      	beq.n	8005860 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2205      	movs	r2, #5
 800585c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2200      	movs	r2, #0
 8005864:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	887a      	ldrh	r2, [r7, #2]
 8005870:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	887a      	ldrh	r2, [r7, #2]
 8005876:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	887a      	ldrh	r2, [r7, #2]
 8005882:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	887a      	ldrh	r2, [r7, #2]
 8005888:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2200      	movs	r2, #0
 800588e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2200      	movs	r2, #0
 8005894:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058a0:	2b40      	cmp	r3, #64	; 0x40
 80058a2:	d007      	beq.n	80058b4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058bc:	d17c      	bne.n	80059b8 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d002      	beq.n	80058cc <HAL_SPI_TransmitReceive+0x10a>
 80058c6:	8b7b      	ldrh	r3, [r7, #26]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d16a      	bne.n	80059a2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058d0:	881a      	ldrh	r2, [r3, #0]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058dc:	1c9a      	adds	r2, r3, #2
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	3b01      	subs	r3, #1
 80058ea:	b29a      	uxth	r2, r3
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058f0:	e057      	b.n	80059a2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f003 0302 	and.w	r3, r3, #2
 80058fc:	2b02      	cmp	r3, #2
 80058fe:	d11b      	bne.n	8005938 <HAL_SPI_TransmitReceive+0x176>
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005904:	b29b      	uxth	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d016      	beq.n	8005938 <HAL_SPI_TransmitReceive+0x176>
 800590a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800590c:	2b01      	cmp	r3, #1
 800590e:	d113      	bne.n	8005938 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005914:	881a      	ldrh	r2, [r3, #0]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005920:	1c9a      	adds	r2, r3, #2
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800592a:	b29b      	uxth	r3, r3
 800592c:	3b01      	subs	r3, #1
 800592e:	b29a      	uxth	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005934:	2300      	movs	r3, #0
 8005936:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b01      	cmp	r3, #1
 8005944:	d119      	bne.n	800597a <HAL_SPI_TransmitReceive+0x1b8>
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800594a:	b29b      	uxth	r3, r3
 800594c:	2b00      	cmp	r3, #0
 800594e:	d014      	beq.n	800597a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68da      	ldr	r2, [r3, #12]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595a:	b292      	uxth	r2, r2
 800595c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005962:	1c9a      	adds	r2, r3, #2
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800596c:	b29b      	uxth	r3, r3
 800596e:	3b01      	subs	r3, #1
 8005970:	b29a      	uxth	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005976:	2301      	movs	r3, #1
 8005978:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800597a:	f7fe faaf 	bl	8003edc <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005986:	429a      	cmp	r2, r3
 8005988:	d80b      	bhi.n	80059a2 <HAL_SPI_TransmitReceive+0x1e0>
 800598a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800598c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005990:	d007      	beq.n	80059a2 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80059a0:	e0b5      	b.n	8005b0e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1a2      	bne.n	80058f2 <HAL_SPI_TransmitReceive+0x130>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d19d      	bne.n	80058f2 <HAL_SPI_TransmitReceive+0x130>
 80059b6:	e080      	b.n	8005aba <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d002      	beq.n	80059c6 <HAL_SPI_TransmitReceive+0x204>
 80059c0:	8b7b      	ldrh	r3, [r7, #26]
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d16f      	bne.n	8005aa6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	330c      	adds	r3, #12
 80059d0:	7812      	ldrb	r2, [r2, #0]
 80059d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d8:	1c5a      	adds	r2, r3, #1
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	3b01      	subs	r3, #1
 80059e6:	b29a      	uxth	r2, r3
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059ec:	e05b      	b.n	8005aa6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	f003 0302 	and.w	r3, r3, #2
 80059f8:	2b02      	cmp	r3, #2
 80059fa:	d11c      	bne.n	8005a36 <HAL_SPI_TransmitReceive+0x274>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d017      	beq.n	8005a36 <HAL_SPI_TransmitReceive+0x274>
 8005a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d114      	bne.n	8005a36 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	330c      	adds	r3, #12
 8005a16:	7812      	ldrb	r2, [r2, #0]
 8005a18:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a1e:	1c5a      	adds	r2, r3, #1
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	b29a      	uxth	r2, r3
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a32:	2300      	movs	r3, #0
 8005a34:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	f003 0301 	and.w	r3, r3, #1
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d119      	bne.n	8005a78 <HAL_SPI_TransmitReceive+0x2b6>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d014      	beq.n	8005a78 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	68da      	ldr	r2, [r3, #12]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a58:	b2d2      	uxtb	r2, r2
 8005a5a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a60:	1c5a      	adds	r2, r3, #1
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a74:	2301      	movs	r3, #1
 8005a76:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a78:	f7fe fa30 	bl	8003edc <HAL_GetTick>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d803      	bhi.n	8005a90 <HAL_SPI_TransmitReceive+0x2ce>
 8005a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a8e:	d102      	bne.n	8005a96 <HAL_SPI_TransmitReceive+0x2d4>
 8005a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d107      	bne.n	8005aa6 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005a96:	2303      	movs	r3, #3
 8005a98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005aa4:	e033      	b.n	8005b0e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d19e      	bne.n	80059ee <HAL_SPI_TransmitReceive+0x22c>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d199      	bne.n	80059ee <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005aba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005abc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005abe:	68f8      	ldr	r0, [r7, #12]
 8005ac0:	f000 f90a 	bl	8005cd8 <SPI_EndRxTxTransaction>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d006      	beq.n	8005ad8 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2220      	movs	r2, #32
 8005ad4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005ad6:	e01a      	b.n	8005b0e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d10a      	bne.n	8005af6 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	617b      	str	r3, [r7, #20]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	617b      	str	r3, [r7, #20]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	617b      	str	r3, [r7, #20]
 8005af4:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d003      	beq.n	8005b06 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b04:	e003      	b.n	8005b0e <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b16:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3730      	adds	r7, #48	; 0x30
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
	...

08005b24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b088      	sub	sp, #32
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	60f8      	str	r0, [r7, #12]
 8005b2c:	60b9      	str	r1, [r7, #8]
 8005b2e:	603b      	str	r3, [r7, #0]
 8005b30:	4613      	mov	r3, r2
 8005b32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005b34:	f7fe f9d2 	bl	8003edc <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b3c:	1a9b      	subs	r3, r3, r2
 8005b3e:	683a      	ldr	r2, [r7, #0]
 8005b40:	4413      	add	r3, r2
 8005b42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005b44:	f7fe f9ca 	bl	8003edc <HAL_GetTick>
 8005b48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005b4a:	4b39      	ldr	r3, [pc, #228]	; (8005c30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	015b      	lsls	r3, r3, #5
 8005b50:	0d1b      	lsrs	r3, r3, #20
 8005b52:	69fa      	ldr	r2, [r7, #28]
 8005b54:	fb02 f303 	mul.w	r3, r2, r3
 8005b58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b5a:	e054      	b.n	8005c06 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b62:	d050      	beq.n	8005c06 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b64:	f7fe f9ba 	bl	8003edc <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	69fa      	ldr	r2, [r7, #28]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d902      	bls.n	8005b7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d13d      	bne.n	8005bf6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	685a      	ldr	r2, [r3, #4]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005b88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b92:	d111      	bne.n	8005bb8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b9c:	d004      	beq.n	8005ba8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ba6:	d107      	bne.n	8005bb8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bb6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bc0:	d10f      	bne.n	8005be2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bd0:	601a      	str	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005be0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2200      	movs	r2, #0
 8005bee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e017      	b.n	8005c26 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d101      	bne.n	8005c00 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	3b01      	subs	r3, #1
 8005c04:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	689a      	ldr	r2, [r3, #8]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	4013      	ands	r3, r2
 8005c10:	68ba      	ldr	r2, [r7, #8]
 8005c12:	429a      	cmp	r2, r3
 8005c14:	bf0c      	ite	eq
 8005c16:	2301      	moveq	r3, #1
 8005c18:	2300      	movne	r3, #0
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	79fb      	ldrb	r3, [r7, #7]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d19b      	bne.n	8005b5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3720      	adds	r7, #32
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	20000064 	.word	0x20000064

08005c34 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b086      	sub	sp, #24
 8005c38:	af02      	add	r7, sp, #8
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	60b9      	str	r1, [r7, #8]
 8005c3e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c48:	d111      	bne.n	8005c6e <SPI_EndRxTransaction+0x3a>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c52:	d004      	beq.n	8005c5e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c5c:	d107      	bne.n	8005c6e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c6c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c76:	d117      	bne.n	8005ca8 <SPI_EndRxTransaction+0x74>
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c80:	d112      	bne.n	8005ca8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	9300      	str	r3, [sp, #0]
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	2101      	movs	r1, #1
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f7ff ff49 	bl	8005b24 <SPI_WaitFlagStateUntilTimeout>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d01a      	beq.n	8005cce <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c9c:	f043 0220 	orr.w	r2, r3, #32
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	e013      	b.n	8005cd0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	9300      	str	r3, [sp, #0]
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	2180      	movs	r1, #128	; 0x80
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f7ff ff36 	bl	8005b24 <SPI_WaitFlagStateUntilTimeout>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d007      	beq.n	8005cce <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cc2:	f043 0220 	orr.w	r2, r3, #32
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e000      	b.n	8005cd0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005cce:	2300      	movs	r3, #0
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3710      	adds	r7, #16
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b086      	sub	sp, #24
 8005cdc:	af02      	add	r7, sp, #8
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	9300      	str	r3, [sp, #0]
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	2200      	movs	r2, #0
 8005cec:	2180      	movs	r1, #128	; 0x80
 8005cee:	68f8      	ldr	r0, [r7, #12]
 8005cf0:	f7ff ff18 	bl	8005b24 <SPI_WaitFlagStateUntilTimeout>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d007      	beq.n	8005d0a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cfe:	f043 0220 	orr.w	r2, r3, #32
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005d06:	2303      	movs	r3, #3
 8005d08:	e000      	b.n	8005d0c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005d0a:	2300      	movs	r3, #0
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b082      	sub	sp, #8
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d101      	bne.n	8005d26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e041      	b.n	8005daa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d106      	bne.n	8005d40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7fd f9ae 	bl	800309c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2202      	movs	r2, #2
 8005d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	3304      	adds	r3, #4
 8005d50:	4619      	mov	r1, r3
 8005d52:	4610      	mov	r0, r2
 8005d54:	f000 fd70 	bl	8006838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3708      	adds	r7, #8
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
	...

08005db4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b085      	sub	sp, #20
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d001      	beq.n	8005dcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e03f      	b.n	8005e4c <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68da      	ldr	r2, [r3, #12]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f042 0201 	orr.w	r2, r2, #1
 8005de2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a1b      	ldr	r2, [pc, #108]	; (8005e58 <HAL_TIM_Base_Start_IT+0xa4>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d013      	beq.n	8005e16 <HAL_TIM_Base_Start_IT+0x62>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005df6:	d00e      	beq.n	8005e16 <HAL_TIM_Base_Start_IT+0x62>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a17      	ldr	r2, [pc, #92]	; (8005e5c <HAL_TIM_Base_Start_IT+0xa8>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d009      	beq.n	8005e16 <HAL_TIM_Base_Start_IT+0x62>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a16      	ldr	r2, [pc, #88]	; (8005e60 <HAL_TIM_Base_Start_IT+0xac>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d004      	beq.n	8005e16 <HAL_TIM_Base_Start_IT+0x62>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a14      	ldr	r2, [pc, #80]	; (8005e64 <HAL_TIM_Base_Start_IT+0xb0>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d111      	bne.n	8005e3a <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f003 0307 	and.w	r3, r3, #7
 8005e20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2b06      	cmp	r3, #6
 8005e26:	d010      	beq.n	8005e4a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f042 0201 	orr.w	r2, r2, #1
 8005e36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e38:	e007      	b.n	8005e4a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f042 0201 	orr.w	r2, r2, #1
 8005e48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e4a:	2300      	movs	r3, #0
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3714      	adds	r7, #20
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bc80      	pop	{r7}
 8005e54:	4770      	bx	lr
 8005e56:	bf00      	nop
 8005e58:	40012c00 	.word	0x40012c00
 8005e5c:	40000400 	.word	0x40000400
 8005e60:	40000800 	.word	0x40000800
 8005e64:	40000c00 	.word	0x40000c00

08005e68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b082      	sub	sp, #8
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d101      	bne.n	8005e7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e041      	b.n	8005efe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d106      	bne.n	8005e94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f839 	bl	8005f06 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2202      	movs	r2, #2
 8005e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	3304      	adds	r3, #4
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	4610      	mov	r0, r2
 8005ea8:	f000 fcc6 	bl	8006838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3708      	adds	r7, #8
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}

08005f06 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f06:	b480      	push	{r7}
 8005f08:	b083      	sub	sp, #12
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f0e:	bf00      	nop
 8005f10:	370c      	adds	r7, #12
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bc80      	pop	{r7}
 8005f16:	4770      	bx	lr

08005f18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d109      	bne.n	8005f3c <HAL_TIM_PWM_Start+0x24>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	bf14      	ite	ne
 8005f34:	2301      	movne	r3, #1
 8005f36:	2300      	moveq	r3, #0
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	e022      	b.n	8005f82 <HAL_TIM_PWM_Start+0x6a>
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	2b04      	cmp	r3, #4
 8005f40:	d109      	bne.n	8005f56 <HAL_TIM_PWM_Start+0x3e>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	bf14      	ite	ne
 8005f4e:	2301      	movne	r3, #1
 8005f50:	2300      	moveq	r3, #0
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	e015      	b.n	8005f82 <HAL_TIM_PWM_Start+0x6a>
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	2b08      	cmp	r3, #8
 8005f5a:	d109      	bne.n	8005f70 <HAL_TIM_PWM_Start+0x58>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	bf14      	ite	ne
 8005f68:	2301      	movne	r3, #1
 8005f6a:	2300      	moveq	r3, #0
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	e008      	b.n	8005f82 <HAL_TIM_PWM_Start+0x6a>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f76:	b2db      	uxtb	r3, r3
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	bf14      	ite	ne
 8005f7c:	2301      	movne	r3, #1
 8005f7e:	2300      	moveq	r3, #0
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d001      	beq.n	8005f8a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	e063      	b.n	8006052 <HAL_TIM_PWM_Start+0x13a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d104      	bne.n	8005f9a <HAL_TIM_PWM_Start+0x82>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2202      	movs	r2, #2
 8005f94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f98:	e013      	b.n	8005fc2 <HAL_TIM_PWM_Start+0xaa>
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	2b04      	cmp	r3, #4
 8005f9e:	d104      	bne.n	8005faa <HAL_TIM_PWM_Start+0x92>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2202      	movs	r2, #2
 8005fa4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fa8:	e00b      	b.n	8005fc2 <HAL_TIM_PWM_Start+0xaa>
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	2b08      	cmp	r3, #8
 8005fae:	d104      	bne.n	8005fba <HAL_TIM_PWM_Start+0xa2>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fb8:	e003      	b.n	8005fc2 <HAL_TIM_PWM_Start+0xaa>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2202      	movs	r2, #2
 8005fbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	6839      	ldr	r1, [r7, #0]
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 febe 	bl	8006d4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a21      	ldr	r2, [pc, #132]	; (800605c <HAL_TIM_PWM_Start+0x144>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d107      	bne.n	8005fea <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fe8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a1b      	ldr	r2, [pc, #108]	; (800605c <HAL_TIM_PWM_Start+0x144>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d013      	beq.n	800601c <HAL_TIM_PWM_Start+0x104>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ffc:	d00e      	beq.n	800601c <HAL_TIM_PWM_Start+0x104>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a17      	ldr	r2, [pc, #92]	; (8006060 <HAL_TIM_PWM_Start+0x148>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d009      	beq.n	800601c <HAL_TIM_PWM_Start+0x104>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a15      	ldr	r2, [pc, #84]	; (8006064 <HAL_TIM_PWM_Start+0x14c>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d004      	beq.n	800601c <HAL_TIM_PWM_Start+0x104>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a14      	ldr	r2, [pc, #80]	; (8006068 <HAL_TIM_PWM_Start+0x150>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d111      	bne.n	8006040 <HAL_TIM_PWM_Start+0x128>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	f003 0307 	and.w	r3, r3, #7
 8006026:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2b06      	cmp	r3, #6
 800602c:	d010      	beq.n	8006050 <HAL_TIM_PWM_Start+0x138>
    {
      __HAL_TIM_ENABLE(htim);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f042 0201 	orr.w	r2, r2, #1
 800603c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800603e:	e007      	b.n	8006050 <HAL_TIM_PWM_Start+0x138>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f042 0201 	orr.w	r2, r2, #1
 800604e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006050:	2300      	movs	r3, #0
}
 8006052:	4618      	mov	r0, r3
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	40012c00 	.word	0x40012c00
 8006060:	40000400 	.word	0x40000400
 8006064:	40000800 	.word	0x40000800
 8006068:	40000c00 	.word	0x40000c00

0800606c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b086      	sub	sp, #24
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d101      	bne.n	8006080 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e093      	b.n	80061a8 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006086:	b2db      	uxtb	r3, r3
 8006088:	2b00      	cmp	r3, #0
 800608a:	d106      	bne.n	800609a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f7fc ff93 	bl	8002fc0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2202      	movs	r2, #2
 800609e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	687a      	ldr	r2, [r7, #4]
 80060aa:	6812      	ldr	r2, [r2, #0]
 80060ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80060b0:	f023 0307 	bic.w	r3, r3, #7
 80060b4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	3304      	adds	r3, #4
 80060be:	4619      	mov	r1, r3
 80060c0:	4610      	mov	r0, r2
 80060c2:	f000 fbb9 	bl	8006838 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	6a1b      	ldr	r3, [r3, #32]
 80060dc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	697a      	ldr	r2, [r7, #20]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060ee:	f023 0303 	bic.w	r3, r3, #3
 80060f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	689a      	ldr	r2, [r3, #8]
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	699b      	ldr	r3, [r3, #24]
 80060fc:	021b      	lsls	r3, r3, #8
 80060fe:	4313      	orrs	r3, r2
 8006100:	693a      	ldr	r2, [r7, #16]
 8006102:	4313      	orrs	r3, r2
 8006104:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800610c:	f023 030c 	bic.w	r3, r3, #12
 8006110:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006118:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800611c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	68da      	ldr	r2, [r3, #12]
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	69db      	ldr	r3, [r3, #28]
 8006126:	021b      	lsls	r3, r3, #8
 8006128:	4313      	orrs	r3, r2
 800612a:	693a      	ldr	r2, [r7, #16]
 800612c:	4313      	orrs	r3, r2
 800612e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	011a      	lsls	r2, r3, #4
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	6a1b      	ldr	r3, [r3, #32]
 800613a:	031b      	lsls	r3, r3, #12
 800613c:	4313      	orrs	r3, r2
 800613e:	693a      	ldr	r2, [r7, #16]
 8006140:	4313      	orrs	r3, r2
 8006142:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800614a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	685a      	ldr	r2, [r3, #4]
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	695b      	ldr	r3, [r3, #20]
 8006154:	011b      	lsls	r3, r3, #4
 8006156:	4313      	orrs	r3, r2
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	4313      	orrs	r3, r2
 800615c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68fa      	ldr	r2, [r7, #12]
 8006174:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2201      	movs	r2, #1
 8006182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2201      	movs	r2, #1
 800618a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2201      	movs	r2, #1
 8006192:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2201      	movs	r2, #1
 800619a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061a6:	2300      	movs	r3, #0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3718      	adds	r7, #24
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061c0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80061c8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80061d0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80061d8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d110      	bne.n	8006202 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061e0:	7bfb      	ldrb	r3, [r7, #15]
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	d102      	bne.n	80061ec <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80061e6:	7b7b      	ldrb	r3, [r7, #13]
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d001      	beq.n	80061f0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e069      	b.n	80062c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2202      	movs	r2, #2
 80061f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2202      	movs	r2, #2
 80061fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006200:	e031      	b.n	8006266 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	2b04      	cmp	r3, #4
 8006206:	d110      	bne.n	800622a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006208:	7bbb      	ldrb	r3, [r7, #14]
 800620a:	2b01      	cmp	r3, #1
 800620c:	d102      	bne.n	8006214 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800620e:	7b3b      	ldrb	r3, [r7, #12]
 8006210:	2b01      	cmp	r3, #1
 8006212:	d001      	beq.n	8006218 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	e055      	b.n	80062c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2202      	movs	r2, #2
 800621c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2202      	movs	r2, #2
 8006224:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006228:	e01d      	b.n	8006266 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800622a:	7bfb      	ldrb	r3, [r7, #15]
 800622c:	2b01      	cmp	r3, #1
 800622e:	d108      	bne.n	8006242 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006230:	7bbb      	ldrb	r3, [r7, #14]
 8006232:	2b01      	cmp	r3, #1
 8006234:	d105      	bne.n	8006242 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006236:	7b7b      	ldrb	r3, [r7, #13]
 8006238:	2b01      	cmp	r3, #1
 800623a:	d102      	bne.n	8006242 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800623c:	7b3b      	ldrb	r3, [r7, #12]
 800623e:	2b01      	cmp	r3, #1
 8006240:	d001      	beq.n	8006246 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e03e      	b.n	80062c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2202      	movs	r2, #2
 800624a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2202      	movs	r2, #2
 8006252:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2202      	movs	r2, #2
 800625a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2202      	movs	r2, #2
 8006262:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d003      	beq.n	8006274 <HAL_TIM_Encoder_Start+0xc4>
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	2b04      	cmp	r3, #4
 8006270:	d008      	beq.n	8006284 <HAL_TIM_Encoder_Start+0xd4>
 8006272:	e00f      	b.n	8006294 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2201      	movs	r2, #1
 800627a:	2100      	movs	r1, #0
 800627c:	4618      	mov	r0, r3
 800627e:	f000 fd65 	bl	8006d4c <TIM_CCxChannelCmd>
      break;
 8006282:	e016      	b.n	80062b2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2201      	movs	r2, #1
 800628a:	2104      	movs	r1, #4
 800628c:	4618      	mov	r0, r3
 800628e:	f000 fd5d 	bl	8006d4c <TIM_CCxChannelCmd>
      break;
 8006292:	e00e      	b.n	80062b2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2201      	movs	r2, #1
 800629a:	2100      	movs	r1, #0
 800629c:	4618      	mov	r0, r3
 800629e:	f000 fd55 	bl	8006d4c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	2201      	movs	r2, #1
 80062a8:	2104      	movs	r1, #4
 80062aa:	4618      	mov	r0, r3
 80062ac:	f000 fd4e 	bl	8006d4c <TIM_CCxChannelCmd>
      break;
 80062b0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f042 0201 	orr.w	r2, r2, #1
 80062c0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3710      	adds	r7, #16
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b082      	sub	sp, #8
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	f003 0302 	and.w	r3, r3, #2
 80062de:	2b02      	cmp	r3, #2
 80062e0:	d122      	bne.n	8006328 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	f003 0302 	and.w	r3, r3, #2
 80062ec:	2b02      	cmp	r3, #2
 80062ee:	d11b      	bne.n	8006328 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f06f 0202 	mvn.w	r2, #2
 80062f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2201      	movs	r2, #1
 80062fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	699b      	ldr	r3, [r3, #24]
 8006306:	f003 0303 	and.w	r3, r3, #3
 800630a:	2b00      	cmp	r3, #0
 800630c:	d003      	beq.n	8006316 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 fa76 	bl	8006800 <HAL_TIM_IC_CaptureCallback>
 8006314:	e005      	b.n	8006322 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 fa69 	bl	80067ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f000 fa78 	bl	8006812 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	f003 0304 	and.w	r3, r3, #4
 8006332:	2b04      	cmp	r3, #4
 8006334:	d122      	bne.n	800637c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	f003 0304 	and.w	r3, r3, #4
 8006340:	2b04      	cmp	r3, #4
 8006342:	d11b      	bne.n	800637c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f06f 0204 	mvn.w	r2, #4
 800634c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2202      	movs	r2, #2
 8006352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	699b      	ldr	r3, [r3, #24]
 800635a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800635e:	2b00      	cmp	r3, #0
 8006360:	d003      	beq.n	800636a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 fa4c 	bl	8006800 <HAL_TIM_IC_CaptureCallback>
 8006368:	e005      	b.n	8006376 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f000 fa3f 	bl	80067ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f000 fa4e 	bl	8006812 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	691b      	ldr	r3, [r3, #16]
 8006382:	f003 0308 	and.w	r3, r3, #8
 8006386:	2b08      	cmp	r3, #8
 8006388:	d122      	bne.n	80063d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	f003 0308 	and.w	r3, r3, #8
 8006394:	2b08      	cmp	r3, #8
 8006396:	d11b      	bne.n	80063d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f06f 0208 	mvn.w	r2, #8
 80063a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2204      	movs	r2, #4
 80063a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	69db      	ldr	r3, [r3, #28]
 80063ae:	f003 0303 	and.w	r3, r3, #3
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 fa22 	bl	8006800 <HAL_TIM_IC_CaptureCallback>
 80063bc:	e005      	b.n	80063ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 fa15 	bl	80067ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 fa24 	bl	8006812 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	f003 0310 	and.w	r3, r3, #16
 80063da:	2b10      	cmp	r3, #16
 80063dc:	d122      	bne.n	8006424 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	f003 0310 	and.w	r3, r3, #16
 80063e8:	2b10      	cmp	r3, #16
 80063ea:	d11b      	bne.n	8006424 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f06f 0210 	mvn.w	r2, #16
 80063f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2208      	movs	r2, #8
 80063fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	69db      	ldr	r3, [r3, #28]
 8006402:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006406:	2b00      	cmp	r3, #0
 8006408:	d003      	beq.n	8006412 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f000 f9f8 	bl	8006800 <HAL_TIM_IC_CaptureCallback>
 8006410:	e005      	b.n	800641e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f000 f9eb 	bl	80067ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 f9fa 	bl	8006812 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	691b      	ldr	r3, [r3, #16]
 800642a:	f003 0301 	and.w	r3, r3, #1
 800642e:	2b01      	cmp	r3, #1
 8006430:	d10e      	bne.n	8006450 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	f003 0301 	and.w	r3, r3, #1
 800643c:	2b01      	cmp	r3, #1
 800643e:	d107      	bne.n	8006450 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f06f 0201 	mvn.w	r2, #1
 8006448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f7fb fdaa 	bl	8001fa4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800645a:	2b80      	cmp	r3, #128	; 0x80
 800645c:	d10e      	bne.n	800647c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006468:	2b80      	cmp	r3, #128	; 0x80
 800646a:	d107      	bne.n	800647c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 fcfb 	bl	8006e72 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	691b      	ldr	r3, [r3, #16]
 8006482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006486:	2b40      	cmp	r3, #64	; 0x40
 8006488:	d10e      	bne.n	80064a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006494:	2b40      	cmp	r3, #64	; 0x40
 8006496:	d107      	bne.n	80064a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80064a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 f9be 	bl	8006824 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	691b      	ldr	r3, [r3, #16]
 80064ae:	f003 0320 	and.w	r3, r3, #32
 80064b2:	2b20      	cmp	r3, #32
 80064b4:	d10e      	bne.n	80064d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	f003 0320 	and.w	r3, r3, #32
 80064c0:	2b20      	cmp	r3, #32
 80064c2:	d107      	bne.n	80064d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f06f 0220 	mvn.w	r2, #32
 80064cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 fcc6 	bl	8006e60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064d4:	bf00      	nop
 80064d6:	3708      	adds	r7, #8
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}

080064dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b086      	sub	sp, #24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064e8:	2300      	movs	r3, #0
 80064ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d101      	bne.n	80064fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80064f6:	2302      	movs	r3, #2
 80064f8:	e0ae      	b.n	8006658 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2201      	movs	r2, #1
 80064fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2b0c      	cmp	r3, #12
 8006506:	f200 809f 	bhi.w	8006648 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800650a:	a201      	add	r2, pc, #4	; (adr r2, 8006510 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800650c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006510:	08006545 	.word	0x08006545
 8006514:	08006649 	.word	0x08006649
 8006518:	08006649 	.word	0x08006649
 800651c:	08006649 	.word	0x08006649
 8006520:	08006585 	.word	0x08006585
 8006524:	08006649 	.word	0x08006649
 8006528:	08006649 	.word	0x08006649
 800652c:	08006649 	.word	0x08006649
 8006530:	080065c7 	.word	0x080065c7
 8006534:	08006649 	.word	0x08006649
 8006538:	08006649 	.word	0x08006649
 800653c:	08006649 	.word	0x08006649
 8006540:	08006607 	.word	0x08006607
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68b9      	ldr	r1, [r7, #8]
 800654a:	4618      	mov	r0, r3
 800654c:	f000 f9e0 	bl	8006910 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	699a      	ldr	r2, [r3, #24]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f042 0208 	orr.w	r2, r2, #8
 800655e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	699a      	ldr	r2, [r3, #24]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f022 0204 	bic.w	r2, r2, #4
 800656e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	6999      	ldr	r1, [r3, #24]
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	691a      	ldr	r2, [r3, #16]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	430a      	orrs	r2, r1
 8006580:	619a      	str	r2, [r3, #24]
      break;
 8006582:	e064      	b.n	800664e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68b9      	ldr	r1, [r7, #8]
 800658a:	4618      	mov	r0, r3
 800658c:	f000 fa26 	bl	80069dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	699a      	ldr	r2, [r3, #24]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800659e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	699a      	ldr	r2, [r3, #24]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6999      	ldr	r1, [r3, #24]
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	691b      	ldr	r3, [r3, #16]
 80065ba:	021a      	lsls	r2, r3, #8
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	430a      	orrs	r2, r1
 80065c2:	619a      	str	r2, [r3, #24]
      break;
 80065c4:	e043      	b.n	800664e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68b9      	ldr	r1, [r7, #8]
 80065cc:	4618      	mov	r0, r3
 80065ce:	f000 fa6f 	bl	8006ab0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	69da      	ldr	r2, [r3, #28]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f042 0208 	orr.w	r2, r2, #8
 80065e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	69da      	ldr	r2, [r3, #28]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f022 0204 	bic.w	r2, r2, #4
 80065f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	69d9      	ldr	r1, [r3, #28]
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	691a      	ldr	r2, [r3, #16]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	430a      	orrs	r2, r1
 8006602:	61da      	str	r2, [r3, #28]
      break;
 8006604:	e023      	b.n	800664e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68b9      	ldr	r1, [r7, #8]
 800660c:	4618      	mov	r0, r3
 800660e:	f000 fab9 	bl	8006b84 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	69da      	ldr	r2, [r3, #28]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006620:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	69da      	ldr	r2, [r3, #28]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006630:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	69d9      	ldr	r1, [r3, #28]
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	691b      	ldr	r3, [r3, #16]
 800663c:	021a      	lsls	r2, r3, #8
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	430a      	orrs	r2, r1
 8006644:	61da      	str	r2, [r3, #28]
      break;
 8006646:	e002      	b.n	800664e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	75fb      	strb	r3, [r7, #23]
      break;
 800664c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2200      	movs	r2, #0
 8006652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006656:	7dfb      	ldrb	r3, [r7, #23]
}
 8006658:	4618      	mov	r0, r3
 800665a:	3718      	adds	r7, #24
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800666a:	2300      	movs	r3, #0
 800666c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006674:	2b01      	cmp	r3, #1
 8006676:	d101      	bne.n	800667c <HAL_TIM_ConfigClockSource+0x1c>
 8006678:	2302      	movs	r3, #2
 800667a:	e0b4      	b.n	80067e6 <HAL_TIM_ConfigClockSource+0x186>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2202      	movs	r2, #2
 8006688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800669a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68ba      	ldr	r2, [r7, #8]
 80066aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066b4:	d03e      	beq.n	8006734 <HAL_TIM_ConfigClockSource+0xd4>
 80066b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066ba:	f200 8087 	bhi.w	80067cc <HAL_TIM_ConfigClockSource+0x16c>
 80066be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066c2:	f000 8086 	beq.w	80067d2 <HAL_TIM_ConfigClockSource+0x172>
 80066c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ca:	d87f      	bhi.n	80067cc <HAL_TIM_ConfigClockSource+0x16c>
 80066cc:	2b70      	cmp	r3, #112	; 0x70
 80066ce:	d01a      	beq.n	8006706 <HAL_TIM_ConfigClockSource+0xa6>
 80066d0:	2b70      	cmp	r3, #112	; 0x70
 80066d2:	d87b      	bhi.n	80067cc <HAL_TIM_ConfigClockSource+0x16c>
 80066d4:	2b60      	cmp	r3, #96	; 0x60
 80066d6:	d050      	beq.n	800677a <HAL_TIM_ConfigClockSource+0x11a>
 80066d8:	2b60      	cmp	r3, #96	; 0x60
 80066da:	d877      	bhi.n	80067cc <HAL_TIM_ConfigClockSource+0x16c>
 80066dc:	2b50      	cmp	r3, #80	; 0x50
 80066de:	d03c      	beq.n	800675a <HAL_TIM_ConfigClockSource+0xfa>
 80066e0:	2b50      	cmp	r3, #80	; 0x50
 80066e2:	d873      	bhi.n	80067cc <HAL_TIM_ConfigClockSource+0x16c>
 80066e4:	2b40      	cmp	r3, #64	; 0x40
 80066e6:	d058      	beq.n	800679a <HAL_TIM_ConfigClockSource+0x13a>
 80066e8:	2b40      	cmp	r3, #64	; 0x40
 80066ea:	d86f      	bhi.n	80067cc <HAL_TIM_ConfigClockSource+0x16c>
 80066ec:	2b30      	cmp	r3, #48	; 0x30
 80066ee:	d064      	beq.n	80067ba <HAL_TIM_ConfigClockSource+0x15a>
 80066f0:	2b30      	cmp	r3, #48	; 0x30
 80066f2:	d86b      	bhi.n	80067cc <HAL_TIM_ConfigClockSource+0x16c>
 80066f4:	2b20      	cmp	r3, #32
 80066f6:	d060      	beq.n	80067ba <HAL_TIM_ConfigClockSource+0x15a>
 80066f8:	2b20      	cmp	r3, #32
 80066fa:	d867      	bhi.n	80067cc <HAL_TIM_ConfigClockSource+0x16c>
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d05c      	beq.n	80067ba <HAL_TIM_ConfigClockSource+0x15a>
 8006700:	2b10      	cmp	r3, #16
 8006702:	d05a      	beq.n	80067ba <HAL_TIM_ConfigClockSource+0x15a>
 8006704:	e062      	b.n	80067cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006716:	f000 fafa 	bl	8006d0e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006728:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	68ba      	ldr	r2, [r7, #8]
 8006730:	609a      	str	r2, [r3, #8]
      break;
 8006732:	e04f      	b.n	80067d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006744:	f000 fae3 	bl	8006d0e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	689a      	ldr	r2, [r3, #8]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006756:	609a      	str	r2, [r3, #8]
      break;
 8006758:	e03c      	b.n	80067d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006766:	461a      	mov	r2, r3
 8006768:	f000 fa5a 	bl	8006c20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2150      	movs	r1, #80	; 0x50
 8006772:	4618      	mov	r0, r3
 8006774:	f000 fab1 	bl	8006cda <TIM_ITRx_SetConfig>
      break;
 8006778:	e02c      	b.n	80067d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006786:	461a      	mov	r2, r3
 8006788:	f000 fa78 	bl	8006c7c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	2160      	movs	r1, #96	; 0x60
 8006792:	4618      	mov	r0, r3
 8006794:	f000 faa1 	bl	8006cda <TIM_ITRx_SetConfig>
      break;
 8006798:	e01c      	b.n	80067d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067a6:	461a      	mov	r2, r3
 80067a8:	f000 fa3a 	bl	8006c20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2140      	movs	r1, #64	; 0x40
 80067b2:	4618      	mov	r0, r3
 80067b4:	f000 fa91 	bl	8006cda <TIM_ITRx_SetConfig>
      break;
 80067b8:	e00c      	b.n	80067d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4619      	mov	r1, r3
 80067c4:	4610      	mov	r0, r2
 80067c6:	f000 fa88 	bl	8006cda <TIM_ITRx_SetConfig>
      break;
 80067ca:	e003      	b.n	80067d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	73fb      	strb	r3, [r7, #15]
      break;
 80067d0:	e000      	b.n	80067d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80067d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80067e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3710      	adds	r7, #16
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}

080067ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067ee:	b480      	push	{r7}
 80067f0:	b083      	sub	sp, #12
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067f6:	bf00      	nop
 80067f8:	370c      	adds	r7, #12
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bc80      	pop	{r7}
 80067fe:	4770      	bx	lr

08006800 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006800:	b480      	push	{r7}
 8006802:	b083      	sub	sp, #12
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006808:	bf00      	nop
 800680a:	370c      	adds	r7, #12
 800680c:	46bd      	mov	sp, r7
 800680e:	bc80      	pop	{r7}
 8006810:	4770      	bx	lr

08006812 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006812:	b480      	push	{r7}
 8006814:	b083      	sub	sp, #12
 8006816:	af00      	add	r7, sp, #0
 8006818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800681a:	bf00      	nop
 800681c:	370c      	adds	r7, #12
 800681e:	46bd      	mov	sp, r7
 8006820:	bc80      	pop	{r7}
 8006822:	4770      	bx	lr

08006824 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006824:	b480      	push	{r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800682c:	bf00      	nop
 800682e:	370c      	adds	r7, #12
 8006830:	46bd      	mov	sp, r7
 8006832:	bc80      	pop	{r7}
 8006834:	4770      	bx	lr
	...

08006838 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a2d      	ldr	r2, [pc, #180]	; (8006900 <TIM_Base_SetConfig+0xc8>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d00f      	beq.n	8006870 <TIM_Base_SetConfig+0x38>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006856:	d00b      	beq.n	8006870 <TIM_Base_SetConfig+0x38>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a2a      	ldr	r2, [pc, #168]	; (8006904 <TIM_Base_SetConfig+0xcc>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d007      	beq.n	8006870 <TIM_Base_SetConfig+0x38>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a29      	ldr	r2, [pc, #164]	; (8006908 <TIM_Base_SetConfig+0xd0>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d003      	beq.n	8006870 <TIM_Base_SetConfig+0x38>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a28      	ldr	r2, [pc, #160]	; (800690c <TIM_Base_SetConfig+0xd4>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d108      	bne.n	8006882 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006876:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	68fa      	ldr	r2, [r7, #12]
 800687e:	4313      	orrs	r3, r2
 8006880:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a1e      	ldr	r2, [pc, #120]	; (8006900 <TIM_Base_SetConfig+0xc8>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d00f      	beq.n	80068aa <TIM_Base_SetConfig+0x72>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006890:	d00b      	beq.n	80068aa <TIM_Base_SetConfig+0x72>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a1b      	ldr	r2, [pc, #108]	; (8006904 <TIM_Base_SetConfig+0xcc>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d007      	beq.n	80068aa <TIM_Base_SetConfig+0x72>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a1a      	ldr	r2, [pc, #104]	; (8006908 <TIM_Base_SetConfig+0xd0>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d003      	beq.n	80068aa <TIM_Base_SetConfig+0x72>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a19      	ldr	r2, [pc, #100]	; (800690c <TIM_Base_SetConfig+0xd4>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d108      	bne.n	80068bc <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	68fa      	ldr	r2, [r7, #12]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	695b      	ldr	r3, [r3, #20]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	68fa      	ldr	r2, [r7, #12]
 80068ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	689a      	ldr	r2, [r3, #8]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a07      	ldr	r2, [pc, #28]	; (8006900 <TIM_Base_SetConfig+0xc8>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d103      	bne.n	80068f0 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	691a      	ldr	r2, [r3, #16]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	615a      	str	r2, [r3, #20]
}
 80068f6:	bf00      	nop
 80068f8:	3714      	adds	r7, #20
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bc80      	pop	{r7}
 80068fe:	4770      	bx	lr
 8006900:	40012c00 	.word	0x40012c00
 8006904:	40000400 	.word	0x40000400
 8006908:	40000800 	.word	0x40000800
 800690c:	40000c00 	.word	0x40000c00

08006910 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006910:	b480      	push	{r7}
 8006912:	b087      	sub	sp, #28
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6a1b      	ldr	r3, [r3, #32]
 8006924:	f023 0201 	bic.w	r2, r3, #1
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	699b      	ldr	r3, [r3, #24]
 8006936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800693e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f023 0303 	bic.w	r3, r3, #3
 8006946:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	4313      	orrs	r3, r2
 8006950:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f023 0302 	bic.w	r3, r3, #2
 8006958:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	4313      	orrs	r3, r2
 8006962:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a1c      	ldr	r2, [pc, #112]	; (80069d8 <TIM_OC1_SetConfig+0xc8>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d10c      	bne.n	8006986 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	f023 0308 	bic.w	r3, r3, #8
 8006972:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	68db      	ldr	r3, [r3, #12]
 8006978:	697a      	ldr	r2, [r7, #20]
 800697a:	4313      	orrs	r3, r2
 800697c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	f023 0304 	bic.w	r3, r3, #4
 8006984:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a13      	ldr	r2, [pc, #76]	; (80069d8 <TIM_OC1_SetConfig+0xc8>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d111      	bne.n	80069b2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006994:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800699c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	693a      	ldr	r2, [r7, #16]
 80069a4:	4313      	orrs	r3, r2
 80069a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	699b      	ldr	r3, [r3, #24]
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	693a      	ldr	r2, [r7, #16]
 80069b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	685a      	ldr	r2, [r3, #4]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	697a      	ldr	r2, [r7, #20]
 80069ca:	621a      	str	r2, [r3, #32]
}
 80069cc:	bf00      	nop
 80069ce:	371c      	adds	r7, #28
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bc80      	pop	{r7}
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop
 80069d8:	40012c00 	.word	0x40012c00

080069dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069dc:	b480      	push	{r7}
 80069de:	b087      	sub	sp, #28
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6a1b      	ldr	r3, [r3, #32]
 80069f0:	f023 0210 	bic.w	r2, r3, #16
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	699b      	ldr	r3, [r3, #24]
 8006a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	021b      	lsls	r3, r3, #8
 8006a1a:	68fa      	ldr	r2, [r7, #12]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	f023 0320 	bic.w	r3, r3, #32
 8006a26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	011b      	lsls	r3, r3, #4
 8006a2e:	697a      	ldr	r2, [r7, #20]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a1d      	ldr	r2, [pc, #116]	; (8006aac <TIM_OC2_SetConfig+0xd0>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d10d      	bne.n	8006a58 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	011b      	lsls	r3, r3, #4
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a56:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a14      	ldr	r2, [pc, #80]	; (8006aac <TIM_OC2_SetConfig+0xd0>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d113      	bne.n	8006a88 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	695b      	ldr	r3, [r3, #20]
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	693a      	ldr	r2, [r7, #16]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	693a      	ldr	r2, [r7, #16]
 8006a84:	4313      	orrs	r3, r2
 8006a86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	693a      	ldr	r2, [r7, #16]
 8006a8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68fa      	ldr	r2, [r7, #12]
 8006a92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	685a      	ldr	r2, [r3, #4]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	697a      	ldr	r2, [r7, #20]
 8006aa0:	621a      	str	r2, [r3, #32]
}
 8006aa2:	bf00      	nop
 8006aa4:	371c      	adds	r7, #28
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bc80      	pop	{r7}
 8006aaa:	4770      	bx	lr
 8006aac:	40012c00 	.word	0x40012c00

08006ab0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b087      	sub	sp, #28
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a1b      	ldr	r3, [r3, #32]
 8006ac4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	69db      	ldr	r3, [r3, #28]
 8006ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f023 0303 	bic.w	r3, r3, #3
 8006ae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68fa      	ldr	r2, [r7, #12]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006af8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	021b      	lsls	r3, r3, #8
 8006b00:	697a      	ldr	r2, [r7, #20]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a1d      	ldr	r2, [pc, #116]	; (8006b80 <TIM_OC3_SetConfig+0xd0>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d10d      	bne.n	8006b2a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	021b      	lsls	r3, r3, #8
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a14      	ldr	r2, [pc, #80]	; (8006b80 <TIM_OC3_SetConfig+0xd0>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d113      	bne.n	8006b5a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	695b      	ldr	r3, [r3, #20]
 8006b46:	011b      	lsls	r3, r3, #4
 8006b48:	693a      	ldr	r2, [r7, #16]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	699b      	ldr	r3, [r3, #24]
 8006b52:	011b      	lsls	r3, r3, #4
 8006b54:	693a      	ldr	r2, [r7, #16]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	693a      	ldr	r2, [r7, #16]
 8006b5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	68fa      	ldr	r2, [r7, #12]
 8006b64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	685a      	ldr	r2, [r3, #4]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	697a      	ldr	r2, [r7, #20]
 8006b72:	621a      	str	r2, [r3, #32]
}
 8006b74:	bf00      	nop
 8006b76:	371c      	adds	r7, #28
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bc80      	pop	{r7}
 8006b7c:	4770      	bx	lr
 8006b7e:	bf00      	nop
 8006b80:	40012c00 	.word	0x40012c00

08006b84 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b087      	sub	sp, #28
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a1b      	ldr	r3, [r3, #32]
 8006b92:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6a1b      	ldr	r3, [r3, #32]
 8006b98:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	69db      	ldr	r3, [r3, #28]
 8006baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	021b      	lsls	r3, r3, #8
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	031b      	lsls	r3, r3, #12
 8006bd6:	693a      	ldr	r2, [r7, #16]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a0f      	ldr	r2, [pc, #60]	; (8006c1c <TIM_OC4_SetConfig+0x98>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d109      	bne.n	8006bf8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006bea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	695b      	ldr	r3, [r3, #20]
 8006bf0:	019b      	lsls	r3, r3, #6
 8006bf2:	697a      	ldr	r2, [r7, #20]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	685a      	ldr	r2, [r3, #4]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	693a      	ldr	r2, [r7, #16]
 8006c10:	621a      	str	r2, [r3, #32]
}
 8006c12:	bf00      	nop
 8006c14:	371c      	adds	r7, #28
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bc80      	pop	{r7}
 8006c1a:	4770      	bx	lr
 8006c1c:	40012c00 	.word	0x40012c00

08006c20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b087      	sub	sp, #28
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60f8      	str	r0, [r7, #12]
 8006c28:	60b9      	str	r1, [r7, #8]
 8006c2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6a1b      	ldr	r3, [r3, #32]
 8006c30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	6a1b      	ldr	r3, [r3, #32]
 8006c36:	f023 0201 	bic.w	r2, r3, #1
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	011b      	lsls	r3, r3, #4
 8006c50:	693a      	ldr	r2, [r7, #16]
 8006c52:	4313      	orrs	r3, r2
 8006c54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	f023 030a 	bic.w	r3, r3, #10
 8006c5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c5e:	697a      	ldr	r2, [r7, #20]
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	693a      	ldr	r2, [r7, #16]
 8006c6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	621a      	str	r2, [r3, #32]
}
 8006c72:	bf00      	nop
 8006c74:	371c      	adds	r7, #28
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bc80      	pop	{r7}
 8006c7a:	4770      	bx	lr

08006c7c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b087      	sub	sp, #28
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6a1b      	ldr	r3, [r3, #32]
 8006c8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	6a1b      	ldr	r3, [r3, #32]
 8006c92:	f023 0210 	bic.w	r2, r3, #16
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ca6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	031b      	lsls	r3, r3, #12
 8006cac:	693a      	ldr	r2, [r7, #16]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006cb8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	011b      	lsls	r3, r3, #4
 8006cbe:	697a      	ldr	r2, [r7, #20]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	693a      	ldr	r2, [r7, #16]
 8006cc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	621a      	str	r2, [r3, #32]
}
 8006cd0:	bf00      	nop
 8006cd2:	371c      	adds	r7, #28
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bc80      	pop	{r7}
 8006cd8:	4770      	bx	lr

08006cda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006cda:	b480      	push	{r7}
 8006cdc:	b085      	sub	sp, #20
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
 8006ce2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cf2:	683a      	ldr	r2, [r7, #0]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	f043 0307 	orr.w	r3, r3, #7
 8006cfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	68fa      	ldr	r2, [r7, #12]
 8006d02:	609a      	str	r2, [r3, #8]
}
 8006d04:	bf00      	nop
 8006d06:	3714      	adds	r7, #20
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bc80      	pop	{r7}
 8006d0c:	4770      	bx	lr

08006d0e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d0e:	b480      	push	{r7}
 8006d10:	b087      	sub	sp, #28
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	60f8      	str	r0, [r7, #12]
 8006d16:	60b9      	str	r1, [r7, #8]
 8006d18:	607a      	str	r2, [r7, #4]
 8006d1a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d28:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	021a      	lsls	r2, r3, #8
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	431a      	orrs	r2, r3
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	697a      	ldr	r2, [r7, #20]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	697a      	ldr	r2, [r7, #20]
 8006d40:	609a      	str	r2, [r3, #8]
}
 8006d42:	bf00      	nop
 8006d44:	371c      	adds	r7, #28
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bc80      	pop	{r7}
 8006d4a:	4770      	bx	lr

08006d4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b087      	sub	sp, #28
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	f003 031f 	and.w	r3, r3, #31
 8006d5e:	2201      	movs	r2, #1
 8006d60:	fa02 f303 	lsl.w	r3, r2, r3
 8006d64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6a1a      	ldr	r2, [r3, #32]
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	43db      	mvns	r3, r3
 8006d6e:	401a      	ands	r2, r3
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6a1a      	ldr	r2, [r3, #32]
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	f003 031f 	and.w	r3, r3, #31
 8006d7e:	6879      	ldr	r1, [r7, #4]
 8006d80:	fa01 f303 	lsl.w	r3, r1, r3
 8006d84:	431a      	orrs	r2, r3
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	621a      	str	r2, [r3, #32]
}
 8006d8a:	bf00      	nop
 8006d8c:	371c      	adds	r7, #28
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bc80      	pop	{r7}
 8006d92:	4770      	bx	lr

08006d94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b085      	sub	sp, #20
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d101      	bne.n	8006dac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006da8:	2302      	movs	r3, #2
 8006daa:	e04b      	b.n	8006e44 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2202      	movs	r2, #2
 8006db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	68fa      	ldr	r2, [r7, #12]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68fa      	ldr	r2, [r7, #12]
 8006de4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a19      	ldr	r2, [pc, #100]	; (8006e50 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d013      	beq.n	8006e18 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006df8:	d00e      	beq.n	8006e18 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a15      	ldr	r2, [pc, #84]	; (8006e54 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d009      	beq.n	8006e18 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a13      	ldr	r2, [pc, #76]	; (8006e58 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d004      	beq.n	8006e18 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a12      	ldr	r2, [pc, #72]	; (8006e5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d10c      	bne.n	8006e32 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	68ba      	ldr	r2, [r7, #8]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	68ba      	ldr	r2, [r7, #8]
 8006e30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2201      	movs	r2, #1
 8006e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e42:	2300      	movs	r3, #0
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3714      	adds	r7, #20
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bc80      	pop	{r7}
 8006e4c:	4770      	bx	lr
 8006e4e:	bf00      	nop
 8006e50:	40012c00 	.word	0x40012c00
 8006e54:	40000400 	.word	0x40000400
 8006e58:	40000800 	.word	0x40000800
 8006e5c:	40000c00 	.word	0x40000c00

08006e60 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b083      	sub	sp, #12
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e68:	bf00      	nop
 8006e6a:	370c      	adds	r7, #12
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bc80      	pop	{r7}
 8006e70:	4770      	bx	lr

08006e72 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e72:	b480      	push	{r7}
 8006e74:	b083      	sub	sp, #12
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e7a:	bf00      	nop
 8006e7c:	370c      	adds	r7, #12
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bc80      	pop	{r7}
 8006e82:	4770      	bx	lr

08006e84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d101      	bne.n	8006e96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e042      	b.n	8006f1c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d106      	bne.n	8006eb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f7fc f9a2 	bl	80031f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2224      	movs	r2, #36	; 0x24
 8006eb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	68da      	ldr	r2, [r3, #12]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ec6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f000 f91d 	bl	8007108 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	691a      	ldr	r2, [r3, #16]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006edc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	695a      	ldr	r2, [r3, #20]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006eec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	68da      	ldr	r2, [r3, #12]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006efc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2200      	movs	r2, #0
 8006f02:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2220      	movs	r2, #32
 8006f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2220      	movs	r2, #32
 8006f10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3708      	adds	r7, #8
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}

08006f24 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b08a      	sub	sp, #40	; 0x28
 8006f28:	af02      	add	r7, sp, #8
 8006f2a:	60f8      	str	r0, [r7, #12]
 8006f2c:	60b9      	str	r1, [r7, #8]
 8006f2e:	603b      	str	r3, [r7, #0]
 8006f30:	4613      	mov	r3, r2
 8006f32:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006f34:	2300      	movs	r3, #0
 8006f36:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	2b20      	cmp	r3, #32
 8006f42:	d16d      	bne.n	8007020 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d002      	beq.n	8006f50 <HAL_UART_Transmit+0x2c>
 8006f4a:	88fb      	ldrh	r3, [r7, #6]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d101      	bne.n	8006f54 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e066      	b.n	8007022 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2200      	movs	r2, #0
 8006f58:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2221      	movs	r2, #33	; 0x21
 8006f5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f62:	f7fc ffbb 	bl	8003edc <HAL_GetTick>
 8006f66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	88fa      	ldrh	r2, [r7, #6]
 8006f6c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	88fa      	ldrh	r2, [r7, #6]
 8006f72:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f7c:	d108      	bne.n	8006f90 <HAL_UART_Transmit+0x6c>
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d104      	bne.n	8006f90 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006f86:	2300      	movs	r3, #0
 8006f88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	61bb      	str	r3, [r7, #24]
 8006f8e:	e003      	b.n	8006f98 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f94:	2300      	movs	r3, #0
 8006f96:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f98:	e02a      	b.n	8006ff0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	9300      	str	r3, [sp, #0]
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	2180      	movs	r1, #128	; 0x80
 8006fa4:	68f8      	ldr	r0, [r7, #12]
 8006fa6:	f000 f840 	bl	800702a <UART_WaitOnFlagUntilTimeout>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d001      	beq.n	8006fb4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8006fb0:	2303      	movs	r3, #3
 8006fb2:	e036      	b.n	8007022 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10b      	bne.n	8006fd2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006fba:	69bb      	ldr	r3, [r7, #24]
 8006fbc:	881b      	ldrh	r3, [r3, #0]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fc8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	3302      	adds	r3, #2
 8006fce:	61bb      	str	r3, [r7, #24]
 8006fd0:	e007      	b.n	8006fe2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006fd2:	69fb      	ldr	r3, [r7, #28]
 8006fd4:	781a      	ldrb	r2, [r3, #0]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	3301      	adds	r3, #1
 8006fe0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	3b01      	subs	r3, #1
 8006fea:	b29a      	uxth	r2, r3
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1cf      	bne.n	8006f9a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	9300      	str	r3, [sp, #0]
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	2200      	movs	r2, #0
 8007002:	2140      	movs	r1, #64	; 0x40
 8007004:	68f8      	ldr	r0, [r7, #12]
 8007006:	f000 f810 	bl	800702a <UART_WaitOnFlagUntilTimeout>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d001      	beq.n	8007014 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8007010:	2303      	movs	r3, #3
 8007012:	e006      	b.n	8007022 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2220      	movs	r2, #32
 8007018:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800701c:	2300      	movs	r3, #0
 800701e:	e000      	b.n	8007022 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007020:	2302      	movs	r3, #2
  }
}
 8007022:	4618      	mov	r0, r3
 8007024:	3720      	adds	r7, #32
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}

0800702a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800702a:	b580      	push	{r7, lr}
 800702c:	b090      	sub	sp, #64	; 0x40
 800702e:	af00      	add	r7, sp, #0
 8007030:	60f8      	str	r0, [r7, #12]
 8007032:	60b9      	str	r1, [r7, #8]
 8007034:	603b      	str	r3, [r7, #0]
 8007036:	4613      	mov	r3, r2
 8007038:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800703a:	e050      	b.n	80070de <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800703c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800703e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007042:	d04c      	beq.n	80070de <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007044:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007046:	2b00      	cmp	r3, #0
 8007048:	d007      	beq.n	800705a <UART_WaitOnFlagUntilTimeout+0x30>
 800704a:	f7fc ff47 	bl	8003edc <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007056:	429a      	cmp	r2, r3
 8007058:	d241      	bcs.n	80070de <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	330c      	adds	r3, #12
 8007060:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007064:	e853 3f00 	ldrex	r3, [r3]
 8007068:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800706a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007070:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	330c      	adds	r3, #12
 8007078:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800707a:	637a      	str	r2, [r7, #52]	; 0x34
 800707c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800707e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007080:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007082:	e841 2300 	strex	r3, r2, [r1]
 8007086:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800708a:	2b00      	cmp	r3, #0
 800708c:	d1e5      	bne.n	800705a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	3314      	adds	r3, #20
 8007094:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	e853 3f00 	ldrex	r3, [r3]
 800709c:	613b      	str	r3, [r7, #16]
   return(result);
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	f023 0301 	bic.w	r3, r3, #1
 80070a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	3314      	adds	r3, #20
 80070ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070ae:	623a      	str	r2, [r7, #32]
 80070b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b2:	69f9      	ldr	r1, [r7, #28]
 80070b4:	6a3a      	ldr	r2, [r7, #32]
 80070b6:	e841 2300 	strex	r3, r2, [r1]
 80070ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80070bc:	69bb      	ldr	r3, [r7, #24]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d1e5      	bne.n	800708e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2220      	movs	r2, #32
 80070c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2220      	movs	r2, #32
 80070ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80070da:	2303      	movs	r3, #3
 80070dc:	e00f      	b.n	80070fe <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	4013      	ands	r3, r2
 80070e8:	68ba      	ldr	r2, [r7, #8]
 80070ea:	429a      	cmp	r2, r3
 80070ec:	bf0c      	ite	eq
 80070ee:	2301      	moveq	r3, #1
 80070f0:	2300      	movne	r3, #0
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	461a      	mov	r2, r3
 80070f6:	79fb      	ldrb	r3, [r7, #7]
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d09f      	beq.n	800703c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80070fc:	2300      	movs	r3, #0
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3740      	adds	r7, #64	; 0x40
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
	...

08007108 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	68da      	ldr	r2, [r3, #12]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	430a      	orrs	r2, r1
 8007124:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	689a      	ldr	r2, [r3, #8]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	691b      	ldr	r3, [r3, #16]
 800712e:	431a      	orrs	r2, r3
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	695b      	ldr	r3, [r3, #20]
 8007134:	4313      	orrs	r3, r2
 8007136:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	68db      	ldr	r3, [r3, #12]
 800713e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007142:	f023 030c 	bic.w	r3, r3, #12
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	6812      	ldr	r2, [r2, #0]
 800714a:	68b9      	ldr	r1, [r7, #8]
 800714c:	430b      	orrs	r3, r1
 800714e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	695b      	ldr	r3, [r3, #20]
 8007156:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	699a      	ldr	r2, [r3, #24]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	430a      	orrs	r2, r1
 8007164:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a2c      	ldr	r2, [pc, #176]	; (800721c <UART_SetConfig+0x114>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d103      	bne.n	8007178 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007170:	f7fe f816 	bl	80051a0 <HAL_RCC_GetPCLK2Freq>
 8007174:	60f8      	str	r0, [r7, #12]
 8007176:	e002      	b.n	800717e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007178:	f7fd fffe 	bl	8005178 <HAL_RCC_GetPCLK1Freq>
 800717c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800717e:	68fa      	ldr	r2, [r7, #12]
 8007180:	4613      	mov	r3, r2
 8007182:	009b      	lsls	r3, r3, #2
 8007184:	4413      	add	r3, r2
 8007186:	009a      	lsls	r2, r3, #2
 8007188:	441a      	add	r2, r3
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	009b      	lsls	r3, r3, #2
 8007190:	fbb2 f3f3 	udiv	r3, r2, r3
 8007194:	4a22      	ldr	r2, [pc, #136]	; (8007220 <UART_SetConfig+0x118>)
 8007196:	fba2 2303 	umull	r2, r3, r2, r3
 800719a:	095b      	lsrs	r3, r3, #5
 800719c:	0119      	lsls	r1, r3, #4
 800719e:	68fa      	ldr	r2, [r7, #12]
 80071a0:	4613      	mov	r3, r2
 80071a2:	009b      	lsls	r3, r3, #2
 80071a4:	4413      	add	r3, r2
 80071a6:	009a      	lsls	r2, r3, #2
 80071a8:	441a      	add	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	009b      	lsls	r3, r3, #2
 80071b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80071b4:	4b1a      	ldr	r3, [pc, #104]	; (8007220 <UART_SetConfig+0x118>)
 80071b6:	fba3 0302 	umull	r0, r3, r3, r2
 80071ba:	095b      	lsrs	r3, r3, #5
 80071bc:	2064      	movs	r0, #100	; 0x64
 80071be:	fb00 f303 	mul.w	r3, r0, r3
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	011b      	lsls	r3, r3, #4
 80071c6:	3332      	adds	r3, #50	; 0x32
 80071c8:	4a15      	ldr	r2, [pc, #84]	; (8007220 <UART_SetConfig+0x118>)
 80071ca:	fba2 2303 	umull	r2, r3, r2, r3
 80071ce:	095b      	lsrs	r3, r3, #5
 80071d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071d4:	4419      	add	r1, r3
 80071d6:	68fa      	ldr	r2, [r7, #12]
 80071d8:	4613      	mov	r3, r2
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	4413      	add	r3, r2
 80071de:	009a      	lsls	r2, r3, #2
 80071e0:	441a      	add	r2, r3
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80071ec:	4b0c      	ldr	r3, [pc, #48]	; (8007220 <UART_SetConfig+0x118>)
 80071ee:	fba3 0302 	umull	r0, r3, r3, r2
 80071f2:	095b      	lsrs	r3, r3, #5
 80071f4:	2064      	movs	r0, #100	; 0x64
 80071f6:	fb00 f303 	mul.w	r3, r0, r3
 80071fa:	1ad3      	subs	r3, r2, r3
 80071fc:	011b      	lsls	r3, r3, #4
 80071fe:	3332      	adds	r3, #50	; 0x32
 8007200:	4a07      	ldr	r2, [pc, #28]	; (8007220 <UART_SetConfig+0x118>)
 8007202:	fba2 2303 	umull	r2, r3, r2, r3
 8007206:	095b      	lsrs	r3, r3, #5
 8007208:	f003 020f 	and.w	r2, r3, #15
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	440a      	add	r2, r1
 8007212:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007214:	bf00      	nop
 8007216:	3710      	adds	r7, #16
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}
 800721c:	40013800 	.word	0x40013800
 8007220:	51eb851f 	.word	0x51eb851f

08007224 <__cvt>:
 8007224:	2b00      	cmp	r3, #0
 8007226:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800722a:	461f      	mov	r7, r3
 800722c:	bfbb      	ittet	lt
 800722e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8007232:	461f      	movlt	r7, r3
 8007234:	2300      	movge	r3, #0
 8007236:	232d      	movlt	r3, #45	; 0x2d
 8007238:	b088      	sub	sp, #32
 800723a:	4614      	mov	r4, r2
 800723c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800723e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007240:	7013      	strb	r3, [r2, #0]
 8007242:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007244:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8007248:	f023 0820 	bic.w	r8, r3, #32
 800724c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007250:	d005      	beq.n	800725e <__cvt+0x3a>
 8007252:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007256:	d100      	bne.n	800725a <__cvt+0x36>
 8007258:	3501      	adds	r5, #1
 800725a:	2302      	movs	r3, #2
 800725c:	e000      	b.n	8007260 <__cvt+0x3c>
 800725e:	2303      	movs	r3, #3
 8007260:	aa07      	add	r2, sp, #28
 8007262:	9204      	str	r2, [sp, #16]
 8007264:	aa06      	add	r2, sp, #24
 8007266:	e9cd a202 	strd	sl, r2, [sp, #8]
 800726a:	e9cd 3500 	strd	r3, r5, [sp]
 800726e:	4622      	mov	r2, r4
 8007270:	463b      	mov	r3, r7
 8007272:	f000 fe81 	bl	8007f78 <_dtoa_r>
 8007276:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800727a:	4606      	mov	r6, r0
 800727c:	d102      	bne.n	8007284 <__cvt+0x60>
 800727e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007280:	07db      	lsls	r3, r3, #31
 8007282:	d522      	bpl.n	80072ca <__cvt+0xa6>
 8007284:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007288:	eb06 0905 	add.w	r9, r6, r5
 800728c:	d110      	bne.n	80072b0 <__cvt+0x8c>
 800728e:	7833      	ldrb	r3, [r6, #0]
 8007290:	2b30      	cmp	r3, #48	; 0x30
 8007292:	d10a      	bne.n	80072aa <__cvt+0x86>
 8007294:	2200      	movs	r2, #0
 8007296:	2300      	movs	r3, #0
 8007298:	4620      	mov	r0, r4
 800729a:	4639      	mov	r1, r7
 800729c:	f7f9 fbf0 	bl	8000a80 <__aeabi_dcmpeq>
 80072a0:	b918      	cbnz	r0, 80072aa <__cvt+0x86>
 80072a2:	f1c5 0501 	rsb	r5, r5, #1
 80072a6:	f8ca 5000 	str.w	r5, [sl]
 80072aa:	f8da 3000 	ldr.w	r3, [sl]
 80072ae:	4499      	add	r9, r3
 80072b0:	2200      	movs	r2, #0
 80072b2:	2300      	movs	r3, #0
 80072b4:	4620      	mov	r0, r4
 80072b6:	4639      	mov	r1, r7
 80072b8:	f7f9 fbe2 	bl	8000a80 <__aeabi_dcmpeq>
 80072bc:	b108      	cbz	r0, 80072c2 <__cvt+0x9e>
 80072be:	f8cd 901c 	str.w	r9, [sp, #28]
 80072c2:	2230      	movs	r2, #48	; 0x30
 80072c4:	9b07      	ldr	r3, [sp, #28]
 80072c6:	454b      	cmp	r3, r9
 80072c8:	d307      	bcc.n	80072da <__cvt+0xb6>
 80072ca:	4630      	mov	r0, r6
 80072cc:	9b07      	ldr	r3, [sp, #28]
 80072ce:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80072d0:	1b9b      	subs	r3, r3, r6
 80072d2:	6013      	str	r3, [r2, #0]
 80072d4:	b008      	add	sp, #32
 80072d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072da:	1c59      	adds	r1, r3, #1
 80072dc:	9107      	str	r1, [sp, #28]
 80072de:	701a      	strb	r2, [r3, #0]
 80072e0:	e7f0      	b.n	80072c4 <__cvt+0xa0>

080072e2 <__exponent>:
 80072e2:	4603      	mov	r3, r0
 80072e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072e6:	2900      	cmp	r1, #0
 80072e8:	f803 2b02 	strb.w	r2, [r3], #2
 80072ec:	bfb6      	itet	lt
 80072ee:	222d      	movlt	r2, #45	; 0x2d
 80072f0:	222b      	movge	r2, #43	; 0x2b
 80072f2:	4249      	neglt	r1, r1
 80072f4:	2909      	cmp	r1, #9
 80072f6:	7042      	strb	r2, [r0, #1]
 80072f8:	dd2a      	ble.n	8007350 <__exponent+0x6e>
 80072fa:	f10d 0207 	add.w	r2, sp, #7
 80072fe:	4617      	mov	r7, r2
 8007300:	260a      	movs	r6, #10
 8007302:	fb91 f5f6 	sdiv	r5, r1, r6
 8007306:	4694      	mov	ip, r2
 8007308:	fb06 1415 	mls	r4, r6, r5, r1
 800730c:	3430      	adds	r4, #48	; 0x30
 800730e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007312:	460c      	mov	r4, r1
 8007314:	2c63      	cmp	r4, #99	; 0x63
 8007316:	4629      	mov	r1, r5
 8007318:	f102 32ff 	add.w	r2, r2, #4294967295
 800731c:	dcf1      	bgt.n	8007302 <__exponent+0x20>
 800731e:	3130      	adds	r1, #48	; 0x30
 8007320:	f1ac 0402 	sub.w	r4, ip, #2
 8007324:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007328:	4622      	mov	r2, r4
 800732a:	1c41      	adds	r1, r0, #1
 800732c:	42ba      	cmp	r2, r7
 800732e:	d30a      	bcc.n	8007346 <__exponent+0x64>
 8007330:	f10d 0209 	add.w	r2, sp, #9
 8007334:	eba2 020c 	sub.w	r2, r2, ip
 8007338:	42bc      	cmp	r4, r7
 800733a:	bf88      	it	hi
 800733c:	2200      	movhi	r2, #0
 800733e:	4413      	add	r3, r2
 8007340:	1a18      	subs	r0, r3, r0
 8007342:	b003      	add	sp, #12
 8007344:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007346:	f812 5b01 	ldrb.w	r5, [r2], #1
 800734a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800734e:	e7ed      	b.n	800732c <__exponent+0x4a>
 8007350:	2330      	movs	r3, #48	; 0x30
 8007352:	3130      	adds	r1, #48	; 0x30
 8007354:	7083      	strb	r3, [r0, #2]
 8007356:	70c1      	strb	r1, [r0, #3]
 8007358:	1d03      	adds	r3, r0, #4
 800735a:	e7f1      	b.n	8007340 <__exponent+0x5e>

0800735c <_printf_float>:
 800735c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007360:	b091      	sub	sp, #68	; 0x44
 8007362:	460c      	mov	r4, r1
 8007364:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007368:	4616      	mov	r6, r2
 800736a:	461f      	mov	r7, r3
 800736c:	4605      	mov	r5, r0
 800736e:	f000 fce5 	bl	8007d3c <_localeconv_r>
 8007372:	6803      	ldr	r3, [r0, #0]
 8007374:	4618      	mov	r0, r3
 8007376:	9309      	str	r3, [sp, #36]	; 0x24
 8007378:	f7f8 ff56 	bl	8000228 <strlen>
 800737c:	2300      	movs	r3, #0
 800737e:	930e      	str	r3, [sp, #56]	; 0x38
 8007380:	f8d8 3000 	ldr.w	r3, [r8]
 8007384:	900a      	str	r0, [sp, #40]	; 0x28
 8007386:	3307      	adds	r3, #7
 8007388:	f023 0307 	bic.w	r3, r3, #7
 800738c:	f103 0208 	add.w	r2, r3, #8
 8007390:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007394:	f8d4 b000 	ldr.w	fp, [r4]
 8007398:	f8c8 2000 	str.w	r2, [r8]
 800739c:	e9d3 a800 	ldrd	sl, r8, [r3]
 80073a0:	4652      	mov	r2, sl
 80073a2:	4643      	mov	r3, r8
 80073a4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80073a8:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80073ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80073ae:	f04f 32ff 	mov.w	r2, #4294967295
 80073b2:	4650      	mov	r0, sl
 80073b4:	4b9c      	ldr	r3, [pc, #624]	; (8007628 <_printf_float+0x2cc>)
 80073b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80073b8:	f7f9 fb94 	bl	8000ae4 <__aeabi_dcmpun>
 80073bc:	bb70      	cbnz	r0, 800741c <_printf_float+0xc0>
 80073be:	f04f 32ff 	mov.w	r2, #4294967295
 80073c2:	4650      	mov	r0, sl
 80073c4:	4b98      	ldr	r3, [pc, #608]	; (8007628 <_printf_float+0x2cc>)
 80073c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80073c8:	f7f9 fb6e 	bl	8000aa8 <__aeabi_dcmple>
 80073cc:	bb30      	cbnz	r0, 800741c <_printf_float+0xc0>
 80073ce:	2200      	movs	r2, #0
 80073d0:	2300      	movs	r3, #0
 80073d2:	4650      	mov	r0, sl
 80073d4:	4641      	mov	r1, r8
 80073d6:	f7f9 fb5d 	bl	8000a94 <__aeabi_dcmplt>
 80073da:	b110      	cbz	r0, 80073e2 <_printf_float+0x86>
 80073dc:	232d      	movs	r3, #45	; 0x2d
 80073de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073e2:	4a92      	ldr	r2, [pc, #584]	; (800762c <_printf_float+0x2d0>)
 80073e4:	4b92      	ldr	r3, [pc, #584]	; (8007630 <_printf_float+0x2d4>)
 80073e6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80073ea:	bf94      	ite	ls
 80073ec:	4690      	movls	r8, r2
 80073ee:	4698      	movhi	r8, r3
 80073f0:	2303      	movs	r3, #3
 80073f2:	f04f 0a00 	mov.w	sl, #0
 80073f6:	6123      	str	r3, [r4, #16]
 80073f8:	f02b 0304 	bic.w	r3, fp, #4
 80073fc:	6023      	str	r3, [r4, #0]
 80073fe:	4633      	mov	r3, r6
 8007400:	4621      	mov	r1, r4
 8007402:	4628      	mov	r0, r5
 8007404:	9700      	str	r7, [sp, #0]
 8007406:	aa0f      	add	r2, sp, #60	; 0x3c
 8007408:	f000 f9d6 	bl	80077b8 <_printf_common>
 800740c:	3001      	adds	r0, #1
 800740e:	f040 8090 	bne.w	8007532 <_printf_float+0x1d6>
 8007412:	f04f 30ff 	mov.w	r0, #4294967295
 8007416:	b011      	add	sp, #68	; 0x44
 8007418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800741c:	4652      	mov	r2, sl
 800741e:	4643      	mov	r3, r8
 8007420:	4650      	mov	r0, sl
 8007422:	4641      	mov	r1, r8
 8007424:	f7f9 fb5e 	bl	8000ae4 <__aeabi_dcmpun>
 8007428:	b148      	cbz	r0, 800743e <_printf_float+0xe2>
 800742a:	f1b8 0f00 	cmp.w	r8, #0
 800742e:	bfb8      	it	lt
 8007430:	232d      	movlt	r3, #45	; 0x2d
 8007432:	4a80      	ldr	r2, [pc, #512]	; (8007634 <_printf_float+0x2d8>)
 8007434:	bfb8      	it	lt
 8007436:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800743a:	4b7f      	ldr	r3, [pc, #508]	; (8007638 <_printf_float+0x2dc>)
 800743c:	e7d3      	b.n	80073e6 <_printf_float+0x8a>
 800743e:	6863      	ldr	r3, [r4, #4]
 8007440:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007444:	1c5a      	adds	r2, r3, #1
 8007446:	d142      	bne.n	80074ce <_printf_float+0x172>
 8007448:	2306      	movs	r3, #6
 800744a:	6063      	str	r3, [r4, #4]
 800744c:	2200      	movs	r2, #0
 800744e:	9206      	str	r2, [sp, #24]
 8007450:	aa0e      	add	r2, sp, #56	; 0x38
 8007452:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007456:	aa0d      	add	r2, sp, #52	; 0x34
 8007458:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800745c:	9203      	str	r2, [sp, #12]
 800745e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8007462:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007466:	6023      	str	r3, [r4, #0]
 8007468:	6863      	ldr	r3, [r4, #4]
 800746a:	4652      	mov	r2, sl
 800746c:	9300      	str	r3, [sp, #0]
 800746e:	4628      	mov	r0, r5
 8007470:	4643      	mov	r3, r8
 8007472:	910b      	str	r1, [sp, #44]	; 0x2c
 8007474:	f7ff fed6 	bl	8007224 <__cvt>
 8007478:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800747a:	4680      	mov	r8, r0
 800747c:	2947      	cmp	r1, #71	; 0x47
 800747e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007480:	d108      	bne.n	8007494 <_printf_float+0x138>
 8007482:	1cc8      	adds	r0, r1, #3
 8007484:	db02      	blt.n	800748c <_printf_float+0x130>
 8007486:	6863      	ldr	r3, [r4, #4]
 8007488:	4299      	cmp	r1, r3
 800748a:	dd40      	ble.n	800750e <_printf_float+0x1b2>
 800748c:	f1a9 0902 	sub.w	r9, r9, #2
 8007490:	fa5f f989 	uxtb.w	r9, r9
 8007494:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007498:	d81f      	bhi.n	80074da <_printf_float+0x17e>
 800749a:	464a      	mov	r2, r9
 800749c:	3901      	subs	r1, #1
 800749e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80074a2:	910d      	str	r1, [sp, #52]	; 0x34
 80074a4:	f7ff ff1d 	bl	80072e2 <__exponent>
 80074a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80074aa:	4682      	mov	sl, r0
 80074ac:	1813      	adds	r3, r2, r0
 80074ae:	2a01      	cmp	r2, #1
 80074b0:	6123      	str	r3, [r4, #16]
 80074b2:	dc02      	bgt.n	80074ba <_printf_float+0x15e>
 80074b4:	6822      	ldr	r2, [r4, #0]
 80074b6:	07d2      	lsls	r2, r2, #31
 80074b8:	d501      	bpl.n	80074be <_printf_float+0x162>
 80074ba:	3301      	adds	r3, #1
 80074bc:	6123      	str	r3, [r4, #16]
 80074be:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d09b      	beq.n	80073fe <_printf_float+0xa2>
 80074c6:	232d      	movs	r3, #45	; 0x2d
 80074c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074cc:	e797      	b.n	80073fe <_printf_float+0xa2>
 80074ce:	2947      	cmp	r1, #71	; 0x47
 80074d0:	d1bc      	bne.n	800744c <_printf_float+0xf0>
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d1ba      	bne.n	800744c <_printf_float+0xf0>
 80074d6:	2301      	movs	r3, #1
 80074d8:	e7b7      	b.n	800744a <_printf_float+0xee>
 80074da:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80074de:	d118      	bne.n	8007512 <_printf_float+0x1b6>
 80074e0:	2900      	cmp	r1, #0
 80074e2:	6863      	ldr	r3, [r4, #4]
 80074e4:	dd0b      	ble.n	80074fe <_printf_float+0x1a2>
 80074e6:	6121      	str	r1, [r4, #16]
 80074e8:	b913      	cbnz	r3, 80074f0 <_printf_float+0x194>
 80074ea:	6822      	ldr	r2, [r4, #0]
 80074ec:	07d0      	lsls	r0, r2, #31
 80074ee:	d502      	bpl.n	80074f6 <_printf_float+0x19a>
 80074f0:	3301      	adds	r3, #1
 80074f2:	440b      	add	r3, r1
 80074f4:	6123      	str	r3, [r4, #16]
 80074f6:	f04f 0a00 	mov.w	sl, #0
 80074fa:	65a1      	str	r1, [r4, #88]	; 0x58
 80074fc:	e7df      	b.n	80074be <_printf_float+0x162>
 80074fe:	b913      	cbnz	r3, 8007506 <_printf_float+0x1aa>
 8007500:	6822      	ldr	r2, [r4, #0]
 8007502:	07d2      	lsls	r2, r2, #31
 8007504:	d501      	bpl.n	800750a <_printf_float+0x1ae>
 8007506:	3302      	adds	r3, #2
 8007508:	e7f4      	b.n	80074f4 <_printf_float+0x198>
 800750a:	2301      	movs	r3, #1
 800750c:	e7f2      	b.n	80074f4 <_printf_float+0x198>
 800750e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007512:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007514:	4299      	cmp	r1, r3
 8007516:	db05      	blt.n	8007524 <_printf_float+0x1c8>
 8007518:	6823      	ldr	r3, [r4, #0]
 800751a:	6121      	str	r1, [r4, #16]
 800751c:	07d8      	lsls	r0, r3, #31
 800751e:	d5ea      	bpl.n	80074f6 <_printf_float+0x19a>
 8007520:	1c4b      	adds	r3, r1, #1
 8007522:	e7e7      	b.n	80074f4 <_printf_float+0x198>
 8007524:	2900      	cmp	r1, #0
 8007526:	bfcc      	ite	gt
 8007528:	2201      	movgt	r2, #1
 800752a:	f1c1 0202 	rsble	r2, r1, #2
 800752e:	4413      	add	r3, r2
 8007530:	e7e0      	b.n	80074f4 <_printf_float+0x198>
 8007532:	6823      	ldr	r3, [r4, #0]
 8007534:	055a      	lsls	r2, r3, #21
 8007536:	d407      	bmi.n	8007548 <_printf_float+0x1ec>
 8007538:	6923      	ldr	r3, [r4, #16]
 800753a:	4642      	mov	r2, r8
 800753c:	4631      	mov	r1, r6
 800753e:	4628      	mov	r0, r5
 8007540:	47b8      	blx	r7
 8007542:	3001      	adds	r0, #1
 8007544:	d12b      	bne.n	800759e <_printf_float+0x242>
 8007546:	e764      	b.n	8007412 <_printf_float+0xb6>
 8007548:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800754c:	f240 80dd 	bls.w	800770a <_printf_float+0x3ae>
 8007550:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007554:	2200      	movs	r2, #0
 8007556:	2300      	movs	r3, #0
 8007558:	f7f9 fa92 	bl	8000a80 <__aeabi_dcmpeq>
 800755c:	2800      	cmp	r0, #0
 800755e:	d033      	beq.n	80075c8 <_printf_float+0x26c>
 8007560:	2301      	movs	r3, #1
 8007562:	4631      	mov	r1, r6
 8007564:	4628      	mov	r0, r5
 8007566:	4a35      	ldr	r2, [pc, #212]	; (800763c <_printf_float+0x2e0>)
 8007568:	47b8      	blx	r7
 800756a:	3001      	adds	r0, #1
 800756c:	f43f af51 	beq.w	8007412 <_printf_float+0xb6>
 8007570:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007574:	429a      	cmp	r2, r3
 8007576:	db02      	blt.n	800757e <_printf_float+0x222>
 8007578:	6823      	ldr	r3, [r4, #0]
 800757a:	07d8      	lsls	r0, r3, #31
 800757c:	d50f      	bpl.n	800759e <_printf_float+0x242>
 800757e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007582:	4631      	mov	r1, r6
 8007584:	4628      	mov	r0, r5
 8007586:	47b8      	blx	r7
 8007588:	3001      	adds	r0, #1
 800758a:	f43f af42 	beq.w	8007412 <_printf_float+0xb6>
 800758e:	f04f 0800 	mov.w	r8, #0
 8007592:	f104 091a 	add.w	r9, r4, #26
 8007596:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007598:	3b01      	subs	r3, #1
 800759a:	4543      	cmp	r3, r8
 800759c:	dc09      	bgt.n	80075b2 <_printf_float+0x256>
 800759e:	6823      	ldr	r3, [r4, #0]
 80075a0:	079b      	lsls	r3, r3, #30
 80075a2:	f100 8104 	bmi.w	80077ae <_printf_float+0x452>
 80075a6:	68e0      	ldr	r0, [r4, #12]
 80075a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075aa:	4298      	cmp	r0, r3
 80075ac:	bfb8      	it	lt
 80075ae:	4618      	movlt	r0, r3
 80075b0:	e731      	b.n	8007416 <_printf_float+0xba>
 80075b2:	2301      	movs	r3, #1
 80075b4:	464a      	mov	r2, r9
 80075b6:	4631      	mov	r1, r6
 80075b8:	4628      	mov	r0, r5
 80075ba:	47b8      	blx	r7
 80075bc:	3001      	adds	r0, #1
 80075be:	f43f af28 	beq.w	8007412 <_printf_float+0xb6>
 80075c2:	f108 0801 	add.w	r8, r8, #1
 80075c6:	e7e6      	b.n	8007596 <_printf_float+0x23a>
 80075c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	dc38      	bgt.n	8007640 <_printf_float+0x2e4>
 80075ce:	2301      	movs	r3, #1
 80075d0:	4631      	mov	r1, r6
 80075d2:	4628      	mov	r0, r5
 80075d4:	4a19      	ldr	r2, [pc, #100]	; (800763c <_printf_float+0x2e0>)
 80075d6:	47b8      	blx	r7
 80075d8:	3001      	adds	r0, #1
 80075da:	f43f af1a 	beq.w	8007412 <_printf_float+0xb6>
 80075de:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80075e2:	4313      	orrs	r3, r2
 80075e4:	d102      	bne.n	80075ec <_printf_float+0x290>
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	07d9      	lsls	r1, r3, #31
 80075ea:	d5d8      	bpl.n	800759e <_printf_float+0x242>
 80075ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075f0:	4631      	mov	r1, r6
 80075f2:	4628      	mov	r0, r5
 80075f4:	47b8      	blx	r7
 80075f6:	3001      	adds	r0, #1
 80075f8:	f43f af0b 	beq.w	8007412 <_printf_float+0xb6>
 80075fc:	f04f 0900 	mov.w	r9, #0
 8007600:	f104 0a1a 	add.w	sl, r4, #26
 8007604:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007606:	425b      	negs	r3, r3
 8007608:	454b      	cmp	r3, r9
 800760a:	dc01      	bgt.n	8007610 <_printf_float+0x2b4>
 800760c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800760e:	e794      	b.n	800753a <_printf_float+0x1de>
 8007610:	2301      	movs	r3, #1
 8007612:	4652      	mov	r2, sl
 8007614:	4631      	mov	r1, r6
 8007616:	4628      	mov	r0, r5
 8007618:	47b8      	blx	r7
 800761a:	3001      	adds	r0, #1
 800761c:	f43f aef9 	beq.w	8007412 <_printf_float+0xb6>
 8007620:	f109 0901 	add.w	r9, r9, #1
 8007624:	e7ee      	b.n	8007604 <_printf_float+0x2a8>
 8007626:	bf00      	nop
 8007628:	7fefffff 	.word	0x7fefffff
 800762c:	08009f74 	.word	0x08009f74
 8007630:	08009f78 	.word	0x08009f78
 8007634:	08009f7c 	.word	0x08009f7c
 8007638:	08009f80 	.word	0x08009f80
 800763c:	08009f84 	.word	0x08009f84
 8007640:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007642:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007644:	429a      	cmp	r2, r3
 8007646:	bfa8      	it	ge
 8007648:	461a      	movge	r2, r3
 800764a:	2a00      	cmp	r2, #0
 800764c:	4691      	mov	r9, r2
 800764e:	dc37      	bgt.n	80076c0 <_printf_float+0x364>
 8007650:	f04f 0b00 	mov.w	fp, #0
 8007654:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007658:	f104 021a 	add.w	r2, r4, #26
 800765c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007660:	ebaa 0309 	sub.w	r3, sl, r9
 8007664:	455b      	cmp	r3, fp
 8007666:	dc33      	bgt.n	80076d0 <_printf_float+0x374>
 8007668:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800766c:	429a      	cmp	r2, r3
 800766e:	db3b      	blt.n	80076e8 <_printf_float+0x38c>
 8007670:	6823      	ldr	r3, [r4, #0]
 8007672:	07da      	lsls	r2, r3, #31
 8007674:	d438      	bmi.n	80076e8 <_printf_float+0x38c>
 8007676:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800767a:	eba2 0903 	sub.w	r9, r2, r3
 800767e:	eba2 020a 	sub.w	r2, r2, sl
 8007682:	4591      	cmp	r9, r2
 8007684:	bfa8      	it	ge
 8007686:	4691      	movge	r9, r2
 8007688:	f1b9 0f00 	cmp.w	r9, #0
 800768c:	dc34      	bgt.n	80076f8 <_printf_float+0x39c>
 800768e:	f04f 0800 	mov.w	r8, #0
 8007692:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007696:	f104 0a1a 	add.w	sl, r4, #26
 800769a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800769e:	1a9b      	subs	r3, r3, r2
 80076a0:	eba3 0309 	sub.w	r3, r3, r9
 80076a4:	4543      	cmp	r3, r8
 80076a6:	f77f af7a 	ble.w	800759e <_printf_float+0x242>
 80076aa:	2301      	movs	r3, #1
 80076ac:	4652      	mov	r2, sl
 80076ae:	4631      	mov	r1, r6
 80076b0:	4628      	mov	r0, r5
 80076b2:	47b8      	blx	r7
 80076b4:	3001      	adds	r0, #1
 80076b6:	f43f aeac 	beq.w	8007412 <_printf_float+0xb6>
 80076ba:	f108 0801 	add.w	r8, r8, #1
 80076be:	e7ec      	b.n	800769a <_printf_float+0x33e>
 80076c0:	4613      	mov	r3, r2
 80076c2:	4631      	mov	r1, r6
 80076c4:	4642      	mov	r2, r8
 80076c6:	4628      	mov	r0, r5
 80076c8:	47b8      	blx	r7
 80076ca:	3001      	adds	r0, #1
 80076cc:	d1c0      	bne.n	8007650 <_printf_float+0x2f4>
 80076ce:	e6a0      	b.n	8007412 <_printf_float+0xb6>
 80076d0:	2301      	movs	r3, #1
 80076d2:	4631      	mov	r1, r6
 80076d4:	4628      	mov	r0, r5
 80076d6:	920b      	str	r2, [sp, #44]	; 0x2c
 80076d8:	47b8      	blx	r7
 80076da:	3001      	adds	r0, #1
 80076dc:	f43f ae99 	beq.w	8007412 <_printf_float+0xb6>
 80076e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076e2:	f10b 0b01 	add.w	fp, fp, #1
 80076e6:	e7b9      	b.n	800765c <_printf_float+0x300>
 80076e8:	4631      	mov	r1, r6
 80076ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80076ee:	4628      	mov	r0, r5
 80076f0:	47b8      	blx	r7
 80076f2:	3001      	adds	r0, #1
 80076f4:	d1bf      	bne.n	8007676 <_printf_float+0x31a>
 80076f6:	e68c      	b.n	8007412 <_printf_float+0xb6>
 80076f8:	464b      	mov	r3, r9
 80076fa:	4631      	mov	r1, r6
 80076fc:	4628      	mov	r0, r5
 80076fe:	eb08 020a 	add.w	r2, r8, sl
 8007702:	47b8      	blx	r7
 8007704:	3001      	adds	r0, #1
 8007706:	d1c2      	bne.n	800768e <_printf_float+0x332>
 8007708:	e683      	b.n	8007412 <_printf_float+0xb6>
 800770a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800770c:	2a01      	cmp	r2, #1
 800770e:	dc01      	bgt.n	8007714 <_printf_float+0x3b8>
 8007710:	07db      	lsls	r3, r3, #31
 8007712:	d539      	bpl.n	8007788 <_printf_float+0x42c>
 8007714:	2301      	movs	r3, #1
 8007716:	4642      	mov	r2, r8
 8007718:	4631      	mov	r1, r6
 800771a:	4628      	mov	r0, r5
 800771c:	47b8      	blx	r7
 800771e:	3001      	adds	r0, #1
 8007720:	f43f ae77 	beq.w	8007412 <_printf_float+0xb6>
 8007724:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007728:	4631      	mov	r1, r6
 800772a:	4628      	mov	r0, r5
 800772c:	47b8      	blx	r7
 800772e:	3001      	adds	r0, #1
 8007730:	f43f ae6f 	beq.w	8007412 <_printf_float+0xb6>
 8007734:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007738:	2200      	movs	r2, #0
 800773a:	2300      	movs	r3, #0
 800773c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8007740:	f7f9 f99e 	bl	8000a80 <__aeabi_dcmpeq>
 8007744:	b9d8      	cbnz	r0, 800777e <_printf_float+0x422>
 8007746:	f109 33ff 	add.w	r3, r9, #4294967295
 800774a:	f108 0201 	add.w	r2, r8, #1
 800774e:	4631      	mov	r1, r6
 8007750:	4628      	mov	r0, r5
 8007752:	47b8      	blx	r7
 8007754:	3001      	adds	r0, #1
 8007756:	d10e      	bne.n	8007776 <_printf_float+0x41a>
 8007758:	e65b      	b.n	8007412 <_printf_float+0xb6>
 800775a:	2301      	movs	r3, #1
 800775c:	464a      	mov	r2, r9
 800775e:	4631      	mov	r1, r6
 8007760:	4628      	mov	r0, r5
 8007762:	47b8      	blx	r7
 8007764:	3001      	adds	r0, #1
 8007766:	f43f ae54 	beq.w	8007412 <_printf_float+0xb6>
 800776a:	f108 0801 	add.w	r8, r8, #1
 800776e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007770:	3b01      	subs	r3, #1
 8007772:	4543      	cmp	r3, r8
 8007774:	dcf1      	bgt.n	800775a <_printf_float+0x3fe>
 8007776:	4653      	mov	r3, sl
 8007778:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800777c:	e6de      	b.n	800753c <_printf_float+0x1e0>
 800777e:	f04f 0800 	mov.w	r8, #0
 8007782:	f104 091a 	add.w	r9, r4, #26
 8007786:	e7f2      	b.n	800776e <_printf_float+0x412>
 8007788:	2301      	movs	r3, #1
 800778a:	4642      	mov	r2, r8
 800778c:	e7df      	b.n	800774e <_printf_float+0x3f2>
 800778e:	2301      	movs	r3, #1
 8007790:	464a      	mov	r2, r9
 8007792:	4631      	mov	r1, r6
 8007794:	4628      	mov	r0, r5
 8007796:	47b8      	blx	r7
 8007798:	3001      	adds	r0, #1
 800779a:	f43f ae3a 	beq.w	8007412 <_printf_float+0xb6>
 800779e:	f108 0801 	add.w	r8, r8, #1
 80077a2:	68e3      	ldr	r3, [r4, #12]
 80077a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80077a6:	1a5b      	subs	r3, r3, r1
 80077a8:	4543      	cmp	r3, r8
 80077aa:	dcf0      	bgt.n	800778e <_printf_float+0x432>
 80077ac:	e6fb      	b.n	80075a6 <_printf_float+0x24a>
 80077ae:	f04f 0800 	mov.w	r8, #0
 80077b2:	f104 0919 	add.w	r9, r4, #25
 80077b6:	e7f4      	b.n	80077a2 <_printf_float+0x446>

080077b8 <_printf_common>:
 80077b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077bc:	4616      	mov	r6, r2
 80077be:	4699      	mov	r9, r3
 80077c0:	688a      	ldr	r2, [r1, #8]
 80077c2:	690b      	ldr	r3, [r1, #16]
 80077c4:	4607      	mov	r7, r0
 80077c6:	4293      	cmp	r3, r2
 80077c8:	bfb8      	it	lt
 80077ca:	4613      	movlt	r3, r2
 80077cc:	6033      	str	r3, [r6, #0]
 80077ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80077d2:	460c      	mov	r4, r1
 80077d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80077d8:	b10a      	cbz	r2, 80077de <_printf_common+0x26>
 80077da:	3301      	adds	r3, #1
 80077dc:	6033      	str	r3, [r6, #0]
 80077de:	6823      	ldr	r3, [r4, #0]
 80077e0:	0699      	lsls	r1, r3, #26
 80077e2:	bf42      	ittt	mi
 80077e4:	6833      	ldrmi	r3, [r6, #0]
 80077e6:	3302      	addmi	r3, #2
 80077e8:	6033      	strmi	r3, [r6, #0]
 80077ea:	6825      	ldr	r5, [r4, #0]
 80077ec:	f015 0506 	ands.w	r5, r5, #6
 80077f0:	d106      	bne.n	8007800 <_printf_common+0x48>
 80077f2:	f104 0a19 	add.w	sl, r4, #25
 80077f6:	68e3      	ldr	r3, [r4, #12]
 80077f8:	6832      	ldr	r2, [r6, #0]
 80077fa:	1a9b      	subs	r3, r3, r2
 80077fc:	42ab      	cmp	r3, r5
 80077fe:	dc2b      	bgt.n	8007858 <_printf_common+0xa0>
 8007800:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007804:	1e13      	subs	r3, r2, #0
 8007806:	6822      	ldr	r2, [r4, #0]
 8007808:	bf18      	it	ne
 800780a:	2301      	movne	r3, #1
 800780c:	0692      	lsls	r2, r2, #26
 800780e:	d430      	bmi.n	8007872 <_printf_common+0xba>
 8007810:	4649      	mov	r1, r9
 8007812:	4638      	mov	r0, r7
 8007814:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007818:	47c0      	blx	r8
 800781a:	3001      	adds	r0, #1
 800781c:	d023      	beq.n	8007866 <_printf_common+0xae>
 800781e:	6823      	ldr	r3, [r4, #0]
 8007820:	6922      	ldr	r2, [r4, #16]
 8007822:	f003 0306 	and.w	r3, r3, #6
 8007826:	2b04      	cmp	r3, #4
 8007828:	bf14      	ite	ne
 800782a:	2500      	movne	r5, #0
 800782c:	6833      	ldreq	r3, [r6, #0]
 800782e:	f04f 0600 	mov.w	r6, #0
 8007832:	bf08      	it	eq
 8007834:	68e5      	ldreq	r5, [r4, #12]
 8007836:	f104 041a 	add.w	r4, r4, #26
 800783a:	bf08      	it	eq
 800783c:	1aed      	subeq	r5, r5, r3
 800783e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007842:	bf08      	it	eq
 8007844:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007848:	4293      	cmp	r3, r2
 800784a:	bfc4      	itt	gt
 800784c:	1a9b      	subgt	r3, r3, r2
 800784e:	18ed      	addgt	r5, r5, r3
 8007850:	42b5      	cmp	r5, r6
 8007852:	d11a      	bne.n	800788a <_printf_common+0xd2>
 8007854:	2000      	movs	r0, #0
 8007856:	e008      	b.n	800786a <_printf_common+0xb2>
 8007858:	2301      	movs	r3, #1
 800785a:	4652      	mov	r2, sl
 800785c:	4649      	mov	r1, r9
 800785e:	4638      	mov	r0, r7
 8007860:	47c0      	blx	r8
 8007862:	3001      	adds	r0, #1
 8007864:	d103      	bne.n	800786e <_printf_common+0xb6>
 8007866:	f04f 30ff 	mov.w	r0, #4294967295
 800786a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800786e:	3501      	adds	r5, #1
 8007870:	e7c1      	b.n	80077f6 <_printf_common+0x3e>
 8007872:	2030      	movs	r0, #48	; 0x30
 8007874:	18e1      	adds	r1, r4, r3
 8007876:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800787a:	1c5a      	adds	r2, r3, #1
 800787c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007880:	4422      	add	r2, r4
 8007882:	3302      	adds	r3, #2
 8007884:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007888:	e7c2      	b.n	8007810 <_printf_common+0x58>
 800788a:	2301      	movs	r3, #1
 800788c:	4622      	mov	r2, r4
 800788e:	4649      	mov	r1, r9
 8007890:	4638      	mov	r0, r7
 8007892:	47c0      	blx	r8
 8007894:	3001      	adds	r0, #1
 8007896:	d0e6      	beq.n	8007866 <_printf_common+0xae>
 8007898:	3601      	adds	r6, #1
 800789a:	e7d9      	b.n	8007850 <_printf_common+0x98>

0800789c <_printf_i>:
 800789c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078a0:	7e0f      	ldrb	r7, [r1, #24]
 80078a2:	4691      	mov	r9, r2
 80078a4:	2f78      	cmp	r7, #120	; 0x78
 80078a6:	4680      	mov	r8, r0
 80078a8:	460c      	mov	r4, r1
 80078aa:	469a      	mov	sl, r3
 80078ac:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80078ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80078b2:	d807      	bhi.n	80078c4 <_printf_i+0x28>
 80078b4:	2f62      	cmp	r7, #98	; 0x62
 80078b6:	d80a      	bhi.n	80078ce <_printf_i+0x32>
 80078b8:	2f00      	cmp	r7, #0
 80078ba:	f000 80d5 	beq.w	8007a68 <_printf_i+0x1cc>
 80078be:	2f58      	cmp	r7, #88	; 0x58
 80078c0:	f000 80c1 	beq.w	8007a46 <_printf_i+0x1aa>
 80078c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80078c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80078cc:	e03a      	b.n	8007944 <_printf_i+0xa8>
 80078ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80078d2:	2b15      	cmp	r3, #21
 80078d4:	d8f6      	bhi.n	80078c4 <_printf_i+0x28>
 80078d6:	a101      	add	r1, pc, #4	; (adr r1, 80078dc <_printf_i+0x40>)
 80078d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80078dc:	08007935 	.word	0x08007935
 80078e0:	08007949 	.word	0x08007949
 80078e4:	080078c5 	.word	0x080078c5
 80078e8:	080078c5 	.word	0x080078c5
 80078ec:	080078c5 	.word	0x080078c5
 80078f0:	080078c5 	.word	0x080078c5
 80078f4:	08007949 	.word	0x08007949
 80078f8:	080078c5 	.word	0x080078c5
 80078fc:	080078c5 	.word	0x080078c5
 8007900:	080078c5 	.word	0x080078c5
 8007904:	080078c5 	.word	0x080078c5
 8007908:	08007a4f 	.word	0x08007a4f
 800790c:	08007975 	.word	0x08007975
 8007910:	08007a09 	.word	0x08007a09
 8007914:	080078c5 	.word	0x080078c5
 8007918:	080078c5 	.word	0x080078c5
 800791c:	08007a71 	.word	0x08007a71
 8007920:	080078c5 	.word	0x080078c5
 8007924:	08007975 	.word	0x08007975
 8007928:	080078c5 	.word	0x080078c5
 800792c:	080078c5 	.word	0x080078c5
 8007930:	08007a11 	.word	0x08007a11
 8007934:	682b      	ldr	r3, [r5, #0]
 8007936:	1d1a      	adds	r2, r3, #4
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	602a      	str	r2, [r5, #0]
 800793c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007940:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007944:	2301      	movs	r3, #1
 8007946:	e0a0      	b.n	8007a8a <_printf_i+0x1ee>
 8007948:	6820      	ldr	r0, [r4, #0]
 800794a:	682b      	ldr	r3, [r5, #0]
 800794c:	0607      	lsls	r7, r0, #24
 800794e:	f103 0104 	add.w	r1, r3, #4
 8007952:	6029      	str	r1, [r5, #0]
 8007954:	d501      	bpl.n	800795a <_printf_i+0xbe>
 8007956:	681e      	ldr	r6, [r3, #0]
 8007958:	e003      	b.n	8007962 <_printf_i+0xc6>
 800795a:	0646      	lsls	r6, r0, #25
 800795c:	d5fb      	bpl.n	8007956 <_printf_i+0xba>
 800795e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007962:	2e00      	cmp	r6, #0
 8007964:	da03      	bge.n	800796e <_printf_i+0xd2>
 8007966:	232d      	movs	r3, #45	; 0x2d
 8007968:	4276      	negs	r6, r6
 800796a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800796e:	230a      	movs	r3, #10
 8007970:	4859      	ldr	r0, [pc, #356]	; (8007ad8 <_printf_i+0x23c>)
 8007972:	e012      	b.n	800799a <_printf_i+0xfe>
 8007974:	682b      	ldr	r3, [r5, #0]
 8007976:	6820      	ldr	r0, [r4, #0]
 8007978:	1d19      	adds	r1, r3, #4
 800797a:	6029      	str	r1, [r5, #0]
 800797c:	0605      	lsls	r5, r0, #24
 800797e:	d501      	bpl.n	8007984 <_printf_i+0xe8>
 8007980:	681e      	ldr	r6, [r3, #0]
 8007982:	e002      	b.n	800798a <_printf_i+0xee>
 8007984:	0641      	lsls	r1, r0, #25
 8007986:	d5fb      	bpl.n	8007980 <_printf_i+0xe4>
 8007988:	881e      	ldrh	r6, [r3, #0]
 800798a:	2f6f      	cmp	r7, #111	; 0x6f
 800798c:	bf0c      	ite	eq
 800798e:	2308      	moveq	r3, #8
 8007990:	230a      	movne	r3, #10
 8007992:	4851      	ldr	r0, [pc, #324]	; (8007ad8 <_printf_i+0x23c>)
 8007994:	2100      	movs	r1, #0
 8007996:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800799a:	6865      	ldr	r5, [r4, #4]
 800799c:	2d00      	cmp	r5, #0
 800799e:	bfa8      	it	ge
 80079a0:	6821      	ldrge	r1, [r4, #0]
 80079a2:	60a5      	str	r5, [r4, #8]
 80079a4:	bfa4      	itt	ge
 80079a6:	f021 0104 	bicge.w	r1, r1, #4
 80079aa:	6021      	strge	r1, [r4, #0]
 80079ac:	b90e      	cbnz	r6, 80079b2 <_printf_i+0x116>
 80079ae:	2d00      	cmp	r5, #0
 80079b0:	d04b      	beq.n	8007a4a <_printf_i+0x1ae>
 80079b2:	4615      	mov	r5, r2
 80079b4:	fbb6 f1f3 	udiv	r1, r6, r3
 80079b8:	fb03 6711 	mls	r7, r3, r1, r6
 80079bc:	5dc7      	ldrb	r7, [r0, r7]
 80079be:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80079c2:	4637      	mov	r7, r6
 80079c4:	42bb      	cmp	r3, r7
 80079c6:	460e      	mov	r6, r1
 80079c8:	d9f4      	bls.n	80079b4 <_printf_i+0x118>
 80079ca:	2b08      	cmp	r3, #8
 80079cc:	d10b      	bne.n	80079e6 <_printf_i+0x14a>
 80079ce:	6823      	ldr	r3, [r4, #0]
 80079d0:	07de      	lsls	r6, r3, #31
 80079d2:	d508      	bpl.n	80079e6 <_printf_i+0x14a>
 80079d4:	6923      	ldr	r3, [r4, #16]
 80079d6:	6861      	ldr	r1, [r4, #4]
 80079d8:	4299      	cmp	r1, r3
 80079da:	bfde      	ittt	le
 80079dc:	2330      	movle	r3, #48	; 0x30
 80079de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80079e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80079e6:	1b52      	subs	r2, r2, r5
 80079e8:	6122      	str	r2, [r4, #16]
 80079ea:	464b      	mov	r3, r9
 80079ec:	4621      	mov	r1, r4
 80079ee:	4640      	mov	r0, r8
 80079f0:	f8cd a000 	str.w	sl, [sp]
 80079f4:	aa03      	add	r2, sp, #12
 80079f6:	f7ff fedf 	bl	80077b8 <_printf_common>
 80079fa:	3001      	adds	r0, #1
 80079fc:	d14a      	bne.n	8007a94 <_printf_i+0x1f8>
 80079fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007a02:	b004      	add	sp, #16
 8007a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a08:	6823      	ldr	r3, [r4, #0]
 8007a0a:	f043 0320 	orr.w	r3, r3, #32
 8007a0e:	6023      	str	r3, [r4, #0]
 8007a10:	2778      	movs	r7, #120	; 0x78
 8007a12:	4832      	ldr	r0, [pc, #200]	; (8007adc <_printf_i+0x240>)
 8007a14:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007a18:	6823      	ldr	r3, [r4, #0]
 8007a1a:	6829      	ldr	r1, [r5, #0]
 8007a1c:	061f      	lsls	r7, r3, #24
 8007a1e:	f851 6b04 	ldr.w	r6, [r1], #4
 8007a22:	d402      	bmi.n	8007a2a <_printf_i+0x18e>
 8007a24:	065f      	lsls	r7, r3, #25
 8007a26:	bf48      	it	mi
 8007a28:	b2b6      	uxthmi	r6, r6
 8007a2a:	07df      	lsls	r7, r3, #31
 8007a2c:	bf48      	it	mi
 8007a2e:	f043 0320 	orrmi.w	r3, r3, #32
 8007a32:	6029      	str	r1, [r5, #0]
 8007a34:	bf48      	it	mi
 8007a36:	6023      	strmi	r3, [r4, #0]
 8007a38:	b91e      	cbnz	r6, 8007a42 <_printf_i+0x1a6>
 8007a3a:	6823      	ldr	r3, [r4, #0]
 8007a3c:	f023 0320 	bic.w	r3, r3, #32
 8007a40:	6023      	str	r3, [r4, #0]
 8007a42:	2310      	movs	r3, #16
 8007a44:	e7a6      	b.n	8007994 <_printf_i+0xf8>
 8007a46:	4824      	ldr	r0, [pc, #144]	; (8007ad8 <_printf_i+0x23c>)
 8007a48:	e7e4      	b.n	8007a14 <_printf_i+0x178>
 8007a4a:	4615      	mov	r5, r2
 8007a4c:	e7bd      	b.n	80079ca <_printf_i+0x12e>
 8007a4e:	682b      	ldr	r3, [r5, #0]
 8007a50:	6826      	ldr	r6, [r4, #0]
 8007a52:	1d18      	adds	r0, r3, #4
 8007a54:	6961      	ldr	r1, [r4, #20]
 8007a56:	6028      	str	r0, [r5, #0]
 8007a58:	0635      	lsls	r5, r6, #24
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	d501      	bpl.n	8007a62 <_printf_i+0x1c6>
 8007a5e:	6019      	str	r1, [r3, #0]
 8007a60:	e002      	b.n	8007a68 <_printf_i+0x1cc>
 8007a62:	0670      	lsls	r0, r6, #25
 8007a64:	d5fb      	bpl.n	8007a5e <_printf_i+0x1c2>
 8007a66:	8019      	strh	r1, [r3, #0]
 8007a68:	2300      	movs	r3, #0
 8007a6a:	4615      	mov	r5, r2
 8007a6c:	6123      	str	r3, [r4, #16]
 8007a6e:	e7bc      	b.n	80079ea <_printf_i+0x14e>
 8007a70:	682b      	ldr	r3, [r5, #0]
 8007a72:	2100      	movs	r1, #0
 8007a74:	1d1a      	adds	r2, r3, #4
 8007a76:	602a      	str	r2, [r5, #0]
 8007a78:	681d      	ldr	r5, [r3, #0]
 8007a7a:	6862      	ldr	r2, [r4, #4]
 8007a7c:	4628      	mov	r0, r5
 8007a7e:	f000 f9d4 	bl	8007e2a <memchr>
 8007a82:	b108      	cbz	r0, 8007a88 <_printf_i+0x1ec>
 8007a84:	1b40      	subs	r0, r0, r5
 8007a86:	6060      	str	r0, [r4, #4]
 8007a88:	6863      	ldr	r3, [r4, #4]
 8007a8a:	6123      	str	r3, [r4, #16]
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a92:	e7aa      	b.n	80079ea <_printf_i+0x14e>
 8007a94:	462a      	mov	r2, r5
 8007a96:	4649      	mov	r1, r9
 8007a98:	4640      	mov	r0, r8
 8007a9a:	6923      	ldr	r3, [r4, #16]
 8007a9c:	47d0      	blx	sl
 8007a9e:	3001      	adds	r0, #1
 8007aa0:	d0ad      	beq.n	80079fe <_printf_i+0x162>
 8007aa2:	6823      	ldr	r3, [r4, #0]
 8007aa4:	079b      	lsls	r3, r3, #30
 8007aa6:	d413      	bmi.n	8007ad0 <_printf_i+0x234>
 8007aa8:	68e0      	ldr	r0, [r4, #12]
 8007aaa:	9b03      	ldr	r3, [sp, #12]
 8007aac:	4298      	cmp	r0, r3
 8007aae:	bfb8      	it	lt
 8007ab0:	4618      	movlt	r0, r3
 8007ab2:	e7a6      	b.n	8007a02 <_printf_i+0x166>
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	4632      	mov	r2, r6
 8007ab8:	4649      	mov	r1, r9
 8007aba:	4640      	mov	r0, r8
 8007abc:	47d0      	blx	sl
 8007abe:	3001      	adds	r0, #1
 8007ac0:	d09d      	beq.n	80079fe <_printf_i+0x162>
 8007ac2:	3501      	adds	r5, #1
 8007ac4:	68e3      	ldr	r3, [r4, #12]
 8007ac6:	9903      	ldr	r1, [sp, #12]
 8007ac8:	1a5b      	subs	r3, r3, r1
 8007aca:	42ab      	cmp	r3, r5
 8007acc:	dcf2      	bgt.n	8007ab4 <_printf_i+0x218>
 8007ace:	e7eb      	b.n	8007aa8 <_printf_i+0x20c>
 8007ad0:	2500      	movs	r5, #0
 8007ad2:	f104 0619 	add.w	r6, r4, #25
 8007ad6:	e7f5      	b.n	8007ac4 <_printf_i+0x228>
 8007ad8:	08009f86 	.word	0x08009f86
 8007adc:	08009f97 	.word	0x08009f97

08007ae0 <std>:
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	b510      	push	{r4, lr}
 8007ae4:	4604      	mov	r4, r0
 8007ae6:	e9c0 3300 	strd	r3, r3, [r0]
 8007aea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007aee:	6083      	str	r3, [r0, #8]
 8007af0:	8181      	strh	r1, [r0, #12]
 8007af2:	6643      	str	r3, [r0, #100]	; 0x64
 8007af4:	81c2      	strh	r2, [r0, #14]
 8007af6:	6183      	str	r3, [r0, #24]
 8007af8:	4619      	mov	r1, r3
 8007afa:	2208      	movs	r2, #8
 8007afc:	305c      	adds	r0, #92	; 0x5c
 8007afe:	f000 f914 	bl	8007d2a <memset>
 8007b02:	4b0d      	ldr	r3, [pc, #52]	; (8007b38 <std+0x58>)
 8007b04:	6224      	str	r4, [r4, #32]
 8007b06:	6263      	str	r3, [r4, #36]	; 0x24
 8007b08:	4b0c      	ldr	r3, [pc, #48]	; (8007b3c <std+0x5c>)
 8007b0a:	62a3      	str	r3, [r4, #40]	; 0x28
 8007b0c:	4b0c      	ldr	r3, [pc, #48]	; (8007b40 <std+0x60>)
 8007b0e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007b10:	4b0c      	ldr	r3, [pc, #48]	; (8007b44 <std+0x64>)
 8007b12:	6323      	str	r3, [r4, #48]	; 0x30
 8007b14:	4b0c      	ldr	r3, [pc, #48]	; (8007b48 <std+0x68>)
 8007b16:	429c      	cmp	r4, r3
 8007b18:	d006      	beq.n	8007b28 <std+0x48>
 8007b1a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007b1e:	4294      	cmp	r4, r2
 8007b20:	d002      	beq.n	8007b28 <std+0x48>
 8007b22:	33d0      	adds	r3, #208	; 0xd0
 8007b24:	429c      	cmp	r4, r3
 8007b26:	d105      	bne.n	8007b34 <std+0x54>
 8007b28:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b30:	f000 b978 	b.w	8007e24 <__retarget_lock_init_recursive>
 8007b34:	bd10      	pop	{r4, pc}
 8007b36:	bf00      	nop
 8007b38:	08007ca5 	.word	0x08007ca5
 8007b3c:	08007cc7 	.word	0x08007cc7
 8007b40:	08007cff 	.word	0x08007cff
 8007b44:	08007d23 	.word	0x08007d23
 8007b48:	20000684 	.word	0x20000684

08007b4c <stdio_exit_handler>:
 8007b4c:	4a02      	ldr	r2, [pc, #8]	; (8007b58 <stdio_exit_handler+0xc>)
 8007b4e:	4903      	ldr	r1, [pc, #12]	; (8007b5c <stdio_exit_handler+0x10>)
 8007b50:	4803      	ldr	r0, [pc, #12]	; (8007b60 <stdio_exit_handler+0x14>)
 8007b52:	f000 b869 	b.w	8007c28 <_fwalk_sglue>
 8007b56:	bf00      	nop
 8007b58:	20000098 	.word	0x20000098
 8007b5c:	0800981d 	.word	0x0800981d
 8007b60:	20000210 	.word	0x20000210

08007b64 <cleanup_stdio>:
 8007b64:	6841      	ldr	r1, [r0, #4]
 8007b66:	4b0c      	ldr	r3, [pc, #48]	; (8007b98 <cleanup_stdio+0x34>)
 8007b68:	b510      	push	{r4, lr}
 8007b6a:	4299      	cmp	r1, r3
 8007b6c:	4604      	mov	r4, r0
 8007b6e:	d001      	beq.n	8007b74 <cleanup_stdio+0x10>
 8007b70:	f001 fe54 	bl	800981c <_fflush_r>
 8007b74:	68a1      	ldr	r1, [r4, #8]
 8007b76:	4b09      	ldr	r3, [pc, #36]	; (8007b9c <cleanup_stdio+0x38>)
 8007b78:	4299      	cmp	r1, r3
 8007b7a:	d002      	beq.n	8007b82 <cleanup_stdio+0x1e>
 8007b7c:	4620      	mov	r0, r4
 8007b7e:	f001 fe4d 	bl	800981c <_fflush_r>
 8007b82:	68e1      	ldr	r1, [r4, #12]
 8007b84:	4b06      	ldr	r3, [pc, #24]	; (8007ba0 <cleanup_stdio+0x3c>)
 8007b86:	4299      	cmp	r1, r3
 8007b88:	d004      	beq.n	8007b94 <cleanup_stdio+0x30>
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b90:	f001 be44 	b.w	800981c <_fflush_r>
 8007b94:	bd10      	pop	{r4, pc}
 8007b96:	bf00      	nop
 8007b98:	20000684 	.word	0x20000684
 8007b9c:	200006ec 	.word	0x200006ec
 8007ba0:	20000754 	.word	0x20000754

08007ba4 <global_stdio_init.part.0>:
 8007ba4:	b510      	push	{r4, lr}
 8007ba6:	4b0b      	ldr	r3, [pc, #44]	; (8007bd4 <global_stdio_init.part.0+0x30>)
 8007ba8:	4c0b      	ldr	r4, [pc, #44]	; (8007bd8 <global_stdio_init.part.0+0x34>)
 8007baa:	4a0c      	ldr	r2, [pc, #48]	; (8007bdc <global_stdio_init.part.0+0x38>)
 8007bac:	4620      	mov	r0, r4
 8007bae:	601a      	str	r2, [r3, #0]
 8007bb0:	2104      	movs	r1, #4
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f7ff ff94 	bl	8007ae0 <std>
 8007bb8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	2109      	movs	r1, #9
 8007bc0:	f7ff ff8e 	bl	8007ae0 <std>
 8007bc4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007bc8:	2202      	movs	r2, #2
 8007bca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bce:	2112      	movs	r1, #18
 8007bd0:	f7ff bf86 	b.w	8007ae0 <std>
 8007bd4:	200007bc 	.word	0x200007bc
 8007bd8:	20000684 	.word	0x20000684
 8007bdc:	08007b4d 	.word	0x08007b4d

08007be0 <__sfp_lock_acquire>:
 8007be0:	4801      	ldr	r0, [pc, #4]	; (8007be8 <__sfp_lock_acquire+0x8>)
 8007be2:	f000 b920 	b.w	8007e26 <__retarget_lock_acquire_recursive>
 8007be6:	bf00      	nop
 8007be8:	200007c5 	.word	0x200007c5

08007bec <__sfp_lock_release>:
 8007bec:	4801      	ldr	r0, [pc, #4]	; (8007bf4 <__sfp_lock_release+0x8>)
 8007bee:	f000 b91b 	b.w	8007e28 <__retarget_lock_release_recursive>
 8007bf2:	bf00      	nop
 8007bf4:	200007c5 	.word	0x200007c5

08007bf8 <__sinit>:
 8007bf8:	b510      	push	{r4, lr}
 8007bfa:	4604      	mov	r4, r0
 8007bfc:	f7ff fff0 	bl	8007be0 <__sfp_lock_acquire>
 8007c00:	6a23      	ldr	r3, [r4, #32]
 8007c02:	b11b      	cbz	r3, 8007c0c <__sinit+0x14>
 8007c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c08:	f7ff bff0 	b.w	8007bec <__sfp_lock_release>
 8007c0c:	4b04      	ldr	r3, [pc, #16]	; (8007c20 <__sinit+0x28>)
 8007c0e:	6223      	str	r3, [r4, #32]
 8007c10:	4b04      	ldr	r3, [pc, #16]	; (8007c24 <__sinit+0x2c>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d1f5      	bne.n	8007c04 <__sinit+0xc>
 8007c18:	f7ff ffc4 	bl	8007ba4 <global_stdio_init.part.0>
 8007c1c:	e7f2      	b.n	8007c04 <__sinit+0xc>
 8007c1e:	bf00      	nop
 8007c20:	08007b65 	.word	0x08007b65
 8007c24:	200007bc 	.word	0x200007bc

08007c28 <_fwalk_sglue>:
 8007c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c2c:	4607      	mov	r7, r0
 8007c2e:	4688      	mov	r8, r1
 8007c30:	4614      	mov	r4, r2
 8007c32:	2600      	movs	r6, #0
 8007c34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c38:	f1b9 0901 	subs.w	r9, r9, #1
 8007c3c:	d505      	bpl.n	8007c4a <_fwalk_sglue+0x22>
 8007c3e:	6824      	ldr	r4, [r4, #0]
 8007c40:	2c00      	cmp	r4, #0
 8007c42:	d1f7      	bne.n	8007c34 <_fwalk_sglue+0xc>
 8007c44:	4630      	mov	r0, r6
 8007c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c4a:	89ab      	ldrh	r3, [r5, #12]
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d907      	bls.n	8007c60 <_fwalk_sglue+0x38>
 8007c50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c54:	3301      	adds	r3, #1
 8007c56:	d003      	beq.n	8007c60 <_fwalk_sglue+0x38>
 8007c58:	4629      	mov	r1, r5
 8007c5a:	4638      	mov	r0, r7
 8007c5c:	47c0      	blx	r8
 8007c5e:	4306      	orrs	r6, r0
 8007c60:	3568      	adds	r5, #104	; 0x68
 8007c62:	e7e9      	b.n	8007c38 <_fwalk_sglue+0x10>

08007c64 <siprintf>:
 8007c64:	b40e      	push	{r1, r2, r3}
 8007c66:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007c6a:	b500      	push	{lr}
 8007c6c:	b09c      	sub	sp, #112	; 0x70
 8007c6e:	ab1d      	add	r3, sp, #116	; 0x74
 8007c70:	9002      	str	r0, [sp, #8]
 8007c72:	9006      	str	r0, [sp, #24]
 8007c74:	9107      	str	r1, [sp, #28]
 8007c76:	9104      	str	r1, [sp, #16]
 8007c78:	4808      	ldr	r0, [pc, #32]	; (8007c9c <siprintf+0x38>)
 8007c7a:	4909      	ldr	r1, [pc, #36]	; (8007ca0 <siprintf+0x3c>)
 8007c7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c80:	9105      	str	r1, [sp, #20]
 8007c82:	6800      	ldr	r0, [r0, #0]
 8007c84:	a902      	add	r1, sp, #8
 8007c86:	9301      	str	r3, [sp, #4]
 8007c88:	f001 fc48 	bl	800951c <_svfiprintf_r>
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	9b02      	ldr	r3, [sp, #8]
 8007c90:	701a      	strb	r2, [r3, #0]
 8007c92:	b01c      	add	sp, #112	; 0x70
 8007c94:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c98:	b003      	add	sp, #12
 8007c9a:	4770      	bx	lr
 8007c9c:	2000025c 	.word	0x2000025c
 8007ca0:	ffff0208 	.word	0xffff0208

08007ca4 <__sread>:
 8007ca4:	b510      	push	{r4, lr}
 8007ca6:	460c      	mov	r4, r1
 8007ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cac:	f000 f86c 	bl	8007d88 <_read_r>
 8007cb0:	2800      	cmp	r0, #0
 8007cb2:	bfab      	itete	ge
 8007cb4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007cb6:	89a3      	ldrhlt	r3, [r4, #12]
 8007cb8:	181b      	addge	r3, r3, r0
 8007cba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007cbe:	bfac      	ite	ge
 8007cc0:	6563      	strge	r3, [r4, #84]	; 0x54
 8007cc2:	81a3      	strhlt	r3, [r4, #12]
 8007cc4:	bd10      	pop	{r4, pc}

08007cc6 <__swrite>:
 8007cc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cca:	461f      	mov	r7, r3
 8007ccc:	898b      	ldrh	r3, [r1, #12]
 8007cce:	4605      	mov	r5, r0
 8007cd0:	05db      	lsls	r3, r3, #23
 8007cd2:	460c      	mov	r4, r1
 8007cd4:	4616      	mov	r6, r2
 8007cd6:	d505      	bpl.n	8007ce4 <__swrite+0x1e>
 8007cd8:	2302      	movs	r3, #2
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ce0:	f000 f840 	bl	8007d64 <_lseek_r>
 8007ce4:	89a3      	ldrh	r3, [r4, #12]
 8007ce6:	4632      	mov	r2, r6
 8007ce8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007cec:	81a3      	strh	r3, [r4, #12]
 8007cee:	4628      	mov	r0, r5
 8007cf0:	463b      	mov	r3, r7
 8007cf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007cf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cfa:	f000 b857 	b.w	8007dac <_write_r>

08007cfe <__sseek>:
 8007cfe:	b510      	push	{r4, lr}
 8007d00:	460c      	mov	r4, r1
 8007d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d06:	f000 f82d 	bl	8007d64 <_lseek_r>
 8007d0a:	1c43      	adds	r3, r0, #1
 8007d0c:	89a3      	ldrh	r3, [r4, #12]
 8007d0e:	bf15      	itete	ne
 8007d10:	6560      	strne	r0, [r4, #84]	; 0x54
 8007d12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007d16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007d1a:	81a3      	strheq	r3, [r4, #12]
 8007d1c:	bf18      	it	ne
 8007d1e:	81a3      	strhne	r3, [r4, #12]
 8007d20:	bd10      	pop	{r4, pc}

08007d22 <__sclose>:
 8007d22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d26:	f000 b80d 	b.w	8007d44 <_close_r>

08007d2a <memset>:
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	4402      	add	r2, r0
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d100      	bne.n	8007d34 <memset+0xa>
 8007d32:	4770      	bx	lr
 8007d34:	f803 1b01 	strb.w	r1, [r3], #1
 8007d38:	e7f9      	b.n	8007d2e <memset+0x4>
	...

08007d3c <_localeconv_r>:
 8007d3c:	4800      	ldr	r0, [pc, #0]	; (8007d40 <_localeconv_r+0x4>)
 8007d3e:	4770      	bx	lr
 8007d40:	20000194 	.word	0x20000194

08007d44 <_close_r>:
 8007d44:	b538      	push	{r3, r4, r5, lr}
 8007d46:	2300      	movs	r3, #0
 8007d48:	4d05      	ldr	r5, [pc, #20]	; (8007d60 <_close_r+0x1c>)
 8007d4a:	4604      	mov	r4, r0
 8007d4c:	4608      	mov	r0, r1
 8007d4e:	602b      	str	r3, [r5, #0]
 8007d50:	f7fa ff52 	bl	8002bf8 <_close>
 8007d54:	1c43      	adds	r3, r0, #1
 8007d56:	d102      	bne.n	8007d5e <_close_r+0x1a>
 8007d58:	682b      	ldr	r3, [r5, #0]
 8007d5a:	b103      	cbz	r3, 8007d5e <_close_r+0x1a>
 8007d5c:	6023      	str	r3, [r4, #0]
 8007d5e:	bd38      	pop	{r3, r4, r5, pc}
 8007d60:	200007c0 	.word	0x200007c0

08007d64 <_lseek_r>:
 8007d64:	b538      	push	{r3, r4, r5, lr}
 8007d66:	4604      	mov	r4, r0
 8007d68:	4608      	mov	r0, r1
 8007d6a:	4611      	mov	r1, r2
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	4d05      	ldr	r5, [pc, #20]	; (8007d84 <_lseek_r+0x20>)
 8007d70:	602a      	str	r2, [r5, #0]
 8007d72:	461a      	mov	r2, r3
 8007d74:	f7fa ff64 	bl	8002c40 <_lseek>
 8007d78:	1c43      	adds	r3, r0, #1
 8007d7a:	d102      	bne.n	8007d82 <_lseek_r+0x1e>
 8007d7c:	682b      	ldr	r3, [r5, #0]
 8007d7e:	b103      	cbz	r3, 8007d82 <_lseek_r+0x1e>
 8007d80:	6023      	str	r3, [r4, #0]
 8007d82:	bd38      	pop	{r3, r4, r5, pc}
 8007d84:	200007c0 	.word	0x200007c0

08007d88 <_read_r>:
 8007d88:	b538      	push	{r3, r4, r5, lr}
 8007d8a:	4604      	mov	r4, r0
 8007d8c:	4608      	mov	r0, r1
 8007d8e:	4611      	mov	r1, r2
 8007d90:	2200      	movs	r2, #0
 8007d92:	4d05      	ldr	r5, [pc, #20]	; (8007da8 <_read_r+0x20>)
 8007d94:	602a      	str	r2, [r5, #0]
 8007d96:	461a      	mov	r2, r3
 8007d98:	f7fa fef5 	bl	8002b86 <_read>
 8007d9c:	1c43      	adds	r3, r0, #1
 8007d9e:	d102      	bne.n	8007da6 <_read_r+0x1e>
 8007da0:	682b      	ldr	r3, [r5, #0]
 8007da2:	b103      	cbz	r3, 8007da6 <_read_r+0x1e>
 8007da4:	6023      	str	r3, [r4, #0]
 8007da6:	bd38      	pop	{r3, r4, r5, pc}
 8007da8:	200007c0 	.word	0x200007c0

08007dac <_write_r>:
 8007dac:	b538      	push	{r3, r4, r5, lr}
 8007dae:	4604      	mov	r4, r0
 8007db0:	4608      	mov	r0, r1
 8007db2:	4611      	mov	r1, r2
 8007db4:	2200      	movs	r2, #0
 8007db6:	4d05      	ldr	r5, [pc, #20]	; (8007dcc <_write_r+0x20>)
 8007db8:	602a      	str	r2, [r5, #0]
 8007dba:	461a      	mov	r2, r3
 8007dbc:	f7fa ff00 	bl	8002bc0 <_write>
 8007dc0:	1c43      	adds	r3, r0, #1
 8007dc2:	d102      	bne.n	8007dca <_write_r+0x1e>
 8007dc4:	682b      	ldr	r3, [r5, #0]
 8007dc6:	b103      	cbz	r3, 8007dca <_write_r+0x1e>
 8007dc8:	6023      	str	r3, [r4, #0]
 8007dca:	bd38      	pop	{r3, r4, r5, pc}
 8007dcc:	200007c0 	.word	0x200007c0

08007dd0 <__errno>:
 8007dd0:	4b01      	ldr	r3, [pc, #4]	; (8007dd8 <__errno+0x8>)
 8007dd2:	6818      	ldr	r0, [r3, #0]
 8007dd4:	4770      	bx	lr
 8007dd6:	bf00      	nop
 8007dd8:	2000025c 	.word	0x2000025c

08007ddc <__libc_init_array>:
 8007ddc:	b570      	push	{r4, r5, r6, lr}
 8007dde:	2600      	movs	r6, #0
 8007de0:	4d0c      	ldr	r5, [pc, #48]	; (8007e14 <__libc_init_array+0x38>)
 8007de2:	4c0d      	ldr	r4, [pc, #52]	; (8007e18 <__libc_init_array+0x3c>)
 8007de4:	1b64      	subs	r4, r4, r5
 8007de6:	10a4      	asrs	r4, r4, #2
 8007de8:	42a6      	cmp	r6, r4
 8007dea:	d109      	bne.n	8007e00 <__libc_init_array+0x24>
 8007dec:	f002 f88a 	bl	8009f04 <_init>
 8007df0:	2600      	movs	r6, #0
 8007df2:	4d0a      	ldr	r5, [pc, #40]	; (8007e1c <__libc_init_array+0x40>)
 8007df4:	4c0a      	ldr	r4, [pc, #40]	; (8007e20 <__libc_init_array+0x44>)
 8007df6:	1b64      	subs	r4, r4, r5
 8007df8:	10a4      	asrs	r4, r4, #2
 8007dfa:	42a6      	cmp	r6, r4
 8007dfc:	d105      	bne.n	8007e0a <__libc_init_array+0x2e>
 8007dfe:	bd70      	pop	{r4, r5, r6, pc}
 8007e00:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e04:	4798      	blx	r3
 8007e06:	3601      	adds	r6, #1
 8007e08:	e7ee      	b.n	8007de8 <__libc_init_array+0xc>
 8007e0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e0e:	4798      	blx	r3
 8007e10:	3601      	adds	r6, #1
 8007e12:	e7f2      	b.n	8007dfa <__libc_init_array+0x1e>
 8007e14:	0800a2ec 	.word	0x0800a2ec
 8007e18:	0800a2ec 	.word	0x0800a2ec
 8007e1c:	0800a2ec 	.word	0x0800a2ec
 8007e20:	0800a2f0 	.word	0x0800a2f0

08007e24 <__retarget_lock_init_recursive>:
 8007e24:	4770      	bx	lr

08007e26 <__retarget_lock_acquire_recursive>:
 8007e26:	4770      	bx	lr

08007e28 <__retarget_lock_release_recursive>:
 8007e28:	4770      	bx	lr

08007e2a <memchr>:
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	b510      	push	{r4, lr}
 8007e2e:	b2c9      	uxtb	r1, r1
 8007e30:	4402      	add	r2, r0
 8007e32:	4293      	cmp	r3, r2
 8007e34:	4618      	mov	r0, r3
 8007e36:	d101      	bne.n	8007e3c <memchr+0x12>
 8007e38:	2000      	movs	r0, #0
 8007e3a:	e003      	b.n	8007e44 <memchr+0x1a>
 8007e3c:	7804      	ldrb	r4, [r0, #0]
 8007e3e:	3301      	adds	r3, #1
 8007e40:	428c      	cmp	r4, r1
 8007e42:	d1f6      	bne.n	8007e32 <memchr+0x8>
 8007e44:	bd10      	pop	{r4, pc}

08007e46 <memcpy>:
 8007e46:	440a      	add	r2, r1
 8007e48:	4291      	cmp	r1, r2
 8007e4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e4e:	d100      	bne.n	8007e52 <memcpy+0xc>
 8007e50:	4770      	bx	lr
 8007e52:	b510      	push	{r4, lr}
 8007e54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e58:	4291      	cmp	r1, r2
 8007e5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e5e:	d1f9      	bne.n	8007e54 <memcpy+0xe>
 8007e60:	bd10      	pop	{r4, pc}

08007e62 <quorem>:
 8007e62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e66:	6903      	ldr	r3, [r0, #16]
 8007e68:	690c      	ldr	r4, [r1, #16]
 8007e6a:	4607      	mov	r7, r0
 8007e6c:	42a3      	cmp	r3, r4
 8007e6e:	db7f      	blt.n	8007f70 <quorem+0x10e>
 8007e70:	3c01      	subs	r4, #1
 8007e72:	f100 0514 	add.w	r5, r0, #20
 8007e76:	f101 0814 	add.w	r8, r1, #20
 8007e7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e7e:	9301      	str	r3, [sp, #4]
 8007e80:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e88:	3301      	adds	r3, #1
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e90:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007e94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e98:	d331      	bcc.n	8007efe <quorem+0x9c>
 8007e9a:	f04f 0e00 	mov.w	lr, #0
 8007e9e:	4640      	mov	r0, r8
 8007ea0:	46ac      	mov	ip, r5
 8007ea2:	46f2      	mov	sl, lr
 8007ea4:	f850 2b04 	ldr.w	r2, [r0], #4
 8007ea8:	b293      	uxth	r3, r2
 8007eaa:	fb06 e303 	mla	r3, r6, r3, lr
 8007eae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007eb2:	0c1a      	lsrs	r2, r3, #16
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	fb06 220e 	mla	r2, r6, lr, r2
 8007eba:	ebaa 0303 	sub.w	r3, sl, r3
 8007ebe:	f8dc a000 	ldr.w	sl, [ip]
 8007ec2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ec6:	fa1f fa8a 	uxth.w	sl, sl
 8007eca:	4453      	add	r3, sl
 8007ecc:	f8dc a000 	ldr.w	sl, [ip]
 8007ed0:	b292      	uxth	r2, r2
 8007ed2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007ed6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ee0:	4581      	cmp	r9, r0
 8007ee2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007ee6:	f84c 3b04 	str.w	r3, [ip], #4
 8007eea:	d2db      	bcs.n	8007ea4 <quorem+0x42>
 8007eec:	f855 300b 	ldr.w	r3, [r5, fp]
 8007ef0:	b92b      	cbnz	r3, 8007efe <quorem+0x9c>
 8007ef2:	9b01      	ldr	r3, [sp, #4]
 8007ef4:	3b04      	subs	r3, #4
 8007ef6:	429d      	cmp	r5, r3
 8007ef8:	461a      	mov	r2, r3
 8007efa:	d32d      	bcc.n	8007f58 <quorem+0xf6>
 8007efc:	613c      	str	r4, [r7, #16]
 8007efe:	4638      	mov	r0, r7
 8007f00:	f001 f9a6 	bl	8009250 <__mcmp>
 8007f04:	2800      	cmp	r0, #0
 8007f06:	db23      	blt.n	8007f50 <quorem+0xee>
 8007f08:	4629      	mov	r1, r5
 8007f0a:	2000      	movs	r0, #0
 8007f0c:	3601      	adds	r6, #1
 8007f0e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007f12:	f8d1 c000 	ldr.w	ip, [r1]
 8007f16:	b293      	uxth	r3, r2
 8007f18:	1ac3      	subs	r3, r0, r3
 8007f1a:	0c12      	lsrs	r2, r2, #16
 8007f1c:	fa1f f08c 	uxth.w	r0, ip
 8007f20:	4403      	add	r3, r0
 8007f22:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007f26:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f30:	45c1      	cmp	r9, r8
 8007f32:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007f36:	f841 3b04 	str.w	r3, [r1], #4
 8007f3a:	d2e8      	bcs.n	8007f0e <quorem+0xac>
 8007f3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f44:	b922      	cbnz	r2, 8007f50 <quorem+0xee>
 8007f46:	3b04      	subs	r3, #4
 8007f48:	429d      	cmp	r5, r3
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	d30a      	bcc.n	8007f64 <quorem+0x102>
 8007f4e:	613c      	str	r4, [r7, #16]
 8007f50:	4630      	mov	r0, r6
 8007f52:	b003      	add	sp, #12
 8007f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f58:	6812      	ldr	r2, [r2, #0]
 8007f5a:	3b04      	subs	r3, #4
 8007f5c:	2a00      	cmp	r2, #0
 8007f5e:	d1cd      	bne.n	8007efc <quorem+0x9a>
 8007f60:	3c01      	subs	r4, #1
 8007f62:	e7c8      	b.n	8007ef6 <quorem+0x94>
 8007f64:	6812      	ldr	r2, [r2, #0]
 8007f66:	3b04      	subs	r3, #4
 8007f68:	2a00      	cmp	r2, #0
 8007f6a:	d1f0      	bne.n	8007f4e <quorem+0xec>
 8007f6c:	3c01      	subs	r4, #1
 8007f6e:	e7eb      	b.n	8007f48 <quorem+0xe6>
 8007f70:	2000      	movs	r0, #0
 8007f72:	e7ee      	b.n	8007f52 <quorem+0xf0>
 8007f74:	0000      	movs	r0, r0
	...

08007f78 <_dtoa_r>:
 8007f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f7c:	4616      	mov	r6, r2
 8007f7e:	461f      	mov	r7, r3
 8007f80:	69c4      	ldr	r4, [r0, #28]
 8007f82:	b099      	sub	sp, #100	; 0x64
 8007f84:	4605      	mov	r5, r0
 8007f86:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007f8a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007f8e:	b974      	cbnz	r4, 8007fae <_dtoa_r+0x36>
 8007f90:	2010      	movs	r0, #16
 8007f92:	f000 fe1d 	bl	8008bd0 <malloc>
 8007f96:	4602      	mov	r2, r0
 8007f98:	61e8      	str	r0, [r5, #28]
 8007f9a:	b920      	cbnz	r0, 8007fa6 <_dtoa_r+0x2e>
 8007f9c:	21ef      	movs	r1, #239	; 0xef
 8007f9e:	4bac      	ldr	r3, [pc, #688]	; (8008250 <_dtoa_r+0x2d8>)
 8007fa0:	48ac      	ldr	r0, [pc, #688]	; (8008254 <_dtoa_r+0x2dc>)
 8007fa2:	f001 fc8d 	bl	80098c0 <__assert_func>
 8007fa6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007faa:	6004      	str	r4, [r0, #0]
 8007fac:	60c4      	str	r4, [r0, #12]
 8007fae:	69eb      	ldr	r3, [r5, #28]
 8007fb0:	6819      	ldr	r1, [r3, #0]
 8007fb2:	b151      	cbz	r1, 8007fca <_dtoa_r+0x52>
 8007fb4:	685a      	ldr	r2, [r3, #4]
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	4093      	lsls	r3, r2
 8007fba:	604a      	str	r2, [r1, #4]
 8007fbc:	608b      	str	r3, [r1, #8]
 8007fbe:	4628      	mov	r0, r5
 8007fc0:	f000 ff0c 	bl	8008ddc <_Bfree>
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	69eb      	ldr	r3, [r5, #28]
 8007fc8:	601a      	str	r2, [r3, #0]
 8007fca:	1e3b      	subs	r3, r7, #0
 8007fcc:	bfaf      	iteee	ge
 8007fce:	2300      	movge	r3, #0
 8007fd0:	2201      	movlt	r2, #1
 8007fd2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007fd6:	9305      	strlt	r3, [sp, #20]
 8007fd8:	bfa8      	it	ge
 8007fda:	f8c8 3000 	strge.w	r3, [r8]
 8007fde:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007fe2:	4b9d      	ldr	r3, [pc, #628]	; (8008258 <_dtoa_r+0x2e0>)
 8007fe4:	bfb8      	it	lt
 8007fe6:	f8c8 2000 	strlt.w	r2, [r8]
 8007fea:	ea33 0309 	bics.w	r3, r3, r9
 8007fee:	d119      	bne.n	8008024 <_dtoa_r+0xac>
 8007ff0:	f242 730f 	movw	r3, #9999	; 0x270f
 8007ff4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007ff6:	6013      	str	r3, [r2, #0]
 8007ff8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ffc:	4333      	orrs	r3, r6
 8007ffe:	f000 8589 	beq.w	8008b14 <_dtoa_r+0xb9c>
 8008002:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008004:	b953      	cbnz	r3, 800801c <_dtoa_r+0xa4>
 8008006:	4b95      	ldr	r3, [pc, #596]	; (800825c <_dtoa_r+0x2e4>)
 8008008:	e023      	b.n	8008052 <_dtoa_r+0xda>
 800800a:	4b95      	ldr	r3, [pc, #596]	; (8008260 <_dtoa_r+0x2e8>)
 800800c:	9303      	str	r3, [sp, #12]
 800800e:	3308      	adds	r3, #8
 8008010:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008012:	6013      	str	r3, [r2, #0]
 8008014:	9803      	ldr	r0, [sp, #12]
 8008016:	b019      	add	sp, #100	; 0x64
 8008018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800801c:	4b8f      	ldr	r3, [pc, #572]	; (800825c <_dtoa_r+0x2e4>)
 800801e:	9303      	str	r3, [sp, #12]
 8008020:	3303      	adds	r3, #3
 8008022:	e7f5      	b.n	8008010 <_dtoa_r+0x98>
 8008024:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008028:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800802c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008030:	2200      	movs	r2, #0
 8008032:	2300      	movs	r3, #0
 8008034:	f7f8 fd24 	bl	8000a80 <__aeabi_dcmpeq>
 8008038:	4680      	mov	r8, r0
 800803a:	b160      	cbz	r0, 8008056 <_dtoa_r+0xde>
 800803c:	2301      	movs	r3, #1
 800803e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008040:	6013      	str	r3, [r2, #0]
 8008042:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008044:	2b00      	cmp	r3, #0
 8008046:	f000 8562 	beq.w	8008b0e <_dtoa_r+0xb96>
 800804a:	4b86      	ldr	r3, [pc, #536]	; (8008264 <_dtoa_r+0x2ec>)
 800804c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800804e:	6013      	str	r3, [r2, #0]
 8008050:	3b01      	subs	r3, #1
 8008052:	9303      	str	r3, [sp, #12]
 8008054:	e7de      	b.n	8008014 <_dtoa_r+0x9c>
 8008056:	ab16      	add	r3, sp, #88	; 0x58
 8008058:	9301      	str	r3, [sp, #4]
 800805a:	ab17      	add	r3, sp, #92	; 0x5c
 800805c:	9300      	str	r3, [sp, #0]
 800805e:	4628      	mov	r0, r5
 8008060:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008064:	f001 f99c 	bl	80093a0 <__d2b>
 8008068:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800806c:	4682      	mov	sl, r0
 800806e:	2c00      	cmp	r4, #0
 8008070:	d07e      	beq.n	8008170 <_dtoa_r+0x1f8>
 8008072:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008076:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008078:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800807c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008080:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008084:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008088:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800808c:	4619      	mov	r1, r3
 800808e:	2200      	movs	r2, #0
 8008090:	4b75      	ldr	r3, [pc, #468]	; (8008268 <_dtoa_r+0x2f0>)
 8008092:	f7f8 f8d5 	bl	8000240 <__aeabi_dsub>
 8008096:	a368      	add	r3, pc, #416	; (adr r3, 8008238 <_dtoa_r+0x2c0>)
 8008098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809c:	f7f8 fa88 	bl	80005b0 <__aeabi_dmul>
 80080a0:	a367      	add	r3, pc, #412	; (adr r3, 8008240 <_dtoa_r+0x2c8>)
 80080a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a6:	f7f8 f8cd 	bl	8000244 <__adddf3>
 80080aa:	4606      	mov	r6, r0
 80080ac:	4620      	mov	r0, r4
 80080ae:	460f      	mov	r7, r1
 80080b0:	f7f8 fa14 	bl	80004dc <__aeabi_i2d>
 80080b4:	a364      	add	r3, pc, #400	; (adr r3, 8008248 <_dtoa_r+0x2d0>)
 80080b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ba:	f7f8 fa79 	bl	80005b0 <__aeabi_dmul>
 80080be:	4602      	mov	r2, r0
 80080c0:	460b      	mov	r3, r1
 80080c2:	4630      	mov	r0, r6
 80080c4:	4639      	mov	r1, r7
 80080c6:	f7f8 f8bd 	bl	8000244 <__adddf3>
 80080ca:	4606      	mov	r6, r0
 80080cc:	460f      	mov	r7, r1
 80080ce:	f7f8 fd1f 	bl	8000b10 <__aeabi_d2iz>
 80080d2:	2200      	movs	r2, #0
 80080d4:	4683      	mov	fp, r0
 80080d6:	2300      	movs	r3, #0
 80080d8:	4630      	mov	r0, r6
 80080da:	4639      	mov	r1, r7
 80080dc:	f7f8 fcda 	bl	8000a94 <__aeabi_dcmplt>
 80080e0:	b148      	cbz	r0, 80080f6 <_dtoa_r+0x17e>
 80080e2:	4658      	mov	r0, fp
 80080e4:	f7f8 f9fa 	bl	80004dc <__aeabi_i2d>
 80080e8:	4632      	mov	r2, r6
 80080ea:	463b      	mov	r3, r7
 80080ec:	f7f8 fcc8 	bl	8000a80 <__aeabi_dcmpeq>
 80080f0:	b908      	cbnz	r0, 80080f6 <_dtoa_r+0x17e>
 80080f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80080f6:	f1bb 0f16 	cmp.w	fp, #22
 80080fa:	d857      	bhi.n	80081ac <_dtoa_r+0x234>
 80080fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008100:	4b5a      	ldr	r3, [pc, #360]	; (800826c <_dtoa_r+0x2f4>)
 8008102:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810a:	f7f8 fcc3 	bl	8000a94 <__aeabi_dcmplt>
 800810e:	2800      	cmp	r0, #0
 8008110:	d04e      	beq.n	80081b0 <_dtoa_r+0x238>
 8008112:	2300      	movs	r3, #0
 8008114:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008118:	930f      	str	r3, [sp, #60]	; 0x3c
 800811a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800811c:	1b1b      	subs	r3, r3, r4
 800811e:	1e5a      	subs	r2, r3, #1
 8008120:	bf46      	itte	mi
 8008122:	f1c3 0901 	rsbmi	r9, r3, #1
 8008126:	2300      	movmi	r3, #0
 8008128:	f04f 0900 	movpl.w	r9, #0
 800812c:	9209      	str	r2, [sp, #36]	; 0x24
 800812e:	bf48      	it	mi
 8008130:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008132:	f1bb 0f00 	cmp.w	fp, #0
 8008136:	db3d      	blt.n	80081b4 <_dtoa_r+0x23c>
 8008138:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800813a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800813e:	445b      	add	r3, fp
 8008140:	9309      	str	r3, [sp, #36]	; 0x24
 8008142:	2300      	movs	r3, #0
 8008144:	930a      	str	r3, [sp, #40]	; 0x28
 8008146:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008148:	2b09      	cmp	r3, #9
 800814a:	d867      	bhi.n	800821c <_dtoa_r+0x2a4>
 800814c:	2b05      	cmp	r3, #5
 800814e:	bfc4      	itt	gt
 8008150:	3b04      	subgt	r3, #4
 8008152:	9322      	strgt	r3, [sp, #136]	; 0x88
 8008154:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008156:	bfc8      	it	gt
 8008158:	2400      	movgt	r4, #0
 800815a:	f1a3 0302 	sub.w	r3, r3, #2
 800815e:	bfd8      	it	le
 8008160:	2401      	movle	r4, #1
 8008162:	2b03      	cmp	r3, #3
 8008164:	f200 8086 	bhi.w	8008274 <_dtoa_r+0x2fc>
 8008168:	e8df f003 	tbb	[pc, r3]
 800816c:	5637392c 	.word	0x5637392c
 8008170:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8008174:	441c      	add	r4, r3
 8008176:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800817a:	2b20      	cmp	r3, #32
 800817c:	bfc1      	itttt	gt
 800817e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008182:	fa09 f903 	lslgt.w	r9, r9, r3
 8008186:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800818a:	fa26 f303 	lsrgt.w	r3, r6, r3
 800818e:	bfd6      	itet	le
 8008190:	f1c3 0320 	rsble	r3, r3, #32
 8008194:	ea49 0003 	orrgt.w	r0, r9, r3
 8008198:	fa06 f003 	lslle.w	r0, r6, r3
 800819c:	f7f8 f98e 	bl	80004bc <__aeabi_ui2d>
 80081a0:	2201      	movs	r2, #1
 80081a2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80081a6:	3c01      	subs	r4, #1
 80081a8:	9213      	str	r2, [sp, #76]	; 0x4c
 80081aa:	e76f      	b.n	800808c <_dtoa_r+0x114>
 80081ac:	2301      	movs	r3, #1
 80081ae:	e7b3      	b.n	8008118 <_dtoa_r+0x1a0>
 80081b0:	900f      	str	r0, [sp, #60]	; 0x3c
 80081b2:	e7b2      	b.n	800811a <_dtoa_r+0x1a2>
 80081b4:	f1cb 0300 	rsb	r3, fp, #0
 80081b8:	930a      	str	r3, [sp, #40]	; 0x28
 80081ba:	2300      	movs	r3, #0
 80081bc:	eba9 090b 	sub.w	r9, r9, fp
 80081c0:	930e      	str	r3, [sp, #56]	; 0x38
 80081c2:	e7c0      	b.n	8008146 <_dtoa_r+0x1ce>
 80081c4:	2300      	movs	r3, #0
 80081c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80081c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	dc55      	bgt.n	800827a <_dtoa_r+0x302>
 80081ce:	2301      	movs	r3, #1
 80081d0:	461a      	mov	r2, r3
 80081d2:	9306      	str	r3, [sp, #24]
 80081d4:	9308      	str	r3, [sp, #32]
 80081d6:	9223      	str	r2, [sp, #140]	; 0x8c
 80081d8:	e00b      	b.n	80081f2 <_dtoa_r+0x27a>
 80081da:	2301      	movs	r3, #1
 80081dc:	e7f3      	b.n	80081c6 <_dtoa_r+0x24e>
 80081de:	2300      	movs	r3, #0
 80081e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80081e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80081e4:	445b      	add	r3, fp
 80081e6:	9306      	str	r3, [sp, #24]
 80081e8:	3301      	adds	r3, #1
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	9308      	str	r3, [sp, #32]
 80081ee:	bfb8      	it	lt
 80081f0:	2301      	movlt	r3, #1
 80081f2:	2100      	movs	r1, #0
 80081f4:	2204      	movs	r2, #4
 80081f6:	69e8      	ldr	r0, [r5, #28]
 80081f8:	f102 0614 	add.w	r6, r2, #20
 80081fc:	429e      	cmp	r6, r3
 80081fe:	d940      	bls.n	8008282 <_dtoa_r+0x30a>
 8008200:	6041      	str	r1, [r0, #4]
 8008202:	4628      	mov	r0, r5
 8008204:	f000 fdaa 	bl	8008d5c <_Balloc>
 8008208:	9003      	str	r0, [sp, #12]
 800820a:	2800      	cmp	r0, #0
 800820c:	d13c      	bne.n	8008288 <_dtoa_r+0x310>
 800820e:	4602      	mov	r2, r0
 8008210:	f240 11af 	movw	r1, #431	; 0x1af
 8008214:	4b16      	ldr	r3, [pc, #88]	; (8008270 <_dtoa_r+0x2f8>)
 8008216:	e6c3      	b.n	8007fa0 <_dtoa_r+0x28>
 8008218:	2301      	movs	r3, #1
 800821a:	e7e1      	b.n	80081e0 <_dtoa_r+0x268>
 800821c:	2401      	movs	r4, #1
 800821e:	2300      	movs	r3, #0
 8008220:	940b      	str	r4, [sp, #44]	; 0x2c
 8008222:	9322      	str	r3, [sp, #136]	; 0x88
 8008224:	f04f 33ff 	mov.w	r3, #4294967295
 8008228:	2200      	movs	r2, #0
 800822a:	9306      	str	r3, [sp, #24]
 800822c:	9308      	str	r3, [sp, #32]
 800822e:	2312      	movs	r3, #18
 8008230:	e7d1      	b.n	80081d6 <_dtoa_r+0x25e>
 8008232:	bf00      	nop
 8008234:	f3af 8000 	nop.w
 8008238:	636f4361 	.word	0x636f4361
 800823c:	3fd287a7 	.word	0x3fd287a7
 8008240:	8b60c8b3 	.word	0x8b60c8b3
 8008244:	3fc68a28 	.word	0x3fc68a28
 8008248:	509f79fb 	.word	0x509f79fb
 800824c:	3fd34413 	.word	0x3fd34413
 8008250:	08009fbf 	.word	0x08009fbf
 8008254:	08009fd6 	.word	0x08009fd6
 8008258:	7ff00000 	.word	0x7ff00000
 800825c:	08009fbb 	.word	0x08009fbb
 8008260:	08009fb2 	.word	0x08009fb2
 8008264:	08009f85 	.word	0x08009f85
 8008268:	3ff80000 	.word	0x3ff80000
 800826c:	0800a0c0 	.word	0x0800a0c0
 8008270:	0800a02e 	.word	0x0800a02e
 8008274:	2301      	movs	r3, #1
 8008276:	930b      	str	r3, [sp, #44]	; 0x2c
 8008278:	e7d4      	b.n	8008224 <_dtoa_r+0x2ac>
 800827a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800827c:	9306      	str	r3, [sp, #24]
 800827e:	9308      	str	r3, [sp, #32]
 8008280:	e7b7      	b.n	80081f2 <_dtoa_r+0x27a>
 8008282:	3101      	adds	r1, #1
 8008284:	0052      	lsls	r2, r2, #1
 8008286:	e7b7      	b.n	80081f8 <_dtoa_r+0x280>
 8008288:	69eb      	ldr	r3, [r5, #28]
 800828a:	9a03      	ldr	r2, [sp, #12]
 800828c:	601a      	str	r2, [r3, #0]
 800828e:	9b08      	ldr	r3, [sp, #32]
 8008290:	2b0e      	cmp	r3, #14
 8008292:	f200 80a8 	bhi.w	80083e6 <_dtoa_r+0x46e>
 8008296:	2c00      	cmp	r4, #0
 8008298:	f000 80a5 	beq.w	80083e6 <_dtoa_r+0x46e>
 800829c:	f1bb 0f00 	cmp.w	fp, #0
 80082a0:	dd34      	ble.n	800830c <_dtoa_r+0x394>
 80082a2:	4b9a      	ldr	r3, [pc, #616]	; (800850c <_dtoa_r+0x594>)
 80082a4:	f00b 020f 	and.w	r2, fp, #15
 80082a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082ac:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80082b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80082b4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80082b8:	ea4f 142b 	mov.w	r4, fp, asr #4
 80082bc:	d016      	beq.n	80082ec <_dtoa_r+0x374>
 80082be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80082c2:	4b93      	ldr	r3, [pc, #588]	; (8008510 <_dtoa_r+0x598>)
 80082c4:	2703      	movs	r7, #3
 80082c6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80082ca:	f7f8 fa9b 	bl	8000804 <__aeabi_ddiv>
 80082ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082d2:	f004 040f 	and.w	r4, r4, #15
 80082d6:	4e8e      	ldr	r6, [pc, #568]	; (8008510 <_dtoa_r+0x598>)
 80082d8:	b954      	cbnz	r4, 80082f0 <_dtoa_r+0x378>
 80082da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80082de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082e2:	f7f8 fa8f 	bl	8000804 <__aeabi_ddiv>
 80082e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082ea:	e029      	b.n	8008340 <_dtoa_r+0x3c8>
 80082ec:	2702      	movs	r7, #2
 80082ee:	e7f2      	b.n	80082d6 <_dtoa_r+0x35e>
 80082f0:	07e1      	lsls	r1, r4, #31
 80082f2:	d508      	bpl.n	8008306 <_dtoa_r+0x38e>
 80082f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80082f8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80082fc:	f7f8 f958 	bl	80005b0 <__aeabi_dmul>
 8008300:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008304:	3701      	adds	r7, #1
 8008306:	1064      	asrs	r4, r4, #1
 8008308:	3608      	adds	r6, #8
 800830a:	e7e5      	b.n	80082d8 <_dtoa_r+0x360>
 800830c:	f000 80a5 	beq.w	800845a <_dtoa_r+0x4e2>
 8008310:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008314:	f1cb 0400 	rsb	r4, fp, #0
 8008318:	4b7c      	ldr	r3, [pc, #496]	; (800850c <_dtoa_r+0x594>)
 800831a:	f004 020f 	and.w	r2, r4, #15
 800831e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008326:	f7f8 f943 	bl	80005b0 <__aeabi_dmul>
 800832a:	2702      	movs	r7, #2
 800832c:	2300      	movs	r3, #0
 800832e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008332:	4e77      	ldr	r6, [pc, #476]	; (8008510 <_dtoa_r+0x598>)
 8008334:	1124      	asrs	r4, r4, #4
 8008336:	2c00      	cmp	r4, #0
 8008338:	f040 8084 	bne.w	8008444 <_dtoa_r+0x4cc>
 800833c:	2b00      	cmp	r3, #0
 800833e:	d1d2      	bne.n	80082e6 <_dtoa_r+0x36e>
 8008340:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008344:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008348:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800834a:	2b00      	cmp	r3, #0
 800834c:	f000 8087 	beq.w	800845e <_dtoa_r+0x4e6>
 8008350:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008354:	2200      	movs	r2, #0
 8008356:	4b6f      	ldr	r3, [pc, #444]	; (8008514 <_dtoa_r+0x59c>)
 8008358:	f7f8 fb9c 	bl	8000a94 <__aeabi_dcmplt>
 800835c:	2800      	cmp	r0, #0
 800835e:	d07e      	beq.n	800845e <_dtoa_r+0x4e6>
 8008360:	9b08      	ldr	r3, [sp, #32]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d07b      	beq.n	800845e <_dtoa_r+0x4e6>
 8008366:	9b06      	ldr	r3, [sp, #24]
 8008368:	2b00      	cmp	r3, #0
 800836a:	dd38      	ble.n	80083de <_dtoa_r+0x466>
 800836c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008370:	2200      	movs	r2, #0
 8008372:	4b69      	ldr	r3, [pc, #420]	; (8008518 <_dtoa_r+0x5a0>)
 8008374:	f7f8 f91c 	bl	80005b0 <__aeabi_dmul>
 8008378:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800837c:	9c06      	ldr	r4, [sp, #24]
 800837e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8008382:	3701      	adds	r7, #1
 8008384:	4638      	mov	r0, r7
 8008386:	f7f8 f8a9 	bl	80004dc <__aeabi_i2d>
 800838a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800838e:	f7f8 f90f 	bl	80005b0 <__aeabi_dmul>
 8008392:	2200      	movs	r2, #0
 8008394:	4b61      	ldr	r3, [pc, #388]	; (800851c <_dtoa_r+0x5a4>)
 8008396:	f7f7 ff55 	bl	8000244 <__adddf3>
 800839a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800839e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80083a2:	9611      	str	r6, [sp, #68]	; 0x44
 80083a4:	2c00      	cmp	r4, #0
 80083a6:	d15d      	bne.n	8008464 <_dtoa_r+0x4ec>
 80083a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083ac:	2200      	movs	r2, #0
 80083ae:	4b5c      	ldr	r3, [pc, #368]	; (8008520 <_dtoa_r+0x5a8>)
 80083b0:	f7f7 ff46 	bl	8000240 <__aeabi_dsub>
 80083b4:	4602      	mov	r2, r0
 80083b6:	460b      	mov	r3, r1
 80083b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80083bc:	4633      	mov	r3, r6
 80083be:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80083c0:	f7f8 fb86 	bl	8000ad0 <__aeabi_dcmpgt>
 80083c4:	2800      	cmp	r0, #0
 80083c6:	f040 8295 	bne.w	80088f4 <_dtoa_r+0x97c>
 80083ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80083d0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80083d4:	f7f8 fb5e 	bl	8000a94 <__aeabi_dcmplt>
 80083d8:	2800      	cmp	r0, #0
 80083da:	f040 8289 	bne.w	80088f0 <_dtoa_r+0x978>
 80083de:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80083e2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80083e6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	f2c0 8151 	blt.w	8008690 <_dtoa_r+0x718>
 80083ee:	f1bb 0f0e 	cmp.w	fp, #14
 80083f2:	f300 814d 	bgt.w	8008690 <_dtoa_r+0x718>
 80083f6:	4b45      	ldr	r3, [pc, #276]	; (800850c <_dtoa_r+0x594>)
 80083f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80083fc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008400:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008404:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008406:	2b00      	cmp	r3, #0
 8008408:	f280 80da 	bge.w	80085c0 <_dtoa_r+0x648>
 800840c:	9b08      	ldr	r3, [sp, #32]
 800840e:	2b00      	cmp	r3, #0
 8008410:	f300 80d6 	bgt.w	80085c0 <_dtoa_r+0x648>
 8008414:	f040 826b 	bne.w	80088ee <_dtoa_r+0x976>
 8008418:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800841c:	2200      	movs	r2, #0
 800841e:	4b40      	ldr	r3, [pc, #256]	; (8008520 <_dtoa_r+0x5a8>)
 8008420:	f7f8 f8c6 	bl	80005b0 <__aeabi_dmul>
 8008424:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008428:	f7f8 fb48 	bl	8000abc <__aeabi_dcmpge>
 800842c:	9c08      	ldr	r4, [sp, #32]
 800842e:	4626      	mov	r6, r4
 8008430:	2800      	cmp	r0, #0
 8008432:	f040 8241 	bne.w	80088b8 <_dtoa_r+0x940>
 8008436:	2331      	movs	r3, #49	; 0x31
 8008438:	9f03      	ldr	r7, [sp, #12]
 800843a:	f10b 0b01 	add.w	fp, fp, #1
 800843e:	f807 3b01 	strb.w	r3, [r7], #1
 8008442:	e23d      	b.n	80088c0 <_dtoa_r+0x948>
 8008444:	07e2      	lsls	r2, r4, #31
 8008446:	d505      	bpl.n	8008454 <_dtoa_r+0x4dc>
 8008448:	e9d6 2300 	ldrd	r2, r3, [r6]
 800844c:	f7f8 f8b0 	bl	80005b0 <__aeabi_dmul>
 8008450:	2301      	movs	r3, #1
 8008452:	3701      	adds	r7, #1
 8008454:	1064      	asrs	r4, r4, #1
 8008456:	3608      	adds	r6, #8
 8008458:	e76d      	b.n	8008336 <_dtoa_r+0x3be>
 800845a:	2702      	movs	r7, #2
 800845c:	e770      	b.n	8008340 <_dtoa_r+0x3c8>
 800845e:	46d8      	mov	r8, fp
 8008460:	9c08      	ldr	r4, [sp, #32]
 8008462:	e78f      	b.n	8008384 <_dtoa_r+0x40c>
 8008464:	9903      	ldr	r1, [sp, #12]
 8008466:	4b29      	ldr	r3, [pc, #164]	; (800850c <_dtoa_r+0x594>)
 8008468:	4421      	add	r1, r4
 800846a:	9112      	str	r1, [sp, #72]	; 0x48
 800846c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800846e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008472:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008476:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800847a:	2900      	cmp	r1, #0
 800847c:	d054      	beq.n	8008528 <_dtoa_r+0x5b0>
 800847e:	2000      	movs	r0, #0
 8008480:	4928      	ldr	r1, [pc, #160]	; (8008524 <_dtoa_r+0x5ac>)
 8008482:	f7f8 f9bf 	bl	8000804 <__aeabi_ddiv>
 8008486:	463b      	mov	r3, r7
 8008488:	4632      	mov	r2, r6
 800848a:	f7f7 fed9 	bl	8000240 <__aeabi_dsub>
 800848e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008492:	9f03      	ldr	r7, [sp, #12]
 8008494:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008498:	f7f8 fb3a 	bl	8000b10 <__aeabi_d2iz>
 800849c:	4604      	mov	r4, r0
 800849e:	f7f8 f81d 	bl	80004dc <__aeabi_i2d>
 80084a2:	4602      	mov	r2, r0
 80084a4:	460b      	mov	r3, r1
 80084a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084aa:	f7f7 fec9 	bl	8000240 <__aeabi_dsub>
 80084ae:	4602      	mov	r2, r0
 80084b0:	460b      	mov	r3, r1
 80084b2:	3430      	adds	r4, #48	; 0x30
 80084b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80084b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80084bc:	f807 4b01 	strb.w	r4, [r7], #1
 80084c0:	f7f8 fae8 	bl	8000a94 <__aeabi_dcmplt>
 80084c4:	2800      	cmp	r0, #0
 80084c6:	d173      	bne.n	80085b0 <_dtoa_r+0x638>
 80084c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084cc:	2000      	movs	r0, #0
 80084ce:	4911      	ldr	r1, [pc, #68]	; (8008514 <_dtoa_r+0x59c>)
 80084d0:	f7f7 feb6 	bl	8000240 <__aeabi_dsub>
 80084d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80084d8:	f7f8 fadc 	bl	8000a94 <__aeabi_dcmplt>
 80084dc:	2800      	cmp	r0, #0
 80084de:	f040 80b6 	bne.w	800864e <_dtoa_r+0x6d6>
 80084e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80084e4:	429f      	cmp	r7, r3
 80084e6:	f43f af7a 	beq.w	80083de <_dtoa_r+0x466>
 80084ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80084ee:	2200      	movs	r2, #0
 80084f0:	4b09      	ldr	r3, [pc, #36]	; (8008518 <_dtoa_r+0x5a0>)
 80084f2:	f7f8 f85d 	bl	80005b0 <__aeabi_dmul>
 80084f6:	2200      	movs	r2, #0
 80084f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80084fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008500:	4b05      	ldr	r3, [pc, #20]	; (8008518 <_dtoa_r+0x5a0>)
 8008502:	f7f8 f855 	bl	80005b0 <__aeabi_dmul>
 8008506:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800850a:	e7c3      	b.n	8008494 <_dtoa_r+0x51c>
 800850c:	0800a0c0 	.word	0x0800a0c0
 8008510:	0800a098 	.word	0x0800a098
 8008514:	3ff00000 	.word	0x3ff00000
 8008518:	40240000 	.word	0x40240000
 800851c:	401c0000 	.word	0x401c0000
 8008520:	40140000 	.word	0x40140000
 8008524:	3fe00000 	.word	0x3fe00000
 8008528:	4630      	mov	r0, r6
 800852a:	4639      	mov	r1, r7
 800852c:	f7f8 f840 	bl	80005b0 <__aeabi_dmul>
 8008530:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008532:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008536:	9c03      	ldr	r4, [sp, #12]
 8008538:	9314      	str	r3, [sp, #80]	; 0x50
 800853a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800853e:	f7f8 fae7 	bl	8000b10 <__aeabi_d2iz>
 8008542:	9015      	str	r0, [sp, #84]	; 0x54
 8008544:	f7f7 ffca 	bl	80004dc <__aeabi_i2d>
 8008548:	4602      	mov	r2, r0
 800854a:	460b      	mov	r3, r1
 800854c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008550:	f7f7 fe76 	bl	8000240 <__aeabi_dsub>
 8008554:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008556:	4606      	mov	r6, r0
 8008558:	3330      	adds	r3, #48	; 0x30
 800855a:	f804 3b01 	strb.w	r3, [r4], #1
 800855e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008560:	460f      	mov	r7, r1
 8008562:	429c      	cmp	r4, r3
 8008564:	f04f 0200 	mov.w	r2, #0
 8008568:	d124      	bne.n	80085b4 <_dtoa_r+0x63c>
 800856a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800856e:	4baf      	ldr	r3, [pc, #700]	; (800882c <_dtoa_r+0x8b4>)
 8008570:	f7f7 fe68 	bl	8000244 <__adddf3>
 8008574:	4602      	mov	r2, r0
 8008576:	460b      	mov	r3, r1
 8008578:	4630      	mov	r0, r6
 800857a:	4639      	mov	r1, r7
 800857c:	f7f8 faa8 	bl	8000ad0 <__aeabi_dcmpgt>
 8008580:	2800      	cmp	r0, #0
 8008582:	d163      	bne.n	800864c <_dtoa_r+0x6d4>
 8008584:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008588:	2000      	movs	r0, #0
 800858a:	49a8      	ldr	r1, [pc, #672]	; (800882c <_dtoa_r+0x8b4>)
 800858c:	f7f7 fe58 	bl	8000240 <__aeabi_dsub>
 8008590:	4602      	mov	r2, r0
 8008592:	460b      	mov	r3, r1
 8008594:	4630      	mov	r0, r6
 8008596:	4639      	mov	r1, r7
 8008598:	f7f8 fa7c 	bl	8000a94 <__aeabi_dcmplt>
 800859c:	2800      	cmp	r0, #0
 800859e:	f43f af1e 	beq.w	80083de <_dtoa_r+0x466>
 80085a2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80085a4:	1e7b      	subs	r3, r7, #1
 80085a6:	9314      	str	r3, [sp, #80]	; 0x50
 80085a8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80085ac:	2b30      	cmp	r3, #48	; 0x30
 80085ae:	d0f8      	beq.n	80085a2 <_dtoa_r+0x62a>
 80085b0:	46c3      	mov	fp, r8
 80085b2:	e03b      	b.n	800862c <_dtoa_r+0x6b4>
 80085b4:	4b9e      	ldr	r3, [pc, #632]	; (8008830 <_dtoa_r+0x8b8>)
 80085b6:	f7f7 fffb 	bl	80005b0 <__aeabi_dmul>
 80085ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80085be:	e7bc      	b.n	800853a <_dtoa_r+0x5c2>
 80085c0:	9f03      	ldr	r7, [sp, #12]
 80085c2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80085c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80085ca:	4640      	mov	r0, r8
 80085cc:	4649      	mov	r1, r9
 80085ce:	f7f8 f919 	bl	8000804 <__aeabi_ddiv>
 80085d2:	f7f8 fa9d 	bl	8000b10 <__aeabi_d2iz>
 80085d6:	4604      	mov	r4, r0
 80085d8:	f7f7 ff80 	bl	80004dc <__aeabi_i2d>
 80085dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80085e0:	f7f7 ffe6 	bl	80005b0 <__aeabi_dmul>
 80085e4:	4602      	mov	r2, r0
 80085e6:	460b      	mov	r3, r1
 80085e8:	4640      	mov	r0, r8
 80085ea:	4649      	mov	r1, r9
 80085ec:	f7f7 fe28 	bl	8000240 <__aeabi_dsub>
 80085f0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80085f4:	f807 6b01 	strb.w	r6, [r7], #1
 80085f8:	9e03      	ldr	r6, [sp, #12]
 80085fa:	f8dd c020 	ldr.w	ip, [sp, #32]
 80085fe:	1bbe      	subs	r6, r7, r6
 8008600:	45b4      	cmp	ip, r6
 8008602:	4602      	mov	r2, r0
 8008604:	460b      	mov	r3, r1
 8008606:	d136      	bne.n	8008676 <_dtoa_r+0x6fe>
 8008608:	f7f7 fe1c 	bl	8000244 <__adddf3>
 800860c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008610:	4680      	mov	r8, r0
 8008612:	4689      	mov	r9, r1
 8008614:	f7f8 fa5c 	bl	8000ad0 <__aeabi_dcmpgt>
 8008618:	bb58      	cbnz	r0, 8008672 <_dtoa_r+0x6fa>
 800861a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800861e:	4640      	mov	r0, r8
 8008620:	4649      	mov	r1, r9
 8008622:	f7f8 fa2d 	bl	8000a80 <__aeabi_dcmpeq>
 8008626:	b108      	cbz	r0, 800862c <_dtoa_r+0x6b4>
 8008628:	07e3      	lsls	r3, r4, #31
 800862a:	d422      	bmi.n	8008672 <_dtoa_r+0x6fa>
 800862c:	4651      	mov	r1, sl
 800862e:	4628      	mov	r0, r5
 8008630:	f000 fbd4 	bl	8008ddc <_Bfree>
 8008634:	2300      	movs	r3, #0
 8008636:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008638:	703b      	strb	r3, [r7, #0]
 800863a:	f10b 0301 	add.w	r3, fp, #1
 800863e:	6013      	str	r3, [r2, #0]
 8008640:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008642:	2b00      	cmp	r3, #0
 8008644:	f43f ace6 	beq.w	8008014 <_dtoa_r+0x9c>
 8008648:	601f      	str	r7, [r3, #0]
 800864a:	e4e3      	b.n	8008014 <_dtoa_r+0x9c>
 800864c:	4627      	mov	r7, r4
 800864e:	463b      	mov	r3, r7
 8008650:	461f      	mov	r7, r3
 8008652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008656:	2a39      	cmp	r2, #57	; 0x39
 8008658:	d107      	bne.n	800866a <_dtoa_r+0x6f2>
 800865a:	9a03      	ldr	r2, [sp, #12]
 800865c:	429a      	cmp	r2, r3
 800865e:	d1f7      	bne.n	8008650 <_dtoa_r+0x6d8>
 8008660:	2230      	movs	r2, #48	; 0x30
 8008662:	9903      	ldr	r1, [sp, #12]
 8008664:	f108 0801 	add.w	r8, r8, #1
 8008668:	700a      	strb	r2, [r1, #0]
 800866a:	781a      	ldrb	r2, [r3, #0]
 800866c:	3201      	adds	r2, #1
 800866e:	701a      	strb	r2, [r3, #0]
 8008670:	e79e      	b.n	80085b0 <_dtoa_r+0x638>
 8008672:	46d8      	mov	r8, fp
 8008674:	e7eb      	b.n	800864e <_dtoa_r+0x6d6>
 8008676:	2200      	movs	r2, #0
 8008678:	4b6d      	ldr	r3, [pc, #436]	; (8008830 <_dtoa_r+0x8b8>)
 800867a:	f7f7 ff99 	bl	80005b0 <__aeabi_dmul>
 800867e:	2200      	movs	r2, #0
 8008680:	2300      	movs	r3, #0
 8008682:	4680      	mov	r8, r0
 8008684:	4689      	mov	r9, r1
 8008686:	f7f8 f9fb 	bl	8000a80 <__aeabi_dcmpeq>
 800868a:	2800      	cmp	r0, #0
 800868c:	d09b      	beq.n	80085c6 <_dtoa_r+0x64e>
 800868e:	e7cd      	b.n	800862c <_dtoa_r+0x6b4>
 8008690:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008692:	2a00      	cmp	r2, #0
 8008694:	f000 80c4 	beq.w	8008820 <_dtoa_r+0x8a8>
 8008698:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800869a:	2a01      	cmp	r2, #1
 800869c:	f300 80a8 	bgt.w	80087f0 <_dtoa_r+0x878>
 80086a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80086a2:	2a00      	cmp	r2, #0
 80086a4:	f000 80a0 	beq.w	80087e8 <_dtoa_r+0x870>
 80086a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80086ac:	464f      	mov	r7, r9
 80086ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80086b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086b2:	2101      	movs	r1, #1
 80086b4:	441a      	add	r2, r3
 80086b6:	4628      	mov	r0, r5
 80086b8:	4499      	add	r9, r3
 80086ba:	9209      	str	r2, [sp, #36]	; 0x24
 80086bc:	f000 fc44 	bl	8008f48 <__i2b>
 80086c0:	4606      	mov	r6, r0
 80086c2:	b15f      	cbz	r7, 80086dc <_dtoa_r+0x764>
 80086c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	dd08      	ble.n	80086dc <_dtoa_r+0x764>
 80086ca:	42bb      	cmp	r3, r7
 80086cc:	bfa8      	it	ge
 80086ce:	463b      	movge	r3, r7
 80086d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086d2:	eba9 0903 	sub.w	r9, r9, r3
 80086d6:	1aff      	subs	r7, r7, r3
 80086d8:	1ad3      	subs	r3, r2, r3
 80086da:	9309      	str	r3, [sp, #36]	; 0x24
 80086dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086de:	b1f3      	cbz	r3, 800871e <_dtoa_r+0x7a6>
 80086e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	f000 80a0 	beq.w	8008828 <_dtoa_r+0x8b0>
 80086e8:	2c00      	cmp	r4, #0
 80086ea:	dd10      	ble.n	800870e <_dtoa_r+0x796>
 80086ec:	4631      	mov	r1, r6
 80086ee:	4622      	mov	r2, r4
 80086f0:	4628      	mov	r0, r5
 80086f2:	f000 fce7 	bl	80090c4 <__pow5mult>
 80086f6:	4652      	mov	r2, sl
 80086f8:	4601      	mov	r1, r0
 80086fa:	4606      	mov	r6, r0
 80086fc:	4628      	mov	r0, r5
 80086fe:	f000 fc39 	bl	8008f74 <__multiply>
 8008702:	4680      	mov	r8, r0
 8008704:	4651      	mov	r1, sl
 8008706:	4628      	mov	r0, r5
 8008708:	f000 fb68 	bl	8008ddc <_Bfree>
 800870c:	46c2      	mov	sl, r8
 800870e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008710:	1b1a      	subs	r2, r3, r4
 8008712:	d004      	beq.n	800871e <_dtoa_r+0x7a6>
 8008714:	4651      	mov	r1, sl
 8008716:	4628      	mov	r0, r5
 8008718:	f000 fcd4 	bl	80090c4 <__pow5mult>
 800871c:	4682      	mov	sl, r0
 800871e:	2101      	movs	r1, #1
 8008720:	4628      	mov	r0, r5
 8008722:	f000 fc11 	bl	8008f48 <__i2b>
 8008726:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008728:	4604      	mov	r4, r0
 800872a:	2b00      	cmp	r3, #0
 800872c:	f340 8082 	ble.w	8008834 <_dtoa_r+0x8bc>
 8008730:	461a      	mov	r2, r3
 8008732:	4601      	mov	r1, r0
 8008734:	4628      	mov	r0, r5
 8008736:	f000 fcc5 	bl	80090c4 <__pow5mult>
 800873a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800873c:	4604      	mov	r4, r0
 800873e:	2b01      	cmp	r3, #1
 8008740:	dd7b      	ble.n	800883a <_dtoa_r+0x8c2>
 8008742:	f04f 0800 	mov.w	r8, #0
 8008746:	6923      	ldr	r3, [r4, #16]
 8008748:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800874c:	6918      	ldr	r0, [r3, #16]
 800874e:	f000 fbad 	bl	8008eac <__hi0bits>
 8008752:	f1c0 0020 	rsb	r0, r0, #32
 8008756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008758:	4418      	add	r0, r3
 800875a:	f010 001f 	ands.w	r0, r0, #31
 800875e:	f000 8092 	beq.w	8008886 <_dtoa_r+0x90e>
 8008762:	f1c0 0320 	rsb	r3, r0, #32
 8008766:	2b04      	cmp	r3, #4
 8008768:	f340 8085 	ble.w	8008876 <_dtoa_r+0x8fe>
 800876c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800876e:	f1c0 001c 	rsb	r0, r0, #28
 8008772:	4403      	add	r3, r0
 8008774:	4481      	add	r9, r0
 8008776:	4407      	add	r7, r0
 8008778:	9309      	str	r3, [sp, #36]	; 0x24
 800877a:	f1b9 0f00 	cmp.w	r9, #0
 800877e:	dd05      	ble.n	800878c <_dtoa_r+0x814>
 8008780:	4651      	mov	r1, sl
 8008782:	464a      	mov	r2, r9
 8008784:	4628      	mov	r0, r5
 8008786:	f000 fcf7 	bl	8009178 <__lshift>
 800878a:	4682      	mov	sl, r0
 800878c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800878e:	2b00      	cmp	r3, #0
 8008790:	dd05      	ble.n	800879e <_dtoa_r+0x826>
 8008792:	4621      	mov	r1, r4
 8008794:	461a      	mov	r2, r3
 8008796:	4628      	mov	r0, r5
 8008798:	f000 fcee 	bl	8009178 <__lshift>
 800879c:	4604      	mov	r4, r0
 800879e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d072      	beq.n	800888a <_dtoa_r+0x912>
 80087a4:	4621      	mov	r1, r4
 80087a6:	4650      	mov	r0, sl
 80087a8:	f000 fd52 	bl	8009250 <__mcmp>
 80087ac:	2800      	cmp	r0, #0
 80087ae:	da6c      	bge.n	800888a <_dtoa_r+0x912>
 80087b0:	2300      	movs	r3, #0
 80087b2:	4651      	mov	r1, sl
 80087b4:	220a      	movs	r2, #10
 80087b6:	4628      	mov	r0, r5
 80087b8:	f000 fb32 	bl	8008e20 <__multadd>
 80087bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087be:	4682      	mov	sl, r0
 80087c0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	f000 81ac 	beq.w	8008b22 <_dtoa_r+0xbaa>
 80087ca:	2300      	movs	r3, #0
 80087cc:	4631      	mov	r1, r6
 80087ce:	220a      	movs	r2, #10
 80087d0:	4628      	mov	r0, r5
 80087d2:	f000 fb25 	bl	8008e20 <__multadd>
 80087d6:	9b06      	ldr	r3, [sp, #24]
 80087d8:	4606      	mov	r6, r0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	f300 8093 	bgt.w	8008906 <_dtoa_r+0x98e>
 80087e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80087e2:	2b02      	cmp	r3, #2
 80087e4:	dc59      	bgt.n	800889a <_dtoa_r+0x922>
 80087e6:	e08e      	b.n	8008906 <_dtoa_r+0x98e>
 80087e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80087ea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80087ee:	e75d      	b.n	80086ac <_dtoa_r+0x734>
 80087f0:	9b08      	ldr	r3, [sp, #32]
 80087f2:	1e5c      	subs	r4, r3, #1
 80087f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087f6:	42a3      	cmp	r3, r4
 80087f8:	bfbf      	itttt	lt
 80087fa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80087fc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80087fe:	1ae3      	sublt	r3, r4, r3
 8008800:	18d2      	addlt	r2, r2, r3
 8008802:	bfa8      	it	ge
 8008804:	1b1c      	subge	r4, r3, r4
 8008806:	9b08      	ldr	r3, [sp, #32]
 8008808:	bfbe      	ittt	lt
 800880a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800880c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800880e:	2400      	movlt	r4, #0
 8008810:	2b00      	cmp	r3, #0
 8008812:	bfb5      	itete	lt
 8008814:	eba9 0703 	sublt.w	r7, r9, r3
 8008818:	464f      	movge	r7, r9
 800881a:	2300      	movlt	r3, #0
 800881c:	9b08      	ldrge	r3, [sp, #32]
 800881e:	e747      	b.n	80086b0 <_dtoa_r+0x738>
 8008820:	464f      	mov	r7, r9
 8008822:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008824:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008826:	e74c      	b.n	80086c2 <_dtoa_r+0x74a>
 8008828:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800882a:	e773      	b.n	8008714 <_dtoa_r+0x79c>
 800882c:	3fe00000 	.word	0x3fe00000
 8008830:	40240000 	.word	0x40240000
 8008834:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008836:	2b01      	cmp	r3, #1
 8008838:	dc18      	bgt.n	800886c <_dtoa_r+0x8f4>
 800883a:	9b04      	ldr	r3, [sp, #16]
 800883c:	b9b3      	cbnz	r3, 800886c <_dtoa_r+0x8f4>
 800883e:	9b05      	ldr	r3, [sp, #20]
 8008840:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008844:	b993      	cbnz	r3, 800886c <_dtoa_r+0x8f4>
 8008846:	9b05      	ldr	r3, [sp, #20]
 8008848:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800884c:	0d1b      	lsrs	r3, r3, #20
 800884e:	051b      	lsls	r3, r3, #20
 8008850:	b17b      	cbz	r3, 8008872 <_dtoa_r+0x8fa>
 8008852:	f04f 0801 	mov.w	r8, #1
 8008856:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008858:	f109 0901 	add.w	r9, r9, #1
 800885c:	3301      	adds	r3, #1
 800885e:	9309      	str	r3, [sp, #36]	; 0x24
 8008860:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008862:	2b00      	cmp	r3, #0
 8008864:	f47f af6f 	bne.w	8008746 <_dtoa_r+0x7ce>
 8008868:	2001      	movs	r0, #1
 800886a:	e774      	b.n	8008756 <_dtoa_r+0x7de>
 800886c:	f04f 0800 	mov.w	r8, #0
 8008870:	e7f6      	b.n	8008860 <_dtoa_r+0x8e8>
 8008872:	4698      	mov	r8, r3
 8008874:	e7f4      	b.n	8008860 <_dtoa_r+0x8e8>
 8008876:	d080      	beq.n	800877a <_dtoa_r+0x802>
 8008878:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800887a:	331c      	adds	r3, #28
 800887c:	441a      	add	r2, r3
 800887e:	4499      	add	r9, r3
 8008880:	441f      	add	r7, r3
 8008882:	9209      	str	r2, [sp, #36]	; 0x24
 8008884:	e779      	b.n	800877a <_dtoa_r+0x802>
 8008886:	4603      	mov	r3, r0
 8008888:	e7f6      	b.n	8008878 <_dtoa_r+0x900>
 800888a:	9b08      	ldr	r3, [sp, #32]
 800888c:	2b00      	cmp	r3, #0
 800888e:	dc34      	bgt.n	80088fa <_dtoa_r+0x982>
 8008890:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008892:	2b02      	cmp	r3, #2
 8008894:	dd31      	ble.n	80088fa <_dtoa_r+0x982>
 8008896:	9b08      	ldr	r3, [sp, #32]
 8008898:	9306      	str	r3, [sp, #24]
 800889a:	9b06      	ldr	r3, [sp, #24]
 800889c:	b963      	cbnz	r3, 80088b8 <_dtoa_r+0x940>
 800889e:	4621      	mov	r1, r4
 80088a0:	2205      	movs	r2, #5
 80088a2:	4628      	mov	r0, r5
 80088a4:	f000 fabc 	bl	8008e20 <__multadd>
 80088a8:	4601      	mov	r1, r0
 80088aa:	4604      	mov	r4, r0
 80088ac:	4650      	mov	r0, sl
 80088ae:	f000 fccf 	bl	8009250 <__mcmp>
 80088b2:	2800      	cmp	r0, #0
 80088b4:	f73f adbf 	bgt.w	8008436 <_dtoa_r+0x4be>
 80088b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80088ba:	9f03      	ldr	r7, [sp, #12]
 80088bc:	ea6f 0b03 	mvn.w	fp, r3
 80088c0:	f04f 0800 	mov.w	r8, #0
 80088c4:	4621      	mov	r1, r4
 80088c6:	4628      	mov	r0, r5
 80088c8:	f000 fa88 	bl	8008ddc <_Bfree>
 80088cc:	2e00      	cmp	r6, #0
 80088ce:	f43f aead 	beq.w	800862c <_dtoa_r+0x6b4>
 80088d2:	f1b8 0f00 	cmp.w	r8, #0
 80088d6:	d005      	beq.n	80088e4 <_dtoa_r+0x96c>
 80088d8:	45b0      	cmp	r8, r6
 80088da:	d003      	beq.n	80088e4 <_dtoa_r+0x96c>
 80088dc:	4641      	mov	r1, r8
 80088de:	4628      	mov	r0, r5
 80088e0:	f000 fa7c 	bl	8008ddc <_Bfree>
 80088e4:	4631      	mov	r1, r6
 80088e6:	4628      	mov	r0, r5
 80088e8:	f000 fa78 	bl	8008ddc <_Bfree>
 80088ec:	e69e      	b.n	800862c <_dtoa_r+0x6b4>
 80088ee:	2400      	movs	r4, #0
 80088f0:	4626      	mov	r6, r4
 80088f2:	e7e1      	b.n	80088b8 <_dtoa_r+0x940>
 80088f4:	46c3      	mov	fp, r8
 80088f6:	4626      	mov	r6, r4
 80088f8:	e59d      	b.n	8008436 <_dtoa_r+0x4be>
 80088fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	f000 80c8 	beq.w	8008a92 <_dtoa_r+0xb1a>
 8008902:	9b08      	ldr	r3, [sp, #32]
 8008904:	9306      	str	r3, [sp, #24]
 8008906:	2f00      	cmp	r7, #0
 8008908:	dd05      	ble.n	8008916 <_dtoa_r+0x99e>
 800890a:	4631      	mov	r1, r6
 800890c:	463a      	mov	r2, r7
 800890e:	4628      	mov	r0, r5
 8008910:	f000 fc32 	bl	8009178 <__lshift>
 8008914:	4606      	mov	r6, r0
 8008916:	f1b8 0f00 	cmp.w	r8, #0
 800891a:	d05b      	beq.n	80089d4 <_dtoa_r+0xa5c>
 800891c:	4628      	mov	r0, r5
 800891e:	6871      	ldr	r1, [r6, #4]
 8008920:	f000 fa1c 	bl	8008d5c <_Balloc>
 8008924:	4607      	mov	r7, r0
 8008926:	b928      	cbnz	r0, 8008934 <_dtoa_r+0x9bc>
 8008928:	4602      	mov	r2, r0
 800892a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800892e:	4b81      	ldr	r3, [pc, #516]	; (8008b34 <_dtoa_r+0xbbc>)
 8008930:	f7ff bb36 	b.w	8007fa0 <_dtoa_r+0x28>
 8008934:	6932      	ldr	r2, [r6, #16]
 8008936:	f106 010c 	add.w	r1, r6, #12
 800893a:	3202      	adds	r2, #2
 800893c:	0092      	lsls	r2, r2, #2
 800893e:	300c      	adds	r0, #12
 8008940:	f7ff fa81 	bl	8007e46 <memcpy>
 8008944:	2201      	movs	r2, #1
 8008946:	4639      	mov	r1, r7
 8008948:	4628      	mov	r0, r5
 800894a:	f000 fc15 	bl	8009178 <__lshift>
 800894e:	46b0      	mov	r8, r6
 8008950:	4606      	mov	r6, r0
 8008952:	9b03      	ldr	r3, [sp, #12]
 8008954:	9a03      	ldr	r2, [sp, #12]
 8008956:	3301      	adds	r3, #1
 8008958:	9308      	str	r3, [sp, #32]
 800895a:	9b06      	ldr	r3, [sp, #24]
 800895c:	4413      	add	r3, r2
 800895e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008960:	9b04      	ldr	r3, [sp, #16]
 8008962:	f003 0301 	and.w	r3, r3, #1
 8008966:	930a      	str	r3, [sp, #40]	; 0x28
 8008968:	9b08      	ldr	r3, [sp, #32]
 800896a:	4621      	mov	r1, r4
 800896c:	3b01      	subs	r3, #1
 800896e:	4650      	mov	r0, sl
 8008970:	9304      	str	r3, [sp, #16]
 8008972:	f7ff fa76 	bl	8007e62 <quorem>
 8008976:	4641      	mov	r1, r8
 8008978:	9006      	str	r0, [sp, #24]
 800897a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800897e:	4650      	mov	r0, sl
 8008980:	f000 fc66 	bl	8009250 <__mcmp>
 8008984:	4632      	mov	r2, r6
 8008986:	9009      	str	r0, [sp, #36]	; 0x24
 8008988:	4621      	mov	r1, r4
 800898a:	4628      	mov	r0, r5
 800898c:	f000 fc7c 	bl	8009288 <__mdiff>
 8008990:	68c2      	ldr	r2, [r0, #12]
 8008992:	4607      	mov	r7, r0
 8008994:	bb02      	cbnz	r2, 80089d8 <_dtoa_r+0xa60>
 8008996:	4601      	mov	r1, r0
 8008998:	4650      	mov	r0, sl
 800899a:	f000 fc59 	bl	8009250 <__mcmp>
 800899e:	4602      	mov	r2, r0
 80089a0:	4639      	mov	r1, r7
 80089a2:	4628      	mov	r0, r5
 80089a4:	920c      	str	r2, [sp, #48]	; 0x30
 80089a6:	f000 fa19 	bl	8008ddc <_Bfree>
 80089aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80089ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80089ae:	9f08      	ldr	r7, [sp, #32]
 80089b0:	ea43 0102 	orr.w	r1, r3, r2
 80089b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089b6:	4319      	orrs	r1, r3
 80089b8:	d110      	bne.n	80089dc <_dtoa_r+0xa64>
 80089ba:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80089be:	d029      	beq.n	8008a14 <_dtoa_r+0xa9c>
 80089c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	dd02      	ble.n	80089cc <_dtoa_r+0xa54>
 80089c6:	9b06      	ldr	r3, [sp, #24]
 80089c8:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80089cc:	9b04      	ldr	r3, [sp, #16]
 80089ce:	f883 9000 	strb.w	r9, [r3]
 80089d2:	e777      	b.n	80088c4 <_dtoa_r+0x94c>
 80089d4:	4630      	mov	r0, r6
 80089d6:	e7ba      	b.n	800894e <_dtoa_r+0x9d6>
 80089d8:	2201      	movs	r2, #1
 80089da:	e7e1      	b.n	80089a0 <_dtoa_r+0xa28>
 80089dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089de:	2b00      	cmp	r3, #0
 80089e0:	db04      	blt.n	80089ec <_dtoa_r+0xa74>
 80089e2:	9922      	ldr	r1, [sp, #136]	; 0x88
 80089e4:	430b      	orrs	r3, r1
 80089e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80089e8:	430b      	orrs	r3, r1
 80089ea:	d120      	bne.n	8008a2e <_dtoa_r+0xab6>
 80089ec:	2a00      	cmp	r2, #0
 80089ee:	dded      	ble.n	80089cc <_dtoa_r+0xa54>
 80089f0:	4651      	mov	r1, sl
 80089f2:	2201      	movs	r2, #1
 80089f4:	4628      	mov	r0, r5
 80089f6:	f000 fbbf 	bl	8009178 <__lshift>
 80089fa:	4621      	mov	r1, r4
 80089fc:	4682      	mov	sl, r0
 80089fe:	f000 fc27 	bl	8009250 <__mcmp>
 8008a02:	2800      	cmp	r0, #0
 8008a04:	dc03      	bgt.n	8008a0e <_dtoa_r+0xa96>
 8008a06:	d1e1      	bne.n	80089cc <_dtoa_r+0xa54>
 8008a08:	f019 0f01 	tst.w	r9, #1
 8008a0c:	d0de      	beq.n	80089cc <_dtoa_r+0xa54>
 8008a0e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008a12:	d1d8      	bne.n	80089c6 <_dtoa_r+0xa4e>
 8008a14:	2339      	movs	r3, #57	; 0x39
 8008a16:	9a04      	ldr	r2, [sp, #16]
 8008a18:	7013      	strb	r3, [r2, #0]
 8008a1a:	463b      	mov	r3, r7
 8008a1c:	461f      	mov	r7, r3
 8008a1e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008a22:	3b01      	subs	r3, #1
 8008a24:	2a39      	cmp	r2, #57	; 0x39
 8008a26:	d06b      	beq.n	8008b00 <_dtoa_r+0xb88>
 8008a28:	3201      	adds	r2, #1
 8008a2a:	701a      	strb	r2, [r3, #0]
 8008a2c:	e74a      	b.n	80088c4 <_dtoa_r+0x94c>
 8008a2e:	2a00      	cmp	r2, #0
 8008a30:	dd07      	ble.n	8008a42 <_dtoa_r+0xaca>
 8008a32:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008a36:	d0ed      	beq.n	8008a14 <_dtoa_r+0xa9c>
 8008a38:	9a04      	ldr	r2, [sp, #16]
 8008a3a:	f109 0301 	add.w	r3, r9, #1
 8008a3e:	7013      	strb	r3, [r2, #0]
 8008a40:	e740      	b.n	80088c4 <_dtoa_r+0x94c>
 8008a42:	9b08      	ldr	r3, [sp, #32]
 8008a44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a46:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d042      	beq.n	8008ad4 <_dtoa_r+0xb5c>
 8008a4e:	4651      	mov	r1, sl
 8008a50:	2300      	movs	r3, #0
 8008a52:	220a      	movs	r2, #10
 8008a54:	4628      	mov	r0, r5
 8008a56:	f000 f9e3 	bl	8008e20 <__multadd>
 8008a5a:	45b0      	cmp	r8, r6
 8008a5c:	4682      	mov	sl, r0
 8008a5e:	f04f 0300 	mov.w	r3, #0
 8008a62:	f04f 020a 	mov.w	r2, #10
 8008a66:	4641      	mov	r1, r8
 8008a68:	4628      	mov	r0, r5
 8008a6a:	d107      	bne.n	8008a7c <_dtoa_r+0xb04>
 8008a6c:	f000 f9d8 	bl	8008e20 <__multadd>
 8008a70:	4680      	mov	r8, r0
 8008a72:	4606      	mov	r6, r0
 8008a74:	9b08      	ldr	r3, [sp, #32]
 8008a76:	3301      	adds	r3, #1
 8008a78:	9308      	str	r3, [sp, #32]
 8008a7a:	e775      	b.n	8008968 <_dtoa_r+0x9f0>
 8008a7c:	f000 f9d0 	bl	8008e20 <__multadd>
 8008a80:	4631      	mov	r1, r6
 8008a82:	4680      	mov	r8, r0
 8008a84:	2300      	movs	r3, #0
 8008a86:	220a      	movs	r2, #10
 8008a88:	4628      	mov	r0, r5
 8008a8a:	f000 f9c9 	bl	8008e20 <__multadd>
 8008a8e:	4606      	mov	r6, r0
 8008a90:	e7f0      	b.n	8008a74 <_dtoa_r+0xafc>
 8008a92:	9b08      	ldr	r3, [sp, #32]
 8008a94:	9306      	str	r3, [sp, #24]
 8008a96:	9f03      	ldr	r7, [sp, #12]
 8008a98:	4621      	mov	r1, r4
 8008a9a:	4650      	mov	r0, sl
 8008a9c:	f7ff f9e1 	bl	8007e62 <quorem>
 8008aa0:	9b03      	ldr	r3, [sp, #12]
 8008aa2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008aa6:	f807 9b01 	strb.w	r9, [r7], #1
 8008aaa:	1afa      	subs	r2, r7, r3
 8008aac:	9b06      	ldr	r3, [sp, #24]
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	dd07      	ble.n	8008ac2 <_dtoa_r+0xb4a>
 8008ab2:	4651      	mov	r1, sl
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	220a      	movs	r2, #10
 8008ab8:	4628      	mov	r0, r5
 8008aba:	f000 f9b1 	bl	8008e20 <__multadd>
 8008abe:	4682      	mov	sl, r0
 8008ac0:	e7ea      	b.n	8008a98 <_dtoa_r+0xb20>
 8008ac2:	9b06      	ldr	r3, [sp, #24]
 8008ac4:	f04f 0800 	mov.w	r8, #0
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	bfcc      	ite	gt
 8008acc:	461f      	movgt	r7, r3
 8008ace:	2701      	movle	r7, #1
 8008ad0:	9b03      	ldr	r3, [sp, #12]
 8008ad2:	441f      	add	r7, r3
 8008ad4:	4651      	mov	r1, sl
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	4628      	mov	r0, r5
 8008ada:	f000 fb4d 	bl	8009178 <__lshift>
 8008ade:	4621      	mov	r1, r4
 8008ae0:	4682      	mov	sl, r0
 8008ae2:	f000 fbb5 	bl	8009250 <__mcmp>
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	dc97      	bgt.n	8008a1a <_dtoa_r+0xaa2>
 8008aea:	d102      	bne.n	8008af2 <_dtoa_r+0xb7a>
 8008aec:	f019 0f01 	tst.w	r9, #1
 8008af0:	d193      	bne.n	8008a1a <_dtoa_r+0xaa2>
 8008af2:	463b      	mov	r3, r7
 8008af4:	461f      	mov	r7, r3
 8008af6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008afa:	2a30      	cmp	r2, #48	; 0x30
 8008afc:	d0fa      	beq.n	8008af4 <_dtoa_r+0xb7c>
 8008afe:	e6e1      	b.n	80088c4 <_dtoa_r+0x94c>
 8008b00:	9a03      	ldr	r2, [sp, #12]
 8008b02:	429a      	cmp	r2, r3
 8008b04:	d18a      	bne.n	8008a1c <_dtoa_r+0xaa4>
 8008b06:	2331      	movs	r3, #49	; 0x31
 8008b08:	f10b 0b01 	add.w	fp, fp, #1
 8008b0c:	e797      	b.n	8008a3e <_dtoa_r+0xac6>
 8008b0e:	4b0a      	ldr	r3, [pc, #40]	; (8008b38 <_dtoa_r+0xbc0>)
 8008b10:	f7ff ba9f 	b.w	8008052 <_dtoa_r+0xda>
 8008b14:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	f47f aa77 	bne.w	800800a <_dtoa_r+0x92>
 8008b1c:	4b07      	ldr	r3, [pc, #28]	; (8008b3c <_dtoa_r+0xbc4>)
 8008b1e:	f7ff ba98 	b.w	8008052 <_dtoa_r+0xda>
 8008b22:	9b06      	ldr	r3, [sp, #24]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	dcb6      	bgt.n	8008a96 <_dtoa_r+0xb1e>
 8008b28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b2a:	2b02      	cmp	r3, #2
 8008b2c:	f73f aeb5 	bgt.w	800889a <_dtoa_r+0x922>
 8008b30:	e7b1      	b.n	8008a96 <_dtoa_r+0xb1e>
 8008b32:	bf00      	nop
 8008b34:	0800a02e 	.word	0x0800a02e
 8008b38:	08009f84 	.word	0x08009f84
 8008b3c:	08009fb2 	.word	0x08009fb2

08008b40 <_free_r>:
 8008b40:	b538      	push	{r3, r4, r5, lr}
 8008b42:	4605      	mov	r5, r0
 8008b44:	2900      	cmp	r1, #0
 8008b46:	d040      	beq.n	8008bca <_free_r+0x8a>
 8008b48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b4c:	1f0c      	subs	r4, r1, #4
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	bfb8      	it	lt
 8008b52:	18e4      	addlt	r4, r4, r3
 8008b54:	f000 f8f6 	bl	8008d44 <__malloc_lock>
 8008b58:	4a1c      	ldr	r2, [pc, #112]	; (8008bcc <_free_r+0x8c>)
 8008b5a:	6813      	ldr	r3, [r2, #0]
 8008b5c:	b933      	cbnz	r3, 8008b6c <_free_r+0x2c>
 8008b5e:	6063      	str	r3, [r4, #4]
 8008b60:	6014      	str	r4, [r2, #0]
 8008b62:	4628      	mov	r0, r5
 8008b64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b68:	f000 b8f2 	b.w	8008d50 <__malloc_unlock>
 8008b6c:	42a3      	cmp	r3, r4
 8008b6e:	d908      	bls.n	8008b82 <_free_r+0x42>
 8008b70:	6820      	ldr	r0, [r4, #0]
 8008b72:	1821      	adds	r1, r4, r0
 8008b74:	428b      	cmp	r3, r1
 8008b76:	bf01      	itttt	eq
 8008b78:	6819      	ldreq	r1, [r3, #0]
 8008b7a:	685b      	ldreq	r3, [r3, #4]
 8008b7c:	1809      	addeq	r1, r1, r0
 8008b7e:	6021      	streq	r1, [r4, #0]
 8008b80:	e7ed      	b.n	8008b5e <_free_r+0x1e>
 8008b82:	461a      	mov	r2, r3
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	b10b      	cbz	r3, 8008b8c <_free_r+0x4c>
 8008b88:	42a3      	cmp	r3, r4
 8008b8a:	d9fa      	bls.n	8008b82 <_free_r+0x42>
 8008b8c:	6811      	ldr	r1, [r2, #0]
 8008b8e:	1850      	adds	r0, r2, r1
 8008b90:	42a0      	cmp	r0, r4
 8008b92:	d10b      	bne.n	8008bac <_free_r+0x6c>
 8008b94:	6820      	ldr	r0, [r4, #0]
 8008b96:	4401      	add	r1, r0
 8008b98:	1850      	adds	r0, r2, r1
 8008b9a:	4283      	cmp	r3, r0
 8008b9c:	6011      	str	r1, [r2, #0]
 8008b9e:	d1e0      	bne.n	8008b62 <_free_r+0x22>
 8008ba0:	6818      	ldr	r0, [r3, #0]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	4408      	add	r0, r1
 8008ba6:	6010      	str	r0, [r2, #0]
 8008ba8:	6053      	str	r3, [r2, #4]
 8008baa:	e7da      	b.n	8008b62 <_free_r+0x22>
 8008bac:	d902      	bls.n	8008bb4 <_free_r+0x74>
 8008bae:	230c      	movs	r3, #12
 8008bb0:	602b      	str	r3, [r5, #0]
 8008bb2:	e7d6      	b.n	8008b62 <_free_r+0x22>
 8008bb4:	6820      	ldr	r0, [r4, #0]
 8008bb6:	1821      	adds	r1, r4, r0
 8008bb8:	428b      	cmp	r3, r1
 8008bba:	bf01      	itttt	eq
 8008bbc:	6819      	ldreq	r1, [r3, #0]
 8008bbe:	685b      	ldreq	r3, [r3, #4]
 8008bc0:	1809      	addeq	r1, r1, r0
 8008bc2:	6021      	streq	r1, [r4, #0]
 8008bc4:	6063      	str	r3, [r4, #4]
 8008bc6:	6054      	str	r4, [r2, #4]
 8008bc8:	e7cb      	b.n	8008b62 <_free_r+0x22>
 8008bca:	bd38      	pop	{r3, r4, r5, pc}
 8008bcc:	200007c8 	.word	0x200007c8

08008bd0 <malloc>:
 8008bd0:	4b02      	ldr	r3, [pc, #8]	; (8008bdc <malloc+0xc>)
 8008bd2:	4601      	mov	r1, r0
 8008bd4:	6818      	ldr	r0, [r3, #0]
 8008bd6:	f000 b823 	b.w	8008c20 <_malloc_r>
 8008bda:	bf00      	nop
 8008bdc:	2000025c 	.word	0x2000025c

08008be0 <sbrk_aligned>:
 8008be0:	b570      	push	{r4, r5, r6, lr}
 8008be2:	4e0e      	ldr	r6, [pc, #56]	; (8008c1c <sbrk_aligned+0x3c>)
 8008be4:	460c      	mov	r4, r1
 8008be6:	6831      	ldr	r1, [r6, #0]
 8008be8:	4605      	mov	r5, r0
 8008bea:	b911      	cbnz	r1, 8008bf2 <sbrk_aligned+0x12>
 8008bec:	f000 fe58 	bl	80098a0 <_sbrk_r>
 8008bf0:	6030      	str	r0, [r6, #0]
 8008bf2:	4621      	mov	r1, r4
 8008bf4:	4628      	mov	r0, r5
 8008bf6:	f000 fe53 	bl	80098a0 <_sbrk_r>
 8008bfa:	1c43      	adds	r3, r0, #1
 8008bfc:	d00a      	beq.n	8008c14 <sbrk_aligned+0x34>
 8008bfe:	1cc4      	adds	r4, r0, #3
 8008c00:	f024 0403 	bic.w	r4, r4, #3
 8008c04:	42a0      	cmp	r0, r4
 8008c06:	d007      	beq.n	8008c18 <sbrk_aligned+0x38>
 8008c08:	1a21      	subs	r1, r4, r0
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	f000 fe48 	bl	80098a0 <_sbrk_r>
 8008c10:	3001      	adds	r0, #1
 8008c12:	d101      	bne.n	8008c18 <sbrk_aligned+0x38>
 8008c14:	f04f 34ff 	mov.w	r4, #4294967295
 8008c18:	4620      	mov	r0, r4
 8008c1a:	bd70      	pop	{r4, r5, r6, pc}
 8008c1c:	200007cc 	.word	0x200007cc

08008c20 <_malloc_r>:
 8008c20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c24:	1ccd      	adds	r5, r1, #3
 8008c26:	f025 0503 	bic.w	r5, r5, #3
 8008c2a:	3508      	adds	r5, #8
 8008c2c:	2d0c      	cmp	r5, #12
 8008c2e:	bf38      	it	cc
 8008c30:	250c      	movcc	r5, #12
 8008c32:	2d00      	cmp	r5, #0
 8008c34:	4607      	mov	r7, r0
 8008c36:	db01      	blt.n	8008c3c <_malloc_r+0x1c>
 8008c38:	42a9      	cmp	r1, r5
 8008c3a:	d905      	bls.n	8008c48 <_malloc_r+0x28>
 8008c3c:	230c      	movs	r3, #12
 8008c3e:	2600      	movs	r6, #0
 8008c40:	603b      	str	r3, [r7, #0]
 8008c42:	4630      	mov	r0, r6
 8008c44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c48:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008d1c <_malloc_r+0xfc>
 8008c4c:	f000 f87a 	bl	8008d44 <__malloc_lock>
 8008c50:	f8d8 3000 	ldr.w	r3, [r8]
 8008c54:	461c      	mov	r4, r3
 8008c56:	bb5c      	cbnz	r4, 8008cb0 <_malloc_r+0x90>
 8008c58:	4629      	mov	r1, r5
 8008c5a:	4638      	mov	r0, r7
 8008c5c:	f7ff ffc0 	bl	8008be0 <sbrk_aligned>
 8008c60:	1c43      	adds	r3, r0, #1
 8008c62:	4604      	mov	r4, r0
 8008c64:	d155      	bne.n	8008d12 <_malloc_r+0xf2>
 8008c66:	f8d8 4000 	ldr.w	r4, [r8]
 8008c6a:	4626      	mov	r6, r4
 8008c6c:	2e00      	cmp	r6, #0
 8008c6e:	d145      	bne.n	8008cfc <_malloc_r+0xdc>
 8008c70:	2c00      	cmp	r4, #0
 8008c72:	d048      	beq.n	8008d06 <_malloc_r+0xe6>
 8008c74:	6823      	ldr	r3, [r4, #0]
 8008c76:	4631      	mov	r1, r6
 8008c78:	4638      	mov	r0, r7
 8008c7a:	eb04 0903 	add.w	r9, r4, r3
 8008c7e:	f000 fe0f 	bl	80098a0 <_sbrk_r>
 8008c82:	4581      	cmp	r9, r0
 8008c84:	d13f      	bne.n	8008d06 <_malloc_r+0xe6>
 8008c86:	6821      	ldr	r1, [r4, #0]
 8008c88:	4638      	mov	r0, r7
 8008c8a:	1a6d      	subs	r5, r5, r1
 8008c8c:	4629      	mov	r1, r5
 8008c8e:	f7ff ffa7 	bl	8008be0 <sbrk_aligned>
 8008c92:	3001      	adds	r0, #1
 8008c94:	d037      	beq.n	8008d06 <_malloc_r+0xe6>
 8008c96:	6823      	ldr	r3, [r4, #0]
 8008c98:	442b      	add	r3, r5
 8008c9a:	6023      	str	r3, [r4, #0]
 8008c9c:	f8d8 3000 	ldr.w	r3, [r8]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d038      	beq.n	8008d16 <_malloc_r+0xf6>
 8008ca4:	685a      	ldr	r2, [r3, #4]
 8008ca6:	42a2      	cmp	r2, r4
 8008ca8:	d12b      	bne.n	8008d02 <_malloc_r+0xe2>
 8008caa:	2200      	movs	r2, #0
 8008cac:	605a      	str	r2, [r3, #4]
 8008cae:	e00f      	b.n	8008cd0 <_malloc_r+0xb0>
 8008cb0:	6822      	ldr	r2, [r4, #0]
 8008cb2:	1b52      	subs	r2, r2, r5
 8008cb4:	d41f      	bmi.n	8008cf6 <_malloc_r+0xd6>
 8008cb6:	2a0b      	cmp	r2, #11
 8008cb8:	d917      	bls.n	8008cea <_malloc_r+0xca>
 8008cba:	1961      	adds	r1, r4, r5
 8008cbc:	42a3      	cmp	r3, r4
 8008cbe:	6025      	str	r5, [r4, #0]
 8008cc0:	bf18      	it	ne
 8008cc2:	6059      	strne	r1, [r3, #4]
 8008cc4:	6863      	ldr	r3, [r4, #4]
 8008cc6:	bf08      	it	eq
 8008cc8:	f8c8 1000 	streq.w	r1, [r8]
 8008ccc:	5162      	str	r2, [r4, r5]
 8008cce:	604b      	str	r3, [r1, #4]
 8008cd0:	4638      	mov	r0, r7
 8008cd2:	f104 060b 	add.w	r6, r4, #11
 8008cd6:	f000 f83b 	bl	8008d50 <__malloc_unlock>
 8008cda:	f026 0607 	bic.w	r6, r6, #7
 8008cde:	1d23      	adds	r3, r4, #4
 8008ce0:	1af2      	subs	r2, r6, r3
 8008ce2:	d0ae      	beq.n	8008c42 <_malloc_r+0x22>
 8008ce4:	1b9b      	subs	r3, r3, r6
 8008ce6:	50a3      	str	r3, [r4, r2]
 8008ce8:	e7ab      	b.n	8008c42 <_malloc_r+0x22>
 8008cea:	42a3      	cmp	r3, r4
 8008cec:	6862      	ldr	r2, [r4, #4]
 8008cee:	d1dd      	bne.n	8008cac <_malloc_r+0x8c>
 8008cf0:	f8c8 2000 	str.w	r2, [r8]
 8008cf4:	e7ec      	b.n	8008cd0 <_malloc_r+0xb0>
 8008cf6:	4623      	mov	r3, r4
 8008cf8:	6864      	ldr	r4, [r4, #4]
 8008cfa:	e7ac      	b.n	8008c56 <_malloc_r+0x36>
 8008cfc:	4634      	mov	r4, r6
 8008cfe:	6876      	ldr	r6, [r6, #4]
 8008d00:	e7b4      	b.n	8008c6c <_malloc_r+0x4c>
 8008d02:	4613      	mov	r3, r2
 8008d04:	e7cc      	b.n	8008ca0 <_malloc_r+0x80>
 8008d06:	230c      	movs	r3, #12
 8008d08:	4638      	mov	r0, r7
 8008d0a:	603b      	str	r3, [r7, #0]
 8008d0c:	f000 f820 	bl	8008d50 <__malloc_unlock>
 8008d10:	e797      	b.n	8008c42 <_malloc_r+0x22>
 8008d12:	6025      	str	r5, [r4, #0]
 8008d14:	e7dc      	b.n	8008cd0 <_malloc_r+0xb0>
 8008d16:	605b      	str	r3, [r3, #4]
 8008d18:	deff      	udf	#255	; 0xff
 8008d1a:	bf00      	nop
 8008d1c:	200007c8 	.word	0x200007c8

08008d20 <__ascii_mbtowc>:
 8008d20:	b082      	sub	sp, #8
 8008d22:	b901      	cbnz	r1, 8008d26 <__ascii_mbtowc+0x6>
 8008d24:	a901      	add	r1, sp, #4
 8008d26:	b142      	cbz	r2, 8008d3a <__ascii_mbtowc+0x1a>
 8008d28:	b14b      	cbz	r3, 8008d3e <__ascii_mbtowc+0x1e>
 8008d2a:	7813      	ldrb	r3, [r2, #0]
 8008d2c:	600b      	str	r3, [r1, #0]
 8008d2e:	7812      	ldrb	r2, [r2, #0]
 8008d30:	1e10      	subs	r0, r2, #0
 8008d32:	bf18      	it	ne
 8008d34:	2001      	movne	r0, #1
 8008d36:	b002      	add	sp, #8
 8008d38:	4770      	bx	lr
 8008d3a:	4610      	mov	r0, r2
 8008d3c:	e7fb      	b.n	8008d36 <__ascii_mbtowc+0x16>
 8008d3e:	f06f 0001 	mvn.w	r0, #1
 8008d42:	e7f8      	b.n	8008d36 <__ascii_mbtowc+0x16>

08008d44 <__malloc_lock>:
 8008d44:	4801      	ldr	r0, [pc, #4]	; (8008d4c <__malloc_lock+0x8>)
 8008d46:	f7ff b86e 	b.w	8007e26 <__retarget_lock_acquire_recursive>
 8008d4a:	bf00      	nop
 8008d4c:	200007c4 	.word	0x200007c4

08008d50 <__malloc_unlock>:
 8008d50:	4801      	ldr	r0, [pc, #4]	; (8008d58 <__malloc_unlock+0x8>)
 8008d52:	f7ff b869 	b.w	8007e28 <__retarget_lock_release_recursive>
 8008d56:	bf00      	nop
 8008d58:	200007c4 	.word	0x200007c4

08008d5c <_Balloc>:
 8008d5c:	b570      	push	{r4, r5, r6, lr}
 8008d5e:	69c6      	ldr	r6, [r0, #28]
 8008d60:	4604      	mov	r4, r0
 8008d62:	460d      	mov	r5, r1
 8008d64:	b976      	cbnz	r6, 8008d84 <_Balloc+0x28>
 8008d66:	2010      	movs	r0, #16
 8008d68:	f7ff ff32 	bl	8008bd0 <malloc>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	61e0      	str	r0, [r4, #28]
 8008d70:	b920      	cbnz	r0, 8008d7c <_Balloc+0x20>
 8008d72:	216b      	movs	r1, #107	; 0x6b
 8008d74:	4b17      	ldr	r3, [pc, #92]	; (8008dd4 <_Balloc+0x78>)
 8008d76:	4818      	ldr	r0, [pc, #96]	; (8008dd8 <_Balloc+0x7c>)
 8008d78:	f000 fda2 	bl	80098c0 <__assert_func>
 8008d7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d80:	6006      	str	r6, [r0, #0]
 8008d82:	60c6      	str	r6, [r0, #12]
 8008d84:	69e6      	ldr	r6, [r4, #28]
 8008d86:	68f3      	ldr	r3, [r6, #12]
 8008d88:	b183      	cbz	r3, 8008dac <_Balloc+0x50>
 8008d8a:	69e3      	ldr	r3, [r4, #28]
 8008d8c:	68db      	ldr	r3, [r3, #12]
 8008d8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d92:	b9b8      	cbnz	r0, 8008dc4 <_Balloc+0x68>
 8008d94:	2101      	movs	r1, #1
 8008d96:	fa01 f605 	lsl.w	r6, r1, r5
 8008d9a:	1d72      	adds	r2, r6, #5
 8008d9c:	4620      	mov	r0, r4
 8008d9e:	0092      	lsls	r2, r2, #2
 8008da0:	f000 fdac 	bl	80098fc <_calloc_r>
 8008da4:	b160      	cbz	r0, 8008dc0 <_Balloc+0x64>
 8008da6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008daa:	e00e      	b.n	8008dca <_Balloc+0x6e>
 8008dac:	2221      	movs	r2, #33	; 0x21
 8008dae:	2104      	movs	r1, #4
 8008db0:	4620      	mov	r0, r4
 8008db2:	f000 fda3 	bl	80098fc <_calloc_r>
 8008db6:	69e3      	ldr	r3, [r4, #28]
 8008db8:	60f0      	str	r0, [r6, #12]
 8008dba:	68db      	ldr	r3, [r3, #12]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d1e4      	bne.n	8008d8a <_Balloc+0x2e>
 8008dc0:	2000      	movs	r0, #0
 8008dc2:	bd70      	pop	{r4, r5, r6, pc}
 8008dc4:	6802      	ldr	r2, [r0, #0]
 8008dc6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008dca:	2300      	movs	r3, #0
 8008dcc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008dd0:	e7f7      	b.n	8008dc2 <_Balloc+0x66>
 8008dd2:	bf00      	nop
 8008dd4:	08009fbf 	.word	0x08009fbf
 8008dd8:	0800a03f 	.word	0x0800a03f

08008ddc <_Bfree>:
 8008ddc:	b570      	push	{r4, r5, r6, lr}
 8008dde:	69c6      	ldr	r6, [r0, #28]
 8008de0:	4605      	mov	r5, r0
 8008de2:	460c      	mov	r4, r1
 8008de4:	b976      	cbnz	r6, 8008e04 <_Bfree+0x28>
 8008de6:	2010      	movs	r0, #16
 8008de8:	f7ff fef2 	bl	8008bd0 <malloc>
 8008dec:	4602      	mov	r2, r0
 8008dee:	61e8      	str	r0, [r5, #28]
 8008df0:	b920      	cbnz	r0, 8008dfc <_Bfree+0x20>
 8008df2:	218f      	movs	r1, #143	; 0x8f
 8008df4:	4b08      	ldr	r3, [pc, #32]	; (8008e18 <_Bfree+0x3c>)
 8008df6:	4809      	ldr	r0, [pc, #36]	; (8008e1c <_Bfree+0x40>)
 8008df8:	f000 fd62 	bl	80098c0 <__assert_func>
 8008dfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e00:	6006      	str	r6, [r0, #0]
 8008e02:	60c6      	str	r6, [r0, #12]
 8008e04:	b13c      	cbz	r4, 8008e16 <_Bfree+0x3a>
 8008e06:	69eb      	ldr	r3, [r5, #28]
 8008e08:	6862      	ldr	r2, [r4, #4]
 8008e0a:	68db      	ldr	r3, [r3, #12]
 8008e0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008e10:	6021      	str	r1, [r4, #0]
 8008e12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008e16:	bd70      	pop	{r4, r5, r6, pc}
 8008e18:	08009fbf 	.word	0x08009fbf
 8008e1c:	0800a03f 	.word	0x0800a03f

08008e20 <__multadd>:
 8008e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e24:	4607      	mov	r7, r0
 8008e26:	460c      	mov	r4, r1
 8008e28:	461e      	mov	r6, r3
 8008e2a:	2000      	movs	r0, #0
 8008e2c:	690d      	ldr	r5, [r1, #16]
 8008e2e:	f101 0c14 	add.w	ip, r1, #20
 8008e32:	f8dc 3000 	ldr.w	r3, [ip]
 8008e36:	3001      	adds	r0, #1
 8008e38:	b299      	uxth	r1, r3
 8008e3a:	fb02 6101 	mla	r1, r2, r1, r6
 8008e3e:	0c1e      	lsrs	r6, r3, #16
 8008e40:	0c0b      	lsrs	r3, r1, #16
 8008e42:	fb02 3306 	mla	r3, r2, r6, r3
 8008e46:	b289      	uxth	r1, r1
 8008e48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008e4c:	4285      	cmp	r5, r0
 8008e4e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008e52:	f84c 1b04 	str.w	r1, [ip], #4
 8008e56:	dcec      	bgt.n	8008e32 <__multadd+0x12>
 8008e58:	b30e      	cbz	r6, 8008e9e <__multadd+0x7e>
 8008e5a:	68a3      	ldr	r3, [r4, #8]
 8008e5c:	42ab      	cmp	r3, r5
 8008e5e:	dc19      	bgt.n	8008e94 <__multadd+0x74>
 8008e60:	6861      	ldr	r1, [r4, #4]
 8008e62:	4638      	mov	r0, r7
 8008e64:	3101      	adds	r1, #1
 8008e66:	f7ff ff79 	bl	8008d5c <_Balloc>
 8008e6a:	4680      	mov	r8, r0
 8008e6c:	b928      	cbnz	r0, 8008e7a <__multadd+0x5a>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	21ba      	movs	r1, #186	; 0xba
 8008e72:	4b0c      	ldr	r3, [pc, #48]	; (8008ea4 <__multadd+0x84>)
 8008e74:	480c      	ldr	r0, [pc, #48]	; (8008ea8 <__multadd+0x88>)
 8008e76:	f000 fd23 	bl	80098c0 <__assert_func>
 8008e7a:	6922      	ldr	r2, [r4, #16]
 8008e7c:	f104 010c 	add.w	r1, r4, #12
 8008e80:	3202      	adds	r2, #2
 8008e82:	0092      	lsls	r2, r2, #2
 8008e84:	300c      	adds	r0, #12
 8008e86:	f7fe ffde 	bl	8007e46 <memcpy>
 8008e8a:	4621      	mov	r1, r4
 8008e8c:	4638      	mov	r0, r7
 8008e8e:	f7ff ffa5 	bl	8008ddc <_Bfree>
 8008e92:	4644      	mov	r4, r8
 8008e94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008e98:	3501      	adds	r5, #1
 8008e9a:	615e      	str	r6, [r3, #20]
 8008e9c:	6125      	str	r5, [r4, #16]
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ea4:	0800a02e 	.word	0x0800a02e
 8008ea8:	0800a03f 	.word	0x0800a03f

08008eac <__hi0bits>:
 8008eac:	0c02      	lsrs	r2, r0, #16
 8008eae:	0412      	lsls	r2, r2, #16
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	b9ca      	cbnz	r2, 8008ee8 <__hi0bits+0x3c>
 8008eb4:	0403      	lsls	r3, r0, #16
 8008eb6:	2010      	movs	r0, #16
 8008eb8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008ebc:	bf04      	itt	eq
 8008ebe:	021b      	lsleq	r3, r3, #8
 8008ec0:	3008      	addeq	r0, #8
 8008ec2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008ec6:	bf04      	itt	eq
 8008ec8:	011b      	lsleq	r3, r3, #4
 8008eca:	3004      	addeq	r0, #4
 8008ecc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008ed0:	bf04      	itt	eq
 8008ed2:	009b      	lsleq	r3, r3, #2
 8008ed4:	3002      	addeq	r0, #2
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	db05      	blt.n	8008ee6 <__hi0bits+0x3a>
 8008eda:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008ede:	f100 0001 	add.w	r0, r0, #1
 8008ee2:	bf08      	it	eq
 8008ee4:	2020      	moveq	r0, #32
 8008ee6:	4770      	bx	lr
 8008ee8:	2000      	movs	r0, #0
 8008eea:	e7e5      	b.n	8008eb8 <__hi0bits+0xc>

08008eec <__lo0bits>:
 8008eec:	6803      	ldr	r3, [r0, #0]
 8008eee:	4602      	mov	r2, r0
 8008ef0:	f013 0007 	ands.w	r0, r3, #7
 8008ef4:	d00b      	beq.n	8008f0e <__lo0bits+0x22>
 8008ef6:	07d9      	lsls	r1, r3, #31
 8008ef8:	d421      	bmi.n	8008f3e <__lo0bits+0x52>
 8008efa:	0798      	lsls	r0, r3, #30
 8008efc:	bf49      	itett	mi
 8008efe:	085b      	lsrmi	r3, r3, #1
 8008f00:	089b      	lsrpl	r3, r3, #2
 8008f02:	2001      	movmi	r0, #1
 8008f04:	6013      	strmi	r3, [r2, #0]
 8008f06:	bf5c      	itt	pl
 8008f08:	2002      	movpl	r0, #2
 8008f0a:	6013      	strpl	r3, [r2, #0]
 8008f0c:	4770      	bx	lr
 8008f0e:	b299      	uxth	r1, r3
 8008f10:	b909      	cbnz	r1, 8008f16 <__lo0bits+0x2a>
 8008f12:	2010      	movs	r0, #16
 8008f14:	0c1b      	lsrs	r3, r3, #16
 8008f16:	b2d9      	uxtb	r1, r3
 8008f18:	b909      	cbnz	r1, 8008f1e <__lo0bits+0x32>
 8008f1a:	3008      	adds	r0, #8
 8008f1c:	0a1b      	lsrs	r3, r3, #8
 8008f1e:	0719      	lsls	r1, r3, #28
 8008f20:	bf04      	itt	eq
 8008f22:	091b      	lsreq	r3, r3, #4
 8008f24:	3004      	addeq	r0, #4
 8008f26:	0799      	lsls	r1, r3, #30
 8008f28:	bf04      	itt	eq
 8008f2a:	089b      	lsreq	r3, r3, #2
 8008f2c:	3002      	addeq	r0, #2
 8008f2e:	07d9      	lsls	r1, r3, #31
 8008f30:	d403      	bmi.n	8008f3a <__lo0bits+0x4e>
 8008f32:	085b      	lsrs	r3, r3, #1
 8008f34:	f100 0001 	add.w	r0, r0, #1
 8008f38:	d003      	beq.n	8008f42 <__lo0bits+0x56>
 8008f3a:	6013      	str	r3, [r2, #0]
 8008f3c:	4770      	bx	lr
 8008f3e:	2000      	movs	r0, #0
 8008f40:	4770      	bx	lr
 8008f42:	2020      	movs	r0, #32
 8008f44:	4770      	bx	lr
	...

08008f48 <__i2b>:
 8008f48:	b510      	push	{r4, lr}
 8008f4a:	460c      	mov	r4, r1
 8008f4c:	2101      	movs	r1, #1
 8008f4e:	f7ff ff05 	bl	8008d5c <_Balloc>
 8008f52:	4602      	mov	r2, r0
 8008f54:	b928      	cbnz	r0, 8008f62 <__i2b+0x1a>
 8008f56:	f240 1145 	movw	r1, #325	; 0x145
 8008f5a:	4b04      	ldr	r3, [pc, #16]	; (8008f6c <__i2b+0x24>)
 8008f5c:	4804      	ldr	r0, [pc, #16]	; (8008f70 <__i2b+0x28>)
 8008f5e:	f000 fcaf 	bl	80098c0 <__assert_func>
 8008f62:	2301      	movs	r3, #1
 8008f64:	6144      	str	r4, [r0, #20]
 8008f66:	6103      	str	r3, [r0, #16]
 8008f68:	bd10      	pop	{r4, pc}
 8008f6a:	bf00      	nop
 8008f6c:	0800a02e 	.word	0x0800a02e
 8008f70:	0800a03f 	.word	0x0800a03f

08008f74 <__multiply>:
 8008f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f78:	4691      	mov	r9, r2
 8008f7a:	690a      	ldr	r2, [r1, #16]
 8008f7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008f80:	460c      	mov	r4, r1
 8008f82:	429a      	cmp	r2, r3
 8008f84:	bfbe      	ittt	lt
 8008f86:	460b      	movlt	r3, r1
 8008f88:	464c      	movlt	r4, r9
 8008f8a:	4699      	movlt	r9, r3
 8008f8c:	6927      	ldr	r7, [r4, #16]
 8008f8e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008f92:	68a3      	ldr	r3, [r4, #8]
 8008f94:	6861      	ldr	r1, [r4, #4]
 8008f96:	eb07 060a 	add.w	r6, r7, sl
 8008f9a:	42b3      	cmp	r3, r6
 8008f9c:	b085      	sub	sp, #20
 8008f9e:	bfb8      	it	lt
 8008fa0:	3101      	addlt	r1, #1
 8008fa2:	f7ff fedb 	bl	8008d5c <_Balloc>
 8008fa6:	b930      	cbnz	r0, 8008fb6 <__multiply+0x42>
 8008fa8:	4602      	mov	r2, r0
 8008faa:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008fae:	4b43      	ldr	r3, [pc, #268]	; (80090bc <__multiply+0x148>)
 8008fb0:	4843      	ldr	r0, [pc, #268]	; (80090c0 <__multiply+0x14c>)
 8008fb2:	f000 fc85 	bl	80098c0 <__assert_func>
 8008fb6:	f100 0514 	add.w	r5, r0, #20
 8008fba:	462b      	mov	r3, r5
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008fc2:	4543      	cmp	r3, r8
 8008fc4:	d321      	bcc.n	800900a <__multiply+0x96>
 8008fc6:	f104 0314 	add.w	r3, r4, #20
 8008fca:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008fce:	f109 0314 	add.w	r3, r9, #20
 8008fd2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008fd6:	9202      	str	r2, [sp, #8]
 8008fd8:	1b3a      	subs	r2, r7, r4
 8008fda:	3a15      	subs	r2, #21
 8008fdc:	f022 0203 	bic.w	r2, r2, #3
 8008fe0:	3204      	adds	r2, #4
 8008fe2:	f104 0115 	add.w	r1, r4, #21
 8008fe6:	428f      	cmp	r7, r1
 8008fe8:	bf38      	it	cc
 8008fea:	2204      	movcc	r2, #4
 8008fec:	9201      	str	r2, [sp, #4]
 8008fee:	9a02      	ldr	r2, [sp, #8]
 8008ff0:	9303      	str	r3, [sp, #12]
 8008ff2:	429a      	cmp	r2, r3
 8008ff4:	d80c      	bhi.n	8009010 <__multiply+0x9c>
 8008ff6:	2e00      	cmp	r6, #0
 8008ff8:	dd03      	ble.n	8009002 <__multiply+0x8e>
 8008ffa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d05a      	beq.n	80090b8 <__multiply+0x144>
 8009002:	6106      	str	r6, [r0, #16]
 8009004:	b005      	add	sp, #20
 8009006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800900a:	f843 2b04 	str.w	r2, [r3], #4
 800900e:	e7d8      	b.n	8008fc2 <__multiply+0x4e>
 8009010:	f8b3 a000 	ldrh.w	sl, [r3]
 8009014:	f1ba 0f00 	cmp.w	sl, #0
 8009018:	d023      	beq.n	8009062 <__multiply+0xee>
 800901a:	46a9      	mov	r9, r5
 800901c:	f04f 0c00 	mov.w	ip, #0
 8009020:	f104 0e14 	add.w	lr, r4, #20
 8009024:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009028:	f8d9 1000 	ldr.w	r1, [r9]
 800902c:	fa1f fb82 	uxth.w	fp, r2
 8009030:	b289      	uxth	r1, r1
 8009032:	fb0a 110b 	mla	r1, sl, fp, r1
 8009036:	4461      	add	r1, ip
 8009038:	f8d9 c000 	ldr.w	ip, [r9]
 800903c:	0c12      	lsrs	r2, r2, #16
 800903e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009042:	fb0a c202 	mla	r2, sl, r2, ip
 8009046:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800904a:	b289      	uxth	r1, r1
 800904c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009050:	4577      	cmp	r7, lr
 8009052:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009056:	f849 1b04 	str.w	r1, [r9], #4
 800905a:	d8e3      	bhi.n	8009024 <__multiply+0xb0>
 800905c:	9a01      	ldr	r2, [sp, #4]
 800905e:	f845 c002 	str.w	ip, [r5, r2]
 8009062:	9a03      	ldr	r2, [sp, #12]
 8009064:	3304      	adds	r3, #4
 8009066:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800906a:	f1b9 0f00 	cmp.w	r9, #0
 800906e:	d021      	beq.n	80090b4 <__multiply+0x140>
 8009070:	46ae      	mov	lr, r5
 8009072:	f04f 0a00 	mov.w	sl, #0
 8009076:	6829      	ldr	r1, [r5, #0]
 8009078:	f104 0c14 	add.w	ip, r4, #20
 800907c:	f8bc b000 	ldrh.w	fp, [ip]
 8009080:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009084:	b289      	uxth	r1, r1
 8009086:	fb09 220b 	mla	r2, r9, fp, r2
 800908a:	4452      	add	r2, sl
 800908c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009090:	f84e 1b04 	str.w	r1, [lr], #4
 8009094:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009098:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800909c:	f8be 1000 	ldrh.w	r1, [lr]
 80090a0:	4567      	cmp	r7, ip
 80090a2:	fb09 110a 	mla	r1, r9, sl, r1
 80090a6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80090aa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80090ae:	d8e5      	bhi.n	800907c <__multiply+0x108>
 80090b0:	9a01      	ldr	r2, [sp, #4]
 80090b2:	50a9      	str	r1, [r5, r2]
 80090b4:	3504      	adds	r5, #4
 80090b6:	e79a      	b.n	8008fee <__multiply+0x7a>
 80090b8:	3e01      	subs	r6, #1
 80090ba:	e79c      	b.n	8008ff6 <__multiply+0x82>
 80090bc:	0800a02e 	.word	0x0800a02e
 80090c0:	0800a03f 	.word	0x0800a03f

080090c4 <__pow5mult>:
 80090c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090c8:	4615      	mov	r5, r2
 80090ca:	f012 0203 	ands.w	r2, r2, #3
 80090ce:	4606      	mov	r6, r0
 80090d0:	460f      	mov	r7, r1
 80090d2:	d007      	beq.n	80090e4 <__pow5mult+0x20>
 80090d4:	4c25      	ldr	r4, [pc, #148]	; (800916c <__pow5mult+0xa8>)
 80090d6:	3a01      	subs	r2, #1
 80090d8:	2300      	movs	r3, #0
 80090da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80090de:	f7ff fe9f 	bl	8008e20 <__multadd>
 80090e2:	4607      	mov	r7, r0
 80090e4:	10ad      	asrs	r5, r5, #2
 80090e6:	d03d      	beq.n	8009164 <__pow5mult+0xa0>
 80090e8:	69f4      	ldr	r4, [r6, #28]
 80090ea:	b97c      	cbnz	r4, 800910c <__pow5mult+0x48>
 80090ec:	2010      	movs	r0, #16
 80090ee:	f7ff fd6f 	bl	8008bd0 <malloc>
 80090f2:	4602      	mov	r2, r0
 80090f4:	61f0      	str	r0, [r6, #28]
 80090f6:	b928      	cbnz	r0, 8009104 <__pow5mult+0x40>
 80090f8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80090fc:	4b1c      	ldr	r3, [pc, #112]	; (8009170 <__pow5mult+0xac>)
 80090fe:	481d      	ldr	r0, [pc, #116]	; (8009174 <__pow5mult+0xb0>)
 8009100:	f000 fbde 	bl	80098c0 <__assert_func>
 8009104:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009108:	6004      	str	r4, [r0, #0]
 800910a:	60c4      	str	r4, [r0, #12]
 800910c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009110:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009114:	b94c      	cbnz	r4, 800912a <__pow5mult+0x66>
 8009116:	f240 2171 	movw	r1, #625	; 0x271
 800911a:	4630      	mov	r0, r6
 800911c:	f7ff ff14 	bl	8008f48 <__i2b>
 8009120:	2300      	movs	r3, #0
 8009122:	4604      	mov	r4, r0
 8009124:	f8c8 0008 	str.w	r0, [r8, #8]
 8009128:	6003      	str	r3, [r0, #0]
 800912a:	f04f 0900 	mov.w	r9, #0
 800912e:	07eb      	lsls	r3, r5, #31
 8009130:	d50a      	bpl.n	8009148 <__pow5mult+0x84>
 8009132:	4639      	mov	r1, r7
 8009134:	4622      	mov	r2, r4
 8009136:	4630      	mov	r0, r6
 8009138:	f7ff ff1c 	bl	8008f74 <__multiply>
 800913c:	4680      	mov	r8, r0
 800913e:	4639      	mov	r1, r7
 8009140:	4630      	mov	r0, r6
 8009142:	f7ff fe4b 	bl	8008ddc <_Bfree>
 8009146:	4647      	mov	r7, r8
 8009148:	106d      	asrs	r5, r5, #1
 800914a:	d00b      	beq.n	8009164 <__pow5mult+0xa0>
 800914c:	6820      	ldr	r0, [r4, #0]
 800914e:	b938      	cbnz	r0, 8009160 <__pow5mult+0x9c>
 8009150:	4622      	mov	r2, r4
 8009152:	4621      	mov	r1, r4
 8009154:	4630      	mov	r0, r6
 8009156:	f7ff ff0d 	bl	8008f74 <__multiply>
 800915a:	6020      	str	r0, [r4, #0]
 800915c:	f8c0 9000 	str.w	r9, [r0]
 8009160:	4604      	mov	r4, r0
 8009162:	e7e4      	b.n	800912e <__pow5mult+0x6a>
 8009164:	4638      	mov	r0, r7
 8009166:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800916a:	bf00      	nop
 800916c:	0800a188 	.word	0x0800a188
 8009170:	08009fbf 	.word	0x08009fbf
 8009174:	0800a03f 	.word	0x0800a03f

08009178 <__lshift>:
 8009178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800917c:	460c      	mov	r4, r1
 800917e:	4607      	mov	r7, r0
 8009180:	4691      	mov	r9, r2
 8009182:	6923      	ldr	r3, [r4, #16]
 8009184:	6849      	ldr	r1, [r1, #4]
 8009186:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800918a:	68a3      	ldr	r3, [r4, #8]
 800918c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009190:	f108 0601 	add.w	r6, r8, #1
 8009194:	42b3      	cmp	r3, r6
 8009196:	db0b      	blt.n	80091b0 <__lshift+0x38>
 8009198:	4638      	mov	r0, r7
 800919a:	f7ff fddf 	bl	8008d5c <_Balloc>
 800919e:	4605      	mov	r5, r0
 80091a0:	b948      	cbnz	r0, 80091b6 <__lshift+0x3e>
 80091a2:	4602      	mov	r2, r0
 80091a4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80091a8:	4b27      	ldr	r3, [pc, #156]	; (8009248 <__lshift+0xd0>)
 80091aa:	4828      	ldr	r0, [pc, #160]	; (800924c <__lshift+0xd4>)
 80091ac:	f000 fb88 	bl	80098c0 <__assert_func>
 80091b0:	3101      	adds	r1, #1
 80091b2:	005b      	lsls	r3, r3, #1
 80091b4:	e7ee      	b.n	8009194 <__lshift+0x1c>
 80091b6:	2300      	movs	r3, #0
 80091b8:	f100 0114 	add.w	r1, r0, #20
 80091bc:	f100 0210 	add.w	r2, r0, #16
 80091c0:	4618      	mov	r0, r3
 80091c2:	4553      	cmp	r3, sl
 80091c4:	db33      	blt.n	800922e <__lshift+0xb6>
 80091c6:	6920      	ldr	r0, [r4, #16]
 80091c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091cc:	f104 0314 	add.w	r3, r4, #20
 80091d0:	f019 091f 	ands.w	r9, r9, #31
 80091d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091dc:	d02b      	beq.n	8009236 <__lshift+0xbe>
 80091de:	468a      	mov	sl, r1
 80091e0:	2200      	movs	r2, #0
 80091e2:	f1c9 0e20 	rsb	lr, r9, #32
 80091e6:	6818      	ldr	r0, [r3, #0]
 80091e8:	fa00 f009 	lsl.w	r0, r0, r9
 80091ec:	4310      	orrs	r0, r2
 80091ee:	f84a 0b04 	str.w	r0, [sl], #4
 80091f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80091f6:	459c      	cmp	ip, r3
 80091f8:	fa22 f20e 	lsr.w	r2, r2, lr
 80091fc:	d8f3      	bhi.n	80091e6 <__lshift+0x6e>
 80091fe:	ebac 0304 	sub.w	r3, ip, r4
 8009202:	3b15      	subs	r3, #21
 8009204:	f023 0303 	bic.w	r3, r3, #3
 8009208:	3304      	adds	r3, #4
 800920a:	f104 0015 	add.w	r0, r4, #21
 800920e:	4584      	cmp	ip, r0
 8009210:	bf38      	it	cc
 8009212:	2304      	movcc	r3, #4
 8009214:	50ca      	str	r2, [r1, r3]
 8009216:	b10a      	cbz	r2, 800921c <__lshift+0xa4>
 8009218:	f108 0602 	add.w	r6, r8, #2
 800921c:	3e01      	subs	r6, #1
 800921e:	4638      	mov	r0, r7
 8009220:	4621      	mov	r1, r4
 8009222:	612e      	str	r6, [r5, #16]
 8009224:	f7ff fdda 	bl	8008ddc <_Bfree>
 8009228:	4628      	mov	r0, r5
 800922a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800922e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009232:	3301      	adds	r3, #1
 8009234:	e7c5      	b.n	80091c2 <__lshift+0x4a>
 8009236:	3904      	subs	r1, #4
 8009238:	f853 2b04 	ldr.w	r2, [r3], #4
 800923c:	459c      	cmp	ip, r3
 800923e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009242:	d8f9      	bhi.n	8009238 <__lshift+0xc0>
 8009244:	e7ea      	b.n	800921c <__lshift+0xa4>
 8009246:	bf00      	nop
 8009248:	0800a02e 	.word	0x0800a02e
 800924c:	0800a03f 	.word	0x0800a03f

08009250 <__mcmp>:
 8009250:	4603      	mov	r3, r0
 8009252:	690a      	ldr	r2, [r1, #16]
 8009254:	6900      	ldr	r0, [r0, #16]
 8009256:	b530      	push	{r4, r5, lr}
 8009258:	1a80      	subs	r0, r0, r2
 800925a:	d10d      	bne.n	8009278 <__mcmp+0x28>
 800925c:	3314      	adds	r3, #20
 800925e:	3114      	adds	r1, #20
 8009260:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009264:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009268:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800926c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009270:	4295      	cmp	r5, r2
 8009272:	d002      	beq.n	800927a <__mcmp+0x2a>
 8009274:	d304      	bcc.n	8009280 <__mcmp+0x30>
 8009276:	2001      	movs	r0, #1
 8009278:	bd30      	pop	{r4, r5, pc}
 800927a:	42a3      	cmp	r3, r4
 800927c:	d3f4      	bcc.n	8009268 <__mcmp+0x18>
 800927e:	e7fb      	b.n	8009278 <__mcmp+0x28>
 8009280:	f04f 30ff 	mov.w	r0, #4294967295
 8009284:	e7f8      	b.n	8009278 <__mcmp+0x28>
	...

08009288 <__mdiff>:
 8009288:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800928c:	460d      	mov	r5, r1
 800928e:	4607      	mov	r7, r0
 8009290:	4611      	mov	r1, r2
 8009292:	4628      	mov	r0, r5
 8009294:	4614      	mov	r4, r2
 8009296:	f7ff ffdb 	bl	8009250 <__mcmp>
 800929a:	1e06      	subs	r6, r0, #0
 800929c:	d111      	bne.n	80092c2 <__mdiff+0x3a>
 800929e:	4631      	mov	r1, r6
 80092a0:	4638      	mov	r0, r7
 80092a2:	f7ff fd5b 	bl	8008d5c <_Balloc>
 80092a6:	4602      	mov	r2, r0
 80092a8:	b928      	cbnz	r0, 80092b6 <__mdiff+0x2e>
 80092aa:	f240 2137 	movw	r1, #567	; 0x237
 80092ae:	4b3a      	ldr	r3, [pc, #232]	; (8009398 <__mdiff+0x110>)
 80092b0:	483a      	ldr	r0, [pc, #232]	; (800939c <__mdiff+0x114>)
 80092b2:	f000 fb05 	bl	80098c0 <__assert_func>
 80092b6:	2301      	movs	r3, #1
 80092b8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80092bc:	4610      	mov	r0, r2
 80092be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092c2:	bfa4      	itt	ge
 80092c4:	4623      	movge	r3, r4
 80092c6:	462c      	movge	r4, r5
 80092c8:	4638      	mov	r0, r7
 80092ca:	6861      	ldr	r1, [r4, #4]
 80092cc:	bfa6      	itte	ge
 80092ce:	461d      	movge	r5, r3
 80092d0:	2600      	movge	r6, #0
 80092d2:	2601      	movlt	r6, #1
 80092d4:	f7ff fd42 	bl	8008d5c <_Balloc>
 80092d8:	4602      	mov	r2, r0
 80092da:	b918      	cbnz	r0, 80092e4 <__mdiff+0x5c>
 80092dc:	f240 2145 	movw	r1, #581	; 0x245
 80092e0:	4b2d      	ldr	r3, [pc, #180]	; (8009398 <__mdiff+0x110>)
 80092e2:	e7e5      	b.n	80092b0 <__mdiff+0x28>
 80092e4:	f102 0814 	add.w	r8, r2, #20
 80092e8:	46c2      	mov	sl, r8
 80092ea:	f04f 0c00 	mov.w	ip, #0
 80092ee:	6927      	ldr	r7, [r4, #16]
 80092f0:	60c6      	str	r6, [r0, #12]
 80092f2:	692e      	ldr	r6, [r5, #16]
 80092f4:	f104 0014 	add.w	r0, r4, #20
 80092f8:	f105 0914 	add.w	r9, r5, #20
 80092fc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8009300:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009304:	3410      	adds	r4, #16
 8009306:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800930a:	f859 3b04 	ldr.w	r3, [r9], #4
 800930e:	fa1f f18b 	uxth.w	r1, fp
 8009312:	4461      	add	r1, ip
 8009314:	fa1f fc83 	uxth.w	ip, r3
 8009318:	0c1b      	lsrs	r3, r3, #16
 800931a:	eba1 010c 	sub.w	r1, r1, ip
 800931e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009322:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009326:	b289      	uxth	r1, r1
 8009328:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800932c:	454e      	cmp	r6, r9
 800932e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009332:	f84a 1b04 	str.w	r1, [sl], #4
 8009336:	d8e6      	bhi.n	8009306 <__mdiff+0x7e>
 8009338:	1b73      	subs	r3, r6, r5
 800933a:	3b15      	subs	r3, #21
 800933c:	f023 0303 	bic.w	r3, r3, #3
 8009340:	3515      	adds	r5, #21
 8009342:	3304      	adds	r3, #4
 8009344:	42ae      	cmp	r6, r5
 8009346:	bf38      	it	cc
 8009348:	2304      	movcc	r3, #4
 800934a:	4418      	add	r0, r3
 800934c:	4443      	add	r3, r8
 800934e:	461e      	mov	r6, r3
 8009350:	4605      	mov	r5, r0
 8009352:	4575      	cmp	r5, lr
 8009354:	d30e      	bcc.n	8009374 <__mdiff+0xec>
 8009356:	f10e 0103 	add.w	r1, lr, #3
 800935a:	1a09      	subs	r1, r1, r0
 800935c:	f021 0103 	bic.w	r1, r1, #3
 8009360:	3803      	subs	r0, #3
 8009362:	4586      	cmp	lr, r0
 8009364:	bf38      	it	cc
 8009366:	2100      	movcc	r1, #0
 8009368:	440b      	add	r3, r1
 800936a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800936e:	b189      	cbz	r1, 8009394 <__mdiff+0x10c>
 8009370:	6117      	str	r7, [r2, #16]
 8009372:	e7a3      	b.n	80092bc <__mdiff+0x34>
 8009374:	f855 8b04 	ldr.w	r8, [r5], #4
 8009378:	fa1f f188 	uxth.w	r1, r8
 800937c:	4461      	add	r1, ip
 800937e:	140c      	asrs	r4, r1, #16
 8009380:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009384:	b289      	uxth	r1, r1
 8009386:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800938a:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800938e:	f846 1b04 	str.w	r1, [r6], #4
 8009392:	e7de      	b.n	8009352 <__mdiff+0xca>
 8009394:	3f01      	subs	r7, #1
 8009396:	e7e8      	b.n	800936a <__mdiff+0xe2>
 8009398:	0800a02e 	.word	0x0800a02e
 800939c:	0800a03f 	.word	0x0800a03f

080093a0 <__d2b>:
 80093a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093a2:	2101      	movs	r1, #1
 80093a4:	4617      	mov	r7, r2
 80093a6:	461c      	mov	r4, r3
 80093a8:	9e08      	ldr	r6, [sp, #32]
 80093aa:	f7ff fcd7 	bl	8008d5c <_Balloc>
 80093ae:	4605      	mov	r5, r0
 80093b0:	b930      	cbnz	r0, 80093c0 <__d2b+0x20>
 80093b2:	4602      	mov	r2, r0
 80093b4:	f240 310f 	movw	r1, #783	; 0x30f
 80093b8:	4b22      	ldr	r3, [pc, #136]	; (8009444 <__d2b+0xa4>)
 80093ba:	4823      	ldr	r0, [pc, #140]	; (8009448 <__d2b+0xa8>)
 80093bc:	f000 fa80 	bl	80098c0 <__assert_func>
 80093c0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80093c4:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80093c8:	bb24      	cbnz	r4, 8009414 <__d2b+0x74>
 80093ca:	2f00      	cmp	r7, #0
 80093cc:	9301      	str	r3, [sp, #4]
 80093ce:	d026      	beq.n	800941e <__d2b+0x7e>
 80093d0:	4668      	mov	r0, sp
 80093d2:	9700      	str	r7, [sp, #0]
 80093d4:	f7ff fd8a 	bl	8008eec <__lo0bits>
 80093d8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80093dc:	b1e8      	cbz	r0, 800941a <__d2b+0x7a>
 80093de:	f1c0 0320 	rsb	r3, r0, #32
 80093e2:	fa02 f303 	lsl.w	r3, r2, r3
 80093e6:	430b      	orrs	r3, r1
 80093e8:	40c2      	lsrs	r2, r0
 80093ea:	616b      	str	r3, [r5, #20]
 80093ec:	9201      	str	r2, [sp, #4]
 80093ee:	9b01      	ldr	r3, [sp, #4]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	bf14      	ite	ne
 80093f4:	2102      	movne	r1, #2
 80093f6:	2101      	moveq	r1, #1
 80093f8:	61ab      	str	r3, [r5, #24]
 80093fa:	6129      	str	r1, [r5, #16]
 80093fc:	b1bc      	cbz	r4, 800942e <__d2b+0x8e>
 80093fe:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009402:	4404      	add	r4, r0
 8009404:	6034      	str	r4, [r6, #0]
 8009406:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800940a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800940c:	6018      	str	r0, [r3, #0]
 800940e:	4628      	mov	r0, r5
 8009410:	b003      	add	sp, #12
 8009412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009414:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009418:	e7d7      	b.n	80093ca <__d2b+0x2a>
 800941a:	6169      	str	r1, [r5, #20]
 800941c:	e7e7      	b.n	80093ee <__d2b+0x4e>
 800941e:	a801      	add	r0, sp, #4
 8009420:	f7ff fd64 	bl	8008eec <__lo0bits>
 8009424:	9b01      	ldr	r3, [sp, #4]
 8009426:	2101      	movs	r1, #1
 8009428:	616b      	str	r3, [r5, #20]
 800942a:	3020      	adds	r0, #32
 800942c:	e7e5      	b.n	80093fa <__d2b+0x5a>
 800942e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009432:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8009436:	6030      	str	r0, [r6, #0]
 8009438:	6918      	ldr	r0, [r3, #16]
 800943a:	f7ff fd37 	bl	8008eac <__hi0bits>
 800943e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009442:	e7e2      	b.n	800940a <__d2b+0x6a>
 8009444:	0800a02e 	.word	0x0800a02e
 8009448:	0800a03f 	.word	0x0800a03f

0800944c <__ascii_wctomb>:
 800944c:	4603      	mov	r3, r0
 800944e:	4608      	mov	r0, r1
 8009450:	b141      	cbz	r1, 8009464 <__ascii_wctomb+0x18>
 8009452:	2aff      	cmp	r2, #255	; 0xff
 8009454:	d904      	bls.n	8009460 <__ascii_wctomb+0x14>
 8009456:	228a      	movs	r2, #138	; 0x8a
 8009458:	f04f 30ff 	mov.w	r0, #4294967295
 800945c:	601a      	str	r2, [r3, #0]
 800945e:	4770      	bx	lr
 8009460:	2001      	movs	r0, #1
 8009462:	700a      	strb	r2, [r1, #0]
 8009464:	4770      	bx	lr

08009466 <__ssputs_r>:
 8009466:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800946a:	461f      	mov	r7, r3
 800946c:	688e      	ldr	r6, [r1, #8]
 800946e:	4682      	mov	sl, r0
 8009470:	42be      	cmp	r6, r7
 8009472:	460c      	mov	r4, r1
 8009474:	4690      	mov	r8, r2
 8009476:	680b      	ldr	r3, [r1, #0]
 8009478:	d82c      	bhi.n	80094d4 <__ssputs_r+0x6e>
 800947a:	898a      	ldrh	r2, [r1, #12]
 800947c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009480:	d026      	beq.n	80094d0 <__ssputs_r+0x6a>
 8009482:	6965      	ldr	r5, [r4, #20]
 8009484:	6909      	ldr	r1, [r1, #16]
 8009486:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800948a:	eba3 0901 	sub.w	r9, r3, r1
 800948e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009492:	1c7b      	adds	r3, r7, #1
 8009494:	444b      	add	r3, r9
 8009496:	106d      	asrs	r5, r5, #1
 8009498:	429d      	cmp	r5, r3
 800949a:	bf38      	it	cc
 800949c:	461d      	movcc	r5, r3
 800949e:	0553      	lsls	r3, r2, #21
 80094a0:	d527      	bpl.n	80094f2 <__ssputs_r+0x8c>
 80094a2:	4629      	mov	r1, r5
 80094a4:	f7ff fbbc 	bl	8008c20 <_malloc_r>
 80094a8:	4606      	mov	r6, r0
 80094aa:	b360      	cbz	r0, 8009506 <__ssputs_r+0xa0>
 80094ac:	464a      	mov	r2, r9
 80094ae:	6921      	ldr	r1, [r4, #16]
 80094b0:	f7fe fcc9 	bl	8007e46 <memcpy>
 80094b4:	89a3      	ldrh	r3, [r4, #12]
 80094b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80094ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094be:	81a3      	strh	r3, [r4, #12]
 80094c0:	6126      	str	r6, [r4, #16]
 80094c2:	444e      	add	r6, r9
 80094c4:	6026      	str	r6, [r4, #0]
 80094c6:	463e      	mov	r6, r7
 80094c8:	6165      	str	r5, [r4, #20]
 80094ca:	eba5 0509 	sub.w	r5, r5, r9
 80094ce:	60a5      	str	r5, [r4, #8]
 80094d0:	42be      	cmp	r6, r7
 80094d2:	d900      	bls.n	80094d6 <__ssputs_r+0x70>
 80094d4:	463e      	mov	r6, r7
 80094d6:	4632      	mov	r2, r6
 80094d8:	4641      	mov	r1, r8
 80094da:	6820      	ldr	r0, [r4, #0]
 80094dc:	f000 f9c6 	bl	800986c <memmove>
 80094e0:	2000      	movs	r0, #0
 80094e2:	68a3      	ldr	r3, [r4, #8]
 80094e4:	1b9b      	subs	r3, r3, r6
 80094e6:	60a3      	str	r3, [r4, #8]
 80094e8:	6823      	ldr	r3, [r4, #0]
 80094ea:	4433      	add	r3, r6
 80094ec:	6023      	str	r3, [r4, #0]
 80094ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094f2:	462a      	mov	r2, r5
 80094f4:	f000 fa16 	bl	8009924 <_realloc_r>
 80094f8:	4606      	mov	r6, r0
 80094fa:	2800      	cmp	r0, #0
 80094fc:	d1e0      	bne.n	80094c0 <__ssputs_r+0x5a>
 80094fe:	4650      	mov	r0, sl
 8009500:	6921      	ldr	r1, [r4, #16]
 8009502:	f7ff fb1d 	bl	8008b40 <_free_r>
 8009506:	230c      	movs	r3, #12
 8009508:	f8ca 3000 	str.w	r3, [sl]
 800950c:	89a3      	ldrh	r3, [r4, #12]
 800950e:	f04f 30ff 	mov.w	r0, #4294967295
 8009512:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009516:	81a3      	strh	r3, [r4, #12]
 8009518:	e7e9      	b.n	80094ee <__ssputs_r+0x88>
	...

0800951c <_svfiprintf_r>:
 800951c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009520:	4698      	mov	r8, r3
 8009522:	898b      	ldrh	r3, [r1, #12]
 8009524:	4607      	mov	r7, r0
 8009526:	061b      	lsls	r3, r3, #24
 8009528:	460d      	mov	r5, r1
 800952a:	4614      	mov	r4, r2
 800952c:	b09d      	sub	sp, #116	; 0x74
 800952e:	d50e      	bpl.n	800954e <_svfiprintf_r+0x32>
 8009530:	690b      	ldr	r3, [r1, #16]
 8009532:	b963      	cbnz	r3, 800954e <_svfiprintf_r+0x32>
 8009534:	2140      	movs	r1, #64	; 0x40
 8009536:	f7ff fb73 	bl	8008c20 <_malloc_r>
 800953a:	6028      	str	r0, [r5, #0]
 800953c:	6128      	str	r0, [r5, #16]
 800953e:	b920      	cbnz	r0, 800954a <_svfiprintf_r+0x2e>
 8009540:	230c      	movs	r3, #12
 8009542:	603b      	str	r3, [r7, #0]
 8009544:	f04f 30ff 	mov.w	r0, #4294967295
 8009548:	e0d0      	b.n	80096ec <_svfiprintf_r+0x1d0>
 800954a:	2340      	movs	r3, #64	; 0x40
 800954c:	616b      	str	r3, [r5, #20]
 800954e:	2300      	movs	r3, #0
 8009550:	9309      	str	r3, [sp, #36]	; 0x24
 8009552:	2320      	movs	r3, #32
 8009554:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009558:	2330      	movs	r3, #48	; 0x30
 800955a:	f04f 0901 	mov.w	r9, #1
 800955e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009562:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8009704 <_svfiprintf_r+0x1e8>
 8009566:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800956a:	4623      	mov	r3, r4
 800956c:	469a      	mov	sl, r3
 800956e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009572:	b10a      	cbz	r2, 8009578 <_svfiprintf_r+0x5c>
 8009574:	2a25      	cmp	r2, #37	; 0x25
 8009576:	d1f9      	bne.n	800956c <_svfiprintf_r+0x50>
 8009578:	ebba 0b04 	subs.w	fp, sl, r4
 800957c:	d00b      	beq.n	8009596 <_svfiprintf_r+0x7a>
 800957e:	465b      	mov	r3, fp
 8009580:	4622      	mov	r2, r4
 8009582:	4629      	mov	r1, r5
 8009584:	4638      	mov	r0, r7
 8009586:	f7ff ff6e 	bl	8009466 <__ssputs_r>
 800958a:	3001      	adds	r0, #1
 800958c:	f000 80a9 	beq.w	80096e2 <_svfiprintf_r+0x1c6>
 8009590:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009592:	445a      	add	r2, fp
 8009594:	9209      	str	r2, [sp, #36]	; 0x24
 8009596:	f89a 3000 	ldrb.w	r3, [sl]
 800959a:	2b00      	cmp	r3, #0
 800959c:	f000 80a1 	beq.w	80096e2 <_svfiprintf_r+0x1c6>
 80095a0:	2300      	movs	r3, #0
 80095a2:	f04f 32ff 	mov.w	r2, #4294967295
 80095a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095aa:	f10a 0a01 	add.w	sl, sl, #1
 80095ae:	9304      	str	r3, [sp, #16]
 80095b0:	9307      	str	r3, [sp, #28]
 80095b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095b6:	931a      	str	r3, [sp, #104]	; 0x68
 80095b8:	4654      	mov	r4, sl
 80095ba:	2205      	movs	r2, #5
 80095bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095c0:	4850      	ldr	r0, [pc, #320]	; (8009704 <_svfiprintf_r+0x1e8>)
 80095c2:	f7fe fc32 	bl	8007e2a <memchr>
 80095c6:	9a04      	ldr	r2, [sp, #16]
 80095c8:	b9d8      	cbnz	r0, 8009602 <_svfiprintf_r+0xe6>
 80095ca:	06d0      	lsls	r0, r2, #27
 80095cc:	bf44      	itt	mi
 80095ce:	2320      	movmi	r3, #32
 80095d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095d4:	0711      	lsls	r1, r2, #28
 80095d6:	bf44      	itt	mi
 80095d8:	232b      	movmi	r3, #43	; 0x2b
 80095da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095de:	f89a 3000 	ldrb.w	r3, [sl]
 80095e2:	2b2a      	cmp	r3, #42	; 0x2a
 80095e4:	d015      	beq.n	8009612 <_svfiprintf_r+0xf6>
 80095e6:	4654      	mov	r4, sl
 80095e8:	2000      	movs	r0, #0
 80095ea:	f04f 0c0a 	mov.w	ip, #10
 80095ee:	9a07      	ldr	r2, [sp, #28]
 80095f0:	4621      	mov	r1, r4
 80095f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095f6:	3b30      	subs	r3, #48	; 0x30
 80095f8:	2b09      	cmp	r3, #9
 80095fa:	d94d      	bls.n	8009698 <_svfiprintf_r+0x17c>
 80095fc:	b1b0      	cbz	r0, 800962c <_svfiprintf_r+0x110>
 80095fe:	9207      	str	r2, [sp, #28]
 8009600:	e014      	b.n	800962c <_svfiprintf_r+0x110>
 8009602:	eba0 0308 	sub.w	r3, r0, r8
 8009606:	fa09 f303 	lsl.w	r3, r9, r3
 800960a:	4313      	orrs	r3, r2
 800960c:	46a2      	mov	sl, r4
 800960e:	9304      	str	r3, [sp, #16]
 8009610:	e7d2      	b.n	80095b8 <_svfiprintf_r+0x9c>
 8009612:	9b03      	ldr	r3, [sp, #12]
 8009614:	1d19      	adds	r1, r3, #4
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	9103      	str	r1, [sp, #12]
 800961a:	2b00      	cmp	r3, #0
 800961c:	bfbb      	ittet	lt
 800961e:	425b      	neglt	r3, r3
 8009620:	f042 0202 	orrlt.w	r2, r2, #2
 8009624:	9307      	strge	r3, [sp, #28]
 8009626:	9307      	strlt	r3, [sp, #28]
 8009628:	bfb8      	it	lt
 800962a:	9204      	strlt	r2, [sp, #16]
 800962c:	7823      	ldrb	r3, [r4, #0]
 800962e:	2b2e      	cmp	r3, #46	; 0x2e
 8009630:	d10c      	bne.n	800964c <_svfiprintf_r+0x130>
 8009632:	7863      	ldrb	r3, [r4, #1]
 8009634:	2b2a      	cmp	r3, #42	; 0x2a
 8009636:	d134      	bne.n	80096a2 <_svfiprintf_r+0x186>
 8009638:	9b03      	ldr	r3, [sp, #12]
 800963a:	3402      	adds	r4, #2
 800963c:	1d1a      	adds	r2, r3, #4
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	9203      	str	r2, [sp, #12]
 8009642:	2b00      	cmp	r3, #0
 8009644:	bfb8      	it	lt
 8009646:	f04f 33ff 	movlt.w	r3, #4294967295
 800964a:	9305      	str	r3, [sp, #20]
 800964c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8009708 <_svfiprintf_r+0x1ec>
 8009650:	2203      	movs	r2, #3
 8009652:	4650      	mov	r0, sl
 8009654:	7821      	ldrb	r1, [r4, #0]
 8009656:	f7fe fbe8 	bl	8007e2a <memchr>
 800965a:	b138      	cbz	r0, 800966c <_svfiprintf_r+0x150>
 800965c:	2240      	movs	r2, #64	; 0x40
 800965e:	9b04      	ldr	r3, [sp, #16]
 8009660:	eba0 000a 	sub.w	r0, r0, sl
 8009664:	4082      	lsls	r2, r0
 8009666:	4313      	orrs	r3, r2
 8009668:	3401      	adds	r4, #1
 800966a:	9304      	str	r3, [sp, #16]
 800966c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009670:	2206      	movs	r2, #6
 8009672:	4826      	ldr	r0, [pc, #152]	; (800970c <_svfiprintf_r+0x1f0>)
 8009674:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009678:	f7fe fbd7 	bl	8007e2a <memchr>
 800967c:	2800      	cmp	r0, #0
 800967e:	d038      	beq.n	80096f2 <_svfiprintf_r+0x1d6>
 8009680:	4b23      	ldr	r3, [pc, #140]	; (8009710 <_svfiprintf_r+0x1f4>)
 8009682:	bb1b      	cbnz	r3, 80096cc <_svfiprintf_r+0x1b0>
 8009684:	9b03      	ldr	r3, [sp, #12]
 8009686:	3307      	adds	r3, #7
 8009688:	f023 0307 	bic.w	r3, r3, #7
 800968c:	3308      	adds	r3, #8
 800968e:	9303      	str	r3, [sp, #12]
 8009690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009692:	4433      	add	r3, r6
 8009694:	9309      	str	r3, [sp, #36]	; 0x24
 8009696:	e768      	b.n	800956a <_svfiprintf_r+0x4e>
 8009698:	460c      	mov	r4, r1
 800969a:	2001      	movs	r0, #1
 800969c:	fb0c 3202 	mla	r2, ip, r2, r3
 80096a0:	e7a6      	b.n	80095f0 <_svfiprintf_r+0xd4>
 80096a2:	2300      	movs	r3, #0
 80096a4:	f04f 0c0a 	mov.w	ip, #10
 80096a8:	4619      	mov	r1, r3
 80096aa:	3401      	adds	r4, #1
 80096ac:	9305      	str	r3, [sp, #20]
 80096ae:	4620      	mov	r0, r4
 80096b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096b4:	3a30      	subs	r2, #48	; 0x30
 80096b6:	2a09      	cmp	r2, #9
 80096b8:	d903      	bls.n	80096c2 <_svfiprintf_r+0x1a6>
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d0c6      	beq.n	800964c <_svfiprintf_r+0x130>
 80096be:	9105      	str	r1, [sp, #20]
 80096c0:	e7c4      	b.n	800964c <_svfiprintf_r+0x130>
 80096c2:	4604      	mov	r4, r0
 80096c4:	2301      	movs	r3, #1
 80096c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80096ca:	e7f0      	b.n	80096ae <_svfiprintf_r+0x192>
 80096cc:	ab03      	add	r3, sp, #12
 80096ce:	9300      	str	r3, [sp, #0]
 80096d0:	462a      	mov	r2, r5
 80096d2:	4638      	mov	r0, r7
 80096d4:	4b0f      	ldr	r3, [pc, #60]	; (8009714 <_svfiprintf_r+0x1f8>)
 80096d6:	a904      	add	r1, sp, #16
 80096d8:	f7fd fe40 	bl	800735c <_printf_float>
 80096dc:	1c42      	adds	r2, r0, #1
 80096de:	4606      	mov	r6, r0
 80096e0:	d1d6      	bne.n	8009690 <_svfiprintf_r+0x174>
 80096e2:	89ab      	ldrh	r3, [r5, #12]
 80096e4:	065b      	lsls	r3, r3, #25
 80096e6:	f53f af2d 	bmi.w	8009544 <_svfiprintf_r+0x28>
 80096ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096ec:	b01d      	add	sp, #116	; 0x74
 80096ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f2:	ab03      	add	r3, sp, #12
 80096f4:	9300      	str	r3, [sp, #0]
 80096f6:	462a      	mov	r2, r5
 80096f8:	4638      	mov	r0, r7
 80096fa:	4b06      	ldr	r3, [pc, #24]	; (8009714 <_svfiprintf_r+0x1f8>)
 80096fc:	a904      	add	r1, sp, #16
 80096fe:	f7fe f8cd 	bl	800789c <_printf_i>
 8009702:	e7eb      	b.n	80096dc <_svfiprintf_r+0x1c0>
 8009704:	0800a295 	.word	0x0800a295
 8009708:	0800a29b 	.word	0x0800a29b
 800970c:	0800a29f 	.word	0x0800a29f
 8009710:	0800735d 	.word	0x0800735d
 8009714:	08009467 	.word	0x08009467

08009718 <__sflush_r>:
 8009718:	898a      	ldrh	r2, [r1, #12]
 800971a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800971c:	4605      	mov	r5, r0
 800971e:	0710      	lsls	r0, r2, #28
 8009720:	460c      	mov	r4, r1
 8009722:	d457      	bmi.n	80097d4 <__sflush_r+0xbc>
 8009724:	684b      	ldr	r3, [r1, #4]
 8009726:	2b00      	cmp	r3, #0
 8009728:	dc04      	bgt.n	8009734 <__sflush_r+0x1c>
 800972a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800972c:	2b00      	cmp	r3, #0
 800972e:	dc01      	bgt.n	8009734 <__sflush_r+0x1c>
 8009730:	2000      	movs	r0, #0
 8009732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009734:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009736:	2e00      	cmp	r6, #0
 8009738:	d0fa      	beq.n	8009730 <__sflush_r+0x18>
 800973a:	2300      	movs	r3, #0
 800973c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009740:	682f      	ldr	r7, [r5, #0]
 8009742:	6a21      	ldr	r1, [r4, #32]
 8009744:	602b      	str	r3, [r5, #0]
 8009746:	d032      	beq.n	80097ae <__sflush_r+0x96>
 8009748:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800974a:	89a3      	ldrh	r3, [r4, #12]
 800974c:	075a      	lsls	r2, r3, #29
 800974e:	d505      	bpl.n	800975c <__sflush_r+0x44>
 8009750:	6863      	ldr	r3, [r4, #4]
 8009752:	1ac0      	subs	r0, r0, r3
 8009754:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009756:	b10b      	cbz	r3, 800975c <__sflush_r+0x44>
 8009758:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800975a:	1ac0      	subs	r0, r0, r3
 800975c:	2300      	movs	r3, #0
 800975e:	4602      	mov	r2, r0
 8009760:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009762:	4628      	mov	r0, r5
 8009764:	6a21      	ldr	r1, [r4, #32]
 8009766:	47b0      	blx	r6
 8009768:	1c43      	adds	r3, r0, #1
 800976a:	89a3      	ldrh	r3, [r4, #12]
 800976c:	d106      	bne.n	800977c <__sflush_r+0x64>
 800976e:	6829      	ldr	r1, [r5, #0]
 8009770:	291d      	cmp	r1, #29
 8009772:	d82b      	bhi.n	80097cc <__sflush_r+0xb4>
 8009774:	4a28      	ldr	r2, [pc, #160]	; (8009818 <__sflush_r+0x100>)
 8009776:	410a      	asrs	r2, r1
 8009778:	07d6      	lsls	r6, r2, #31
 800977a:	d427      	bmi.n	80097cc <__sflush_r+0xb4>
 800977c:	2200      	movs	r2, #0
 800977e:	6062      	str	r2, [r4, #4]
 8009780:	6922      	ldr	r2, [r4, #16]
 8009782:	04d9      	lsls	r1, r3, #19
 8009784:	6022      	str	r2, [r4, #0]
 8009786:	d504      	bpl.n	8009792 <__sflush_r+0x7a>
 8009788:	1c42      	adds	r2, r0, #1
 800978a:	d101      	bne.n	8009790 <__sflush_r+0x78>
 800978c:	682b      	ldr	r3, [r5, #0]
 800978e:	b903      	cbnz	r3, 8009792 <__sflush_r+0x7a>
 8009790:	6560      	str	r0, [r4, #84]	; 0x54
 8009792:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009794:	602f      	str	r7, [r5, #0]
 8009796:	2900      	cmp	r1, #0
 8009798:	d0ca      	beq.n	8009730 <__sflush_r+0x18>
 800979a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800979e:	4299      	cmp	r1, r3
 80097a0:	d002      	beq.n	80097a8 <__sflush_r+0x90>
 80097a2:	4628      	mov	r0, r5
 80097a4:	f7ff f9cc 	bl	8008b40 <_free_r>
 80097a8:	2000      	movs	r0, #0
 80097aa:	6360      	str	r0, [r4, #52]	; 0x34
 80097ac:	e7c1      	b.n	8009732 <__sflush_r+0x1a>
 80097ae:	2301      	movs	r3, #1
 80097b0:	4628      	mov	r0, r5
 80097b2:	47b0      	blx	r6
 80097b4:	1c41      	adds	r1, r0, #1
 80097b6:	d1c8      	bne.n	800974a <__sflush_r+0x32>
 80097b8:	682b      	ldr	r3, [r5, #0]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d0c5      	beq.n	800974a <__sflush_r+0x32>
 80097be:	2b1d      	cmp	r3, #29
 80097c0:	d001      	beq.n	80097c6 <__sflush_r+0xae>
 80097c2:	2b16      	cmp	r3, #22
 80097c4:	d101      	bne.n	80097ca <__sflush_r+0xb2>
 80097c6:	602f      	str	r7, [r5, #0]
 80097c8:	e7b2      	b.n	8009730 <__sflush_r+0x18>
 80097ca:	89a3      	ldrh	r3, [r4, #12]
 80097cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097d0:	81a3      	strh	r3, [r4, #12]
 80097d2:	e7ae      	b.n	8009732 <__sflush_r+0x1a>
 80097d4:	690f      	ldr	r7, [r1, #16]
 80097d6:	2f00      	cmp	r7, #0
 80097d8:	d0aa      	beq.n	8009730 <__sflush_r+0x18>
 80097da:	0793      	lsls	r3, r2, #30
 80097dc:	bf18      	it	ne
 80097de:	2300      	movne	r3, #0
 80097e0:	680e      	ldr	r6, [r1, #0]
 80097e2:	bf08      	it	eq
 80097e4:	694b      	ldreq	r3, [r1, #20]
 80097e6:	1bf6      	subs	r6, r6, r7
 80097e8:	600f      	str	r7, [r1, #0]
 80097ea:	608b      	str	r3, [r1, #8]
 80097ec:	2e00      	cmp	r6, #0
 80097ee:	dd9f      	ble.n	8009730 <__sflush_r+0x18>
 80097f0:	4633      	mov	r3, r6
 80097f2:	463a      	mov	r2, r7
 80097f4:	4628      	mov	r0, r5
 80097f6:	6a21      	ldr	r1, [r4, #32]
 80097f8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80097fc:	47e0      	blx	ip
 80097fe:	2800      	cmp	r0, #0
 8009800:	dc06      	bgt.n	8009810 <__sflush_r+0xf8>
 8009802:	89a3      	ldrh	r3, [r4, #12]
 8009804:	f04f 30ff 	mov.w	r0, #4294967295
 8009808:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800980c:	81a3      	strh	r3, [r4, #12]
 800980e:	e790      	b.n	8009732 <__sflush_r+0x1a>
 8009810:	4407      	add	r7, r0
 8009812:	1a36      	subs	r6, r6, r0
 8009814:	e7ea      	b.n	80097ec <__sflush_r+0xd4>
 8009816:	bf00      	nop
 8009818:	dfbffffe 	.word	0xdfbffffe

0800981c <_fflush_r>:
 800981c:	b538      	push	{r3, r4, r5, lr}
 800981e:	690b      	ldr	r3, [r1, #16]
 8009820:	4605      	mov	r5, r0
 8009822:	460c      	mov	r4, r1
 8009824:	b913      	cbnz	r3, 800982c <_fflush_r+0x10>
 8009826:	2500      	movs	r5, #0
 8009828:	4628      	mov	r0, r5
 800982a:	bd38      	pop	{r3, r4, r5, pc}
 800982c:	b118      	cbz	r0, 8009836 <_fflush_r+0x1a>
 800982e:	6a03      	ldr	r3, [r0, #32]
 8009830:	b90b      	cbnz	r3, 8009836 <_fflush_r+0x1a>
 8009832:	f7fe f9e1 	bl	8007bf8 <__sinit>
 8009836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d0f3      	beq.n	8009826 <_fflush_r+0xa>
 800983e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009840:	07d0      	lsls	r0, r2, #31
 8009842:	d404      	bmi.n	800984e <_fflush_r+0x32>
 8009844:	0599      	lsls	r1, r3, #22
 8009846:	d402      	bmi.n	800984e <_fflush_r+0x32>
 8009848:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800984a:	f7fe faec 	bl	8007e26 <__retarget_lock_acquire_recursive>
 800984e:	4628      	mov	r0, r5
 8009850:	4621      	mov	r1, r4
 8009852:	f7ff ff61 	bl	8009718 <__sflush_r>
 8009856:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009858:	4605      	mov	r5, r0
 800985a:	07da      	lsls	r2, r3, #31
 800985c:	d4e4      	bmi.n	8009828 <_fflush_r+0xc>
 800985e:	89a3      	ldrh	r3, [r4, #12]
 8009860:	059b      	lsls	r3, r3, #22
 8009862:	d4e1      	bmi.n	8009828 <_fflush_r+0xc>
 8009864:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009866:	f7fe fadf 	bl	8007e28 <__retarget_lock_release_recursive>
 800986a:	e7dd      	b.n	8009828 <_fflush_r+0xc>

0800986c <memmove>:
 800986c:	4288      	cmp	r0, r1
 800986e:	b510      	push	{r4, lr}
 8009870:	eb01 0402 	add.w	r4, r1, r2
 8009874:	d902      	bls.n	800987c <memmove+0x10>
 8009876:	4284      	cmp	r4, r0
 8009878:	4623      	mov	r3, r4
 800987a:	d807      	bhi.n	800988c <memmove+0x20>
 800987c:	1e43      	subs	r3, r0, #1
 800987e:	42a1      	cmp	r1, r4
 8009880:	d008      	beq.n	8009894 <memmove+0x28>
 8009882:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009886:	f803 2f01 	strb.w	r2, [r3, #1]!
 800988a:	e7f8      	b.n	800987e <memmove+0x12>
 800988c:	4601      	mov	r1, r0
 800988e:	4402      	add	r2, r0
 8009890:	428a      	cmp	r2, r1
 8009892:	d100      	bne.n	8009896 <memmove+0x2a>
 8009894:	bd10      	pop	{r4, pc}
 8009896:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800989a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800989e:	e7f7      	b.n	8009890 <memmove+0x24>

080098a0 <_sbrk_r>:
 80098a0:	b538      	push	{r3, r4, r5, lr}
 80098a2:	2300      	movs	r3, #0
 80098a4:	4d05      	ldr	r5, [pc, #20]	; (80098bc <_sbrk_r+0x1c>)
 80098a6:	4604      	mov	r4, r0
 80098a8:	4608      	mov	r0, r1
 80098aa:	602b      	str	r3, [r5, #0]
 80098ac:	f7f9 f9d4 	bl	8002c58 <_sbrk>
 80098b0:	1c43      	adds	r3, r0, #1
 80098b2:	d102      	bne.n	80098ba <_sbrk_r+0x1a>
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	b103      	cbz	r3, 80098ba <_sbrk_r+0x1a>
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	bd38      	pop	{r3, r4, r5, pc}
 80098bc:	200007c0 	.word	0x200007c0

080098c0 <__assert_func>:
 80098c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098c2:	4614      	mov	r4, r2
 80098c4:	461a      	mov	r2, r3
 80098c6:	4b09      	ldr	r3, [pc, #36]	; (80098ec <__assert_func+0x2c>)
 80098c8:	4605      	mov	r5, r0
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	68d8      	ldr	r0, [r3, #12]
 80098ce:	b14c      	cbz	r4, 80098e4 <__assert_func+0x24>
 80098d0:	4b07      	ldr	r3, [pc, #28]	; (80098f0 <__assert_func+0x30>)
 80098d2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098d6:	9100      	str	r1, [sp, #0]
 80098d8:	462b      	mov	r3, r5
 80098da:	4906      	ldr	r1, [pc, #24]	; (80098f4 <__assert_func+0x34>)
 80098dc:	f000 f852 	bl	8009984 <fiprintf>
 80098e0:	f000 f862 	bl	80099a8 <abort>
 80098e4:	4b04      	ldr	r3, [pc, #16]	; (80098f8 <__assert_func+0x38>)
 80098e6:	461c      	mov	r4, r3
 80098e8:	e7f3      	b.n	80098d2 <__assert_func+0x12>
 80098ea:	bf00      	nop
 80098ec:	2000025c 	.word	0x2000025c
 80098f0:	0800a2a6 	.word	0x0800a2a6
 80098f4:	0800a2b3 	.word	0x0800a2b3
 80098f8:	0800a2e1 	.word	0x0800a2e1

080098fc <_calloc_r>:
 80098fc:	b570      	push	{r4, r5, r6, lr}
 80098fe:	fba1 5402 	umull	r5, r4, r1, r2
 8009902:	b934      	cbnz	r4, 8009912 <_calloc_r+0x16>
 8009904:	4629      	mov	r1, r5
 8009906:	f7ff f98b 	bl	8008c20 <_malloc_r>
 800990a:	4606      	mov	r6, r0
 800990c:	b928      	cbnz	r0, 800991a <_calloc_r+0x1e>
 800990e:	4630      	mov	r0, r6
 8009910:	bd70      	pop	{r4, r5, r6, pc}
 8009912:	220c      	movs	r2, #12
 8009914:	2600      	movs	r6, #0
 8009916:	6002      	str	r2, [r0, #0]
 8009918:	e7f9      	b.n	800990e <_calloc_r+0x12>
 800991a:	462a      	mov	r2, r5
 800991c:	4621      	mov	r1, r4
 800991e:	f7fe fa04 	bl	8007d2a <memset>
 8009922:	e7f4      	b.n	800990e <_calloc_r+0x12>

08009924 <_realloc_r>:
 8009924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009928:	4680      	mov	r8, r0
 800992a:	4614      	mov	r4, r2
 800992c:	460e      	mov	r6, r1
 800992e:	b921      	cbnz	r1, 800993a <_realloc_r+0x16>
 8009930:	4611      	mov	r1, r2
 8009932:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009936:	f7ff b973 	b.w	8008c20 <_malloc_r>
 800993a:	b92a      	cbnz	r2, 8009948 <_realloc_r+0x24>
 800993c:	f7ff f900 	bl	8008b40 <_free_r>
 8009940:	4625      	mov	r5, r4
 8009942:	4628      	mov	r0, r5
 8009944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009948:	f000 f835 	bl	80099b6 <_malloc_usable_size_r>
 800994c:	4284      	cmp	r4, r0
 800994e:	4607      	mov	r7, r0
 8009950:	d802      	bhi.n	8009958 <_realloc_r+0x34>
 8009952:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009956:	d812      	bhi.n	800997e <_realloc_r+0x5a>
 8009958:	4621      	mov	r1, r4
 800995a:	4640      	mov	r0, r8
 800995c:	f7ff f960 	bl	8008c20 <_malloc_r>
 8009960:	4605      	mov	r5, r0
 8009962:	2800      	cmp	r0, #0
 8009964:	d0ed      	beq.n	8009942 <_realloc_r+0x1e>
 8009966:	42bc      	cmp	r4, r7
 8009968:	4622      	mov	r2, r4
 800996a:	4631      	mov	r1, r6
 800996c:	bf28      	it	cs
 800996e:	463a      	movcs	r2, r7
 8009970:	f7fe fa69 	bl	8007e46 <memcpy>
 8009974:	4631      	mov	r1, r6
 8009976:	4640      	mov	r0, r8
 8009978:	f7ff f8e2 	bl	8008b40 <_free_r>
 800997c:	e7e1      	b.n	8009942 <_realloc_r+0x1e>
 800997e:	4635      	mov	r5, r6
 8009980:	e7df      	b.n	8009942 <_realloc_r+0x1e>
	...

08009984 <fiprintf>:
 8009984:	b40e      	push	{r1, r2, r3}
 8009986:	b503      	push	{r0, r1, lr}
 8009988:	4601      	mov	r1, r0
 800998a:	ab03      	add	r3, sp, #12
 800998c:	4805      	ldr	r0, [pc, #20]	; (80099a4 <fiprintf+0x20>)
 800998e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009992:	6800      	ldr	r0, [r0, #0]
 8009994:	9301      	str	r3, [sp, #4]
 8009996:	f000 f83d 	bl	8009a14 <_vfiprintf_r>
 800999a:	b002      	add	sp, #8
 800999c:	f85d eb04 	ldr.w	lr, [sp], #4
 80099a0:	b003      	add	sp, #12
 80099a2:	4770      	bx	lr
 80099a4:	2000025c 	.word	0x2000025c

080099a8 <abort>:
 80099a8:	2006      	movs	r0, #6
 80099aa:	b508      	push	{r3, lr}
 80099ac:	f000 fa0a 	bl	8009dc4 <raise>
 80099b0:	2001      	movs	r0, #1
 80099b2:	f7f9 f8de 	bl	8002b72 <_exit>

080099b6 <_malloc_usable_size_r>:
 80099b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099ba:	1f18      	subs	r0, r3, #4
 80099bc:	2b00      	cmp	r3, #0
 80099be:	bfbc      	itt	lt
 80099c0:	580b      	ldrlt	r3, [r1, r0]
 80099c2:	18c0      	addlt	r0, r0, r3
 80099c4:	4770      	bx	lr

080099c6 <__sfputc_r>:
 80099c6:	6893      	ldr	r3, [r2, #8]
 80099c8:	b410      	push	{r4}
 80099ca:	3b01      	subs	r3, #1
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	6093      	str	r3, [r2, #8]
 80099d0:	da07      	bge.n	80099e2 <__sfputc_r+0x1c>
 80099d2:	6994      	ldr	r4, [r2, #24]
 80099d4:	42a3      	cmp	r3, r4
 80099d6:	db01      	blt.n	80099dc <__sfputc_r+0x16>
 80099d8:	290a      	cmp	r1, #10
 80099da:	d102      	bne.n	80099e2 <__sfputc_r+0x1c>
 80099dc:	bc10      	pop	{r4}
 80099de:	f000 b933 	b.w	8009c48 <__swbuf_r>
 80099e2:	6813      	ldr	r3, [r2, #0]
 80099e4:	1c58      	adds	r0, r3, #1
 80099e6:	6010      	str	r0, [r2, #0]
 80099e8:	7019      	strb	r1, [r3, #0]
 80099ea:	4608      	mov	r0, r1
 80099ec:	bc10      	pop	{r4}
 80099ee:	4770      	bx	lr

080099f0 <__sfputs_r>:
 80099f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099f2:	4606      	mov	r6, r0
 80099f4:	460f      	mov	r7, r1
 80099f6:	4614      	mov	r4, r2
 80099f8:	18d5      	adds	r5, r2, r3
 80099fa:	42ac      	cmp	r4, r5
 80099fc:	d101      	bne.n	8009a02 <__sfputs_r+0x12>
 80099fe:	2000      	movs	r0, #0
 8009a00:	e007      	b.n	8009a12 <__sfputs_r+0x22>
 8009a02:	463a      	mov	r2, r7
 8009a04:	4630      	mov	r0, r6
 8009a06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a0a:	f7ff ffdc 	bl	80099c6 <__sfputc_r>
 8009a0e:	1c43      	adds	r3, r0, #1
 8009a10:	d1f3      	bne.n	80099fa <__sfputs_r+0xa>
 8009a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009a14 <_vfiprintf_r>:
 8009a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a18:	460d      	mov	r5, r1
 8009a1a:	4614      	mov	r4, r2
 8009a1c:	4698      	mov	r8, r3
 8009a1e:	4606      	mov	r6, r0
 8009a20:	b09d      	sub	sp, #116	; 0x74
 8009a22:	b118      	cbz	r0, 8009a2c <_vfiprintf_r+0x18>
 8009a24:	6a03      	ldr	r3, [r0, #32]
 8009a26:	b90b      	cbnz	r3, 8009a2c <_vfiprintf_r+0x18>
 8009a28:	f7fe f8e6 	bl	8007bf8 <__sinit>
 8009a2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a2e:	07d9      	lsls	r1, r3, #31
 8009a30:	d405      	bmi.n	8009a3e <_vfiprintf_r+0x2a>
 8009a32:	89ab      	ldrh	r3, [r5, #12]
 8009a34:	059a      	lsls	r2, r3, #22
 8009a36:	d402      	bmi.n	8009a3e <_vfiprintf_r+0x2a>
 8009a38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a3a:	f7fe f9f4 	bl	8007e26 <__retarget_lock_acquire_recursive>
 8009a3e:	89ab      	ldrh	r3, [r5, #12]
 8009a40:	071b      	lsls	r3, r3, #28
 8009a42:	d501      	bpl.n	8009a48 <_vfiprintf_r+0x34>
 8009a44:	692b      	ldr	r3, [r5, #16]
 8009a46:	b99b      	cbnz	r3, 8009a70 <_vfiprintf_r+0x5c>
 8009a48:	4629      	mov	r1, r5
 8009a4a:	4630      	mov	r0, r6
 8009a4c:	f000 f93a 	bl	8009cc4 <__swsetup_r>
 8009a50:	b170      	cbz	r0, 8009a70 <_vfiprintf_r+0x5c>
 8009a52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a54:	07dc      	lsls	r4, r3, #31
 8009a56:	d504      	bpl.n	8009a62 <_vfiprintf_r+0x4e>
 8009a58:	f04f 30ff 	mov.w	r0, #4294967295
 8009a5c:	b01d      	add	sp, #116	; 0x74
 8009a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a62:	89ab      	ldrh	r3, [r5, #12]
 8009a64:	0598      	lsls	r0, r3, #22
 8009a66:	d4f7      	bmi.n	8009a58 <_vfiprintf_r+0x44>
 8009a68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a6a:	f7fe f9dd 	bl	8007e28 <__retarget_lock_release_recursive>
 8009a6e:	e7f3      	b.n	8009a58 <_vfiprintf_r+0x44>
 8009a70:	2300      	movs	r3, #0
 8009a72:	9309      	str	r3, [sp, #36]	; 0x24
 8009a74:	2320      	movs	r3, #32
 8009a76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a7a:	2330      	movs	r3, #48	; 0x30
 8009a7c:	f04f 0901 	mov.w	r9, #1
 8009a80:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a84:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8009c34 <_vfiprintf_r+0x220>
 8009a88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a8c:	4623      	mov	r3, r4
 8009a8e:	469a      	mov	sl, r3
 8009a90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a94:	b10a      	cbz	r2, 8009a9a <_vfiprintf_r+0x86>
 8009a96:	2a25      	cmp	r2, #37	; 0x25
 8009a98:	d1f9      	bne.n	8009a8e <_vfiprintf_r+0x7a>
 8009a9a:	ebba 0b04 	subs.w	fp, sl, r4
 8009a9e:	d00b      	beq.n	8009ab8 <_vfiprintf_r+0xa4>
 8009aa0:	465b      	mov	r3, fp
 8009aa2:	4622      	mov	r2, r4
 8009aa4:	4629      	mov	r1, r5
 8009aa6:	4630      	mov	r0, r6
 8009aa8:	f7ff ffa2 	bl	80099f0 <__sfputs_r>
 8009aac:	3001      	adds	r0, #1
 8009aae:	f000 80a9 	beq.w	8009c04 <_vfiprintf_r+0x1f0>
 8009ab2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ab4:	445a      	add	r2, fp
 8009ab6:	9209      	str	r2, [sp, #36]	; 0x24
 8009ab8:	f89a 3000 	ldrb.w	r3, [sl]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	f000 80a1 	beq.w	8009c04 <_vfiprintf_r+0x1f0>
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ac8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009acc:	f10a 0a01 	add.w	sl, sl, #1
 8009ad0:	9304      	str	r3, [sp, #16]
 8009ad2:	9307      	str	r3, [sp, #28]
 8009ad4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ad8:	931a      	str	r3, [sp, #104]	; 0x68
 8009ada:	4654      	mov	r4, sl
 8009adc:	2205      	movs	r2, #5
 8009ade:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ae2:	4854      	ldr	r0, [pc, #336]	; (8009c34 <_vfiprintf_r+0x220>)
 8009ae4:	f7fe f9a1 	bl	8007e2a <memchr>
 8009ae8:	9a04      	ldr	r2, [sp, #16]
 8009aea:	b9d8      	cbnz	r0, 8009b24 <_vfiprintf_r+0x110>
 8009aec:	06d1      	lsls	r1, r2, #27
 8009aee:	bf44      	itt	mi
 8009af0:	2320      	movmi	r3, #32
 8009af2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009af6:	0713      	lsls	r3, r2, #28
 8009af8:	bf44      	itt	mi
 8009afa:	232b      	movmi	r3, #43	; 0x2b
 8009afc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b00:	f89a 3000 	ldrb.w	r3, [sl]
 8009b04:	2b2a      	cmp	r3, #42	; 0x2a
 8009b06:	d015      	beq.n	8009b34 <_vfiprintf_r+0x120>
 8009b08:	4654      	mov	r4, sl
 8009b0a:	2000      	movs	r0, #0
 8009b0c:	f04f 0c0a 	mov.w	ip, #10
 8009b10:	9a07      	ldr	r2, [sp, #28]
 8009b12:	4621      	mov	r1, r4
 8009b14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b18:	3b30      	subs	r3, #48	; 0x30
 8009b1a:	2b09      	cmp	r3, #9
 8009b1c:	d94d      	bls.n	8009bba <_vfiprintf_r+0x1a6>
 8009b1e:	b1b0      	cbz	r0, 8009b4e <_vfiprintf_r+0x13a>
 8009b20:	9207      	str	r2, [sp, #28]
 8009b22:	e014      	b.n	8009b4e <_vfiprintf_r+0x13a>
 8009b24:	eba0 0308 	sub.w	r3, r0, r8
 8009b28:	fa09 f303 	lsl.w	r3, r9, r3
 8009b2c:	4313      	orrs	r3, r2
 8009b2e:	46a2      	mov	sl, r4
 8009b30:	9304      	str	r3, [sp, #16]
 8009b32:	e7d2      	b.n	8009ada <_vfiprintf_r+0xc6>
 8009b34:	9b03      	ldr	r3, [sp, #12]
 8009b36:	1d19      	adds	r1, r3, #4
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	9103      	str	r1, [sp, #12]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	bfbb      	ittet	lt
 8009b40:	425b      	neglt	r3, r3
 8009b42:	f042 0202 	orrlt.w	r2, r2, #2
 8009b46:	9307      	strge	r3, [sp, #28]
 8009b48:	9307      	strlt	r3, [sp, #28]
 8009b4a:	bfb8      	it	lt
 8009b4c:	9204      	strlt	r2, [sp, #16]
 8009b4e:	7823      	ldrb	r3, [r4, #0]
 8009b50:	2b2e      	cmp	r3, #46	; 0x2e
 8009b52:	d10c      	bne.n	8009b6e <_vfiprintf_r+0x15a>
 8009b54:	7863      	ldrb	r3, [r4, #1]
 8009b56:	2b2a      	cmp	r3, #42	; 0x2a
 8009b58:	d134      	bne.n	8009bc4 <_vfiprintf_r+0x1b0>
 8009b5a:	9b03      	ldr	r3, [sp, #12]
 8009b5c:	3402      	adds	r4, #2
 8009b5e:	1d1a      	adds	r2, r3, #4
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	9203      	str	r2, [sp, #12]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	bfb8      	it	lt
 8009b68:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b6c:	9305      	str	r3, [sp, #20]
 8009b6e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009c38 <_vfiprintf_r+0x224>
 8009b72:	2203      	movs	r2, #3
 8009b74:	4650      	mov	r0, sl
 8009b76:	7821      	ldrb	r1, [r4, #0]
 8009b78:	f7fe f957 	bl	8007e2a <memchr>
 8009b7c:	b138      	cbz	r0, 8009b8e <_vfiprintf_r+0x17a>
 8009b7e:	2240      	movs	r2, #64	; 0x40
 8009b80:	9b04      	ldr	r3, [sp, #16]
 8009b82:	eba0 000a 	sub.w	r0, r0, sl
 8009b86:	4082      	lsls	r2, r0
 8009b88:	4313      	orrs	r3, r2
 8009b8a:	3401      	adds	r4, #1
 8009b8c:	9304      	str	r3, [sp, #16]
 8009b8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b92:	2206      	movs	r2, #6
 8009b94:	4829      	ldr	r0, [pc, #164]	; (8009c3c <_vfiprintf_r+0x228>)
 8009b96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b9a:	f7fe f946 	bl	8007e2a <memchr>
 8009b9e:	2800      	cmp	r0, #0
 8009ba0:	d03f      	beq.n	8009c22 <_vfiprintf_r+0x20e>
 8009ba2:	4b27      	ldr	r3, [pc, #156]	; (8009c40 <_vfiprintf_r+0x22c>)
 8009ba4:	bb1b      	cbnz	r3, 8009bee <_vfiprintf_r+0x1da>
 8009ba6:	9b03      	ldr	r3, [sp, #12]
 8009ba8:	3307      	adds	r3, #7
 8009baa:	f023 0307 	bic.w	r3, r3, #7
 8009bae:	3308      	adds	r3, #8
 8009bb0:	9303      	str	r3, [sp, #12]
 8009bb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bb4:	443b      	add	r3, r7
 8009bb6:	9309      	str	r3, [sp, #36]	; 0x24
 8009bb8:	e768      	b.n	8009a8c <_vfiprintf_r+0x78>
 8009bba:	460c      	mov	r4, r1
 8009bbc:	2001      	movs	r0, #1
 8009bbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bc2:	e7a6      	b.n	8009b12 <_vfiprintf_r+0xfe>
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	f04f 0c0a 	mov.w	ip, #10
 8009bca:	4619      	mov	r1, r3
 8009bcc:	3401      	adds	r4, #1
 8009bce:	9305      	str	r3, [sp, #20]
 8009bd0:	4620      	mov	r0, r4
 8009bd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bd6:	3a30      	subs	r2, #48	; 0x30
 8009bd8:	2a09      	cmp	r2, #9
 8009bda:	d903      	bls.n	8009be4 <_vfiprintf_r+0x1d0>
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d0c6      	beq.n	8009b6e <_vfiprintf_r+0x15a>
 8009be0:	9105      	str	r1, [sp, #20]
 8009be2:	e7c4      	b.n	8009b6e <_vfiprintf_r+0x15a>
 8009be4:	4604      	mov	r4, r0
 8009be6:	2301      	movs	r3, #1
 8009be8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bec:	e7f0      	b.n	8009bd0 <_vfiprintf_r+0x1bc>
 8009bee:	ab03      	add	r3, sp, #12
 8009bf0:	9300      	str	r3, [sp, #0]
 8009bf2:	462a      	mov	r2, r5
 8009bf4:	4630      	mov	r0, r6
 8009bf6:	4b13      	ldr	r3, [pc, #76]	; (8009c44 <_vfiprintf_r+0x230>)
 8009bf8:	a904      	add	r1, sp, #16
 8009bfa:	f7fd fbaf 	bl	800735c <_printf_float>
 8009bfe:	4607      	mov	r7, r0
 8009c00:	1c78      	adds	r0, r7, #1
 8009c02:	d1d6      	bne.n	8009bb2 <_vfiprintf_r+0x19e>
 8009c04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c06:	07d9      	lsls	r1, r3, #31
 8009c08:	d405      	bmi.n	8009c16 <_vfiprintf_r+0x202>
 8009c0a:	89ab      	ldrh	r3, [r5, #12]
 8009c0c:	059a      	lsls	r2, r3, #22
 8009c0e:	d402      	bmi.n	8009c16 <_vfiprintf_r+0x202>
 8009c10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c12:	f7fe f909 	bl	8007e28 <__retarget_lock_release_recursive>
 8009c16:	89ab      	ldrh	r3, [r5, #12]
 8009c18:	065b      	lsls	r3, r3, #25
 8009c1a:	f53f af1d 	bmi.w	8009a58 <_vfiprintf_r+0x44>
 8009c1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c20:	e71c      	b.n	8009a5c <_vfiprintf_r+0x48>
 8009c22:	ab03      	add	r3, sp, #12
 8009c24:	9300      	str	r3, [sp, #0]
 8009c26:	462a      	mov	r2, r5
 8009c28:	4630      	mov	r0, r6
 8009c2a:	4b06      	ldr	r3, [pc, #24]	; (8009c44 <_vfiprintf_r+0x230>)
 8009c2c:	a904      	add	r1, sp, #16
 8009c2e:	f7fd fe35 	bl	800789c <_printf_i>
 8009c32:	e7e4      	b.n	8009bfe <_vfiprintf_r+0x1ea>
 8009c34:	0800a295 	.word	0x0800a295
 8009c38:	0800a29b 	.word	0x0800a29b
 8009c3c:	0800a29f 	.word	0x0800a29f
 8009c40:	0800735d 	.word	0x0800735d
 8009c44:	080099f1 	.word	0x080099f1

08009c48 <__swbuf_r>:
 8009c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c4a:	460e      	mov	r6, r1
 8009c4c:	4614      	mov	r4, r2
 8009c4e:	4605      	mov	r5, r0
 8009c50:	b118      	cbz	r0, 8009c5a <__swbuf_r+0x12>
 8009c52:	6a03      	ldr	r3, [r0, #32]
 8009c54:	b90b      	cbnz	r3, 8009c5a <__swbuf_r+0x12>
 8009c56:	f7fd ffcf 	bl	8007bf8 <__sinit>
 8009c5a:	69a3      	ldr	r3, [r4, #24]
 8009c5c:	60a3      	str	r3, [r4, #8]
 8009c5e:	89a3      	ldrh	r3, [r4, #12]
 8009c60:	071a      	lsls	r2, r3, #28
 8009c62:	d525      	bpl.n	8009cb0 <__swbuf_r+0x68>
 8009c64:	6923      	ldr	r3, [r4, #16]
 8009c66:	b31b      	cbz	r3, 8009cb0 <__swbuf_r+0x68>
 8009c68:	6823      	ldr	r3, [r4, #0]
 8009c6a:	6922      	ldr	r2, [r4, #16]
 8009c6c:	b2f6      	uxtb	r6, r6
 8009c6e:	1a98      	subs	r0, r3, r2
 8009c70:	6963      	ldr	r3, [r4, #20]
 8009c72:	4637      	mov	r7, r6
 8009c74:	4283      	cmp	r3, r0
 8009c76:	dc04      	bgt.n	8009c82 <__swbuf_r+0x3a>
 8009c78:	4621      	mov	r1, r4
 8009c7a:	4628      	mov	r0, r5
 8009c7c:	f7ff fdce 	bl	800981c <_fflush_r>
 8009c80:	b9e0      	cbnz	r0, 8009cbc <__swbuf_r+0x74>
 8009c82:	68a3      	ldr	r3, [r4, #8]
 8009c84:	3b01      	subs	r3, #1
 8009c86:	60a3      	str	r3, [r4, #8]
 8009c88:	6823      	ldr	r3, [r4, #0]
 8009c8a:	1c5a      	adds	r2, r3, #1
 8009c8c:	6022      	str	r2, [r4, #0]
 8009c8e:	701e      	strb	r6, [r3, #0]
 8009c90:	6962      	ldr	r2, [r4, #20]
 8009c92:	1c43      	adds	r3, r0, #1
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d004      	beq.n	8009ca2 <__swbuf_r+0x5a>
 8009c98:	89a3      	ldrh	r3, [r4, #12]
 8009c9a:	07db      	lsls	r3, r3, #31
 8009c9c:	d506      	bpl.n	8009cac <__swbuf_r+0x64>
 8009c9e:	2e0a      	cmp	r6, #10
 8009ca0:	d104      	bne.n	8009cac <__swbuf_r+0x64>
 8009ca2:	4621      	mov	r1, r4
 8009ca4:	4628      	mov	r0, r5
 8009ca6:	f7ff fdb9 	bl	800981c <_fflush_r>
 8009caa:	b938      	cbnz	r0, 8009cbc <__swbuf_r+0x74>
 8009cac:	4638      	mov	r0, r7
 8009cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cb0:	4621      	mov	r1, r4
 8009cb2:	4628      	mov	r0, r5
 8009cb4:	f000 f806 	bl	8009cc4 <__swsetup_r>
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d0d5      	beq.n	8009c68 <__swbuf_r+0x20>
 8009cbc:	f04f 37ff 	mov.w	r7, #4294967295
 8009cc0:	e7f4      	b.n	8009cac <__swbuf_r+0x64>
	...

08009cc4 <__swsetup_r>:
 8009cc4:	b538      	push	{r3, r4, r5, lr}
 8009cc6:	4b2a      	ldr	r3, [pc, #168]	; (8009d70 <__swsetup_r+0xac>)
 8009cc8:	4605      	mov	r5, r0
 8009cca:	6818      	ldr	r0, [r3, #0]
 8009ccc:	460c      	mov	r4, r1
 8009cce:	b118      	cbz	r0, 8009cd8 <__swsetup_r+0x14>
 8009cd0:	6a03      	ldr	r3, [r0, #32]
 8009cd2:	b90b      	cbnz	r3, 8009cd8 <__swsetup_r+0x14>
 8009cd4:	f7fd ff90 	bl	8007bf8 <__sinit>
 8009cd8:	89a3      	ldrh	r3, [r4, #12]
 8009cda:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009cde:	0718      	lsls	r0, r3, #28
 8009ce0:	d422      	bmi.n	8009d28 <__swsetup_r+0x64>
 8009ce2:	06d9      	lsls	r1, r3, #27
 8009ce4:	d407      	bmi.n	8009cf6 <__swsetup_r+0x32>
 8009ce6:	2309      	movs	r3, #9
 8009ce8:	602b      	str	r3, [r5, #0]
 8009cea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009cee:	f04f 30ff 	mov.w	r0, #4294967295
 8009cf2:	81a3      	strh	r3, [r4, #12]
 8009cf4:	e034      	b.n	8009d60 <__swsetup_r+0x9c>
 8009cf6:	0758      	lsls	r0, r3, #29
 8009cf8:	d512      	bpl.n	8009d20 <__swsetup_r+0x5c>
 8009cfa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009cfc:	b141      	cbz	r1, 8009d10 <__swsetup_r+0x4c>
 8009cfe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d02:	4299      	cmp	r1, r3
 8009d04:	d002      	beq.n	8009d0c <__swsetup_r+0x48>
 8009d06:	4628      	mov	r0, r5
 8009d08:	f7fe ff1a 	bl	8008b40 <_free_r>
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	6363      	str	r3, [r4, #52]	; 0x34
 8009d10:	89a3      	ldrh	r3, [r4, #12]
 8009d12:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009d16:	81a3      	strh	r3, [r4, #12]
 8009d18:	2300      	movs	r3, #0
 8009d1a:	6063      	str	r3, [r4, #4]
 8009d1c:	6923      	ldr	r3, [r4, #16]
 8009d1e:	6023      	str	r3, [r4, #0]
 8009d20:	89a3      	ldrh	r3, [r4, #12]
 8009d22:	f043 0308 	orr.w	r3, r3, #8
 8009d26:	81a3      	strh	r3, [r4, #12]
 8009d28:	6923      	ldr	r3, [r4, #16]
 8009d2a:	b94b      	cbnz	r3, 8009d40 <__swsetup_r+0x7c>
 8009d2c:	89a3      	ldrh	r3, [r4, #12]
 8009d2e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009d32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d36:	d003      	beq.n	8009d40 <__swsetup_r+0x7c>
 8009d38:	4621      	mov	r1, r4
 8009d3a:	4628      	mov	r0, r5
 8009d3c:	f000 f883 	bl	8009e46 <__smakebuf_r>
 8009d40:	89a0      	ldrh	r0, [r4, #12]
 8009d42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d46:	f010 0301 	ands.w	r3, r0, #1
 8009d4a:	d00a      	beq.n	8009d62 <__swsetup_r+0x9e>
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	60a3      	str	r3, [r4, #8]
 8009d50:	6963      	ldr	r3, [r4, #20]
 8009d52:	425b      	negs	r3, r3
 8009d54:	61a3      	str	r3, [r4, #24]
 8009d56:	6923      	ldr	r3, [r4, #16]
 8009d58:	b943      	cbnz	r3, 8009d6c <__swsetup_r+0xa8>
 8009d5a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009d5e:	d1c4      	bne.n	8009cea <__swsetup_r+0x26>
 8009d60:	bd38      	pop	{r3, r4, r5, pc}
 8009d62:	0781      	lsls	r1, r0, #30
 8009d64:	bf58      	it	pl
 8009d66:	6963      	ldrpl	r3, [r4, #20]
 8009d68:	60a3      	str	r3, [r4, #8]
 8009d6a:	e7f4      	b.n	8009d56 <__swsetup_r+0x92>
 8009d6c:	2000      	movs	r0, #0
 8009d6e:	e7f7      	b.n	8009d60 <__swsetup_r+0x9c>
 8009d70:	2000025c 	.word	0x2000025c

08009d74 <_raise_r>:
 8009d74:	291f      	cmp	r1, #31
 8009d76:	b538      	push	{r3, r4, r5, lr}
 8009d78:	4604      	mov	r4, r0
 8009d7a:	460d      	mov	r5, r1
 8009d7c:	d904      	bls.n	8009d88 <_raise_r+0x14>
 8009d7e:	2316      	movs	r3, #22
 8009d80:	6003      	str	r3, [r0, #0]
 8009d82:	f04f 30ff 	mov.w	r0, #4294967295
 8009d86:	bd38      	pop	{r3, r4, r5, pc}
 8009d88:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009d8a:	b112      	cbz	r2, 8009d92 <_raise_r+0x1e>
 8009d8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d90:	b94b      	cbnz	r3, 8009da6 <_raise_r+0x32>
 8009d92:	4620      	mov	r0, r4
 8009d94:	f000 f830 	bl	8009df8 <_getpid_r>
 8009d98:	462a      	mov	r2, r5
 8009d9a:	4601      	mov	r1, r0
 8009d9c:	4620      	mov	r0, r4
 8009d9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009da2:	f000 b817 	b.w	8009dd4 <_kill_r>
 8009da6:	2b01      	cmp	r3, #1
 8009da8:	d00a      	beq.n	8009dc0 <_raise_r+0x4c>
 8009daa:	1c59      	adds	r1, r3, #1
 8009dac:	d103      	bne.n	8009db6 <_raise_r+0x42>
 8009dae:	2316      	movs	r3, #22
 8009db0:	6003      	str	r3, [r0, #0]
 8009db2:	2001      	movs	r0, #1
 8009db4:	e7e7      	b.n	8009d86 <_raise_r+0x12>
 8009db6:	2400      	movs	r4, #0
 8009db8:	4628      	mov	r0, r5
 8009dba:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009dbe:	4798      	blx	r3
 8009dc0:	2000      	movs	r0, #0
 8009dc2:	e7e0      	b.n	8009d86 <_raise_r+0x12>

08009dc4 <raise>:
 8009dc4:	4b02      	ldr	r3, [pc, #8]	; (8009dd0 <raise+0xc>)
 8009dc6:	4601      	mov	r1, r0
 8009dc8:	6818      	ldr	r0, [r3, #0]
 8009dca:	f7ff bfd3 	b.w	8009d74 <_raise_r>
 8009dce:	bf00      	nop
 8009dd0:	2000025c 	.word	0x2000025c

08009dd4 <_kill_r>:
 8009dd4:	b538      	push	{r3, r4, r5, lr}
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	4d06      	ldr	r5, [pc, #24]	; (8009df4 <_kill_r+0x20>)
 8009dda:	4604      	mov	r4, r0
 8009ddc:	4608      	mov	r0, r1
 8009dde:	4611      	mov	r1, r2
 8009de0:	602b      	str	r3, [r5, #0]
 8009de2:	f7f8 feb6 	bl	8002b52 <_kill>
 8009de6:	1c43      	adds	r3, r0, #1
 8009de8:	d102      	bne.n	8009df0 <_kill_r+0x1c>
 8009dea:	682b      	ldr	r3, [r5, #0]
 8009dec:	b103      	cbz	r3, 8009df0 <_kill_r+0x1c>
 8009dee:	6023      	str	r3, [r4, #0]
 8009df0:	bd38      	pop	{r3, r4, r5, pc}
 8009df2:	bf00      	nop
 8009df4:	200007c0 	.word	0x200007c0

08009df8 <_getpid_r>:
 8009df8:	f7f8 bea4 	b.w	8002b44 <_getpid>

08009dfc <__swhatbuf_r>:
 8009dfc:	b570      	push	{r4, r5, r6, lr}
 8009dfe:	460c      	mov	r4, r1
 8009e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e04:	4615      	mov	r5, r2
 8009e06:	2900      	cmp	r1, #0
 8009e08:	461e      	mov	r6, r3
 8009e0a:	b096      	sub	sp, #88	; 0x58
 8009e0c:	da0c      	bge.n	8009e28 <__swhatbuf_r+0x2c>
 8009e0e:	89a3      	ldrh	r3, [r4, #12]
 8009e10:	2100      	movs	r1, #0
 8009e12:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009e16:	bf0c      	ite	eq
 8009e18:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009e1c:	2340      	movne	r3, #64	; 0x40
 8009e1e:	2000      	movs	r0, #0
 8009e20:	6031      	str	r1, [r6, #0]
 8009e22:	602b      	str	r3, [r5, #0]
 8009e24:	b016      	add	sp, #88	; 0x58
 8009e26:	bd70      	pop	{r4, r5, r6, pc}
 8009e28:	466a      	mov	r2, sp
 8009e2a:	f000 f849 	bl	8009ec0 <_fstat_r>
 8009e2e:	2800      	cmp	r0, #0
 8009e30:	dbed      	blt.n	8009e0e <__swhatbuf_r+0x12>
 8009e32:	9901      	ldr	r1, [sp, #4]
 8009e34:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009e38:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009e3c:	4259      	negs	r1, r3
 8009e3e:	4159      	adcs	r1, r3
 8009e40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e44:	e7eb      	b.n	8009e1e <__swhatbuf_r+0x22>

08009e46 <__smakebuf_r>:
 8009e46:	898b      	ldrh	r3, [r1, #12]
 8009e48:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e4a:	079d      	lsls	r5, r3, #30
 8009e4c:	4606      	mov	r6, r0
 8009e4e:	460c      	mov	r4, r1
 8009e50:	d507      	bpl.n	8009e62 <__smakebuf_r+0x1c>
 8009e52:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009e56:	6023      	str	r3, [r4, #0]
 8009e58:	6123      	str	r3, [r4, #16]
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	6163      	str	r3, [r4, #20]
 8009e5e:	b002      	add	sp, #8
 8009e60:	bd70      	pop	{r4, r5, r6, pc}
 8009e62:	466a      	mov	r2, sp
 8009e64:	ab01      	add	r3, sp, #4
 8009e66:	f7ff ffc9 	bl	8009dfc <__swhatbuf_r>
 8009e6a:	9900      	ldr	r1, [sp, #0]
 8009e6c:	4605      	mov	r5, r0
 8009e6e:	4630      	mov	r0, r6
 8009e70:	f7fe fed6 	bl	8008c20 <_malloc_r>
 8009e74:	b948      	cbnz	r0, 8009e8a <__smakebuf_r+0x44>
 8009e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e7a:	059a      	lsls	r2, r3, #22
 8009e7c:	d4ef      	bmi.n	8009e5e <__smakebuf_r+0x18>
 8009e7e:	f023 0303 	bic.w	r3, r3, #3
 8009e82:	f043 0302 	orr.w	r3, r3, #2
 8009e86:	81a3      	strh	r3, [r4, #12]
 8009e88:	e7e3      	b.n	8009e52 <__smakebuf_r+0xc>
 8009e8a:	89a3      	ldrh	r3, [r4, #12]
 8009e8c:	6020      	str	r0, [r4, #0]
 8009e8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e92:	81a3      	strh	r3, [r4, #12]
 8009e94:	9b00      	ldr	r3, [sp, #0]
 8009e96:	6120      	str	r0, [r4, #16]
 8009e98:	6163      	str	r3, [r4, #20]
 8009e9a:	9b01      	ldr	r3, [sp, #4]
 8009e9c:	b15b      	cbz	r3, 8009eb6 <__smakebuf_r+0x70>
 8009e9e:	4630      	mov	r0, r6
 8009ea0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ea4:	f000 f81e 	bl	8009ee4 <_isatty_r>
 8009ea8:	b128      	cbz	r0, 8009eb6 <__smakebuf_r+0x70>
 8009eaa:	89a3      	ldrh	r3, [r4, #12]
 8009eac:	f023 0303 	bic.w	r3, r3, #3
 8009eb0:	f043 0301 	orr.w	r3, r3, #1
 8009eb4:	81a3      	strh	r3, [r4, #12]
 8009eb6:	89a3      	ldrh	r3, [r4, #12]
 8009eb8:	431d      	orrs	r5, r3
 8009eba:	81a5      	strh	r5, [r4, #12]
 8009ebc:	e7cf      	b.n	8009e5e <__smakebuf_r+0x18>
	...

08009ec0 <_fstat_r>:
 8009ec0:	b538      	push	{r3, r4, r5, lr}
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	4d06      	ldr	r5, [pc, #24]	; (8009ee0 <_fstat_r+0x20>)
 8009ec6:	4604      	mov	r4, r0
 8009ec8:	4608      	mov	r0, r1
 8009eca:	4611      	mov	r1, r2
 8009ecc:	602b      	str	r3, [r5, #0]
 8009ece:	f7f8 fe9e 	bl	8002c0e <_fstat>
 8009ed2:	1c43      	adds	r3, r0, #1
 8009ed4:	d102      	bne.n	8009edc <_fstat_r+0x1c>
 8009ed6:	682b      	ldr	r3, [r5, #0]
 8009ed8:	b103      	cbz	r3, 8009edc <_fstat_r+0x1c>
 8009eda:	6023      	str	r3, [r4, #0]
 8009edc:	bd38      	pop	{r3, r4, r5, pc}
 8009ede:	bf00      	nop
 8009ee0:	200007c0 	.word	0x200007c0

08009ee4 <_isatty_r>:
 8009ee4:	b538      	push	{r3, r4, r5, lr}
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	4d05      	ldr	r5, [pc, #20]	; (8009f00 <_isatty_r+0x1c>)
 8009eea:	4604      	mov	r4, r0
 8009eec:	4608      	mov	r0, r1
 8009eee:	602b      	str	r3, [r5, #0]
 8009ef0:	f7f8 fe9c 	bl	8002c2c <_isatty>
 8009ef4:	1c43      	adds	r3, r0, #1
 8009ef6:	d102      	bne.n	8009efe <_isatty_r+0x1a>
 8009ef8:	682b      	ldr	r3, [r5, #0]
 8009efa:	b103      	cbz	r3, 8009efe <_isatty_r+0x1a>
 8009efc:	6023      	str	r3, [r4, #0]
 8009efe:	bd38      	pop	{r3, r4, r5, pc}
 8009f00:	200007c0 	.word	0x200007c0

08009f04 <_init>:
 8009f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f06:	bf00      	nop
 8009f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f0a:	bc08      	pop	{r3}
 8009f0c:	469e      	mov	lr, r3
 8009f0e:	4770      	bx	lr

08009f10 <_fini>:
 8009f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f12:	bf00      	nop
 8009f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f16:	bc08      	pop	{r3}
 8009f18:	469e      	mov	lr, r3
 8009f1a:	4770      	bx	lr
