#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 27 15:48:21 2020
# Process ID: 542157
# Current directory: /home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1
# Command line: vivado -log processor_board_implementation.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_board_implementation.tcl
# Log file: /home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1/processor_board_implementation.vds
# Journal file: /home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source processor_board_implementation.tcl -notrace
Command: synth_design -top processor_board_implementation -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 542235 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1950.168 ; gain = 201.719 ; free physical = 257 ; free virtual = 7669
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor_board_implementation' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Basys3_16bitSingleCycleProcessor_Toplevel.vhd:55]
	Parameter DISP_CLK_DIV bound to: 100000 - type: integer 
	Parameter SYS_CLK_DIV bound to: 40000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'processor_toplevel' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/processor_toplevel.vhd:46]
INFO: [Synth 8-638] synthesizing module 'data_path_wpc' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/data_path_wpc.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/data_path.vhd:63]
INFO: [Synth 8-638] synthesizing module 'ALU16_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/ALU16_16.vhd:45]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/adder_subtractor_16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'adder_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/add_sub_16.vhd:43]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'adder_16' (2#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/add_sub_16.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor_16' (3#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/adder_subtractor_16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'and_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/and_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_16' (4#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/and_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'or_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/or_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_16' (5#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/or_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'xor_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/xor_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_16' (6#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/xor_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'slt_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/slt_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'slt_16' (7#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/slt_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'sgt_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sgt_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'sgt_16' (8#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sgt_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'seq_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/seq_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'seq_16' (9#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/seq_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'not_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/not_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'not_16' (10#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/not_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'sll_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sll_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sll_16' (11#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sll_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'srl_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srl_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'srl_16' (12#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srl_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'sra_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sra_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sra_16' (13#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sra_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'sllb_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sllb_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sllb_16' (14#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sllb_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'srlb_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srlb_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'srlb_16' (15#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srlb_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'llb_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/llb_16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'llb_16' (16#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/llb_16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Mux16to1_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux16to1_16.vhd:56]
INFO: [Synth 8-226] default block is never used [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux16to1_16.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Mux16to1_16' (17#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux16to1_16.vhd:56]
INFO: [Synth 8-638] synthesizing module 'zero_check_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/zero_check_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'zero_check_16' (18#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/zero_check_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU16_16' (19#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/ALU16_16.vhd:45]
INFO: [Synth 8-638] synthesizing module 'registerfile_16by8' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/registerfile_16by8.vhd:49]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/registerfile_16by8.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'registerfile_16by8' (20#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/registerfile_16by8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'mem_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/cod_lab4/mem_16.vhd:29]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/cod_lab4/mem_16.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'mem_16' (21#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/cod_lab4/mem_16.vhd:29]
INFO: [Synth 8-638] synthesizing module 'mux2to1_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_16.vhd:42]
INFO: [Synth 8-226] default block is never used [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_16.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2to1_16' (22#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_16.vhd:42]
INFO: [Synth 8-638] synthesizing module 'dual_sign_extend' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/dual_sign_extend.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'dual_sign_extend' (23#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/dual_sign_extend.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mux3to1_3' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux3to1_3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux3to1_3' (24#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux3to1_3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'data_path' (25#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/data_path.vhd:63]
INFO: [Synth 8-638] synthesizing module 'PC_topleve' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_topleve.vhd:49]
INFO: [Synth 8-638] synthesizing module 'instruction_mem_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/instruction_mem_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'instruction_mem_16' (26#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/instruction_mem_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'PC' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC.vhd:12]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (27#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC.vhd:12]
INFO: [Synth 8-638] synthesizing module 'PC_mux' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_mux.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'PC_mux' (28#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_mux.vhd:32]
INFO: [Synth 8-638] synthesizing module 'PC_adder' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_adder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'PC_adder' (29#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_adder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'PC_topleve' (30#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_topleve.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'data_path_wpc' (31#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/data_path_wpc.vhd:60]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/control_unit.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/control_unit.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (32#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/control_unit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'processor_toplevel' (33#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/processor_toplevel.vhd:46]
INFO: [Synth 8-638] synthesizing module 'display_driver' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/basys3_7segment_hex_driver.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'display_driver' (34#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/basys3_7segment_hex_driver.vhd:43]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/clock_divider.vhd:44]
	Parameter DIVISOR bound to: 40000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (35#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/clock_divider.vhd:44]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized0' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/clock_divider.vhd:44]
	Parameter DIVISOR bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized0' (35#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/clock_divider.vhd:44]
INFO: [Synth 8-638] synthesizing module 'mux2to1_std_logic' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_std_logic.vhd:41]
INFO: [Synth 8-226] default block is never used [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_std_logic.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2to1_std_logic' (36#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_std_logic.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Mux8to1_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux8to1_16.vhd:48]
INFO: [Synth 8-226] default block is never used [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux8to1_16.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Mux8to1_16' (37#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux8to1_16.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'processor_board_implementation' (38#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Basys3_16bitSingleCycleProcessor_Toplevel.vhd:55]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[15]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[14]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[13]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[12]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[11]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[10]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[9]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[8]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[7]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[0]
WARNING: [Synth 8-3331] design sll_16 has unconnected port a_bus[15]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[15]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[14]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[13]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[12]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[11]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[10]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[9]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[8]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[15]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[14]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[13]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[12]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[11]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[10]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[9]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[8]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[7]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[6]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[5]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[4]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[3]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[2]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[1]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[0]
WARNING: [Synth 8-3331] design sra_16 has unconnected port a_bus[0]
WARNING: [Synth 8-3331] design srl_16 has unconnected port a_bus[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.918 ; gain = 264.469 ; free physical = 272 ; free virtual = 7686
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2024.793 ; gain = 276.344 ; free physical = 273 ; free virtual = 7686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2024.793 ; gain = 276.344 ; free physical = 273 ; free virtual = 7686
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2024.793 ; gain = 0.000 ; free physical = 263 ; free virtual = 7676
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/processor_board_implementation_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/processor_board_implementation_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.512 ; gain = 0.000 ; free physical = 166 ; free virtual = 7580
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2199.512 ; gain = 0.000 ; free physical = 166 ; free virtual = 7580
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 253 ; free virtual = 7666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 253 ; free virtual = 7666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 253 ; free virtual = 7666
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "lcd_output_lut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lcd_output_lut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lcd_output_lut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lcd_output_lut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decimal_pt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 237 ; free virtual = 7651
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 266   
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	  17 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 257   
	  16 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module adder_subtractor_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
Module xor_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
Module registerfile_16by8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 8     
Module mem_16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 256   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 256   
Module mux2to1_16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Mux3to1_3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module PC_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module PC_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 6     
Module display_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	  17 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clock_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mux2to1_std_logic 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[15]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[14]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[13]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[12]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[11]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[10]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[9]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[8]
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][0]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][1]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][2]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][3]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][4]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][5]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][6]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][7]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][8]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][9]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][10]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][11]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][12]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][13]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][14]' (FDCE) to 'PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PROCESSOR/DATA_PATH/DATA_PATH/REGISTER_FILE/reg_block_reg[0][15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 322 ; free virtual = 7641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+-------------------------------------------------+---------------+----------------+
|Module Name        | RTL Object                                      | Depth x Width | Implemented As | 
+-------------------+-------------------------------------------------+---------------+----------------+
|instruction_mem_16 | program[0]                                      | 64x16         | LUT            | 
|processor_toplevel | DATA_PATH/PC_LOOP/Instruction_memory/program[0] | 64x16         | LUT            | 
+-------------------+-------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 213 ; free virtual = 7533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 224 ; free virtual = 7544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 250 ; free virtual = 7570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 250 ; free virtual = 7570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 250 ; free virtual = 7570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 251 ; free virtual = 7571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 251 ; free virtual = 7571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 251 ; free virtual = 7571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 251 ; free virtual = 7571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    38|
|3     |LUT1   |     4|
|4     |LUT2   |    89|
|5     |LUT3   |    19|
|6     |LUT4   |    49|
|7     |LUT5   |   163|
|8     |LUT6   |  2625|
|9     |MUXF7  |  1141|
|10    |MUXF8  |   528|
|11    |FDCE   |  4206|
|12    |FDPE   |    18|
|13    |FDRE   |    75|
|14    |IBUF   |    15|
|15    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+------------------------------+------+
|      |Instance              |Module                        |Cells |
+------+----------------------+------------------------------+------+
|1     |top                   |                              |  9001|
|2     |  DISPLAY             |display_driver                |    60|
|3     |  DISP_CLK_GEN        |clock_divider__parameterized0 |    28|
|4     |  PROCESSOR           |processor_toplevel            |  8825|
|5     |    DATA_PATH         |data_path_wpc                 |  8825|
|6     |      DATA_PATH       |data_path                     |  8254|
|7     |        ALU           |ALU16_16                      |     9|
|8     |          SEQ_BLOCK   |seq_16                        |     2|
|9     |          SGT_BLOCK   |sgt_16                        |     4|
|10    |          SLT_BLOCK   |slt_16                        |     3|
|11    |        DATA_MEMORY   |mem_16                        |  7947|
|12    |        REGISTER_FILE |registerfile_16by8            |   298|
|13    |      PC_LOOP         |PC_topleve                    |   571|
|14    |        PC            |PC                            |   571|
|15    |  SYS_CLK_GEN         |clock_divider                 |    42|
+------+----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 251 ; free virtual = 7571
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2199.512 ; gain = 276.344 ; free physical = 301 ; free virtual = 7621
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 2199.512 ; gain = 451.062 ; free physical = 301 ; free virtual = 7621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2199.512 ; gain = 0.000 ; free physical = 368 ; free virtual = 7688
INFO: [Netlist 29-17] Analyzing 1707 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'processor_board_implementation' is not ideal for floorplanning, since the cellview 'mem_16' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.512 ; gain = 0.000 ; free physical = 319 ; free virtual = 7639
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 2225.512 ; gain = 728.977 ; free physical = 454 ; free virtual = 7774
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.512 ; gain = 0.000 ; free physical = 454 ; free virtual = 7774
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1/processor_board_implementation.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_board_implementation_utilization_synth.rpt -pb processor_board_implementation_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 27 15:49:35 2020...
