$comment
	File created using the following command:
		vcd file VHDLEXAMPLE.msim.vcd -direction
$end
$date
	Thu Mar 08 22:41:21 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module VHDLEXAMPLE_vlg_vec_tst $end
$var reg 1 ! x1 $end
$var reg 1 " x2 $end
$var reg 1 # x3 $end
$var wire 1 $ f $end
$var wire 1 % sampler $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , x1~combout $end
$var wire 1 - x2~combout $end
$var wire 1 . x3~combout $end
$var wire 1 / f~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
x%
0&
1'
x(
1)
1*
1+
0,
0-
0.
x/
$end
#4954
0/
#8046
0$
#20000
1!
0%
#20842
1,
#40000
1"
0!
1%
#40822
1-
#40842
0,
#60000
1!
0%
#60842
1,
#65765
1/
#68857
1$
#80000
1#
0"
0!
1%
#80820
1.
#80822
0-
#80842
0,
#100000
1!
0%
#100842
1,
#120000
1"
0!
1%
#120822
1-
#120842
0,
#125765
0/
#128857
0$
#140000
1!
0%
#140842
1,
#145765
1/
#148857
1$
#160000
