
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        pre_io_10_0_1 (PRE_IO) [clk] -> DIN0: 0.240 ns
     0.240 ns net_18787 (BUT2$SB_IO_IN)
        t2 (LocalMux) I -> O: 0.330 ns
        inmux_9_1_18717_18737 (InMux) I -> O: 0.260 ns
        lc40_9_1_0 (LogicCell40) in1 -> lcout: 0.400 ns
     1.229 ns net_16553 (LED1$SB_IO_OUT)
        t0 (LocalMux) I -> O: 0.330 ns
        inmux_9_0_18653_18639 (IoInMux) I -> O: 0.260 ns
     1.818 ns net_18639 (LED1$SB_IO_OUT)
        pre_io_9_0_1 (PRE_IO) DOUT0 [setup]: 0.070 ns
     1.888 ns io_pad_9_0_1_din

Resolvable net names on path:
     0.240 ns ..  0.829 ns BUT2$SB_IO_IN
     1.229 ns ..  1.818 ns LED1$SB_IO_OUT

Total number of logic levels: 2
Total path delay: 1.89 ns (529.54 MHz)

