Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Oct 11 17:29:02 2025
| Host         : rog running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_design_analysis -file ./report/sobel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------+
|      Characteristics      |                          Path #1                         |
+---------------------------+----------------------------------------------------------+
| Requirement               | 10.000                                                   |
| Path Delay                | 5.220                                                    |
| Logic Delay               | 1.631(32%)                                               |
| Net Delay                 | 3.589(68%)                                               |
| Clock Skew                | -0.049                                                   |
| Slack                     | 3.969                                                    |
| Clock Uncertainty         | 0.035                                                    |
| Clock Relationship        | Timed                                                    |
| Clock Delay Group         | Same Clock                                               |
| Logic Levels              | 5                                                        |
| Routes                    | 5                                                        |
| Logical Path              | FDRE/C-(5)-LUT4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(8)-FDRE/R |
| Start Point Clock         | ap_clk                                                   |
| End Point Clock           | ap_clk                                                   |
| DSP Block                 | None                                                     |
| RAM Registers             | None-None                                                |
| IO Crossings              | 0                                                        |
| Config Crossings          | 0                                                        |
| SLR Crossings             | 0                                                        |
| PBlocks                   | 0                                                        |
| High Fanout               | 8                                                        |
| Dont Touch                | 0                                                        |
| Mark Debug                | 0                                                        |
| Start Point Pin Primitive | FDRE/C                                                   |
| End Point Pin Primitive   | FDRE/R                                                   |
| Start Point Pin           | rows_read_reg_654_reg[9]/C                               |
| End Point Pin             | WindowBuffer_8_reg_164_reg[1]/R                          |
+---------------------------+----------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+-----+----+----+----+---+---+---+
| End Point Clock | Requirement |  0 |  1  |  2  |  3  |  4 |  5 |  6 | 7 | 8 | 9 |
+-----------------+-------------+----+-----+-----+-----+----+----+----+---+---+---+
| ap_clk          | 10.000ns    | 71 | 416 | 122 | 154 | 74 | 80 | 69 | 7 | 4 | 3 |
+-----------------+-------------+----+-----+-----+-----+----+----+----+---+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No router congested regions found.
** No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


