<!--------------------------------------------------------------------------------->
<!-- IMPORTANT: This file is auto-generated by Driver (https://driver.ai). -------->
<!-- Manual edits may be overwritten on future commits. --------------------------->
<!--------------------------------------------------------------------------------->

Tests for the `fd_r43x6` module in the `firedancer` codebase, including functions for packing, unpacking, folding, modular arithmetic, and arithmetic operations on `fd_r43x6_t` data types.

# Purpose
The code is a C source file that implements a set of functions for arithmetic operations on a custom data type `fd_r43x6_t`. This type appears to be a vectorized representation of numbers, likely used for high-performance computations involving large integers or cryptographic operations. The file includes functions for packing and unpacking data, performing modular arithmetic, and various arithmetic operations such as addition, subtraction, multiplication, and squaring. It also includes functions for random number generation and testing equality between two `fd_r43x6_t` values.

The file defines several static functions that are used internally, such as [`fd_r43x6_unpack_ref`](<#fd_r43x6_unpack_ref>), [`fd_r43x6_pack_ref`](<#fd_r43x6_pack_ref>), and [`fd_r43x6_approx_carry_propagate_ref`](<#fd_r43x6_approx_carry_propagate_ref>), which handle the conversion and manipulation of data within the `fd_r43x6_t` type. The code also includes a main function that serves as a test suite, verifying the correctness of the implemented operations through a series of tests and benchmarks. The use of macros and inline functions suggests an emphasis on performance, likely targeting applications that require efficient computation over large datasets or cryptographic operations.
# Imports and Dependencies

---
- `../../fd_ballet.h`
- `fd_r43x6.h`


# Functions

---
### fd\_r43x6\_unpack\_ref<!-- {{#callable:fd_r43x6_unpack_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L4>)

Unpacks a 256-bit vector into a 512-bit vector with specific bit manipulations and tests.
- **Inputs**:
    - `x`: A 256-bit vector of type `wv_t` to unpack.
- **Logic and Control Flow**:
    - Declare two unions `xx` and `yy` to access the lanes of the input and output vectors.
    - Assign the input vector `x` to `xx.v` and extract its four lanes into `x0`, `x1`, `x2`, and `x3`.
    - Define a constant `m43` as `(1UL<<43)-1UL` to mask 43 bits.
    - Compute `y0` to `y5` by shifting and masking the lanes `x0` to `x3` with `m43`.
    - Set `y6` and `y7` to `0UL`.
    - Assign the computed values `y0` to `y7` to the lanes of `yy`.
    - Perform tests to ensure the values of `y0` to `y5` are within expected ranges and `y6` and `y7` are zero.
    - Return the 512-bit vector `yy.v`.
- **Output**: A 512-bit vector of type `fd_r43x6_t` with unpacked and manipulated values from the input vector.


---
### fd\_r43x6\_pack\_ref<!-- {{#callable:fd_r43x6_pack_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L36>)

Packs a `fd_r43x6_t` type into a `wv_t` type by combining specific bit segments from the input lanes.
- **Inputs**:
    - `x`: A `fd_r43x6_t` type representing a vector of 8 lanes, each containing an unsigned long integer.
- **Logic and Control Flow**:
    - Extracts the 8 lanes from the input `fd_r43x6_t` type into a union structure `xx`.
    - Performs assertions to ensure that the first six lanes are within specified bit limits: lanes 0-4 are less than 2^43, and lane 5 is less than 2^41.
    - Combines specific bit segments from the first six lanes to form four new unsigned long integers `u0`, `u1`, `u2`, and `u3`.
    - Returns a `wv_t` type constructed from `u0`, `u1`, `u2`, and `u3`.
- **Output**: A `wv_t` type containing four packed unsigned long integers derived from the input lanes.


---
### fd\_r43x6\_approx\_carry\_propagate\_ref<!-- {{#callable:fd_r43x6_approx_carry_propagate_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L58>)

Approximates carry propagation for a 43x6-bit integer representation by adjusting each lane based on specific bit masks and shifts.
- **Inputs**:
    - `x`: A `fd_r43x6_t` type representing a 43x6-bit integer.
- **Logic and Control Flow**:
    - Extracts the 43x6-bit integer lanes from the input `x` into `xx.lane` array.
    - Defines constants `m43` and `m40` for bit masking operations.
    - Calculates `y0` to `y5` by applying bit masks and shifts to `x0` to `x5`, and adds carry from higher bits to lower bits.
    - Stores the results in `yy.lane` array, setting `yy.lane[6]` and `yy.lane[7]` to zero.
    - Performs range checks on `y0` to `y5` using `FD_TEST` to ensure they are within expected bounds.
    - Returns the `__m512i` vector `yy.v` containing the adjusted lanes.
- **Output**: A `fd_r43x6_t` type with carry propagation applied, represented as a `__m512i` vector.


---
### fd\_r43x6\_fold\_unsigned\_ref<!-- {{#callable:fd_r43x6_fold_unsigned_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L92>)

Processes an `fd_r43x6_t` value by ensuring its lanes are non-negative and applying approximate carry propagation.
- **Inputs**:
    - `x`: An `fd_r43x6_t` value representing a vector of 8 lanes, where only the first 6 lanes are relevant for processing.
- **Logic and Control Flow**:
    - Initialize a union `yy` to access the lanes of the input `x` as an array of 8 long integers.
    - Assign the input `x` to `yy.v` to populate the lanes.
    - Check that the first 6 lanes of `yy` are non-negative using `FD_TEST`.
    - Call [`fd_r43x6_approx_carry_propagate_ref`](<#fd_r43x6_approx_carry_propagate_ref>) on `yy.v` to perform approximate carry propagation and update `yy.v`.
    - Verify again that the first 6 lanes of `yy` are non-negative after carry propagation.
    - Return the processed vector `yy.v`.
- **Output**: Returns an `fd_r43x6_t` value with non-negative lanes after approximate carry propagation.
- **Functions Called**:
    - [`fd_r43x6_approx_carry_propagate_ref`](<#fd_r43x6_approx_carry_propagate_ref>)


---
### fd\_r43x6\_fold\_signed\_ref<!-- {{#callable:fd_r43x6_fold_signed_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L116>)

Adjusts the lanes of a `fd_r43x6_t` vector by subtracting and then adding specific constants, while propagating carries using [`fd_r43x6_approx_carry_propagate_ref`](<#fd_r43x6_approx_carry_propagate_ref>).
- **Inputs**:
    - `x`: A `fd_r43x6_t` vector containing 8 lanes of signed long integers.
- **Logic and Control Flow**:
    - Initialize a union `yy` to access the lanes of the input vector `x`.
    - Perform boundary checks on the first six lanes of `yy` to ensure they are above certain minimum values.
    - Subtract specific constants from the first six lanes of `yy`.
    - Call [`fd_r43x6_approx_carry_propagate_ref`](<#fd_r43x6_approx_carry_propagate_ref>) to propagate carries in the vector `yy`.
    - Add the same constants back to the first six lanes of `yy`.
    - Return the modified vector `yy.v`.
- **Output**: A `fd_r43x6_t` vector with adjusted lanes after carry propagation.
- **Functions Called**:
    - [`fd_r43x6_approx_carry_propagate_ref`](<#fd_r43x6_approx_carry_propagate_ref>)


---
### fd\_r43x6\_biased\_carry\_propagate\_ref<!-- {{#callable:fd_r43x6_biased_carry_propagate_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L148>)

Performs biased carry propagation on a 43x6-bit integer vector with a specified bias.
- **Inputs**:
    - ``x``: A `fd_r43x6_t` type representing a 43x6-bit integer vector.
    - ``b``: A `long` integer representing the bias to apply during carry propagation.
- **Logic and Control Flow**:
    - Initialize a union `yy` to access the lanes of the input vector `x`.
    - Extract each lane of `x` into separate variables `y0` to `y5` and perform range checks using `FD_TEST`.
    - Subtract the bias `b` from `y5` and perform carry propagation from `y5` to `y0` using bitwise operations and constants `m43` and `m40`.
    - Add the bias `b` back to `y5` after carry propagation.
    - Store the results back into the lanes of `yy` and perform range checks on each lane.
    - Set lanes `yy.lane[6]` and `yy.lane[7]` to zero.
    - Return the modified vector `yy.v`.
- **Output**: Returns a `fd_r43x6_t` type representing the modified 43x6-bit integer vector after biased carry propagation.


---
### fd\_r43x6\_mod\_nearly\_reduced\_ref<!-- {{#callable:fd_r43x6_mod_nearly_reduced_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L187>)

Reduces a 43x6 integer to a nearly reduced form by performing carry propagation and conditional subtraction.
- **Inputs**:
    - ``x``: A `fd_r43x6_t` type representing a 43x6 integer to be reduced.
- **Logic and Control Flow**:
    - Initialize a union `yy` to access the lanes of `x` as an array of `long` integers.
    - Extract the first six lanes of `x` into variables `y0` to `y5`, ensuring each is within its respective range.
    - Set `y6` and `y7` to zero, as they are arbitrary.
    - Add 19 to `y0` and propagate any carry to the next lane, repeating this process through `y5`.
    - Ensure `y5` is within the range [0, 2^40) and check that the carry `c` is either 0 or 1.
    - If `c` is 0, subtract 19 from `y0` and propagate any carry again through `y5`.
    - Store the reduced values back into the lanes of `yy`, ensuring each is within its respective range.
    - Add 19 to `y0` again and propagate any carry through `y5`, ensuring the final carry `c` is 0.
- **Output**: Returns a `fd_r43x6_t` type representing the nearly reduced form of the input integer.


---
### fd\_r43x6\_approx\_mod\_ref<!-- {{#callable:fd_r43x6_approx_mod_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L240>)

Performs an approximate modular reduction on a `fd_r43x6_t` type input.
- **Inputs**:
    - `x`: A `fd_r43x6_t` type input representing a vector of 8 lanes, where each lane is a 64-bit integer.
- **Logic and Control Flow**:
    - Calls [`fd_r43x6_approx_carry_propagate_ref`](<#fd_r43x6_approx_carry_propagate_ref>) with `x` to perform an approximate carry propagation.
    - Calls [`fd_r43x6_biased_carry_propagate_ref`](<#fd_r43x6_biased_carry_propagate_ref>) with the result and a bias of `1L` to perform a biased carry propagation.
    - Stores the result in a union `xx` for testing purposes.
    - Asserts that the value in lane 5 of `xx` is non-negative and less than `(1L<<40)+2L`.
- **Output**: Returns a `fd_r43x6_t` type, which is the result of the approximate modular reduction.
- **Functions Called**:
    - [`fd_r43x6_biased_carry_propagate_ref`](<#fd_r43x6_biased_carry_propagate_ref>)
    - [`fd_r43x6_approx_carry_propagate_ref`](<#fd_r43x6_approx_carry_propagate_ref>)


---
### fd\_r43x6\_approx\_mod\_unsigned\_ref<!-- {{#callable:fd_r43x6_approx_mod_unsigned_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L254>)

Approximates the modular reduction of an unsigned `fd_r43x6_t` value by propagating carries and ensuring the result is within a specific range.
- **Inputs**:
    - `x`: An `fd_r43x6_t` value representing a vector of 8 lanes, where only the first 6 lanes are used for computation.
- **Logic and Control Flow**:
    - Initialize a union `xx` to access the lanes of the input `x` as an array of 8 long integers.
    - Verify that the first 6 lanes of `x` are non-negative using `FD_TEST`.
    - Call [`fd_r43x6_biased_carry_propagate_ref`](<#fd_r43x6_biased_carry_propagate_ref>) with `x` and a bias of 0 to propagate carries and adjust the lanes.
    - Reassign the result to `x` and update `xx` to reflect the new value of `x`.
    - Verify that the 6th lane of `x` is non-negative and less than `(1L<<40)+(1L<<20)-1L` using `FD_TEST`.
    - Return the modified `x`.
- **Output**: Returns an `fd_r43x6_t` value with propagated carries, ensuring the 6th lane is within the specified range.
- **Functions Called**:
    - [`fd_r43x6_biased_carry_propagate_ref`](<#fd_r43x6_biased_carry_propagate_ref>)


---
### fd\_r43x6\_add\_fast\_ref<!-- {{#callable:fd_r43x6_add_fast_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L280>)

Adds two `fd_r43x6_t` vectors element-wise and returns the result.
- **Inputs**:
    - `x`: A vector of type `fd_r43x6_t` representing the first operand.
    - `y`: A vector of type `fd_r43x6_t` representing the second operand.
- **Logic and Control Flow**:
    - Initialize union variables `xx`, `yy`, and `zz` to hold the input vectors and the result.
    - Assign the input vector `x` to `xx.v` and `y` to `yy.v`.
    - Iterate over each of the 8 lanes of the vectors, adding corresponding elements from `xx.lane` and `yy.lane`, and store the result in `zz.lane`.
    - Return the vector `zz.v` as the result of the addition.
- **Output**: A vector of type `fd_r43x6_t` that is the element-wise sum of the input vectors `x` and `y`.


---
### fd\_r43x6\_sub\_fast\_ref<!-- {{#callable:fd_r43x6_sub_fast_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L290>)

Subtracts two `fd_r43x6_t` values using a fast reference method.
- **Inputs**:
    - `x`: The first operand of type `fd_r43x6_t`.
    - `y`: The second operand of type `fd_r43x6_t`.
- **Logic and Control Flow**:
    - Initialize union variables `xx`, `yy`, `zz`, and `pp` to hold the vector and lane data.
    - Assign the vector value of `x` to `xx.v` and `y` to `yy.v`.
    - Assign the result of `fd_r43x6_p()` to `pp.v`.
    - Iterate over each of the 8 lanes, computing `zz.lane[i]` as `xx.lane[i] + (pp.lane[i] - yy.lane[i])`.
    - Return the vector `zz.v` as the result.
- **Output**: Returns the result of the subtraction as a `fd_r43x6_t` type.


---
### fd\_r43x6\_mul\_fast\_ref<!-- {{#callable:fd_r43x6_mul_fast_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L303>)

Multiplies two `fd_r43x6_t` values using a fast reference method and returns the result.
- **Inputs**:
    - `x`: The first `fd_r43x6_t` operand for multiplication.
    - `y`: The second `fd_r43x6_t` operand for multiplication.
- **Logic and Control Flow**:
    - Initialize union variables `xx`, `yy`, and `zz` to hold the input values and the result.
    - Assign the input values `x` and `y` to `xx.v` and `yy.v` respectively.
    - Perform tests to ensure that the first six lanes of `xx` and `yy` are less than `2^47` and that the last two lanes of `yy` are zero.
    - Initialize an array `s` of 12 `ulong` elements to zero.
    - Use nested loops to iterate over the first six lanes of `xx` and `yy`, calculating the product of each pair of lanes and accumulating the results in `s` with bitwise operations to handle overflow.
    - Perform tests to ensure that the values in `s` are within specified limits.
    - Calculate the final result lanes `z0` to `z5` by adding scaled values from `s` and set `z6` and `z7` to zero.
    - Assign the calculated lanes to `zz.lane` and perform tests to ensure they are within specified limits.
    - Return `zz.v` as the result.
- **Output**: The function returns an `fd_r43x6_t` value, which is the product of the inputs `x` and `y`.


---
### fd\_r43x6\_sqr\_fast\_ref<!-- {{#callable:fd_r43x6_sqr_fast_ref}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L358>)

Computes the square of a 43x6 field element using a fast reference method.
- **Inputs**:
    - ``y``: A `fd_r43x6_t` type representing the input field element to be squared.
- **Logic and Control Flow**:
    - Initialize a union `yy` to hold the input `y` and a union `zz` for the result.
    - Verify that the first six lanes of `yy` are less than `2^47` and the last two lanes are zero.
    - Initialize an array `s` of 12 unsigned long integers to zero.
    - Iterate over the first six lanes of `yy`, computing partial products and accumulating them into `s` with appropriate shifts and masks.
    - Perform checks to ensure that the values in `s` are within expected bounds.
    - Compute the final result lanes `z0` to `z5` by adding scaled values from `s` and set `z6` and `z7` to zero.
    - Store the computed lanes into `zz` and perform final checks to ensure they are within bounds.
    - Return the vector `zz.v` as the result.
- **Output**: A `fd_r43x6_t` type representing the squared result of the input field element.


---
### uint256\_rand<!-- {{#callable:uint256_rand}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L415>)

Generates a random 256-bit wide vector using a random number generator.
- **Inputs**:
    - `rng`: A pointer to a `fd_rng_t` structure, which is a random number generator context.
- **Logic and Control Flow**:
    - Call `fd_rng_ulong` four times to generate four random `ulong` values: `u0`, `u1`, `u2`, and `u3`.
    - Combine these four `ulong` values into a 256-bit wide vector using the `wv` function.
- **Output**: Returns a `wv_t` type, which is a 256-bit wide vector composed of the four generated `ulong` values.


---
### uint256\_eq<!-- {{#callable:uint256_eq}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L424>)

Checks if two 256-bit wide vectors are equal by comparing each element and returning a boolean result.
- **Inputs**:
    - ``x``: A 256-bit wide vector of type `wv_t` to compare.
    - ``y``: A 256-bit wide vector of type `wv_t` to compare.
- **Logic and Control Flow**:
    - Calls `wv_eq(x, y)` to compare each element of the vectors `x` and `y` for equality, resulting in a vector of boolean values.
    - Uses `wc_all()` to check if all elements in the resulting boolean vector are true, indicating that all elements in `x` and `y` are equal.
- **Output**: Returns an integer value of 1 if all elements in `x` and `y` are equal, otherwise returns 0.


---
### fd\_r43x6\_rand<!-- {{#callable:fd_r43x6_rand}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L430>)

Generates a random `fd_r43x6_t` value using a random number generator.
- **Inputs**:
    - `rng`: A pointer to an `fd_rng_t` structure, which is a random number generator used to produce random values.
- **Logic and Control Flow**:
    - Declare a union `t` with a `__m512i` vector and an array of 8 `ulong` lanes.
    - Iterate over each of the 8 lanes of the union `t`.
    - For each lane, call `fd_rng_ulong(rng)` to generate a random `ulong` and assign it to the current lane.
    - Return the `__m512i` vector `t.v` containing the random values.
- **Output**: Returns a `fd_r43x6_t` value, which is a `__m512i` vector filled with random `ulong` values.


---
### fd\_r43x6\_rand\_unsigned<!-- {{#callable:fd_r43x6_rand_unsigned}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L437>)

Generates a random `fd_r43x6_t` value with specific bit constraints on its lanes using a random number generator.
- **Inputs**:
    - `rng`: A pointer to an `fd_rng_t` structure, which is a random number generator used to produce random values.
- **Logic and Control Flow**:
    - Declare a union `t` with a `__m512i` vector and an array of 8 `ulong` lanes.
    - Iterate over the first 6 lanes (0 to 5) of the union `t`, setting each lane to a random unsigned long value generated by `fd_rng_ulong(rng)` right-shifted by 2 bits, effectively reducing the value to 62 bits.
    - Set the 7th and 8th lanes (6 and 7) of the union `t` to random unsigned long values generated by `fd_rng_ulong(rng)` without any bit manipulation.
    - Return the `__m512i` vector `t.v` containing the random values.
- **Output**: Returns a `fd_r43x6_t` value, which is a `__m512i` vector containing 8 lanes of random unsigned long values, with the first 6 lanes constrained to 62 bits.


---
### fd\_r43x6\_rand\_signed<!-- {{#callable:fd_r43x6_rand_signed}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L446>)

Generates a random `fd_r43x6_t` value with specific signed and unsigned lane constraints using a random number generator.
- **Inputs**:
    - `rng`: A pointer to an `fd_rng_t` structure used for generating random numbers.
- **Logic and Control Flow**:
    - Declare a union `t` with a `__m512i` vector and an array of 8 `ulong` lanes.
    - Iterate over the first 6 lanes, setting each to a random unsigned long shifted right by 1 and then subtracting `1UL<<62`, resulting in values in the range [-2^62, 2^62) when cast to long.
    - Set the 7th and 8th lanes to random unsigned long values without modification.
    - Return the `__m512i` vector `t.v`.
- **Output**: Returns a `fd_r43x6_t` value, which is a `__m512i` vector containing the generated random values.


---
### fd\_r43x6\_rand\_unreduced<!-- {{#callable:fd_r43x6_rand_unreduced}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L455>)

Generates a random `fd_r43x6_t` value with specific bit-width constraints on its lanes.
- **Inputs**:
    - `rng`: A pointer to an `fd_rng_t` structure used for random number generation.
- **Logic and Control Flow**:
    - Declare a union `t` with a `__m512i` vector and an array of 8 `ulong` lanes.
    - Iterate over the first 6 lanes, setting each to a random `ulong` from `rng` right-shifted by 17 bits, resulting in a 47-bit unsigned integer.
    - Set the 7th and 8th lanes to random `ulong` values from `rng` without modification.
    - Return the `__m512i` vector `t.v`.
- **Output**: Returns a `fd_r43x6_t` value, which is a `__m512i` vector containing random values with specific bit-width constraints.


---
### fd\_r43x6\_rand\_unpacked<!-- {{#callable:fd_r43x6_rand_unpacked}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L464>)

Generates a random `fd_r43x6_t` value with specific bit-width constraints on its lanes using a random number generator.
- **Inputs**:
    - `rng`: A pointer to an `fd_rng_t` structure used to generate random numbers.
- **Logic and Control Flow**:
    - Declare a union `t` with a `__m512i` vector and an array of 8 `ulong` lanes.
    - Iterate over the first 5 lanes, setting each to a random `ulong` from `rng` right-shifted by 21 bits, ensuring each is within 43 bits.
    - Set the 6th lane to a random `ulong` from `rng` right-shifted by 23 bits, ensuring it is within 41 bits.
    - Set the 7th and 8th lanes to random `ulong` values from `rng` without modification.
    - Return the `__m512i` vector `t.v` containing the generated random values.
- **Output**: Returns a `fd_r43x6_t` value, which is a `__m512i` vector containing the generated random values.


---
### fd\_r43x6\_rand\_unreduced\_z67<!-- {{#callable:fd_r43x6_rand_unreduced_z67}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L474>)

Generates a random `fd_r43x6_t` value with the first six lanes filled with 47-bit unsigned integers and the last two lanes set to zero.
- **Inputs**:
    - `rng`: A pointer to an `fd_rng_t` structure used to generate random numbers.
- **Logic and Control Flow**:
    - Declare a union `t` with a `__m512i` vector and an array of 8 `ulong` lanes.
    - Iterate over the first six lanes of `t`, setting each to a 47-bit unsigned integer derived from `fd_rng_ulong(rng)` shifted right by 17 bits.
    - Set the seventh and eighth lanes of `t` to zero.
    - Return the `__m512i` vector `t.v`.
- **Output**: Returns a `fd_r43x6_t` value, which is a `__m512i` vector with the first six lanes containing 47-bit unsigned integers and the last two lanes set to zero.


---
### fd\_r43x6\_eq<!-- {{#callable:fd_r43x6_eq}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L488>)

Compares two `fd_r43x6_t` values for equality by checking if their respective 256-bit lanes are equal.
- **Inputs**:
    - `x`: The first `fd_r43x6_t` value to compare.
    - `y`: The second `fd_r43x6_t` value to compare.
- **Logic and Control Flow**:
    - Declare two unions `t` and `u` to hold the 512-bit values of `x` and `y`, respectively, and split them into two 256-bit lanes each.
    - Assign the 512-bit value of `x` to `t.v` and the 512-bit value of `y` to `u.v`.
    - Use the [`uint256_eq`](<#uint256_eq>) function to compare the first 256-bit lane of `t` with the first 256-bit lane of `u`.
    - Use the [`uint256_eq`](<#uint256_eq>) function to compare the second 256-bit lane of `t` with the second 256-bit lane of `u`.
    - Return the bitwise AND of the results from the two [`uint256_eq`](<#uint256_eq>) comparisons.
- **Output**: Returns an integer that is non-zero if both 256-bit lanes of `x` and `y` are equal, otherwise returns zero.
- **Functions Called**:
    - [`uint256_eq`](<#uint256_eq>)


---
### main<!-- {{#callable:main}} -->
[View Source →](<../../../../../../src/ballet/ed25519/avx512/test_r43x6.c#L497>)

Executes a series of tests and benchmarks on the `fd_r43x6` data type and its associated operations.
- **Inputs**:
    - `argc`: The number of command-line arguments.
    - `argv`: An array of command-line arguments.
- **Logic and Control Flow**:
    - Initialize the environment with `fd_boot` and parse command-line arguments for `--iter-max` and `--warm-max` using `fd_env_strip_cmdline_ulong`.
    - Log the test parameters using `FD_LOG_NOTICE`.
    - Create and initialize a random number generator `rng` using `fd_rng_new` and `fd_rng_join`.
    - Set up a loop to run `iter_max` iterations, logging progress every 1,000,000 iterations.
    - Within the loop, perform various tests on `fd_r43x6` operations, including constructors, pack/unpack, fold/approx_mod/mod, neg_fast/add_fast/sub_fast, mul_fast/sqr_fast/scale_fast, and others.
    - Test inline operations such as `FD_R43X6_QUAD_PACK`, `FD_R43X6_QUAD_UNPACK`, `FD_R43X6_QUAD_PERMUTE`, and others.
    - Test constants and specific operations like `invert`, `is_nonzero`, `diagnose`, and `pow22523`.
    - Benchmark various operations using the `BENCH` macro, which measures execution time over `warm_max` and `iter_max` iterations.
    - Clean up by deleting the random number generator with `fd_rng_delete` and `fd_rng_leave`.
    - Log the completion of tests with `FD_LOG_NOTICE` and terminate the program with `fd_halt`.
- **Output**: Returns 0 to indicate successful execution.
- **Functions Called**:
    - [`uint256_rand`](<#uint256_rand>)
    - [`fd_r43x6_unpack`](<fd_r43x6.h.md#fd_r43x6_unpack>)
    - [`fd_r43x6_unpack_ref`](<#fd_r43x6_unpack_ref>)
    - [`fd_r43x6_eq`](<#fd_r43x6_eq>)
    - [`fd_r43x6_pack`](<fd_r43x6.h.md#fd_r43x6_pack>)
    - [`fd_r43x6_pack_ref`](<#fd_r43x6_pack_ref>)
    - [`uint256_eq`](<#uint256_eq>)
    - [`fd_r43x6_rand`](<#fd_r43x6_rand>)
    - [`fd_r43x6_approx_mod`](<fd_r43x6.h.md#fd_r43x6_approx_mod>)
    - [`fd_r43x6_approx_mod_ref`](<#fd_r43x6_approx_mod_ref>)
    - [`fd_r43x6_mod`](<fd_r43x6.h.md#fd_r43x6_mod>)
    - [`fd_r43x6_rand_signed`](<#fd_r43x6_rand_signed>)
    - [`fd_r43x6_fold_signed_ref`](<#fd_r43x6_fold_signed_ref>)
    - [`fd_r43x6_approx_mod_signed`](<fd_r43x6.h.md#fd_r43x6_approx_mod_signed>)
    - [`fd_r43x6_mod_signed`](<fd_r43x6.h.md#fd_r43x6_mod_signed>)
    - [`fd_r43x6_rand_unsigned`](<#fd_r43x6_rand_unsigned>)
    - [`fd_r43x6_fold_unsigned_ref`](<#fd_r43x6_fold_unsigned_ref>)
    - [`fd_r43x6_approx_mod_unsigned`](<fd_r43x6.h.md#fd_r43x6_approx_mod_unsigned>)
    - [`fd_r43x6_approx_mod_unsigned_ref`](<#fd_r43x6_approx_mod_unsigned_ref>)
    - [`fd_r43x6_mod_unsigned`](<fd_r43x6.h.md#fd_r43x6_mod_unsigned>)
    - [`fd_r43x6_rand_unreduced`](<#fd_r43x6_rand_unreduced>)
    - [`fd_r43x6_rand_unpacked`](<#fd_r43x6_rand_unpacked>)
    - [`fd_r43x6_mod_nearly_reduced`](<fd_r43x6.h.md#fd_r43x6_mod_nearly_reduced>)
    - [`fd_r43x6_sub_fast_ref`](<#fd_r43x6_sub_fast_ref>)
    - [`fd_r43x6_add_fast_ref`](<#fd_r43x6_add_fast_ref>)
    - [`fd_r43x6_rand_unreduced_z67`](<#fd_r43x6_rand_unreduced_z67>)
    - [`fd_r43x6_mul_fast`](<fd_r43x6.h.md#fd_r43x6_mul_fast>)
    - [`fd_r43x6_mul_fast_ref`](<#fd_r43x6_mul_fast_ref>)
    - [`fd_r43x6_sqr_fast`](<fd_r43x6.h.md#fd_r43x6_sqr_fast>)
    - [`fd_r43x6_sqr_fast_ref`](<#fd_r43x6_sqr_fast_ref>)
    - [`fd_r43x6_scale_fast`](<fd_r43x6.h.md#fd_r43x6_scale_fast>)
    - [`fd_r43x6_invert`](<fd_r43x6.c.md#fd_r43x6_invert>)
    - [`fd_r43x6_is_nonzero`](<fd_r43x6.h.md#fd_r43x6_is_nonzero>)
    - [`fd_r43x6_diagnose`](<fd_r43x6.h.md#fd_r43x6_diagnose>)
    - [`fd_r43x6_pow22523`](<fd_r43x6.c.md#fd_r43x6_pow22523>)



---
Made with ❤️ by [Driver](https://www.driver.ai/)