$date
	Mon Nov 18 12:44:16 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! s1 $end
$var wire 1 " s0 $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
x#
x"
x!
$end
#10
0"
0!
1&
0%
0$
0#
#20
1"
0&
1%
#30
0"
1!
0%
1$
#40
1"
0$
1#
#50
