INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Processing input 0
USE CONV2D LARGE
Predictions
32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 72 72 72 72 72 72 72 72 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 
Quantized predictions
32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 72 72 72 72 72 72 72 72 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_3_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_4_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_4_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_5_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_5_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_6_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_6_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_3_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_4_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_4_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_5_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_5_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_6_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_6_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_array_ap_fixed_8u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_array_ap_fixed_8u_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/product_dense_ap_fixed_ap_fixed_ap_fixed_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product_dense_ap_fixed_ap_fixed_ap_fixed_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_8u_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layebkb_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_16s_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_18_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/fifo_w16_d25_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d25_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d25_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.zeropad2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_18_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_18_1_1...
Compiling module xil_defaultlib.product_dense_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.fifo_w16_d25_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d25_A
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=9,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_0_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_1_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_2_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_3_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_4_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_5_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_6_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_7_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_0_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_1_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_2_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_3_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_4_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_5_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_6_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_7_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 14 12:55:17 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 14 12:55:17 2022...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set layer2_out_group [add_wave_group layer2_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_7_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_7_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_6_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_6_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_5_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_5_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_4_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_4_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_3_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_3_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_2_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_2_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_1_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_1_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_0_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_0_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_7_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_6_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_5_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_4_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_3_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_2_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_1_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_0_V_TDATA -into $layer2_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_1_group [add_wave_group input_1(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_7_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_7_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_6_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_6_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_5_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_5_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_4_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_4_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_3_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_3_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_2_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_2_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_1_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_1_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_0_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_0_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_7_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_6_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_5_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_4_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_3_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_2_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_1_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_0_V_TDATA -into $input_1_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_7_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_layer2_out_group [add_wave_group layer2_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer2_out_V_data_7_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_7_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_6_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_6_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_5_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_5_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_4_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_4_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_3_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_3_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_2_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_2_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_1_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_1_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_0_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_0_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_7_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_6_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_5_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_4_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_3_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_2_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_1_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_0_V_TDATA -into $tb_layer2_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_1_group [add_wave_group input_1(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_1_V_data_7_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_7_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_6_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_6_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_5_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_5_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_4_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_4_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_3_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_3_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_2_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_2_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_1_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_1_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_0_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_0_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_7_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_6_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_5_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_4_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_3_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_2_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_1_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_0_V_TDATA -into $tb_input_1_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "4008000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4027500 ps : File "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 865
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul 14 12:55:28 2022...
Processing input 0
Predictions
32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 72 72 72 72 72 72 72 72 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 
Quantized predictions
32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 72 72 72 72 72 72 72 72 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
