// Seed: 2895518077
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_6 = -1;
  supply0 id_7, id_8;
  assign id_4 = "";
  tri0 id_9 = id_7;
  module_0 modCall_1 ();
  assign id_8 = -1 == id_9;
  logic [7:0][1] id_10;
  assign id_1 = -1;
  wor  id_11 = id_9;
  wire id_12;
  assign id_6  = id_9;
  assign id_8  = id_3 + id_10 == id_11;
  assign id_10 = id_8;
endmodule
