;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN -20, 10
	SUB 200, @-106
	CMP -0, 0
	SUB #0, <100
	SUB -100, 10
	SUB -100, 10
	SPL -430, #90
	SUB @-128, 100
	SUB @-128, 100
	SPL -430, #90
	SUB @-128, 100
	MOV -140, 40
	SUB @-127, 100
	SUB @-127, 100
	SUB -20, 10
	DJN -1, @-20
	SUB -20, 10
	JMZ 9, <932
	ADD 240, 60
	MOV -3, <-20
	ADD 240, 60
	SUB -100, 10
	SUB -100, 10
	SUB -20, 10
	JMN 0, 2
	SUB 200, @-106
	SUB #200, -100
	SUB @0, @2
	SPL -430, #90
	SUB 0, 900
	SUB @-127, 100
	SUB 0, 900
	ADD 260, 60
	SUB -207, <-120
	SLT -2, 3
	JMN @12, #200
	ADD #270, <0
	SLT -2, 3
	JMN @12, #200
	JMN @12, #200
	CMP -207, <-120
	SUB 207, <-120
	SPL 0, <332
	SUB -207, <-120
	SPL 0, <332
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN -20, 10
