

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Thu Nov  2 17:53:36 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   195850|   195850|  1.958 ms|  1.958 ms|  195850|  195850|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- OUT_ROW_COL  |   195848|   195848|        10|          1|          1|  195840|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 13 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 14 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten51 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 18 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten92 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_fm_buffer_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten92"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %o"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten51"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten31"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %r"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %c"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i"   --->   Operation 29 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%o_1 = load i3 %o"   --->   Operation 30 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten92_load = load i18 %indvar_flatten92" [src/conv2.cpp:40]   --->   Operation 31 'load' 'indvar_flatten92_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_1"   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty_90 = trunc i3 %o_1"   --->   Operation 33 'trunc' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_90, i6 %empty"   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln40 = icmp_eq  i18 %indvar_flatten92_load, i18 195840" [src/conv2.cpp:40]   --->   Operation 36 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.87ns)   --->   "%add_ln40_1 = add i18 %indvar_flatten92_load, i18 1" [src/conv2.cpp:40]   --->   Operation 37 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc47, void %BH.i23.preheader.exitStub" [src/conv2.cpp:40]   --->   Operation 38 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%c_load = load i8 %c" [src/conv2.cpp:43]   --->   Operation 39 'load' 'c_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%r_load = load i2 %r" [src/conv2.cpp:41]   --->   Operation 40 'load' 'r_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i10 %indvar_flatten31" [src/conv2.cpp:43]   --->   Operation 41 'load' 'indvar_flatten31_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten51_load = load i17 %indvar_flatten51" [src/conv2.cpp:41]   --->   Operation 42 'load' 'indvar_flatten51_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %o_1, i3 1" [src/conv2.cpp:40]   --->   Operation 43 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.86ns)   --->   "%icmp_ln41 = icmp_eq  i17 %indvar_flatten51_load, i17 48960" [src/conv2.cpp:41]   --->   Operation 44 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.36ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i7 0, i7 %i_1" [src/conv2.cpp:40]   --->   Operation 45 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.20ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i3 %add_ln40, i3 %o_1" [src/conv2.cpp:40]   --->   Operation 46 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %select_ln40_1" [src/conv2.cpp:46]   --->   Operation 47 'zext' 'zext_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln40_1, i2 0" [src/conv2.cpp:46]   --->   Operation 48 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i5 %tmp_15" [src/conv2.cpp:46]   --->   Operation 49 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%sub_ln46 = sub i6 %zext_ln46_1, i6 %zext_ln46" [src/conv2.cpp:46]   --->   Operation 50 'sub' 'sub_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i6 %sub_ln46" [src/conv2.cpp:40]   --->   Operation 51 'sext' 'sext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%empty_91 = trunc i3 %add_ln40" [src/conv2.cpp:40]   --->   Operation 52 'trunc' 'empty_91' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_91, i6 0" [src/conv2.cpp:40]   --->   Operation 53 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%select_ln40_2 = select i1 %icmp_ln41, i8 %p_mid, i8 %tmp_s" [src/conv2.cpp:40]   --->   Operation 54 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.28ns)   --->   "%xor_ln40 = xor i1 %icmp_ln41, i1 1" [src/conv2.cpp:40]   --->   Operation 55 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.76ns)   --->   "%icmp_ln44 = icmp_eq  i8 %c_load, i8 255" [src/conv2.cpp:44]   --->   Operation 56 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.78ns)   --->   "%icmp_ln43 = icmp_eq  i10 %indvar_flatten31_load, i10 765" [src/conv2.cpp:43]   --->   Operation 57 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.28ns)   --->   "%and_ln40_1 = and i1 %icmp_ln43, i1 %xor_ln40" [src/conv2.cpp:40]   --->   Operation 58 'and' 'and_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.77ns)   --->   "%add_ln41 = add i7 %select_ln40, i7 1" [src/conv2.cpp:41]   --->   Operation 59 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.28ns)   --->   "%or_ln41 = or i1 %and_ln40_1, i1 %icmp_ln41" [src/conv2.cpp:41]   --->   Operation 60 'or' 'or_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.17ns)   --->   "%select_ln41 = select i1 %or_ln41, i2 0, i2 %r_load" [src/conv2.cpp:41]   --->   Operation 61 'select' 'select_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.36ns)   --->   "%select_ln41_1 = select i1 %and_ln40_1, i7 %add_ln41, i7 %select_ln40" [src/conv2.cpp:41]   --->   Operation 62 'select' 'select_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i7 %select_ln41_1" [src/conv2.cpp:46]   --->   Operation 63 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln41_1, i2 0" [src/conv2.cpp:46]   --->   Operation 64 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i9 %p_shl1" [src/conv2.cpp:46]   --->   Operation 65 'zext' 'zext_ln46_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.77ns)   --->   "%sub_ln46_1 = sub i10 %zext_ln46_3, i10 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 66 'sub' 'sub_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sub_ln46_1_cast = sext i10 %sub_ln46_1" [src/conv2.cpp:46]   --->   Operation 67 'sext' 'sub_ln46_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%empty_92 = trunc i7 %add_ln41" [src/conv2.cpp:41]   --->   Operation 68 'trunc' 'empty_92' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%empty_93 = trunc i3 %select_ln40_1" [src/conv2.cpp:40]   --->   Operation 69 'trunc' 'empty_93' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%p_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_93, i6 %empty_92" [src/conv2.cpp:40]   --->   Operation 70 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41_2 = select i1 %and_ln40_1, i8 %p_mid1, i8 %select_ln40_2" [src/conv2.cpp:41]   --->   Operation 71 'select' 'select_ln41_2' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %select_ln41_2" [src/conv2.cpp:41]   --->   Operation 72 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr i32 %weight_buffer, i64 0, i64 %zext_ln41" [src/conv2.cpp:41]   --->   Operation 73 'getelementptr' 'weight_buffer_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 74 'load' 'weight_buffer_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%xor_ln41 = xor i1 %icmp_ln43, i1 1" [src/conv2.cpp:41]   --->   Operation 75 'xor' 'xor_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%or_ln41_1 = or i1 %icmp_ln41, i1 %xor_ln41" [src/conv2.cpp:41]   --->   Operation 76 'or' 'or_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%and_ln40 = and i1 %or_ln41_1, i1 %xor_ln40" [src/conv2.cpp:40]   --->   Operation 77 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln41 = and i1 %and_ln40, i1 %icmp_ln44" [src/conv2.cpp:41]   --->   Operation 78 'and' 'and_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.54ns)   --->   "%add_ln43 = add i2 %select_ln41, i2 1" [src/conv2.cpp:43]   --->   Operation 79 'add' 'add_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%or_ln43 = or i1 %and_ln41, i1 %and_ln40_1" [src/conv2.cpp:43]   --->   Operation 80 'or' 'or_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%or_ln43_1 = or i1 %or_ln43, i1 %icmp_ln41" [src/conv2.cpp:43]   --->   Operation 81 'or' 'or_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln43 = select i1 %or_ln43_1, i8 0, i8 %c_load" [src/conv2.cpp:43]   --->   Operation 82 'select' 'select_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.17ns)   --->   "%select_ln43_1 = select i1 %and_ln41, i2 %add_ln43, i2 %select_ln41" [src/conv2.cpp:43]   --->   Operation 83 'select' 'select_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i2 %select_ln43_1" [src/conv2.cpp:46]   --->   Operation 84 'zext' 'zext_ln46_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i2 %select_ln43_1" [src/conv2.cpp:46]   --->   Operation 85 'zext' 'zext_ln46_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln46 = add i11 %sub_ln46_1_cast, i11 %zext_ln46_5" [src/conv2.cpp:46]   --->   Operation 86 'add' 'add_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i11 %add_ln46" [src/conv2.cpp:46]   --->   Operation 87 'sext' 'sext_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i11 %add_ln46" [src/conv2.cpp:46]   --->   Operation 88 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln46, i8 0" [src/conv2.cpp:46]   --->   Operation 89 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln46_2 = sub i16 %p_shl2, i16 %sext_ln46" [src/conv2.cpp:46]   --->   Operation 90 'sub' 'sub_ln46_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln46_2 = add i7 %sext_ln40, i7 %zext_ln46_4" [src/conv2.cpp:46]   --->   Operation 91 'add' 'add_ln46_2' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i7 %add_ln46_2" [src/conv2.cpp:46]   --->   Operation 92 'sext' 'sext_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i7 %add_ln46_2" [src/conv2.cpp:46]   --->   Operation 93 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln46_1, i8 0" [src/conv2.cpp:46]   --->   Operation 94 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln46_3 = sub i12 %p_shl3, i12 %sext_ln46_1" [src/conv2.cpp:46]   --->   Operation 95 'sub' 'sub_ln46_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i8 %select_ln43" [src/conv2.cpp:46]   --->   Operation 96 'zext' 'zext_ln46_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i8 %select_ln43" [src/conv2.cpp:46]   --->   Operation 97 'zext' 'zext_ln46_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln46_3 = add i16 %sub_ln46_2, i16 %zext_ln46_7" [src/conv2.cpp:46]   --->   Operation 98 'add' 'add_ln46_3' <Predicate = (!icmp_ln40)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln46_8 = zext i16 %add_ln46_3" [src/conv2.cpp:46]   --->   Operation 99 'zext' 'zext_ln46_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln46_8" [src/conv2.cpp:46]   --->   Operation 100 'getelementptr' 'input_fm_buffer_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln46_4 = add i12 %sub_ln46_3, i12 %zext_ln46_6" [src/conv2.cpp:46]   --->   Operation 101 'add' 'add_ln46_4' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [2/2] (0.67ns)   --->   "%input_fm_buffer_1_load = load i16 %input_fm_buffer_1_addr" [src/conv2.cpp:46]   --->   Operation 102 'load' 'input_fm_buffer_1_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48960> <RAM>
ST_2 : Operation 103 [1/1] (0.76ns)   --->   "%add_ln44 = add i8 %select_ln43, i8 1" [src/conv2.cpp:44]   --->   Operation 103 'add' 'add_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln43_1 = add i10 %indvar_flatten31_load, i10 1" [src/conv2.cpp:43]   --->   Operation 104 'add' 'add_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.40ns)   --->   "%select_ln43_2 = select i1 %or_ln41, i10 1, i10 %add_ln43_1" [src/conv2.cpp:43]   --->   Operation 105 'select' 'select_ln43_2' <Predicate = (!icmp_ln40)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.86ns)   --->   "%add_ln41_1 = add i17 %indvar_flatten51_load, i17 1" [src/conv2.cpp:41]   --->   Operation 106 'add' 'add_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.35ns)   --->   "%select_ln41_3 = select i1 %icmp_ln41, i17 1, i17 %add_ln41_1" [src/conv2.cpp:41]   --->   Operation 107 'select' 'select_ln41_3' <Predicate = (!icmp_ln40)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln44 = store i18 %add_ln40_1, i18 %indvar_flatten92" [src/conv2.cpp:44]   --->   Operation 108 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln44 = store i3 %select_ln40_1, i3 %o" [src/conv2.cpp:44]   --->   Operation 109 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln44 = store i17 %select_ln41_3, i17 %indvar_flatten51" [src/conv2.cpp:44]   --->   Operation 110 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln44 = store i7 %select_ln41_1, i7 %i" [src/conv2.cpp:44]   --->   Operation 111 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln44 = store i10 %select_ln43_2, i10 %indvar_flatten31" [src/conv2.cpp:44]   --->   Operation 112 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln44 = store i2 %select_ln43_1, i2 %r" [src/conv2.cpp:44]   --->   Operation 113 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln44 = store i8 %add_ln44, i8 %c" [src/conv2.cpp:44]   --->   Operation 114 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 115 [1/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 115 'load' 'weight_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 116 [1/2] (0.67ns)   --->   "%input_fm_buffer_1_load = load i16 %input_fm_buffer_1_addr" [src/conv2.cpp:46]   --->   Operation 116 'load' 'input_fm_buffer_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48960> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %weight_buffer_load" [src/conv2.cpp:41]   --->   Operation 117 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (0.88ns)   --->   Input mux for Operation 118 '%mul = fmul i32 %bitcast_ln41, i32 %input_fm_buffer_1_load'
ST_4 : Operation 118 [3/3] (6.12ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %input_fm_buffer_1_load" [src/conv2.cpp:46]   --->   Operation 118 'fmul' 'mul' <Predicate = true> <Delay = 6.12> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln46_9 = zext i12 %add_ln46_4" [src/conv2.cpp:46]   --->   Operation 119 'zext' 'zext_ln46_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln46_9" [src/conv2.cpp:46]   --->   Operation 120 'getelementptr' 'output_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %input_fm_buffer_1_load" [src/conv2.cpp:46]   --->   Operation 121 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i12 %output_fm_buffer_addr" [src/conv2.cpp:46]   --->   Operation 122 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 123 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %input_fm_buffer_1_load" [src/conv2.cpp:46]   --->   Operation 123 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i12 %output_fm_buffer_addr" [src/conv2.cpp:46]   --->   Operation 124 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : [1/1] (0.85ns)   --->   Input mux for Operation 125 '%add = fadd i32 %output_fm_buffer_load, i32 %mul'
ST_7 : Operation 125 [4/4] (5.58ns)   --->   "%add = fadd i32 %output_fm_buffer_load, i32 %mul" [src/conv2.cpp:46]   --->   Operation 125 'fadd' 'add' <Predicate = true> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 126 [3/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load, i32 %mul" [src/conv2.cpp:46]   --->   Operation 126 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 127 [2/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load, i32 %mul" [src/conv2.cpp:46]   --->   Operation 127 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 128 [1/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load, i32 %mul" [src/conv2.cpp:46]   --->   Operation 128 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 129 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 195840, i64 195840, i64 195840"   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 131 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv2.cpp:44]   --->   Operation 136 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %add, i12 %output_fm_buffer_addr" [src/conv2.cpp:46]   --->   Operation 137 'store' 'store_ln46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc" [src/conv2.cpp:44]   --->   Operation 138 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten92') [10]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten92' [12]  (0.427 ns)

 <State 2>: 5.283ns
The critical path consists of the following:
	'load' operation ('indvar_flatten51_load', src/conv2.cpp:41) on local variable 'indvar_flatten51' [35]  (0.000 ns)
	'icmp' operation ('icmp_ln41', src/conv2.cpp:41) [39]  (0.863 ns)
	'select' operation ('select_ln40', src/conv2.cpp:40) [40]  (0.360 ns)
	'add' operation ('add_ln41', src/conv2.cpp:41) [55]  (0.773 ns)
	'select' operation ('select_ln41_1', src/conv2.cpp:41) [59]  (0.360 ns)
	'sub' operation ('sub_ln46_1', src/conv2.cpp:46) [63]  (0.776 ns)
	'add' operation ('add_ln46', src/conv2.cpp:46) [86]  (0.787 ns)
	'sub' operation ('sub_ln46_2', src/conv2.cpp:46) [90]  (0.000 ns)
	'add' operation ('add_ln46_3', src/conv2.cpp:46) [99]  (0.687 ns)
	'getelementptr' operation ('input_fm_buffer_1_addr', src/conv2.cpp:46) [101]  (0.000 ns)
	'load' operation ('input_fm_buffer_1_load', src/conv2.cpp:46) on array 'input_fm_buffer_1' [106]  (0.677 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation ('weight_buffer_load', src/conv2.cpp:41) on array 'weight_buffer' [71]  (1.237 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.889 ns)
'fmul' operation ('mul', src/conv2.cpp:46) [107]  (6.127 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:46) [107]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:46) [107]  (7.016 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.854 ns)
'fadd' operation ('add', src/conv2.cpp:46) [109]  (5.583 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:46) [109]  (6.437 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:46) [109]  (6.437 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:46) [109]  (6.437 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln46', src/conv2.cpp:46) of variable 'add', src/conv2.cpp:46 on array 'output_fm_buffer' [110]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
