(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "master")
  (DATE "Mon Dec  4 20:00:20 2023")
  (VENDOR "Lattice")
  (PROGRAM "backanno")
  (VERSION "Radiant Software (64-bit) 2023.1.0.43.3")
  (DIVIDER /)
  (VOLTAGE 1.26:1.20:1.14)
  (PROCESS "default")
  (TEMPERATURE -40:25:85)
  (TIMESCALE 1ps)
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_0")
    (INSTANCE vga_sync_portmap\.SLICE_0)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_1")
    (INSTANCE vga_sync_portmap\.SLICE_1)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_2")
    (INSTANCE vga_sync_portmap\.SLICE_2)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_3")
    (INSTANCE vga_sync_portmap\.SLICE_3)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_4")
    (INSTANCE vga_sync_portmap\.SLICE_4)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_5")
    (INSTANCE vga_sync_portmap\.SLICE_5)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_6")
    (INSTANCE vga_sync_portmap\.SLICE_6)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_7")
    (INSTANCE vga_sync_portmap\.SLICE_7)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_8")
    (INSTANCE vga_sync_portmap\.SLICE_8)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_9")
    (INSTANCE vga_sync_portmap\.SLICE_9)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_10")
    (INSTANCE vga_sync_portmap\.SLICE_10)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_11")
    (INSTANCE vga_sync_portmap\.SLICE_11)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_12")
    (INSTANCE clock_manager_portmap\.SLICE_12)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_13")
    (INSTANCE clock_manager_portmap\.SLICE_13)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_14")
    (INSTANCE clock_manager_portmap\.SLICE_14)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_15")
    (INSTANCE clock_manager_portmap\.SLICE_15)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_16")
    (INSTANCE clock_manager_portmap\.SLICE_16)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_17")
    (INSTANCE clock_manager_portmap\.SLICE_17)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_18")
    (INSTANCE clock_manager_portmap\.SLICE_18)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_19")
    (INSTANCE clock_manager_portmap\.SLICE_19)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_20")
    (INSTANCE clock_manager_portmap\.SLICE_20)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_21")
    (INSTANCE clock_manager_portmap\.SLICE_21)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_22")
    (INSTANCE nes_controller_portmap\.SLICE_22)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_24")
    (INSTANCE nes_controller_portmap\.SLICE_24)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "game_logic_portmap_SLICE_27")
    (INSTANCE game_logic_portmap\.SLICE_27)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "game_logic_portmap_SLICE_28")
    (INSTANCE game_logic_portmap\.SLICE_28)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "game_logic_portmap_SLICE_30")
    (INSTANCE game_logic_portmap\.SLICE_30)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "game_logic_portmap_SLICE_32")
    (INSTANCE game_logic_portmap\.SLICE_32)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "game_logic_portmap_SLICE_34")
    (INSTANCE game_logic_portmap\.SLICE_34)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "game_logic_portmap_SLICE_35")
    (INSTANCE game_logic_portmap\.SLICE_35)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_37")
    (INSTANCE vga_sync_portmap\.SLICE_37)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_38")
    (INSTANCE vga_sync_portmap\.SLICE_38)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_39")
    (INSTANCE nes_controller_portmap\.SLICE_39)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_41")
    (INSTANCE nes_controller_portmap\.SLICE_41)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_43")
    (INSTANCE renderer_portmap\.SLICE_43)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_45")
    (INSTANCE vga_sync_portmap\.SLICE_45)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_47")
    (INSTANCE vga_sync_portmap\.SLICE_47)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_49")
    (INSTANCE vga_sync_portmap\.SLICE_49)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_50")
    (INSTANCE vga_sync_portmap\.SLICE_50)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_51")
    (INSTANCE vga_sync_portmap\.SLICE_51)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_53")
    (INSTANCE vga_sync_portmap\.SLICE_53)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_54")
    (INSTANCE renderer_portmap\.SLICE_54)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_55")
    (INSTANCE vga_sync_portmap\.SLICE_55)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_57")
    (INSTANCE vga_sync_portmap\.SLICE_57)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_59")
    (INSTANCE vga_sync_portmap\.SLICE_59)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_61")
    (INSTANCE vga_sync_portmap\.SLICE_61)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_63")
    (INSTANCE vga_sync_portmap\.SLICE_63)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_65")
    (INSTANCE nes_controller_portmap\.SLICE_65)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_67")
    (INSTANCE nes_controller_portmap\.SLICE_67)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_69")
    (INSTANCE nes_controller_portmap\.SLICE_69)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_71")
    (INSTANCE nes_controller_portmap\.SLICE_71)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_72")
    (INSTANCE nes_controller_portmap\.SLICE_72)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_75")
    (INSTANCE clock_manager_portmap\.SLICE_75)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_76")
    (INSTANCE clock_manager_portmap\.SLICE_76)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_77")
    (INSTANCE renderer_portmap\.SLICE_77)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_79")
    (INSTANCE renderer_portmap\.SLICE_79)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_80")
    (INSTANCE renderer_portmap\.SLICE_80)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_81")
    (INSTANCE renderer_portmap\.SLICE_81)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_84")
    (INSTANCE renderer_portmap\.SLICE_84)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_86")
    (INSTANCE renderer_portmap\.SLICE_86)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_87")
    (INSTANCE renderer_portmap\.SLICE_87)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_88")
    (INSTANCE renderer_portmap\.SLICE_88)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_89")
    (INSTANCE renderer_portmap\.SLICE_89)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_92")
    (INSTANCE renderer_portmap\.SLICE_92)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_93")
    (INSTANCE renderer_portmap\.SLICE_93)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_99")
    (INSTANCE clock_manager_portmap\.SLICE_99)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_102")
    (INSTANCE clock_manager_portmap\.SLICE_102)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_106")
    (INSTANCE nes_controller_portmap\.SLICE_106)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B")
    (INSTANCE clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B)
    (DELAY
      (ABSOLUTE
        (IOPATH REFERENCECLK OUTGLOBAL (0:0:0)(0:0:0))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_data")
    (INSTANCE ctrlr_data_I)
    (DELAY
      (ABSOLUTE
        (IOPATH ctrlr_data PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "osc")
    (INSTANCE osc_I)
    (DELAY
      (ABSOLUTE
        (IOPATH osc PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "rotate_out")
    (INSTANCE rotate_out_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rotate_out (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_clk")
    (INSTANCE ctrlr_clk_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ctrlr_clk (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_latch")
    (INSTANCE ctrlr_latch_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ctrlr_latch (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "vsync")
    (INSTANCE vsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO vsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "hsync")
    (INSTANCE hsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO hsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_0_")
    (INSTANCE rgb\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb0 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_1_")
    (INSTANCE rgb\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb1 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_2_")
    (INSTANCE rgb\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb2 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_3_")
    (INSTANCE rgb\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb3 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_4_")
    (INSTANCE rgb\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb4 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_5_")
    (INSTANCE rgb\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb5 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "master")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
        (INTERCONNECT vga_sync_portmap\.SLICE_0/F1 vga_sync_portmap\.SLICE_0/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/F0 vga_sync_portmap\.SLICE_0/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/COUT0 vga_sync_portmap\.SLICE_0/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/COUT0 vga_sync_portmap\.SLICE_0/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q1 vga_sync_portmap\.SLICE_0/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q1 vga_sync_portmap\.SLICE_37/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q1 vga_sync_portmap\.SLICE_50/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q1 vga_sync_portmap\.SLICE_55/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q1 vga_sync_portmap\.SLICE_63/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q1 vga_sync_portmap\.SLICE_63/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q1 renderer_portmap\.SLICE_81/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q1 renderer_portmap\.SLICE_84/C0 
          (2868:3040:3212)(2868:3040:3212))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q1 renderer_portmap\.SLICE_86/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/COUT1 vga_sync_portmap\.SLICE_0/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/COUT1 vga_sync_portmap\.SLICE_0/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 vga_sync_portmap\.SLICE_0/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 vga_sync_portmap\.SLICE_37/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 vga_sync_portmap\.SLICE_38/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 vga_sync_portmap\.SLICE_50/C0 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 vga_sync_portmap\.SLICE_59/C0 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 vga_sync_portmap\.SLICE_63/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 renderer_portmap\.SLICE_81/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 renderer_portmap\.SLICE_84/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_0/CE 
          (2842:3080:3318)(2842:3080:3318))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_1/CE 
          (2842:3080:3318)(2842:3080:3318))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_2/LSR 
          (3529:3687:3846)(3529:3687:3846))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_3/CE 
          (2842:3080:3318)(2842:3080:3318))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_4/LSR 
          (4071:4216:4362)(4071:4216:4362))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_5/LSR 
          (4071:4216:4362)(4071:4216:4362))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_6/CE 
          (2842:3080:3318)(2842:3080:3318))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_7/LSR 
          (3529:3687:3846)(3529:3687:3846))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_8/LSR 
          (4071:4216:4362)(4071:4216:4362))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_9/CE 
          (4137:4322:4507)(4137:4322:4507))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_10/CE 
          (4137:4322:4507)(4137:4322:4507))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_11/LSR 
          (4071:4216:4362)(4071:4216:4362))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F1 vga_sync_portmap\.SLICE_49/B0 
          (3860:4025:4190)(3860:4025:4190))
        (INTERCONNECT vga_sync_portmap\.SLICE_49/F0 vga_sync_portmap\.SLICE_0/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_49/F0 vga_sync_portmap\.SLICE_1/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_49/F0 vga_sync_portmap\.SLICE_3/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_49/F0 vga_sync_portmap\.SLICE_6/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_49/F0 vga_sync_portmap\.SLICE_9/LSR 
          (3529:3687:3846)(3529:3687:3846))
        (INTERCONNECT vga_sync_portmap\.SLICE_49/F0 vga_sync_portmap\.SLICE_10/LSR 
          (3529:3687:3846)(3529:3687:3846))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_0/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_1/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_2/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_3/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_4/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_5/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_6/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_7/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_8/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_9/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_10/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_11/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_12/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_13/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_14/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_15/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_16/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_17/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_18/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_19/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_20/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_21/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_102/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/COUT1 vga_sync_portmap\.SLICE_10/D0 
          (952:1084:1216)(952:1084:1216))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/COUT1 vga_sync_portmap\.SLICE_10/CIN0 
          (449:502:555)(449:502:555))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/F1 vga_sync_portmap\.SLICE_1/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/F0 vga_sync_portmap\.SLICE_1/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/COUT0 vga_sync_portmap\.SLICE_1/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/COUT0 vga_sync_portmap\.SLICE_1/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 vga_sync_portmap\.SLICE_1/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 vga_sync_portmap\.SLICE_37/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 vga_sync_portmap\.SLICE_38/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 renderer_portmap\.SLICE_43/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 vga_sync_portmap\.SLICE_50/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 vga_sync_portmap\.SLICE_55/D1 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 renderer_portmap\.SLICE_81/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 renderer_portmap\.SLICE_86/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/COUT1 vga_sync_portmap\.SLICE_1/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/COUT1 vga_sync_portmap\.SLICE_1/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 vga_sync_portmap\.SLICE_1/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 vga_sync_portmap\.SLICE_38/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 vga_sync_portmap\.SLICE_47/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 vga_sync_portmap\.SLICE_55/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/F0 vga_sync_portmap\.SLICE_2/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/COUT0 vga_sync_portmap\.SLICE_2/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/COUT0 vga_sync_portmap\.SLICE_2/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/COUT1 vga_sync_portmap\.SLICE_2/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/COUT1 vga_sync_portmap\.SLICE_2/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_2/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_51/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_53/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_57/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_61/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/F1 vga_sync_portmap\.SLICE_3/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/F0 vga_sync_portmap\.SLICE_3/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/COUT0 vga_sync_portmap\.SLICE_3/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/COUT0 vga_sync_portmap\.SLICE_3/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 vga_sync_portmap\.SLICE_3/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 vga_sync_portmap\.SLICE_37/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 vga_sync_portmap\.SLICE_47/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 vga_sync_portmap\.SLICE_55/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/COUT1 vga_sync_portmap\.SLICE_3/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/COUT1 vga_sync_portmap\.SLICE_3/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q0 vga_sync_portmap\.SLICE_3/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q0 vga_sync_portmap\.SLICE_37/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q0 vga_sync_portmap\.SLICE_47/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q0 vga_sync_portmap\.SLICE_55/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/F1 vga_sync_portmap\.SLICE_4/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/F0 vga_sync_portmap\.SLICE_4/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/COUT0 vga_sync_portmap\.SLICE_4/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/COUT0 vga_sync_portmap\.SLICE_4/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 vga_sync_portmap\.SLICE_4/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 renderer_portmap\.SLICE_43/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 vga_sync_portmap\.SLICE_45/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 vga_sync_portmap\.SLICE_53/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 renderer_portmap\.SLICE_54/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 vga_sync_portmap\.SLICE_61/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 renderer_portmap\.SLICE_77/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 renderer_portmap\.SLICE_80/B1 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/COUT1 vga_sync_portmap\.SLICE_4/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/COUT1 vga_sync_portmap\.SLICE_4/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 vga_sync_portmap\.SLICE_4/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 renderer_portmap\.SLICE_43/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 vga_sync_portmap\.SLICE_51/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 vga_sync_portmap\.SLICE_53/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 vga_sync_portmap\.SLICE_57/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 vga_sync_portmap\.SLICE_61/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 renderer_portmap\.SLICE_77/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 renderer_portmap\.SLICE_80/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 renderer_portmap\.SLICE_92/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/COUT1 vga_sync_portmap\.SLICE_7/D0 
          (952:1084:1216)(952:1084:1216))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/COUT1 vga_sync_portmap\.SLICE_7/CIN0 
          (449:502:555)(449:502:555))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/F1 vga_sync_portmap\.SLICE_5/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/F0 vga_sync_portmap\.SLICE_5/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/COUT0 vga_sync_portmap\.SLICE_5/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/COUT0 vga_sync_portmap\.SLICE_5/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/Q1 vga_sync_portmap\.SLICE_5/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/Q1 vga_sync_portmap\.SLICE_45/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/COUT1 vga_sync_portmap\.SLICE_5/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/COUT1 vga_sync_portmap\.SLICE_5/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/Q0 vga_sync_portmap\.SLICE_5/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/Q0 vga_sync_portmap\.SLICE_45/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/COUT1 vga_sync_portmap\.SLICE_11/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/COUT1 vga_sync_portmap\.SLICE_11/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/F1 vga_sync_portmap\.SLICE_6/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/COUT0 vga_sync_portmap\.SLICE_6/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/COUT0 vga_sync_portmap\.SLICE_6/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q1 vga_sync_portmap\.SLICE_6/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q1 vga_sync_portmap\.SLICE_47/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q1 vga_sync_portmap\.SLICE_55/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT SLICE_105/F0 vga_sync_portmap\.SLICE_6/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT SLICE_105/F0 vga_sync_portmap\.SLICE_8/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT SLICE_105/F0 clock_manager_portmap\.SLICE_21/B1 (5737:5829:5922)
          (5737:5829:5922))
        (INTERCONNECT SLICE_105/F0 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/RESET_N 
          (5380:5492:5604)(5380:5492:5604))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/F1 vga_sync_portmap\.SLICE_7/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/F0 vga_sync_portmap\.SLICE_7/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/COUT0 vga_sync_portmap\.SLICE_7/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/COUT0 vga_sync_portmap\.SLICE_7/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 vga_sync_portmap\.SLICE_7/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 vga_sync_portmap\.SLICE_51/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 vga_sync_portmap\.SLICE_53/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 vga_sync_portmap\.SLICE_57/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 vga_sync_portmap\.SLICE_61/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_7/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_51/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_53/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 renderer_portmap\.SLICE_54/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_57/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_61/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 renderer_portmap\.SLICE_84/A1 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 renderer_portmap\.SLICE_88/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/F1 vga_sync_portmap\.SLICE_8/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/COUT0 vga_sync_portmap\.SLICE_8/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/COUT0 vga_sync_portmap\.SLICE_8/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 vga_sync_portmap\.SLICE_8/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 vga_sync_portmap\.SLICE_45/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/F0 vga_sync_portmap\.SLICE_9/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/COUT0 vga_sync_portmap\.SLICE_9/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/COUT0 vga_sync_portmap\.SLICE_9/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/COUT1 vga_sync_portmap\.SLICE_9/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/COUT1 vga_sync_portmap\.SLICE_9/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/Q0 vga_sync_portmap\.SLICE_9/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/Q0 vga_sync_portmap\.SLICE_38/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/Q0 vga_sync_portmap\.SLICE_49/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/Q0 vga_sync_portmap\.SLICE_59/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/Q0 renderer_portmap\.SLICE_88/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/Q0 renderer_portmap\.SLICE_89/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/F1 vga_sync_portmap\.SLICE_10/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/F0 vga_sync_portmap\.SLICE_10/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/COUT0 vga_sync_portmap\.SLICE_10/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/COUT0 vga_sync_portmap\.SLICE_10/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q1 vga_sync_portmap\.SLICE_10/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q1 vga_sync_portmap\.SLICE_47/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q1 vga_sync_portmap\.SLICE_50/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q1 vga_sync_portmap\.SLICE_59/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q1 vga_sync_portmap\.SLICE_63/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q1 renderer_portmap\.SLICE_89/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q0 vga_sync_portmap\.SLICE_10/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q0 vga_sync_portmap\.SLICE_37/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q0 vga_sync_portmap\.SLICE_50/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q0 vga_sync_portmap\.SLICE_55/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q0 vga_sync_portmap\.SLICE_63/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q0 renderer_portmap\.SLICE_81/D1 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q0 renderer_portmap\.SLICE_86/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q0 renderer_portmap\.SLICE_92/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/F1 vga_sync_portmap\.SLICE_11/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/F0 vga_sync_portmap\.SLICE_11/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/COUT0 vga_sync_portmap\.SLICE_11/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/COUT0 vga_sync_portmap\.SLICE_11/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q1 vga_sync_portmap\.SLICE_11/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q1 renderer_portmap\.SLICE_43/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q1 vga_sync_portmap\.SLICE_51/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q1 vga_sync_portmap\.SLICE_57/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q1 vga_sync_portmap\.SLICE_61/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q1 renderer_portmap\.SLICE_77/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q1 renderer_portmap\.SLICE_80/A0 
          (4164:4302:4441)(4164:4302:4441))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q1 renderer_portmap\.SLICE_81/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q1 renderer_portmap\.SLICE_86/D1 
          (4296:4434:4573)(4296:4434:4573))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q1 renderer_portmap\.SLICE_92/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q1 renderer_portmap\.SLICE_93/D0 
          (4402:4527:4653)(4402:4527:4653))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q0 vga_sync_portmap\.SLICE_11/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q0 vga_sync_portmap\.SLICE_45/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/F1 
          clock_manager_portmap\.SLICE_12/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/F0 
          clock_manager_portmap\.SLICE_12/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT0 
          clock_manager_portmap\.SLICE_12/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT0 
          clock_manager_portmap\.SLICE_12/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          clock_manager_portmap\.SLICE_12/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          nes_controller_portmap\.SLICE_69/B1 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT1 
          clock_manager_portmap\.SLICE_12/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT1 
          clock_manager_portmap\.SLICE_12/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q0 
          clock_manager_portmap\.SLICE_12/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q0 
          clock_manager_portmap\.SLICE_99/A0 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q0 
          clock_manager_portmap\.SLICE_102/A0 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT clock_manager_portmap\.SLICE_76/F1 
          clock_manager_portmap\.SLICE_12/LSR (2987:3159:3331)(2987:3159:3331))
        (INTERCONNECT clock_manager_portmap\.SLICE_76/F1 
          clock_manager_portmap\.SLICE_13/LSR (2987:3159:3331)(2987:3159:3331))
        (INTERCONNECT clock_manager_portmap\.SLICE_76/F1 
          clock_manager_portmap\.SLICE_14/LSR (3437:3602:3767)(3437:3602:3767))
        (INTERCONNECT clock_manager_portmap\.SLICE_76/F1 
          clock_manager_portmap\.SLICE_15/LSR (3437:3602:3767)(3437:3602:3767))
        (INTERCONNECT clock_manager_portmap\.SLICE_76/F1 
          clock_manager_portmap\.SLICE_16/LSR (3437:3602:3767)(3437:3602:3767))
        (INTERCONNECT clock_manager_portmap\.SLICE_76/F1 
          clock_manager_portmap\.SLICE_17/LSR (3437:3602:3767)(3437:3602:3767))
        (INTERCONNECT clock_manager_portmap\.SLICE_76/F1 
          clock_manager_portmap\.SLICE_18/LSR (3437:3602:3767)(3437:3602:3767))
        (INTERCONNECT clock_manager_portmap\.SLICE_76/F1 
          clock_manager_portmap\.SLICE_19/LSR (3437:3602:3767)(3437:3602:3767))
        (INTERCONNECT clock_manager_portmap\.SLICE_76/F1 
          clock_manager_portmap\.SLICE_20/LSR (3437:3602:3767)(3437:3602:3767))
        (INTERCONNECT clock_manager_portmap\.SLICE_76/F1 
          clock_manager_portmap\.SLICE_21/LSR (3437:3602:3767)(3437:3602:3767))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/F1 
          clock_manager_portmap\.SLICE_13/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/F0 
          clock_manager_portmap\.SLICE_13/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT0 
          clock_manager_portmap\.SLICE_13/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT0 
          clock_manager_portmap\.SLICE_13/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q1 
          clock_manager_portmap\.SLICE_13/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q1 
          clock_manager_portmap\.SLICE_76/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q1 
          clock_manager_portmap\.SLICE_102/A1 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT1 
          clock_manager_portmap\.SLICE_13/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT1 
          clock_manager_portmap\.SLICE_13/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q0 
          clock_manager_portmap\.SLICE_13/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q0 
          nes_controller_portmap\.SLICE_65/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q0 
          nes_controller_portmap\.SLICE_72/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q0 
          clock_manager_portmap\.SLICE_99/C1 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/F1 
          clock_manager_portmap\.SLICE_14/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/F0 
          clock_manager_portmap\.SLICE_14/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT0 
          clock_manager_portmap\.SLICE_14/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT0 
          clock_manager_portmap\.SLICE_14/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          clock_manager_portmap\.SLICE_14/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          nes_controller_portmap\.SLICE_65/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          nes_controller_portmap\.SLICE_72/B0 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          clock_manager_portmap\.SLICE_75/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT1 
          clock_manager_portmap\.SLICE_14/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT1 
          clock_manager_portmap\.SLICE_14/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          clock_manager_portmap\.SLICE_14/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_67/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_72/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          clock_manager_portmap\.SLICE_75/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          clock_manager_portmap\.SLICE_102/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/F1 
          clock_manager_portmap\.SLICE_15/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/F0 
          clock_manager_portmap\.SLICE_15/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT0 
          clock_manager_portmap\.SLICE_15/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT0 
          clock_manager_portmap\.SLICE_15/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          clock_manager_portmap\.SLICE_15/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          nes_controller_portmap\.SLICE_65/A0 (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          nes_controller_portmap\.SLICE_72/A0 (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          clock_manager_portmap\.SLICE_99/D1 (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT1 
          clock_manager_portmap\.SLICE_15/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT1 
          clock_manager_portmap\.SLICE_15/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          clock_manager_portmap\.SLICE_15/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          nes_controller_portmap\.SLICE_67/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          nes_controller_portmap\.SLICE_71/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          nes_controller_portmap\.SLICE_71/B1 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/F1 
          clock_manager_portmap\.SLICE_16/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/F0 
          clock_manager_portmap\.SLICE_16/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT0 
          clock_manager_portmap\.SLICE_16/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT0 
          clock_manager_portmap\.SLICE_16/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          clock_manager_portmap\.SLICE_16/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          nes_controller_portmap\.SLICE_65/B0 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          nes_controller_portmap\.SLICE_72/A1 (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          clock_manager_portmap\.SLICE_76/B0 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT1 
          clock_manager_portmap\.SLICE_16/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT1 
          clock_manager_portmap\.SLICE_16/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q0 
          clock_manager_portmap\.SLICE_16/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q0 
          nes_controller_portmap\.SLICE_67/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q0 
          nes_controller_portmap\.SLICE_71/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/F1 
          clock_manager_portmap\.SLICE_17/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/F0 
          clock_manager_portmap\.SLICE_17/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT0 
          clock_manager_portmap\.SLICE_17/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT0 
          clock_manager_portmap\.SLICE_17/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q1 
          clock_manager_portmap\.SLICE_17/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q1 
          nes_controller_portmap\.SLICE_67/A1 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q1 
          nes_controller_portmap\.SLICE_71/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT1 
          clock_manager_portmap\.SLICE_17/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT1 
          clock_manager_portmap\.SLICE_17/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q0 
          clock_manager_portmap\.SLICE_17/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q0 
          nes_controller_portmap\.SLICE_71/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q0 
          clock_manager_portmap\.SLICE_75/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q0 
          clock_manager_portmap\.SLICE_102/B1 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/F1 
          clock_manager_portmap\.SLICE_18/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/F0 
          clock_manager_portmap\.SLICE_18/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT0 
          clock_manager_portmap\.SLICE_18/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT0 
          clock_manager_portmap\.SLICE_18/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q1 
          clock_manager_portmap\.SLICE_18/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q1 
          nes_controller_portmap\.SLICE_69/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT1 
          clock_manager_portmap\.SLICE_18/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT1 
          clock_manager_portmap\.SLICE_18/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q0 
          clock_manager_portmap\.SLICE_18/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q0 
          clock_manager_portmap\.SLICE_99/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q0 
          clock_manager_portmap\.SLICE_102/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/F1 
          clock_manager_portmap\.SLICE_19/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/F0 
          clock_manager_portmap\.SLICE_19/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT0 
          clock_manager_portmap\.SLICE_19/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT0 
          clock_manager_portmap\.SLICE_19/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/Q1 
          clock_manager_portmap\.SLICE_19/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/Q1 
          nes_controller_portmap\.SLICE_69/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT1 
          clock_manager_portmap\.SLICE_19/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT1 
          clock_manager_portmap\.SLICE_19/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/Q0 
          clock_manager_portmap\.SLICE_19/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/Q0 
          nes_controller_portmap\.SLICE_69/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/F1 
          clock_manager_portmap\.SLICE_20/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/F0 
          clock_manager_portmap\.SLICE_20/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT0 
          clock_manager_portmap\.SLICE_20/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT0 
          clock_manager_portmap\.SLICE_20/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q1 
          clock_manager_portmap\.SLICE_20/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q1 
          nes_controller_portmap\.SLICE_69/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT1 
          clock_manager_portmap\.SLICE_20/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT1 
          clock_manager_portmap\.SLICE_20/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          clock_manager_portmap\.SLICE_20/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          nes_controller_portmap\.SLICE_69/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/F1 
          clock_manager_portmap\.SLICE_21/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT0 
          clock_manager_portmap\.SLICE_21/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT0 
          clock_manager_portmap\.SLICE_21/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q1 
          clock_manager_portmap\.SLICE_21/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q1 
          nes_controller_portmap\.SLICE_65/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q1 
          clock_manager_portmap\.SLICE_76/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT nes_controller_portmap\.SLICE_22/F1 
          nes_controller_portmap\.SLICE_22/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_22/F0 
          nes_controller_portmap\.SLICE_22/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_24/Q0 
          nes_controller_portmap\.SLICE_22/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_24/Q0 
          nes_controller_portmap\.SLICE_41/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT nes_controller_portmap\.SLICE_22/Q1 
          nes_controller_portmap\.SLICE_22/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_71/F1 
          nes_controller_portmap\.SLICE_22/CLK (3186:3304:3423)(3186:3304:3423))
        (INTERCONNECT nes_controller_portmap\.SLICE_71/F1 
          nes_controller_portmap\.SLICE_24/CLK (3186:3304:3423)(3186:3304:3423))
        (INTERCONNECT nes_controller_portmap\.SLICE_71/F1 ctrlr_clk_I/PADDO 
          (3965:4170:4375)(3965:4170:4375))
        (INTERCONNECT nes_controller_portmap\.SLICE_22/Q0 
          nes_controller_portmap\.SLICE_106/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT nes_controller_portmap\.SLICE_24/F1 
          nes_controller_portmap\.SLICE_24/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_24/F0 
          nes_controller_portmap\.SLICE_24/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT ctrlr_data_I/PADDI nes_controller_portmap\.SLICE_24/D1 
          (3595:3747:3899)(3595:3747:3899))
        (INTERCONNECT nes_controller_portmap\.SLICE_24/Q1 
          nes_controller_portmap\.SLICE_24/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_24/Q1 
          nes_controller_portmap\.SLICE_39/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_27/F1 game_logic_portmap\.SLICE_27/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT game_logic_portmap\.SLICE_27/F0 game_logic_portmap\.SLICE_27/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT game_logic_portmap\.SLICE_27/Q1 game_logic_portmap\.SLICE_27/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_27/Q1 game_logic_portmap\.SLICE_27/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_27/Q1 game_logic_portmap\.SLICE_32/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_27/Q1 nes_controller_portmap\.SLICE_41/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT game_logic_portmap\.SLICE_27/Q0 game_logic_portmap\.SLICE_27/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_27/Q0 game_logic_portmap\.SLICE_27/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_27/Q0 game_logic_portmap\.SLICE_32/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_27/Q0 nes_controller_portmap\.SLICE_41/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_32/Q0 game_logic_portmap\.SLICE_27/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_32/Q0 game_logic_portmap\.SLICE_32/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_32/Q0 nes_controller_portmap\.SLICE_41/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_41/F0 game_logic_portmap\.SLICE_27/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT nes_controller_portmap\.SLICE_41/F0 
          nes_controller_portmap\.SLICE_41/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_41/F0 
          nes_controller_portmap\.SLICE_41/A0 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT clock_manager_portmap\.SLICE_102/Q1 
          game_logic_portmap\.SLICE_27/CLK (6093:6972:7852)(6093:6972:7852))
        (INTERCONNECT clock_manager_portmap\.SLICE_102/Q1 
          game_logic_portmap\.SLICE_28/CLK (6093:6972:7852)(6093:6972:7852))
        (INTERCONNECT clock_manager_portmap\.SLICE_102/Q1 
          game_logic_portmap\.SLICE_30/CLK (6093:6972:7852)(6093:6972:7852))
        (INTERCONNECT clock_manager_portmap\.SLICE_102/Q1 
          game_logic_portmap\.SLICE_32/CLK (6093:6972:7852)(6093:6972:7852))
        (INTERCONNECT clock_manager_portmap\.SLICE_102/Q1 
          game_logic_portmap\.SLICE_34/CLK (6093:6972:7852)(6093:6972:7852))
        (INTERCONNECT clock_manager_portmap\.SLICE_102/Q1 
          game_logic_portmap\.SLICE_35/CLK (6093:6972:7852)(6093:6972:7852))
        (INTERCONNECT game_logic_portmap\.SLICE_28/F1 game_logic_portmap\.SLICE_28/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT game_logic_portmap\.SLICE_28/F0 game_logic_portmap\.SLICE_28/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT renderer_portmap\.SLICE_93/F1 game_logic_portmap\.SLICE_28/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT renderer_portmap\.SLICE_93/F1 game_logic_portmap\.SLICE_28/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_39/F1 game_logic_portmap\.SLICE_28/C1 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT nes_controller_portmap\.SLICE_39/F1 game_logic_portmap\.SLICE_28/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT nes_controller_portmap\.SLICE_39/F1 game_logic_portmap\.SLICE_30/C1 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT nes_controller_portmap\.SLICE_39/F1 game_logic_portmap\.SLICE_30/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_39/F1 renderer_portmap\.SLICE_93/C1 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT game_logic_portmap\.SLICE_28/Q1 game_logic_portmap\.SLICE_28/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT game_logic_portmap\.SLICE_28/Q1 game_logic_portmap\.SLICE_28/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_28/Q1 renderer_portmap\.SLICE_77/D1 
          (3212:3377:3542)(3212:3377:3542))
        (INTERCONNECT game_logic_portmap\.SLICE_28/Q1 renderer_portmap\.SLICE_79/C1 
          (3516:3661:3807)(3516:3661:3807))
        (INTERCONNECT game_logic_portmap\.SLICE_28/Q1 renderer_portmap\.SLICE_79/D0 
          (3212:3377:3542)(3212:3377:3542))
        (INTERCONNECT game_logic_portmap\.SLICE_28/Q0 game_logic_portmap\.SLICE_28/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_28/Q0 renderer_portmap\.SLICE_79/D1 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT game_logic_portmap\.SLICE_28/Q0 renderer_portmap\.SLICE_88/B0 
          (3569:3714:3860)(3569:3714:3860))
        (INTERCONNECT game_logic_portmap\.SLICE_30/F1 game_logic_portmap\.SLICE_30/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT game_logic_portmap\.SLICE_30/F0 game_logic_portmap\.SLICE_30/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_41/F1 game_logic_portmap\.SLICE_30/C0 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT nes_controller_portmap\.SLICE_41/F1 game_logic_portmap\.SLICE_30/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT nes_controller_portmap\.SLICE_41/F1 renderer_portmap\.SLICE_93/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q1 game_logic_portmap\.SLICE_30/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q1 game_logic_portmap\.SLICE_30/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q1 renderer_portmap\.SLICE_77/D0 
          (3212:3377:3542)(3212:3377:3542))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q1 renderer_portmap\.SLICE_79/C0 
          (3516:3661:3807)(3516:3661:3807))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q1 renderer_portmap\.SLICE_79/B1 
          (3569:3714:3860)(3569:3714:3860))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q1 renderer_portmap\.SLICE_80/C0 
          (3516:3661:3807)(3516:3661:3807))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q1 renderer_portmap\.SLICE_92/D0 
          (3860:3998:4137)(3860:3998:4137))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q1 renderer_portmap\.SLICE_93/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q1 renderer_portmap\.SLICE_93/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q0 game_logic_portmap\.SLICE_30/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q0 renderer_portmap\.SLICE_77/C0 
          (3516:3661:3807)(3516:3661:3807))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q0 renderer_portmap\.SLICE_79/A1 
          (3622:3774:3926)(3622:3774:3926))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q0 renderer_portmap\.SLICE_79/B0 
          (3569:3714:3860)(3569:3714:3860))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q0 renderer_portmap\.SLICE_80/B0 
          (3569:3714:3860)(3569:3714:3860))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q0 renderer_portmap\.SLICE_92/C0 
          (4164:4283:4402)(4164:4283:4402))
        (INTERCONNECT game_logic_portmap\.SLICE_30/Q0 renderer_portmap\.SLICE_93/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT game_logic_portmap\.SLICE_32/F0 game_logic_portmap\.SLICE_32/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT game_logic_portmap\.SLICE_34/F0 game_logic_portmap\.SLICE_34/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT game_logic_portmap\.SLICE_35/Q1 game_logic_portmap\.SLICE_34/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_35/Q1 game_logic_portmap\.SLICE_35/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_35/Q1 game_logic_portmap\.SLICE_35/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_35/Q1 nes_controller_portmap\.SLICE_39/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_34/Q0 game_logic_portmap\.SLICE_34/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_34/Q0 game_logic_portmap\.SLICE_35/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_34/Q0 nes_controller_portmap\.SLICE_39/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_35/Q0 game_logic_portmap\.SLICE_34/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_35/Q0 game_logic_portmap\.SLICE_35/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT game_logic_portmap\.SLICE_35/Q0 game_logic_portmap\.SLICE_35/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_35/Q0 nes_controller_portmap\.SLICE_39/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT game_logic_portmap\.SLICE_35/F1 game_logic_portmap\.SLICE_35/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT game_logic_portmap\.SLICE_35/F0 game_logic_portmap\.SLICE_35/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_39/F0 game_logic_portmap\.SLICE_35/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_39/F0 
          nes_controller_portmap\.SLICE_39/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_39/F0 
          nes_controller_portmap\.SLICE_39/C0 (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT vga_sync_portmap\.SLICE_37/F1 vga_sync_portmap\.SLICE_37/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_sync_portmap\.SLICE_37/F1 vga_sync_portmap\.SLICE_38/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_37/F1 renderer_portmap\.SLICE_43/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT vga_sync_portmap\.SLICE_37/F1 renderer_portmap\.SLICE_43/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_sync_portmap\.SLICE_37/F1 renderer_portmap\.SLICE_86/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT vga_sync_portmap\.SLICE_37/F0 vga_sync_portmap\.SLICE_38/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_sync_portmap\.SLICE_63/F0 vga_sync_portmap\.SLICE_38/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_sync_portmap\.SLICE_38/F0 vga_sync_portmap\.SLICE_38/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_38/F1 vsync_I/PADDO (5472:5604:5737)
          (5472:5604:5737))
        (INTERCONNECT nes_controller_portmap\.SLICE_72/F1 
          nes_controller_portmap\.SLICE_39/B0 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_72/F1 
          nes_controller_portmap\.SLICE_41/C0 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_72/F1 
          nes_controller_portmap\.SLICE_106/C0 (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT renderer_portmap\.SLICE_43/F0 renderer_portmap\.SLICE_43/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_43/F0 renderer_portmap\.SLICE_54/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT renderer_portmap\.SLICE_43/F1 renderer_portmap\.SLICE_54/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_sync_portmap\.SLICE_45/F0 vga_sync_portmap\.SLICE_45/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_45/F1 vga_sync_portmap\.SLICE_51/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_45/F1 vga_sync_portmap\.SLICE_57/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT vga_sync_portmap\.SLICE_47/F0 vga_sync_portmap\.SLICE_47/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_47/F1 vga_sync_portmap\.SLICE_49/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_50/F0 vga_sync_portmap\.SLICE_49/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_sync_portmap\.SLICE_50/F0 vga_sync_portmap\.SLICE_50/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_53/F1 vga_sync_portmap\.SLICE_50/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_sync_portmap\.SLICE_53/F1 renderer_portmap\.SLICE_89/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_55/F0 vga_sync_portmap\.SLICE_50/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT vga_sync_portmap\.SLICE_55/F0 vga_sync_portmap\.SLICE_55/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_50/F1 renderer_portmap\.SLICE_92/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_sync_portmap\.SLICE_51/F0 vga_sync_portmap\.SLICE_51/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_53/F0 vga_sync_portmap\.SLICE_53/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_53/F0 renderer_portmap\.SLICE_54/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT renderer_portmap\.SLICE_54/F0 renderer_portmap\.SLICE_54/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_86/F1 renderer_portmap\.SLICE_54/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT renderer_portmap\.SLICE_81/F1 renderer_portmap\.SLICE_54/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_54/F1 renderer_portmap\.SLICE_87/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_54/F1 renderer_portmap\.SLICE_87/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_sync_portmap\.SLICE_55/F1 vga_sync_portmap\.SLICE_59/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_sync_portmap\.SLICE_57/F0 vga_sync_portmap\.SLICE_57/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_57/F1 vga_sync_portmap\.SLICE_59/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT vga_sync_portmap\.SLICE_59/F0 vga_sync_portmap\.SLICE_59/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_59/F1 renderer_portmap\.SLICE_87/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT vga_sync_portmap\.SLICE_59/F1 renderer_portmap\.SLICE_87/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_sync_portmap\.SLICE_59/F1 renderer_portmap\.SLICE_89/D1 
          (2961:3159:3357)(2961:3159:3357))
        (INTERCONNECT vga_sync_portmap\.SLICE_61/F0 vga_sync_portmap\.SLICE_61/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_61/F1 hsync_I/PADDO (5367:5512:5657)
          (5367:5512:5657))
        (INTERCONNECT vga_sync_portmap\.SLICE_63/F1 renderer_portmap\.SLICE_92/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_65/F0 
          nes_controller_portmap\.SLICE_65/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_65/F0 
          nes_controller_portmap\.SLICE_67/B1 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_65/F1 
          clock_manager_portmap\.SLICE_102/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_67/F0 
          nes_controller_portmap\.SLICE_67/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_67/F1 ctrlr_latch_I/PADDO 
          (4071:4269:4468)(4071:4269:4468))
        (INTERCONNECT nes_controller_portmap\.SLICE_69/F0 
          nes_controller_portmap\.SLICE_69/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_71/F0 
          nes_controller_portmap\.SLICE_69/A1 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT nes_controller_portmap\.SLICE_71/F0 
          nes_controller_portmap\.SLICE_72/D1 (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT nes_controller_portmap\.SLICE_69/F1 
          clock_manager_portmap\.SLICE_76/C0 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_69/F1 
          clock_manager_portmap\.SLICE_102/B0 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_72/F0 
          nes_controller_portmap\.SLICE_71/C1 (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT nes_controller_portmap\.SLICE_72/F0 
          nes_controller_portmap\.SLICE_72/C1 (264:284:304)(264:284:304))
        (INTERCONNECT clock_manager_portmap\.SLICE_75/F0 
          clock_manager_portmap\.SLICE_76/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT clock_manager_portmap\.SLICE_76/F0 
          clock_manager_portmap\.SLICE_76/C1 (264:284:304)(264:284:304))
        (INTERCONNECT clock_manager_portmap\.SLICE_99/F0 
          clock_manager_portmap\.SLICE_76/B1 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT clock_manager_portmap\.SLICE_99/F1 
          clock_manager_portmap\.SLICE_76/A1 (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT renderer_portmap\.SLICE_77/F0 renderer_portmap\.SLICE_77/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_77/F1 renderer_portmap\.SLICE_88/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_79/F0 renderer_portmap\.SLICE_80/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT renderer_portmap\.SLICE_79/F1 renderer_portmap\.SLICE_84/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT renderer_portmap\.SLICE_80/F0 renderer_portmap\.SLICE_80/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_80/F1 renderer_portmap\.SLICE_84/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT renderer_portmap\.SLICE_81/F0 renderer_portmap\.SLICE_81/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_84/F0 renderer_portmap\.SLICE_84/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_84/F1 renderer_portmap\.SLICE_88/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT renderer_portmap\.SLICE_86/F0 renderer_portmap\.SLICE_86/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_88/F1 renderer_portmap\.SLICE_87/C1 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT renderer_portmap\.SLICE_88/F1 renderer_portmap\.SLICE_87/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT renderer_portmap\.SLICE_88/F1 renderer_portmap\.SLICE_89/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT renderer_portmap\.SLICE_89/F0 renderer_portmap\.SLICE_87/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT renderer_portmap\.SLICE_89/F0 renderer_portmap\.SLICE_87/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT renderer_portmap\.SLICE_89/F0 renderer_portmap\.SLICE_89/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_87/F0 rgb\[4\]_I/PADDO (6014:6133:6252)
          (6014:6133:6252))
        (INTERCONNECT renderer_portmap\.SLICE_87/F1 rgb\[0\]_I/PADDO (4494:4619:4745)
          (4494:4619:4745))
        (INTERCONNECT renderer_portmap\.SLICE_87/F1 rgb\[2\]_I/PADDO (6807:6840:6873)
          (6807:6840:6873))
        (INTERCONNECT renderer_portmap\.SLICE_88/F0 renderer_portmap\.SLICE_88/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_92/F1 renderer_portmap\.SLICE_88/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT renderer_portmap\.SLICE_93/F0 renderer_portmap\.SLICE_88/A0 
          (4018:4177:4336)(4018:4177:4336))
        (INTERCONNECT renderer_portmap\.SLICE_89/F1 rgb\[1\]_I/PADDO (3965:4117:4269)
          (3965:4117:4269))
        (INTERCONNECT renderer_portmap\.SLICE_89/F1 rgb\[3\]_I/PADDO (5393:5419:5446)
          (5393:5419:5446))
        (INTERCONNECT renderer_portmap\.SLICE_89/F1 rgb\[5\]_I/PADDO (6067:6100:6133)
          (6067:6100:6133))
        (INTERCONNECT renderer_portmap\.SLICE_92/F0 renderer_portmap\.SLICE_92/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT clock_manager_portmap\.SLICE_102/F1 
          clock_manager_portmap\.SLICE_102/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_102/F0 
          clock_manager_portmap\.SLICE_102/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_106/F0 
          nes_controller_portmap\.SLICE_106/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_106/F0 rotate_out_I/PADDO 
          (4613:4798:4983)(4613:4798:4983))
        (INTERCONNECT osc_I/PADDI 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/REFERENCECLK 
          (7244:7323:7402)(7244:7323:7402))
        (INTERCONNECT clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/INTFBOUT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/FEEDBACK (0:0:0)
          (0:0:0))
      )
    )
  )
)
