{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491956954885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491956954893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 17:28:59 2017 " "Processing started: Tue Apr 11 17:28:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491956954893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1491956954893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE371_Lab1 -c EE371_Lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE371_Lab1 -c EE371_Lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1491956954893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1491956956950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1491956956950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 4 4 " "Found 4 design units, including 4 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491956980557 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491956980557 ""} { "Info" "ISGN_ENTITY_NAME" "3 counterTestBench " "Found entity 3: counterTestBench" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491956980557 ""} { "Info" "ISGN_ENTITY_NAME" "4 Tester " "Found entity 4: Tester" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491956980557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491956980557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ripplecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 rippleCounter " "Found entity 1: rippleCounter" {  } { { "rippleCounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/rippleCounter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491956980762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491956980762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncrocounter.v 1 1 " "Found 1 design units, including 1 entities, in source file syncrocounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchrocounter " "Found entity 1: synchrocounter" {  } { { "syncrocounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/syncrocounter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491956980970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491956980970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnsoncounter.v 1 1 " "Found 1 design units, including 1 entities, in source file johnsoncounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 johnsonCounter " "Found entity 1: johnsonCounter" {  } { { "johnsonCounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/johnsonCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491956981065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491956981065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491956981153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491956981153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schementrycounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schementrycounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SchemEntryCounter " "Found entity 1: SchemEntryCounter" {  } { { "SchemEntryCounter.bdf" "" { Schematic "U:/EE-371-Lab1-4/Lab1/SchemEntryCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491956981210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1491956981210 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "next syncrocounter.v(15) " "Verilog HDL Continuous Assignment error at syncrocounter.v(15): object \"next\" on left-hand side of assignment must have a net type" {  } { { "syncrocounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/syncrocounter.v" 15 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Design Software" 0 -1 1491956981212 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "next syncrocounter.v(16) " "Verilog HDL Continuous Assignment error at syncrocounter.v(16): object \"next\" on left-hand side of assignment must have a net type" {  } { { "syncrocounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/syncrocounter.v" 16 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Design Software" 0 -1 1491956981212 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "next syncrocounter.v(17) " "Verilog HDL Continuous Assignment error at syncrocounter.v(17): object \"next\" on left-hand side of assignment must have a net type" {  } { { "syncrocounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/syncrocounter.v" 17 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Design Software" 0 -1 1491956981212 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "next syncrocounter.v(18) " "Verilog HDL Continuous Assignment error at syncrocounter.v(18): object \"next\" on left-hand side of assignment must have a net type" {  } { { "syncrocounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/syncrocounter.v" 18 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Design Software" 0 -1 1491956981212 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491956981360 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 11 17:29:41 2017 " "Processing ended: Tue Apr 11 17:29:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491956981360 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491956981360 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491956981360 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1491956981360 ""}
