INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_2/ex_1/ex_1.srcs/sources_1/new/and2_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_2/ex_1/ex_1.srcs/sources_1/new/and4_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_2/ex_1/ex_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
