<DOC>
<DOCNO>EP-0640986</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Semiconductor memory device and method for testing the same.
</INVENTION-TITLE>
<CLASSIFICATIONS>G01R3128	G01R3130	G11C11401	G11C11401	G11C11407	G11C11407	G11C2900	G11C2900	G11C2904	G11C2912	G11C2950	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>G01R	G01R	G11C	G11C	G11C	G11C	G11C	G11C	G11C	G11C	G11C	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>G01R31	G01R31	G11C11	G11C11	G11C11	G11C11	G11C29	G11C29	G11C29	G11C29	G11C29	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
A semiconductor memory arrangement is formed by a mode selection device (17) and a pulse transformer device (16). The frequency of the external clock signal CLK originating from a production tester is either doubled or left unchanged by means of a combination, which does not arise in normal operation, of states of the memory control signals (CS, RAS, CAS, WE) and a state change of a status bit which is given by an address bit A7 of the external address ADD. In consequence, testing of the semiconductor memory arrangement is possible with an internal double clock frequency using conventional production testers. 
<
IMAGE
>
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
SIEMENS AG
</APPLICANT-NAME>
<APPLICANT-NAME>
SIEMENS AKTIENGESELLSCHAFT
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
MEYER WILLIBALD DIPL-ING
</INVENTOR-NAME>
<INVENTOR-NAME>
WIRTH NORBERT DIPL-PHYS
</INVENTOR-NAME>
<INVENTOR-NAME>
MEYER, WILLIBALD, DIPL.-ING.
</INVENTOR-NAME>
<INVENTOR-NAME>
WIRTH, NORBERT, DIPL.-PHYS.
</INVENTOR-NAME>
</INVENTORS>
</TEXT>
</DOC>
