#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: JobsCai
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun Nov 10 02:46:01 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 26)] Analyzing module hdmi_ddr_ov5640_top (library work)
I: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 235)] Convert attribute name from syn_keep to PAP_KEEP
I: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 236)] Convert attribute name from syn_keep to PAP_KEEP
W: Verilog-2006: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 185)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 186)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 245)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 246)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 247)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/cmos_8_16bit.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/cmos_8_16bit.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/cmos_8_16bit.v(line number: 24)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/i2c_com.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/i2c_com.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/iic_dri.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/iic_dri.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/ms72xx_ctl.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/ms72xx_ctl.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/ms72xx_ctl.v(line number: 22)] Analyzing module ms72xx_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/ms72xx_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/ms7200_ctl.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/ms7200_ctl.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/ms7200_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/ms7210_ctl.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/ms7210_ctl.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/power_on_delay.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/power_on_delay.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/reg_config.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/reg_config.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/reg_config.v(line number: 22)] Analyzing module reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/sync_vg.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/sync_vg.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/sync_vg.v(line number: 35)] Analyzing module sync_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/sync_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_hdmi/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/frame_hdmi/cmos_write_req_gen.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/cmos_write_req_gen.v(line number: 1)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_hdmi/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_define.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_define.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_define.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_ddr3/aq_axi_master_256.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/frame_ddr3/aq_axi_master_256.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/aq_axi_master_256.v(line number: 1)] Analyzing module aq_axi_master_256 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_ddr3/aq_axi_master_256.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_fifo_read.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_fifo_read.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_fifo_read.v(line number: 2)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_fifo_read.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_fifo_write.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_fifo_write.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_fifo_write.v(line number: 2)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_fifo_write.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 2)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_rect_read_data.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_rect_read_data.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_rect_read_data.v(line number: 1)] Analyzing module video_rect_read_data (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_rect_read_data.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_hdmi/timing_gen_xy.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/frame_hdmi/timing_gen_xy.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/timing_gen_xy.v(line number: 1)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_hdmi/timing_gen_xy.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_ddr3/mem_read_arbi.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/frame_ddr3/mem_read_arbi.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/mem_read_arbi.v(line number: 1)] Analyzing module mem_read_arbi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_ddr3/mem_read_arbi.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_ddr3/mem_write_arbi.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/frame_ddr3/mem_write_arbi.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/mem_write_arbi.v(line number: 1)] Analyzing module mem_write_arbi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_ddr3/mem_write_arbi.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 3)] Analyzing module util_gmii_to_rgmii (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth/reset_dly.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth/reset_dly.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth/reset_dly.v(line number: 2)] Analyzing module reset_dly (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth/reset_dly.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_hdmi/color_bar.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/frame_hdmi/color_bar.v
I: Found Verilog include file W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_define.v
W: Public-4030: File 'W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_define.v' has been added. It is skipped.
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/color_bar.v(line number: 3)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/frame_hdmi/color_bar.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/video_scale_down.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/video_scale_down.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/video_scale_down.v(line number: 8)] Analyzing module video_scale_process (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/video_scale_down.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/img_data_pkt.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/img_data_pkt.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/img_data_pkt.v(line number: 1)] Analyzing module img_data_pkt (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/img_data_pkt.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/start_transfer_ctrl.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/start_transfer_ctrl.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/start_transfer_ctrl.v(line number: 23)] Analyzing module start_transfer_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/start_transfer_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Analyzing module video_trans_eth (library work)
W: Verilog-2015: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 135)] gmii_txd is already declared in this scope
W: Verilog-2015: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 136)] gmii_tx_en is already declared in this scope
W: Verilog-2015: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 138)] gmii_tx_clk is already declared in this scope
W: Verilog-2015: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 141)] gmii_rxd is already declared in this scope
W: Verilog-2015: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 142)] gmii_rx_dv is already declared in this scope
W: Verilog-2015: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 144)] gmii_rx_clk is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp.v(line number: 1)] Analyzing module video_trans_eth_arp (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_rx.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_rx.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_rx.v(line number: 1)] Analyzing module video_trans_eth_arp_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_tx.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_tx.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_tx.v(line number: 1)] Analyzing module video_trans_eth_arp_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp.v(line number: 1)] Analyzing module video_trans_eth_udp (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_ctrl.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_ctrl.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_ctrl.v(line number: 1)] Analyzing module video_trans_eth_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_rx.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_rx.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_rx.v(line number: 1)] Analyzing module video_trans_eth_udp_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_tx.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_tx.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_tx.v(line number: 1)] Analyzing module video_trans_eth_udp_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/crc32_d8.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/crc32_d8.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/crc32_d8.v(line number: 22)] Analyzing module crc32_d8 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/crc32_d8.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/spf/video_packet_rec.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/spf/video_packet_rec.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/spf/video_packet_rec.v(line number: 1)] Analyzing module video_packet_rec (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/spf/video_packet_rec.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/spf/video_packet_send.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/spf/video_packet_send.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/spf/video_packet_send.v(line number: 1)] Analyzing module video_packet_send (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/spf/video_packet_send.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/spf/word_align.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/spf/word_align.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number: 29)] Analyzing module word_align (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/spf/word_align.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/convfixew.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/convfixew.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/convfixew.v(line number: 2)] Analyzing module convfixew (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/convfixew.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/ConvLayer.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/ConvLayer.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/ConvLayer.v(line number: 24)] Analyzing module convLayer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/ConvLayer.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/convolution_b.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/convolution_b.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/convolution_b.v(line number: 23)] Analyzing module convolution_b (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/convolution_b.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/convolution_g.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/convolution_g.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/convolution_g.v(line number: 23)] Analyzing module convolution_g (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/convolution_g.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/convolution_r.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/convolution_r.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/convolution_r.v(line number: 23)] Analyzing module convolution_r (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/convolution_r.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/convolution3.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/convolution3.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/convolution3.v(line number: 21)] Analyzing module convolution3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/convolution3.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/LineBuffer.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/LineBuffer.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/LineBuffer.v(line number: 21)] Analyzing module LineBuffer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/LineBuffer.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/linebuffer1.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/linebuffer1.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/linebuffer1.v(line number: 21)] Analyzing module linebuffer1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/linebuffer1.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/PE.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/PE.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/PE.v(line number: 2)] Analyzing module PE (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/PE.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/SMB.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/SMB.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/SMB.v(line number: 21)] Analyzing module SMB (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/SMB.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/WB_b.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/WB_b.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/WB_b.v(line number: 23)] Analyzing module WB_b (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/WB_b.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/WB_g.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/WB_g.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/WB_g.v(line number: 23)] Analyzing module WB_g (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/WB_g.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/WB_r.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/Conv/WB_r.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/Conv/WB_r.v(line number: 23)] Analyzing module WB_r (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/Conv/WB_r.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/img_data_pkt_2.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/img_data_pkt_2.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/img_data_pkt_2.v(line number: 1)] Analyzing module img_data_pkt_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/img_data_pkt_2.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/start_transfer_ctrl_2.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/start_transfer_ctrl_2.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/start_transfer_ctrl_2.v(line number: 23)] Analyzing module start_transfer_ctrl_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/start_transfer_ctrl_2.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_2.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_2.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_2.v(line number: 2)] Analyzing module video_trans_eth_2 (library work)
W: Verilog-2015: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_2.v(line number: 135)] gmii_txd is already declared in this scope
W: Verilog-2015: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_2.v(line number: 136)] gmii_tx_en is already declared in this scope
W: Verilog-2015: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_2.v(line number: 138)] gmii_tx_clk is already declared in this scope
W: Verilog-2015: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_2.v(line number: 141)] gmii_rxd is already declared in this scope
W: Verilog-2015: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_2.v(line number: 142)] gmii_rx_dv is already declared in this scope
W: Verilog-2015: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_2.v(line number: 144)] gmii_rx_clk is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_2.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_2.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_2.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_2.v(line number: 1)] Analyzing module video_trans_eth_arp_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_2.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_rx_2.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_rx_2.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_rx_2.v(line number: 1)] Analyzing module video_trans_eth_arp_rx_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_rx_2.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_tx_2.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_tx_2.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_tx_2.v(line number: 1)] Analyzing module video_trans_eth_arp_tx_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_tx_2.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_2.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_2.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_2.v(line number: 1)] Analyzing module video_trans_eth_udp_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_2.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_ctrl_2.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_ctrl_2.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_ctrl_2.v(line number: 1)] Analyzing module video_trans_eth_ctrl_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_ctrl_2.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_rx_2.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_rx_2.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_rx_2.v(line number: 1)] Analyzing module video_trans_eth_udp_rx_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_rx_2.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_tx_2.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_tx_2.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_tx_2.v(line number: 1)] Analyzing module video_trans_eth_udp_tx_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_tx_2.v successfully.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii_2.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii_2.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii_2.v(line number: 3)] Analyzing module util_gmii_to_rgmii_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii_2.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 9)] Analyzing module DDR3_50H (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 10)] Analyzing module DDR3_50H_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Analyzing module ipsxb_rst_sync_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Analyzing module ipsxb_ddrphy_calib_mux_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Analyzing module ipsxb_ddrphy_calib_top_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_control_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Analyzing module ipsxb_ddrphy_data_slice_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Analyzing module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Analyzing module ipsxb_ddrphy_data_slice_wrlvl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Analyzing module ipsxb_ddrphy_dfi_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Analyzing module ipsxb_ddrphy_dll_update_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Analyzing module ipsxb_ddrphy_dqsi_rdel_cal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Analyzing module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Analyzing module ipsxb_ddrphy_dqs_rddata_align_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Analyzing module ipsxb_ddrphy_drift_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Analyzing module ipsxb_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Analyzing module ipsxb_ddrphy_gatecal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Analyzing module ipsxb_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Analyzing module ipsxb_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Analyzing module ipsxb_ddrphy_main_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Analyzing module ipsxb_ddrphy_rdcal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Analyzing module ipsxb_ddrphy_reset_ctrl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Analyzing module ipsxb_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Analyzing module ipsxb_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Analyzing module ipsxb_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Analyzing module ipsxb_ddrphy_upcal_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_wdata_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Analyzing module ipsxb_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Analyzing module ipsxb_ddrphy_slice_top_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Analyzing module ipsxb_ddrphy_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ipsxb_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ipsxb_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ipsxb_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ipsxb_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ipsxb_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ipsxb_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ipsxb_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ipsxb_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ipsxb_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ipsxb_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ipsxb_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ipsxb_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ipsxb_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ipsxb_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ipsxb_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ipsxb_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ipsxb_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Analyzing module ipsxb_mcdq_ui_axi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ipsxb_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ipsxb_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ipsxb_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Analyzing module ipsxb_mcdq_wrapper_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ipsxb_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ipsxb_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ipsxb_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ipsxb_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ipsxb_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ipsxb_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ipsxb_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ipsxb_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Analyzing module ipsxb_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipsxb_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Analyzing module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Analyzing module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 59)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 64)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_afifo_16i_64o_512 (library work)
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_6_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/blk_mem_gen_weight_r.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/blk_mem_gen_weight_r.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/blk_mem_gen_weight_r.v(line number: 18)] Analyzing module blk_mem_gen_weight_r (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/blk_mem_gen_weight_r.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_afifo_64i_16o_128 (library work)
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v(line number: 25)] Analyzing module ipml_fifo_v1_6_afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Analyzing module afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 20)] Analyzing module pll_sft (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 19)] Analyzing module ipml_spram_v1_5_blk_mem_gen_weight_r (library work)
I: Found Verilog include file W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/blk_mem_gen_weight_r_init_param.v
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 142)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 146)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 150)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 151)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 154)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 155)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 158)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 159)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 162)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 163)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 166)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 167)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 170)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 171)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 174)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 175)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 178)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 179)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 182)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 183)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 186)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 187)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 195)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 199)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 200)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 203)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 204)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 208)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 209)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 216)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 217)] Ignore 'system task' $finish
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v(line number: 140)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_spram_v1_5_blk_mem_gen_weight_r.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_async_fifo_1024x32b (library work)
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_fifo_v1_6_async_fifo_1024x32b.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_fifo_v1_6_async_fifo_1024x32b.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_fifo_v1_6_async_fifo_1024x32b.v(line number: 25)] Analyzing module ipml_fifo_v1_6_async_fifo_1024x32b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_fifo_v1_6_async_fifo_1024x32b.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/async_fifo_1024x32b.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/async_fifo_1024x32b.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/async_fifo_1024x32b.v(line number: 18)] Analyzing module async_fifo_1024x32b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/async_fifo_1024x32b.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_rom_v1_5_blk_mem_gen_weight_r.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_rom_v1_5_blk_mem_gen_weight_r.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_rom_v1_5_blk_mem_gen_weight_r.v(line number: 20)] Analyzing module ipml_rom_v1_5_blk_mem_gen_weight_r (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_r/rtl/ipml_rom_v1_5_blk_mem_gen_weight_r.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_fifo_2048_32i_16o (library work)
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_fifo_v1_6_fifo_2048_32i_16o.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_fifo_v1_6_fifo_2048_32i_16o.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_fifo_v1_6_fifo_2048_32i_16o.v(line number: 25)] Analyzing module ipml_fifo_v1_6_fifo_2048_32i_16o (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_fifo_v1_6_fifo_2048_32i_16o.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/fifo_2048_32i_16o.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/fifo_2048_32i_16o.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/fifo_2048_32i_16o.v(line number: 18)] Analyzing module fifo_2048_32i_16o (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/fifo_2048_32i_16o.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/xbip_multadd/xbip_multadd.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/xbip_multadd/xbip_multadd.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/xbip_multadd/xbip_multadd.v(line number: 19)] Analyzing module xbip_multadd (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/xbip_multadd/xbip_multadd.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_fifo_4096_16i_32o (library work)
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_fifo_v1_6_fifo_4096_16i_32o.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_fifo_v1_6_fifo_4096_16i_32o.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_fifo_v1_6_fifo_4096_16i_32o.v(line number: 25)] Analyzing module ipml_fifo_v1_6_fifo_4096_16i_32o (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_fifo_v1_6_fifo_4096_16i_32o.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/fifo_4096_16i_32o.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/fifo_4096_16i_32o.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/fifo_4096_16i_32o.v(line number: 18)] Analyzing module fifo_4096_16i_32o (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/fifo_4096_16i_32o.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v(line number: 16)] Analyzing module ipml_hsst_fifo_clr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v(line number: 16)] Analyzing module ipml_hsst_lane_powerup_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipml_hsst_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 16)] Analyzing module ipml_hsst_rst_rx_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_tx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 16)] Analyzing module ipml_hsst_rst_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v(line number: 16)] Analyzing module ipml_hsst_rxlane_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipml_hsst_txlane_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_hsst_core_wrapper_v1_4.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_hsst_core_wrapper_v1_4.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_hsst_core_wrapper_v1_4.v(line number: 20)] Analyzing module ipml_hsst_hsst_core_wrapper_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_hsst_core_wrapper_v1_4.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v(line number: 21)] Analyzing module hsst_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_blk_mem_gen_1 (library work)
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 314)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 403)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 404)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 419)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 420)] Ignore 'system task' $finish
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v(line number: 311)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/rtl/ipml_sdpram_v1_6_blk_mem_gen_1.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/blk_mem_gen_1.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/blk_mem_gen_1.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/blk_mem_gen_1.v(line number: 18)] Analyzing module blk_mem_gen_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_1/blk_mem_gen_1.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_rom_v1_5_blk_mem_gen_weight_b.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_rom_v1_5_blk_mem_gen_weight_b.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_rom_v1_5_blk_mem_gen_weight_b.v(line number: 20)] Analyzing module ipml_rom_v1_5_blk_mem_gen_weight_b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_rom_v1_5_blk_mem_gen_weight_b.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 19)] Analyzing module ipml_spram_v1_5_blk_mem_gen_weight_b (library work)
I: Found Verilog include file W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/blk_mem_gen_weight_b_init_param.v
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 142)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 146)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 150)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 151)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 154)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 155)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 158)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 159)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 162)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 163)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 166)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 167)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 170)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 171)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 174)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 175)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 178)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 179)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 182)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 183)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 186)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 187)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 195)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 199)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 200)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 203)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 204)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 208)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 209)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 216)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 217)] Ignore 'system task' $finish
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v(line number: 140)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/rtl/ipml_spram_v1_5_blk_mem_gen_weight_b.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/blk_mem_gen_weight_b.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/blk_mem_gen_weight_b.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/blk_mem_gen_weight_b.v(line number: 18)] Analyzing module blk_mem_gen_weight_b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/blk_mem_gen_weight_b/blk_mem_gen_weight_b.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_rom_v1_5_input_weightg.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_rom_v1_5_input_weightg.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_rom_v1_5_input_weightg.v(line number: 20)] Analyzing module ipml_rom_v1_5_input_weightg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_rom_v1_5_input_weightg.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 19)] Analyzing module ipml_spram_v1_5_input_weightg (library work)
I: Found Verilog include file W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/input_weightg_init_param.v
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 142)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 146)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 150)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 151)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 154)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 155)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 158)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 159)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 162)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 163)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 166)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 167)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 170)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 171)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 174)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 175)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 178)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 179)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 182)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 183)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 186)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 187)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 195)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 199)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 200)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 203)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 204)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 208)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 209)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 216)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 217)] Ignore 'system task' $finish
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v(line number: 140)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/rtl/ipml_spram_v1_5_input_weightg.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/input_weightg.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/input_weightg.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/input_weightg.v(line number: 18)] Analyzing module input_weightg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/input_weightg/input_weightg.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/xbip_multadd/rtl/ipml_multadd_v1_1_xbip_multadd.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/xbip_multadd/rtl/ipml_multadd_v1_1_xbip_multadd.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/xbip_multadd/rtl/ipml_multadd_v1_1_xbip_multadd.v(line number: 18)] Analyzing module ipml_multadd_v1_1_xbip_multadd (library work)
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/xbip_multadd/rtl/ipml_multadd_v1_1_xbip_multadd.v(line number: 143)] Ignore 'system task' $display
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/ipcore/Conv/xbip_multadd/rtl/ipml_multadd_v1_1_xbip_multadd.v(line number: 140)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/xbip_multadd/rtl/ipml_multadd_v1_1_xbip_multadd.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_fifo_generator_0 (library work)
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_sdpram_v1_6_fifo_generator_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_fifo_v1_6_fifo_generator_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_fifo_v1_6_fifo_generator_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_fifo_v1_6_fifo_generator_0.v(line number: 25)] Analyzing module ipml_fifo_v1_6_fifo_generator_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/rtl/ipml_fifo_v1_6_fifo_generator_0.v successfully.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/fifo_generator_0.v
I: Verilog-0001: Analyzing file W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/fifo_generator_0.v
I: Verilog-0002: [W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/fifo_generator_0.v(line number: 18)] Analyzing module fifo_generator_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {W:/FinalFantasy/finalfantasy} W:/FinalFantasy/finalfantasy/ipcore/Conv/fifo_generator_0/fifo_generator_0.v successfully.
I: Module "hdmi_ddr_ov5640_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.435s wall, 0.078s user + 0.000s system = 0.078s CPU (3.2%)

Start rtl-elaborate.
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 26)] Elaborating module hdmi_ddr_ov5640_top
I: Module instance {hdmi_ddr_ov5640_top} parameter value:
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
    MEM_DATA_BITS = 32'b00000000000000000000000100000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 440)] Elaborating instance video_packet_send_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/spf/video_packet_send.v(line number: 1)] Elaborating module video_packet_send
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/spf/video_packet_send.v(line number: 63)] Elaborating instance fifo_4096_16i_32o_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/fifo_4096_16i_32o.v(line number: 18)] Elaborating module fifo_4096_16i_32o
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/fifo_4096_16i_32o.v(line number: 164)] Elaborating instance U_ipml_fifo_fifo_4096_16i_32o
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_fifo_v1_6_fifo_4096_16i_32o.v(line number: 25)] Elaborating module ipml_fifo_v1_6_fifo_4096_16i_32o
I: Module instance {hdmi_ddr_ov5640_top.video_packet_send_m0.fifo_4096_16i_32o_m0.U_ipml_fifo_fifo_4096_16i_32o} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000111111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_fifo_v1_6_fifo_4096_16i_32o.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_fifo_4096_16i_32o
I: Module instance {hdmi_ddr_ov5640_top.video_packet_send_m0.fifo_4096_16i_32o_m0.U_ipml_fifo_fifo_4096_16i_32o.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 482)] Case condition never applies
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 677)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 678)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 679)] Case condition never applies
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[4] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[5] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[6] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[7] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[9] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[10] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[11] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[12] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[13] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[14] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[15] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[16] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[22] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[23] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[24] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[25] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[27] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[28] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[29] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[30] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[31] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[32] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[33] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[34] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[40] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[41] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[42] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[43] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[45] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[46] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[47] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[48] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[49] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[50] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[51] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[52] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[58] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[59] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[60] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[61] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[63] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[64] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[65] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[66] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[67] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[68] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[69] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[70] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_sdpram_v1_6_fifo_4096_16i_32o.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_fifo_4096_16i_32o(original module ipml_sdpram_v1_6_fifo_4096_16i_32o) does not have a driver, tie it to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_4096_16i_32o/rtl/ipml_fifo_v1_6_fifo_4096_16i_32o.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top.video_packet_send_m0.fifo_4096_16i_32o_m0.U_ipml_fifo_fifo_4096_16i_32o.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000111111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/spf/video_packet_send.v(line number: 76)] Width mismatch between port rd_water_level and signal bound to it for instantiated module fifo_4096_16i_32o
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 460)] Elaborating instance word_align_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number: 29)] Elaborating module word_align
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number: 66)] Net shift_bits in word_align(original module word_align) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number: 70)] Net payload_shift[32] in word_align(original module word_align) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number: 70)] Net payload_shift[33] in word_align(original module word_align) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number: 70)] Net payload_shift[34] in word_align(original module word_align) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number: 70)] Net payload_shift[35] in word_align(original module word_align) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number: 70)] Net payload_shift[36] in word_align(original module word_align) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number: 70)] Net payload_shift[37] in word_align(original module word_align) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number: 70)] Net payload_shift[38] in word_align(original module word_align) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number: 70)] Net payload_shift[39] in word_align(original module word_align) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/spf/word_align.v(line number: 70)] Net payload_shift[40] in word_align(original module word_align) does not have a driver, tie it to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 476)] Elaborating instance video_packet_rec_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/spf/video_packet_rec.v(line number: 1)] Elaborating module video_packet_rec
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/spf/video_packet_rec.v(line number: 51)] Elaborating instance fifo_2048_32i_16o_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/fifo_2048_32i_16o.v(line number: 18)] Elaborating module fifo_2048_32i_16o
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/fifo_2048_32i_16o.v(line number: 164)] Elaborating instance U_ipml_fifo_fifo_2048_32i_16o
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_fifo_v1_6_fifo_2048_32i_16o.v(line number: 25)] Elaborating module ipml_fifo_v1_6_fifo_2048_32i_16o
I: Module instance {hdmi_ddr_ov5640_top.video_packet_rec_m0.fifo_2048_32i_16o_m0.U_ipml_fifo_fifo_2048_32i_16o} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000111111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_fifo_v1_6_fifo_2048_32i_16o.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_fifo_2048_32i_16o
I: Module instance {hdmi_ddr_ov5640_top.video_packet_rec_m0.fifo_2048_32i_16o_m0.U_ipml_fifo_fifo_2048_32i_16o.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 482)] Case condition never applies
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 677)] Case condition never applies
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[4] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[5] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[6] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[7] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[9] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[10] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[11] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[12] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[13] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[14] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[15] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[16] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[22] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[23] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[24] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[25] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[27] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[28] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[29] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[30] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[31] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[32] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[33] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[34] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[40] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[41] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[42] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[43] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[45] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[46] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[47] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[48] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[49] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[50] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[51] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[52] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[58] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[59] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[60] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[61] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[63] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[64] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[65] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[66] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[67] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[68] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[69] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[70] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[76] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[77] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[78] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[79] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[81] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[82] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[83] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[84] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[85] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[86] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[87] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[88] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[94] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[95] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[96] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[97] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[99] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[100] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[101] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[102] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[103] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[104] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[105] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[106] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[112] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[113] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[114] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[115] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[117] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[118] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[119] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[120] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[121] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[122] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[123] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[124] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[130] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[131] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[132] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[133] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[135] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[136] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[137] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[138] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[139] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[140] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[141] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[142] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[2] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[3] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[4] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[5] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[6] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[7] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[20] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[21] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[22] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[23] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[24] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[25] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[38] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[39] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[40] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[41] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[42] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[43] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[56] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[57] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[58] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[59] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[60] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[61] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[74] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[75] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[76] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[77] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[78] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[79] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[81] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[82] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[83] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[84] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[85] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[86] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[87] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[88] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[92] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[93] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[94] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[95] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[96] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[97] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[99] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[100] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[101] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[102] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[103] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[104] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[105] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[106] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[110] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[111] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[112] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[113] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[114] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[115] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[117] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[118] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[119] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[120] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[121] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[122] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[123] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[124] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[128] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[129] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[130] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[131] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[132] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[133] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[135] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[136] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[137] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[138] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[139] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[140] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[141] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[142] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_sdpram_v1_6_fifo_2048_32i_16o.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_fifo_2048_32i_16o(original module ipml_sdpram_v1_6_fifo_2048_32i_16o) does not have a driver, tie it to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/fifo_2048_32i_16o/rtl/ipml_fifo_v1_6_fifo_2048_32i_16o.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top.video_packet_rec_m0.fifo_2048_32i_16o_m0.U_ipml_fifo_fifo_2048_32i_16o.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000111111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 493)] Elaborating instance u_hsst_core
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v(line number: 21)] Elaborating module hsst_core
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v(line number: 493)] Elaborating instance U_IPML_HSST_RST
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 16)] Elaborating module ipml_hsst_rst_v1_1
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST} parameter value:
    INNER_RST_EN = TRUE
    FREE_CLOCK_FREQ = 50.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = TRUE
    CH3_TX_ENABLE = TRUE
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = TRUE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = FALSE
    PCS_CH3_BYPASS_WORD_ALIGN = FALSE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000011
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000011
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000011
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000011
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 321)] Elaborating instance ipml_hsst_rst_pll
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_pll_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_pll} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    PLL_NUBER = 32'b00000000000000000000000000000001
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 58)] Elaborating instance pll0_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 59)] Elaborating instance pll0_lock_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 63)] Elaborating instance pll0_lock_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_pll.pll0_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 66)] Elaborating instance pll0_lock_wtchdg
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_wtchdg_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_pll.pll0_lock_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 73)] Elaborating instance pll_rst_fsm_0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v(line number: 16)] Elaborating module ipml_hsst_pll_rst_fsm_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_pll.pll_rst_fsm_0} parameter value:
    FREE_CLOCK_FREQ = 50.000000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 361)] Elaborating instance ipml_hsst_lane_powerup
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v(line number: 16)] Elaborating module ipml_hsst_lane_powerup_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_lane_powerup} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = TRUE
    CH3_TX_ENABLE = TRUE
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = TRUE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v(line number: 199)] Elaborating instance lane_pd_n_2_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 401)] Elaborating instance ipml_hsst_rst_tx
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_tx_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_tx} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = TRUE
    CH3_TX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000011
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000011
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 173)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 174)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 176)] Elaborating instance pll_lock_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_tx.pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 173)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 174)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 176)] Elaborating instance pll_lock_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_tx.pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 173)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 174)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 176)] Elaborating instance pll_lock_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_tx.pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 173)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 174)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 176)] Elaborating instance pll_lock_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_tx.pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 265)] Elaborating instance txlane_rst_fsm2
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v(line number: 16)] Elaborating module ipml_hsst_txlane_rst_fsm_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_tx.txlane_rst_fsm2} parameter value:
    LANE_BONDING = 32'b00000000000000000000000000000010
    FREE_CLOCK_FREQ = 50.000000
    P_LX_TX_CKDIV = 32'b00000000000000000000000000000011
    PCS_TX_CLK_EXPLL_USE_CH = FALSE
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 495)] Elaborating instance ipml_hsst_rst_rx
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 16)] Elaborating module ipml_hsst_rst_rx_v1_1
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = TRUE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = FALSE
    PCS_CH3_BYPASS_WORD_ALIGN = FALSE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000011
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000011
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 258)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 261)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 262)] Elaborating instance sigdet_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 263)] Elaborating instance cdr_align_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 264)] Elaborating instance word_align_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 265)] Elaborating instance bonding_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 269)] Elaborating instance sigdet_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 272)] Elaborating instance cdr_align_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 275)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 258)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 261)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 262)] Elaborating instance sigdet_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 263)] Elaborating instance cdr_align_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 264)] Elaborating instance word_align_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 265)] Elaborating instance bonding_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 269)] Elaborating instance sigdet_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 272)] Elaborating instance cdr_align_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 275)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 258)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 261)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 262)] Elaborating instance sigdet_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 263)] Elaborating instance cdr_align_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 264)] Elaborating instance word_align_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 265)] Elaborating instance bonding_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 269)] Elaborating instance sigdet_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 272)] Elaborating instance cdr_align_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 275)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 258)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 261)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 262)] Elaborating instance sigdet_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 263)] Elaborating instance cdr_align_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 264)] Elaborating instance word_align_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 265)] Elaborating instance bonding_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 269)] Elaborating instance sigdet_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 272)] Elaborating instance cdr_align_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 275)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 387)] Elaborating instance rxlane_fsm2
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v(line number: 16)] Elaborating module ipml_hsst_rxlane_rst_fsm_v1_1
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.rxlane_fsm2} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH_BYPASS_WORD_ALIGN = FALSE
    CH_BYPASS_BONDING = TRUE
    CH_BYPASS_CTC = TRUE
    LX_RX_CKDIV = 32'b00000000000000000000000000000011
    PCS_RX_CLK_EXPLL_USE = FALSE
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 432)] Elaborating instance rxlane_fsm3
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v(line number: 16)] Elaborating module ipml_hsst_rxlane_rst_fsm_v1_1
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.rxlane_fsm3} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH_BYPASS_WORD_ALIGN = FALSE
    CH_BYPASS_BONDING = TRUE
    CH_BYPASS_CTC = TRUE
    LX_RX_CKDIV = 32'b00000000000000000000000000000011
    PCS_RX_CLK_EXPLL_USE = FALSE
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 480)] Elaborating instance fifo_clr
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v(line number: 16)] Elaborating module ipml_hsst_fifo_clr_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_hsst_core.U_IPML_HSST_RST.ipml_hsst_rst_rx.fifo_clr} parameter value:
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = TRUE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 188)] Net fifoclr_sig_0 in ipml_hsst_rst_rx_v1_1(original module ipml_hsst_rst_rx_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 189)] Net fifoclr_sig_1 in ipml_hsst_rst_rx_v1_1(original module ipml_hsst_rst_rx_v1_1) does not have a driver, tie it to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v(line number: 709)] Elaborating instance U_GTP_HSST_WRAPPER
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_hsst_core_wrapper_v1_4.v(line number: 20)] Elaborating module ipml_hsst_hsst_core_wrapper_v1_4
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/rtl/ipml_hsst_hsst_core_wrapper_v1_4.v(line number: 2067)] Elaborating instance U_GTP_HSST
W: Verilog-2023: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v(line number: 709)] Give initial value 0 for the no drive pin P_REFCLKP_1 in module instance hdmi_ddr_ov5640_top.u_hsst_core.U_GTP_HSST_WRAPPER
W: Verilog-2023: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v(line number: 709)] Give initial value 0 for the no drive pin P_REFCLKN_1 in module instance hdmi_ddr_ov5640_top.u_hsst_core.U_GTP_HSST_WRAPPER
W: Verilog-2023: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v(line number: 709)] Give initial value 0 for the no drive pin P_RX_SDP0 in module instance hdmi_ddr_ov5640_top.u_hsst_core.U_GTP_HSST_WRAPPER
W: Verilog-2023: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v(line number: 709)] Give initial value 0 for the no drive pin P_RX_SDN0 in module instance hdmi_ddr_ov5640_top.u_hsst_core.U_GTP_HSST_WRAPPER
W: Verilog-2023: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v(line number: 709)] Give initial value 0 for the no drive pin P_RX_SDP1 in module instance hdmi_ddr_ov5640_top.u_hsst_core.U_GTP_HSST_WRAPPER
W: Verilog-2023: [W:/FinalFantasy/finalfantasy/ipcore/hsst_core/hsst_core.v(line number: 709)] Give initial value 0 for the no drive pin P_RX_SDN1 in module instance hdmi_ddr_ov5640_top.u_hsst_core.U_GTP_HSST_WRAPPER
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 497)] Width mismatch between port o_wtchdg_st_0 and signal bound to it for instantiated module hsst_core
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 651)] Elaborating instance delay_u0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth/reset_dly.v(line number: 2)] Elaborating module reset_dly
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 659)] Elaborating instance u_pll
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 234)] Elaborating instance u_pll_e3
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 121)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 124)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 125)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 126)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 127)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 128)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 129)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 130)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 131)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 132)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 133)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 134)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 135)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 136)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 137)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 138)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 139)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 140)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 141)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 142)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/pll/pll.v(line number: 143)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 668)] Elaborating instance ms72xx_ctl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/ms72xx_ctl.v(line number: 22)] Elaborating module ms72xx_ctl
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/ms72xx_ctl.v(line number: 82)] Elaborating instance ms7200_ctl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/ms7200_ctl.v(line number: 22)] Elaborating module ms7200_ctl
I: Module instance {hdmi_ddr_ov5640_top.ms72xx_ctl.ms7200_ctl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/ms72xx_ctl.v(line number: 97)] Elaborating instance ms7210_ctl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl
I: Module instance {hdmi_ddr_ov5640_top.ms72xx_ctl.ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/ms72xx_ctl.v(line number: 135)] Elaborating instance iic_dri_rx
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_ddr_ov5640_top.ms72xx_ctl.iic_dri_rx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/ms72xx_ctl.v(line number: 170)] Elaborating instance iic_dri_tx
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_ddr_ov5640_top.ms72xx_ctl.iic_dri_tx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 696)] Elaborating instance power_on_delay_inst
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/power_on_delay.v(line number: 22)] Elaborating module power_on_delay
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 705)] Elaborating instance coms1_reg_config
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/reg_config.v(line number: 40)] Elaborating instance u1
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/i2c_com.v(line number: 21)] Elaborating module i2c_com
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 717)] Elaborating instance coms2_reg_config
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 736)] Elaborating instance cmos1_8_16bit
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/cmos_8_16bit.v(line number: 24)] Elaborating module cmos_8_16bit
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/cmos_8_16bit.v(line number: 62)] Elaborating instance u_GTP_IOCLKBUF
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/cmos_8_16bit.v(line number: 71)] Elaborating instance u_GTP_IOCLKDIV
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 755)] Elaborating instance cmos2_8_16bit
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/cmos_8_16bit.v(line number: 24)] Elaborating module cmos_8_16bit
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 791)] Elaborating instance cmos_write_req_gen_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/cmos_write_req_gen.v(line number: 1)] Elaborating module cmos_write_req_gen
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 802)] Elaborating instance cmos_write_req_gen_m1
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/cmos_write_req_gen.v(line number: 1)] Elaborating module cmos_write_req_gen
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 813)] Elaborating instance cmos_write_req_gen_m2
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/cmos_write_req_gen.v(line number: 1)] Elaborating module cmos_write_req_gen
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 823)] Elaborating instance cmos_write_req_gen_m3
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/cmos_write_req_gen.v(line number: 1)] Elaborating module cmos_write_req_gen
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 861)] Elaborating instance frame_read_write_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 2)] Elaborating module frame_read_write
I: Module instance {hdmi_ddr_ov5640_top.frame_read_write_m0} parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000100000000
    READ_DATA_BITS = 32'b00000000000000000000000000010000
    WRITE_DATA_BITS = 32'b00000000000000000000000000010000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    BURST_SIZE = 32'b00000000000000000000000000010000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 57)] Elaborating instance write_buf
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Elaborating module afifo_16i_64o_512
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 164)] Elaborating instance U_ipml_fifo_afifo_16i_64o_512
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v(line number: 25)] Elaborating module ipml_fifo_v1_6_afifo_16i_64o_512
I: Module instance {hdmi_ddr_ov5640_top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000111111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_afifo_16i_64o_512
I: Module instance {hdmi_ddr_ov5640_top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 486)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 486)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 486)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 486)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 486)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 486)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 486)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 486)] Case condition never applies
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 682)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 683)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 684)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 685)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 685)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 686)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 686)] Case condition never applies
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 852)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[2] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[3] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[4] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[5] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[6] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[7] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[9] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[10] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[11] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[12] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[13] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[14] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[15] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[16] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[20] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[21] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[22] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[23] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[24] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[25] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[26] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[27] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[28] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[29] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[30] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[31] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[32] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[33] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[34] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[35] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[38] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[39] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[40] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[41] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[42] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[43] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[44] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[45] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[46] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[47] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[48] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[49] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[50] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[51] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[52] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[53] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[56] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[57] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[58] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[59] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[60] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[61] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[62] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[63] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[64] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[65] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[66] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[67] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[68] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[69] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[70] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[71] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[74] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[75] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[76] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[77] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[78] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[79] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[80] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[81] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[82] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[83] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[84] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[85] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[86] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[87] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[88] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[89] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[92] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[93] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[94] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[95] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[96] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[97] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[98] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[99] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[100] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[101] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[102] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[103] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[104] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[105] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[106] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[107] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[110] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[111] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[112] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[113] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[114] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[115] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[116] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[117] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[118] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[119] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[120] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[121] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[122] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[123] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[124] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[125] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[128] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[129] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[130] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[131] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[132] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[133] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[134] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[135] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[136] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[137] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[138] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[139] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[140] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[141] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[142] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 773)] Net DA_bus[143] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[26] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[35] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[44] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[53] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[62] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[71] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[80] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[89] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[98] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[107] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[116] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[125] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[134] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 774)] Net DB_bus[143] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000111111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 80)] Elaborating instance frame_fifo_write_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_fifo_write.v(line number: 2)] Elaborating module frame_fifo_write
I: Module instance {hdmi_ddr_ov5640_top.frame_read_write_m0.frame_fifo_write_m0} parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000100000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    BURST_SIZE = 32'b00000000000000000000000000010000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 105)] Elaborating instance read_buf
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Elaborating module afifo_64i_16o_128
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 164)] Elaborating instance U_ipml_fifo_afifo_64i_16o_128
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v(line number: 25)] Elaborating module ipml_fifo_v1_6_afifo_64i_16o_128
I: Module instance {hdmi_ddr_ov5640_top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_afifo_64i_16o_128
I: Module instance {hdmi_ddr_ov5640_top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 677)] Case condition never applies
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 130)] Elaborating instance frame_fifo_read_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_fifo_read.v(line number: 2)] Elaborating module frame_fifo_read
I: Module instance {hdmi_ddr_ov5640_top.frame_read_write_m0.frame_fifo_read_m0} parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000100000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    FIFO_DEPTH = 32'b00000000000000000000000010000000
    BURST_SIZE = 32'b00000000000000000000000000010000
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 52)] Net wrusedw[9] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 52)] Net wrusedw[10] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 52)] Net wrusedw[11] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 52)] Net wrusedw[12] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 52)] Net wrusedw[13] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 52)] Net wrusedw[14] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 52)] Net wrusedw[15] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 53)] Net rdusedw[9] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 53)] Net rdusedw[10] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 53)] Net rdusedw[11] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 53)] Net rdusedw[12] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 53)] Net rdusedw[13] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 53)] Net rdusedw[14] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/frame_read_write.v(line number: 53)] Net rdusedw[15] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 950)] Elaborating instance sync_vg
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/sync_vg.v(line number: 35)] Elaborating module sync_vg
I: Module instance {hdmi_ddr_ov5640_top.sync_vg} parameter value:
    X_BITS = 32'b00000000000000000000000000001100
    Y_BITS = 32'b00000000000000000000000000001100
    V_TOTAL = 12'b001100100110
    V_FP = 12'b000000000011
    V_BP = 12'b000000011101
    V_SYNC = 12'b000000000110
    V_ACT = 12'b001011010000
    H_TOTAL = 12'b010101000000
    H_FP = 12'b000000011000
    H_BP = 12'b000010100000
    H_SYNC = 12'b000010001000
    H_ACT = 12'b010000000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 973)] Elaborating instance color_bar_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/color_bar.v(line number: 3)] Elaborating module color_bar
I: Module instance {hdmi_ddr_ov5640_top.color_bar_m0} parameter value:
    H_ACTIVE = 16'b0000011110000000
    H_FP = 16'b0000000001011000
    H_SYNC = 16'b0000000000101100
    H_BP = 16'b0000000010010100
    V_ACTIVE = 16'b0000010000111000
    V_FP = 16'b0000000000000100
    V_SYNC = 16'b0000000000000101
    V_BP = 16'b0000000000100100
    HS_POL = 1'b1
    VS_POL = 1'b1
    H_TOTAL = 16'b0000100010011000
    V_TOTAL = 16'b0000010001100101
    WHITE_R = 8'b11111111
    WHITE_G = 8'b11111111
    WHITE_B = 8'b11111111
    YELLOW_R = 8'b11111111
    YELLOW_G = 8'b11111111
    YELLOW_B = 8'b00000000
    CYAN_R = 8'b00000000
    CYAN_G = 8'b11111111
    CYAN_B = 8'b11111111
    GREEN_R = 8'b00000000
    GREEN_G = 8'b11111111
    GREEN_B = 8'b00000000
    MAGENTA_R = 8'b11111111
    MAGENTA_G = 8'b00000000
    MAGENTA_B = 8'b11111111
    RED_R = 8'b11111111
    RED_G = 8'b00000000
    RED_B = 8'b00000000
    BLUE_R = 8'b00000000
    BLUE_G = 8'b00000000
    BLUE_B = 8'b11111111
    BLACK_R = 8'b00000000
    BLACK_G = 8'b00000000
    BLACK_B = 8'b00000000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 985)] Elaborating instance video_rect_read_data_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_rect_read_data.v(line number: 1)] Elaborating module video_rect_read_data
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
I: Module instance {hdmi_ddr_ov5640_top.video_rect_read_data_m0} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named mark_debug is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_rect_read_data.v(line number: 129)] Elaborating instance timing_gen_xy_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/timing_gen_xy.v(line number: 1)] Elaborating module timing_gen_xy
I: Module instance {hdmi_ddr_ov5640_top.video_rect_read_data_m0.timing_gen_xy_m0} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1022)] Elaborating instance u_video_trans_eth
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Elaborating module video_trans_eth
I: Module instance {hdmi_ddr_ov5640_top.u_video_trans_eth} parameter value:
    BOARD_MAC = 48'b101010101011101111001100110111011110111011111111
    BOARD_IP = 32'b11000000101010000000001000000010
    DES_MAC = 48'b111111111111111111111111111111111111111111111111
    DES_IP = 32'b11000000101010000000001000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 152)] Elaborating instance util_gmii_to_rgmii_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 3)] Elaborating module util_gmii_to_rgmii
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 108)] Elaborating instance U_pll_phase_shift
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 20)] Elaborating module pll_sft
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 234)] Elaborating instance u_pll_e3
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 126)] Net pfden in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 127)] Net clkout0_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 128)] Net clkout0_2pad_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 129)] Net clkout1_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 130)] Net clkout2_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 131)] Net clkout3_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 132)] Net clkout4_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 133)] Net clkout5_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 134)] Net dyn_idiv in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 135)] Net dyn_odiv0 in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 136)] Net dyn_odiv1 in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 137)] Net dyn_odiv2 in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 138)] Net dyn_odiv3 in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 139)] Net dyn_odiv4 in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 140)] Net dyn_fdiv in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 141)] Net dyn_duty0 in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 142)] Net dyn_duty1 in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 143)] Net dyn_duty2 in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 144)] Net dyn_duty3 in pll_sft(original module pll_sft) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/ipcore/pll_sft/pll_sft.v(line number: 145)] Net dyn_duty4 in pll_sft(original module pll_sft) does not have a driver, tie it to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 117)] Elaborating instance GTP_CLKBUFG_RXSHFT
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 173)] Elaborating instance gtp_ogddr6
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 183)] Elaborating instance gtp_outbuft6
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 198)] Elaborating instance gtp_ogddr2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 209)] Elaborating instance gtp_outbuft2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 224)] Elaborating instance gtp_ogddr3
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 235)] Elaborating instance gtp_outbuft3
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 249)] Elaborating instance gtp_ogddr4
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 260)] Elaborating instance gtp_outbuft4
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 274)] Elaborating instance gtp_ogddr5
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 286)] Elaborating instance gtp_outbuft5
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 300)] Elaborating instance gtp_ogddr1
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 310)] Elaborating instance gtp_outbuft1
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 324)] Elaborating instance igddr1
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 340)] Elaborating instance igddr2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 356)] Elaborating instance igddr3
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 372)] Elaborating instance igddr4
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth/imports/src/util_gmii_to_rgmii.v(line number: 388)] Elaborating instance igddr5
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 188)] Elaborating instance u_video_trans_eth_arp
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp.v(line number: 1)] Elaborating module video_trans_eth_arp
I: Module instance {hdmi_ddr_ov5640_top.u_video_trans_eth.u_video_trans_eth_arp} parameter value:
    BOARD_MAC = 48'b101010101011101111001100110111011110111011111111
    BOARD_IP = 32'b11000000101010000000001000000010
    DES_MAC = 48'b111111111111111111111111111111111111111111111111
    DES_IP = 32'b11000000101010000000001000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp.v(line number: 52)] Elaborating instance u_video_trans_eth_arp_arp_rx
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_rx.v(line number: 1)] Elaborating module video_trans_eth_arp_rx
I: Module instance {hdmi_ddr_ov5640_top.u_video_trans_eth.u_video_trans_eth_arp.u_video_trans_eth_arp_arp_rx} parameter value:
    BOARD_MAC = 48'b101010101011101111001100110111011110111011111111
    BOARD_IP = 32'b11000000101010000000001000000010
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp.v(line number: 72)] Elaborating instance u_video_trans_eth_arp_tx
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp_tx.v(line number: 1)] Elaborating module video_trans_eth_arp_tx
I: Module instance {hdmi_ddr_ov5640_top.u_video_trans_eth.u_video_trans_eth_arp.u_video_trans_eth_arp_tx} parameter value:
    BOARD_MAC = 48'b101010101011101111001100110111011110111011111111
    BOARD_IP = 32'b11000000101010000000001000000010
    DES_MAC = 48'b111111111111111111111111111111111111111111111111
    DES_IP = 32'b11000000101010000000001000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_arp.v(line number: 90)] Elaborating instance u_crc32_d8
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth_video/crc32_d8.v(line number: 22)] Elaborating module crc32_d8
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 217)] Elaborating instance u_video_trans_eth_arp_udp
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp.v(line number: 1)] Elaborating module video_trans_eth_udp
I: Module instance {hdmi_ddr_ov5640_top.u_video_trans_eth.u_video_trans_eth_arp_udp} parameter value:
    BOARD_MAC = 48'b101010101011101111001100110111011110111011111111
    BOARD_IP = 32'b11000000101010000000001000000010
    DES_MAC = 48'b111111111111111111111111111111111111111111111111
    DES_IP = 32'b11000000101010000000001000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp.v(line number: 56)] Elaborating instance u_video_trans_eth_udp_rx
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_rx.v(line number: 1)] Elaborating module video_trans_eth_udp_rx
I: Module instance {hdmi_ddr_ov5640_top.u_video_trans_eth.u_video_trans_eth_arp_udp.u_video_trans_eth_udp_rx} parameter value:
    BOARD_MAC = 48'b101010101011101111001100110111011110111011111111
    BOARD_IP = 32'b11000000101010000000001000000010
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp.v(line number: 77)] Elaborating instance u_video_trans_eth_udp_tx
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_tx.v(line number: 1)] Elaborating module video_trans_eth_udp_tx
I: Module instance {hdmi_ddr_ov5640_top.u_video_trans_eth.u_video_trans_eth_arp_udp.u_video_trans_eth_udp_tx} parameter value:
    BOARD_MAC = 48'b101010101011101111001100110111011110111011111111
    BOARD_IP = 32'b11000000101010000000001000000010
    DES_MAC = 48'b111111111111111111111111111111111111111111111111
    DES_IP = 32'b11000000101010000000001000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp.v(line number: 96)] Elaborating instance u_crc32_d8
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth_video/crc32_d8.v(line number: 22)] Elaborating module crc32_d8
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 231)] Width mismatch between port rec_data_24 and signal bound to it for instantiated module video_trans_eth_udp
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 290)] Elaborating instance u_video_trans_eth_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth_udp_ctrl.v(line number: 1)] Elaborating module video_trans_eth_ctrl
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Give an initial value for the no drive output pin rstn_out in graph of sdm module video_trans_eth
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Give an initial value for the no drive output pin e_mdc in graph of sdm module video_trans_eth
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Give an initial value for the no drive output pin pix_clk in graph of sdm module video_trans_eth
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Give an initial value for the no drive output pin vs_out in graph of sdm module video_trans_eth
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Give an initial value for the no drive output pin hs_out in graph of sdm module video_trans_eth
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Give an initial value for the no drive output pin de_out in graph of sdm module video_trans_eth
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Give an initial value for the no drive output pin r_out in graph of sdm module video_trans_eth
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Give an initial value for the no drive output pin g_out in graph of sdm module video_trans_eth
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Give an initial value for the no drive output pin b_out in graph of sdm module video_trans_eth
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Give an initial value for the no drive output pin iic_tx_scl in graph of sdm module video_trans_eth
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/eth_video/video_trans_eth.v(line number: 2)] Give an initial value for the no drive output pin led_int in graph of sdm module video_trans_eth
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1056)] Elaborating instance u_video_scale_eth_1
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/video_scale_down.v(line number: 8)] Elaborating module video_scale_process
I: Module instance {hdmi_ddr_ov5640_top.u_video_scale_eth_1} parameter value:
    PIX_DATA_WIDTH = 32'b00000000000000000000000000010000
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1065)] Width mismatch between port video_width_in and signal bound to it for instantiated module video_scale_process
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1066)] Width mismatch between port video_height_in and signal bound to it for instantiated module video_scale_process
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1067)] Width mismatch between port video_width_out and signal bound to it for instantiated module video_scale_process
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1068)] Width mismatch between port video_height_out and signal bound to it for instantiated module video_scale_process
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1072)] Elaborating instance u_start_transfer_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth_video/start_transfer_ctrl.v(line number: 23)] Elaborating module start_transfer_ctrl
I: Module instance {hdmi_ddr_ov5640_top.u_start_transfer_ctrl} parameter value:
    START = 1
    STOP = 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1088)] Elaborating instance u_img_data_pkt
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/eth_video/img_data_pkt.v(line number: 1)] Elaborating module img_data_pkt
I: Module instance {hdmi_ddr_ov5640_top.u_img_data_pkt} parameter value:
    CMOS_H_PIXEL = 16'b0000010100000000
    CMOS_V_PIXEL = 16'b0000001011010000
    IMG_FRAME_HEAD = 32'b11110000010110101010010100001111
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/eth_video/img_data_pkt.v(line number: 168)] Elaborating instance async_fifo_1024x32b_inst
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/async_fifo_1024x32b.v(line number: 18)] Elaborating module async_fifo_1024x32b
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/async_fifo_1024x32b.v(line number: 164)] Elaborating instance U_ipml_fifo_async_fifo_1024x32b
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_fifo_v1_6_async_fifo_1024x32b.v(line number: 25)] Elaborating module ipml_fifo_v1_6_async_fifo_1024x32b
I: Module instance {hdmi_ddr_ov5640_top.u_img_data_pkt.async_fifo_1024x32b_inst.U_ipml_fifo_async_fifo_1024x32b} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000111111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_fifo_v1_6_async_fifo_1024x32b.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_async_fifo_1024x32b
I: Module instance {hdmi_ddr_ov5640_top.u_img_data_pkt.async_fifo_1024x32b_inst.U_ipml_fifo_async_fifo_1024x32b.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 482)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 481)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 482)] Case condition never applies
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 677)] Case condition never applies
W: Verilog-2038: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 678)] Case condition never applies
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[4] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[5] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[6] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[7] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[9] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[10] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[11] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[12] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[13] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[14] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[15] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[16] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[22] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[23] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[24] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[25] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[27] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[28] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[29] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[30] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[31] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[32] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[33] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[34] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[40] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[41] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[42] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[43] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[45] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[46] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[47] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[48] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[49] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[50] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[51] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[52] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[58] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[59] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[60] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[61] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[63] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[64] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[65] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[66] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[67] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[68] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[69] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[70] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[76] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[77] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[78] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[79] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[81] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[82] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[83] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[84] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[85] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[86] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[87] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[88] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[94] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[95] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[96] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[97] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[99] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[100] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[101] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[102] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[103] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[104] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[105] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[106] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[112] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[113] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[114] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[115] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[117] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[118] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[119] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[120] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[121] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[122] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[123] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[124] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[130] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[131] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[132] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[133] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[135] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[136] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[137] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[138] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[139] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[140] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[141] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[142] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[4] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[5] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[6] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[7] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[22] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[23] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[24] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[25] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[40] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[41] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[42] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[43] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[58] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[59] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[60] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[61] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[76] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[77] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[78] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[79] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[81] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[82] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[83] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[84] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[85] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[86] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[87] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[88] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[94] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[95] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[96] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[97] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[99] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[100] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[101] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[102] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[103] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[104] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[105] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[106] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[112] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[113] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[114] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[115] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[117] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[118] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[119] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[120] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[121] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[122] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[123] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[124] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[130] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[131] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[132] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[133] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[135] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[136] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[137] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[138] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[139] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[140] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[141] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[142] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_async_fifo_1024x32b(original module ipml_sdpram_v1_6_async_fifo_1024x32b) does not have a driver, tie it to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/ipcore/async_fifo_1024x32b/rtl/ipml_fifo_v1_6_async_fifo_1024x32b.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top.u_img_data_pkt.async_fifo_1024x32b_inst.U_ipml_fifo_async_fifo_1024x32b.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000111111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 196)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1233)] Elaborating instance u_DDR3_50H
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 9)] Elaborating module DDR3_50H
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H} parameter value:
    DFI_CLK_PERIOD = 32'b00000000000000000010011100010000
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REGION_NUM = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 267)] Elaborating instance u_ddrp_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrp_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 274)] Elaborating instance u_clkbufg
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 290)] Elaborating instance u_ipsxb_ddrphy_pll_0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrphy_pll_0} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 235)] Elaborating instance u_pll_e3
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 124)] Net clkfb in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 127)] Net pfden in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 129)] Net clkout0_2pad_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 130)] Net clkout1_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 131)] Net clkout2_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 132)] Net clkout3_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 133)] Net clkout4_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 134)] Net clkout5_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 135)] Net dyn_idiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 136)] Net dyn_odiv0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 137)] Net dyn_odiv1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 138)] Net dyn_odiv2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 139)] Net dyn_odiv3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 140)] Net dyn_odiv4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 141)] Net dyn_fdiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 142)] Net dyn_duty0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 143)] Net dyn_duty1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 144)] Net dyn_duty2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 145)] Net dyn_duty3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 146)] Net dyn_duty4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 308)] Elaborating instance u_ipsxb_ddrphy_pll_1
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrphy_pll_1} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 318)] Elaborating instance I_GTP_IOCLKBUF_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 326)] Elaborating instance I_GTP_IOCLKBUF_1
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 334)] Elaborating instance I_GTP_IOCLKBUF_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 343)] Elaborating instance I_GTP_CLKDIV
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 352)] Elaborating instance u_clkbufg_gate
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 387)] Elaborating instance u_ipsxb_ddrc_top
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Elaborating module ipsxb_mcdq_wrapper_v1_2a
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000011
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TREFI = 32'b00000000000000000000110000110000
    TRFC = 32'b00000000000000000000000001111000
    TRC = 32'b00000000000000000000000000010100
    TRP = 32'b00000000000000000000000000000110
    TRRD = 32'b00000000000000000000000000000100
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000000110
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Elaborating module ipsxb_mcdq_ui_axi_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ipsxb_mcdq_wdatapath_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ipsxb_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ipsxb_mcdq_wdp_align_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ipsxb_mcdq_rdatapath_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ipsxb_mcdq_prefetch_fifo_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ipsxb_mcdq_dcd_top_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001100001100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ipsxb_mcdq_dcd_bm_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001100001100
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ipsxb_mcdq_dcd_rowaddr_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ipsxb_mcdq_dcd_sm_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ipsxb_mcdq_dcp_top_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ipsxb_mcdq_dcp_buf_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000001111000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ipsxb_distributed_fifo
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ipsxb_distributed_fifo
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.B_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ipsxb_mcdq_dcp_back_ctrl_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ipsxb_mcdq_timing_act2wr_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_timing_rd_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1056)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ipsxb_mcdq_timing_wr_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1075)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1164)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ipsxb_mcdq_timing_ref_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1182)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1183)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1184)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_tfaw_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010010
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ipsxb_mcdq_timing_act_pass_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1334)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1335)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1336)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ipsxb_mcdq_dcp_out_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ipsxb_mcdq_calib_delay_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ipsxb_mcdq_dfi_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ipsxb_mcdq_apb_cross_v1_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ipsxb_mcdq_cfg_apb_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ipsxb_mcdq_mrs_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000001111000
    TRP = 32'b00000000000000000000000000000110
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ipsxb_mcdq_lp_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000001111000
    TREFI = 32'b00000000000000000000001100001100
    TRP = 32'b00000000000000000000000000000110
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 462)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 10)] Elaborating module DDR3_50H_ddrphy_top
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TZQINIT = 10'b0010000000
    TXPR = 8'b00011111
    TRP = 8'b00000010
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REGION_NUM = 32'b00000000000000000000000000000011
    DM_GROUP_EN = 32'b00000000000000000000000000000000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 249)] Elaborating instance I_GTP_DLL
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 260)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Elaborating module ipsxb_ddrphy_reset_ctrl_v1_4
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 259)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Elaborating module ipsxb_ddrphy_rst_debounce_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 414)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 424)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 284)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Elaborating module ipsxb_ddrphy_gate_update_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_gate_update_ctrl} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 298)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Elaborating module ipsxb_ddrphy_dll_update_ctrl_v1_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 313)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 334)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Elaborating module ipsxb_ddrphy_calib_top_v1_3
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 492)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Elaborating module ipsxb_ddrphy_main_ctrl_v1_3
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.ddrphy_main_ctrl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 520)] Elaborating instance ddrphy_init
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Elaborating module ipsxb_ddrphy_init_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.ddrphy_init} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 548)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Elaborating module ipsxb_ddrphy_wrlvl_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00011110
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 577)] Elaborating instance rdcal
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Elaborating module ipsxb_ddrphy_rdcal_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.rdcal} parameter value:
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1046)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1074)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 629)] Elaborating instance calib_mux
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Elaborating module ipsxb_ddrphy_calib_mux_v1_3
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.calib_mux} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 689)] Elaborating instance upcal
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Elaborating module ipsxb_ddrphy_upcal_v1_4
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 400)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Elaborating module ipsxb_ddrphy_training_ctrl_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 417)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Elaborating module ipsxb_ddrphy_slice_top_v1_4
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    DM_GROUP_EN = 32'b00000000000000000000000000000000
    WL_EXTEND = FALSE
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 464)] Elaborating instance u_logic_rstn_sync
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_logic_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 521)] Elaborating instance data_slice_wrlvl
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Elaborating module ipsxb_ddrphy_data_slice_wrlvl_v1_4
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.data_slice_wrlvl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    CK_MAX_STEP = 8'b01001000
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 546)] Elaborating instance data_slice_dqs_gate_cal
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Elaborating module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 135)] Elaborating instance dqs_gate_coarse_cal
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Elaborating module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 151)] Elaborating instance gatecal
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Elaborating module ipsxb_ddrphy_gatecal_v1_3
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Give an initial value for the no drive output pin dbg_dqs_gate_cal in graph of sdm module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 584)] Elaborating instance dqsi_rdel_cal
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Elaborating module ipsxb_ddrphy_dqsi_rdel_cal_v1_2
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.dqsi_rdel_cal} parameter value:
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 613)] Elaborating instance dqs_rddata_align
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Elaborating module ipsxb_ddrphy_dqs_rddata_align_v1_3
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 639)] Elaborating instance wdata_path_adj
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_wdata_path_adj_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 672)] Elaborating instance u_ddc_dqs
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 712)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 723)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 791)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 802)] Elaborating instance u_outbuft_dm
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 629)] Elaborating instance u_slice_rddata_align
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Elaborating module ipsxb_ddrphy_slice_rddata_align_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 645)] Elaborating instance u_control_path_adj
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_control_path_adj_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_control_path_adj} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 32'b00000000000000000000000000000001
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 730)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 741)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 753)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 764)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 775)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 786)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 796)] Elaborating instance u_oserdes_ba0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 807)] Elaborating instance u_outbuft_ba0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 817)] Elaborating instance u_oserdes_addr_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 828)] Elaborating instance u_outbuft_addr_0
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 838)] Elaborating instance u_oserdes_addr_5
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 849)] Elaborating instance u_outbuft_addr_5
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 859)] Elaborating instance u_oserdes_addr_12
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 870)] Elaborating instance u_outbuft_addr_12
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 880)] Elaborating instance u_oserdes_addr_3
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 891)] Elaborating instance u_outbuft_addr_3
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 903)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 914)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 925)] Elaborating instance u_oserdes_ba2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 936)] Elaborating instance u_outbuft_ba2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 947)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 958)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 970)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 981)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 991)] Elaborating instance u_oserdes_addr_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1002)] Elaborating instance u_outbuft_addr_2
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1012)] Elaborating instance u_oserdes_addr_6
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1023)] Elaborating instance u_outbuft_addr_6
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1033)] Elaborating instance u_oserdes_addr_8
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1044)] Elaborating instance u_outbuft_addr_8
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1055)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1066)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1078)] Elaborating instance u_oserdes_addr_14
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1089)] Elaborating instance u_outbuft_addr_14
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1100)] Elaborating instance u_oserdes_addr_9
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1111)] Elaborating instance u_outbuft_addr_9
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1121)] Elaborating instance u_oserdes_addr_1
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1132)] Elaborating instance u_outbuft_addr_1
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1142)] Elaborating instance u_oserdes_addr_10
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1153)] Elaborating instance u_outbuft_addr_10
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1163)] Elaborating instance u_oserdes_addr_11
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1174)] Elaborating instance u_outbuft_addr_11
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1184)] Elaborating instance u_oserdes_ba1
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1195)] Elaborating instance u_outbuft_ba1
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1205)] Elaborating instance u_oserdes_addr_7
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1216)] Elaborating instance u_outbuft_addr_7
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1226)] Elaborating instance u_oserdes_addr_4
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1237)] Elaborating instance u_outbuft_addr_4
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1249)] Elaborating instance u_oserdes_addr_13
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1260)] Elaborating instance u_outbuft_addr_13
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 515)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Elaborating module ipsxb_ddrphy_dfi_v1_4
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_dfi} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 584)] Elaborating instance ddrphy_info
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Elaborating module ipsxb_ddrphy_info_v1_0
I: Module instance {hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.ddrphy_info} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 313)] Net ddrphy_dll_rst_n connected to input port of module instance hdmi_ddr_ov5640_top.u_DDR3_50H.u_ddrphy_top.u_dll_freeze_sync has no driver, tie it to 0
W: Verilog-2023: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 387)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance hdmi_ddr_ov5640_top.u_DDR3_50H.u_ipsxb_ddrc_top
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/DDR3_50H.v(line number: 9)] Give an initial value for the no drive output pin apb_int in graph of sdm module DDR3_50H
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1241)] Width mismatch between port axi_awaddr and signal bound to it for instantiated module DDR3_50H
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1244)] Width mismatch between port axi_awlen and signal bound to it for instantiated module DDR3_50H
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1254)] Width mismatch between port axi_araddr and signal bound to it for instantiated module DDR3_50H
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1257)] Width mismatch between port axi_arlen and signal bound to it for instantiated module DDR3_50H
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1315)] Elaborating instance u_aq_axi_master
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/aq_axi_master_256.v(line number: 1)] Elaborating module aq_axi_master_256
I: Module instance {hdmi_ddr_ov5640_top.u_aq_axi_master} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000100000000
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1319)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module aq_axi_master_256
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1320)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module aq_axi_master_256
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1337)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module aq_axi_master_256
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1343)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module aq_axi_master_256
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1344)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module aq_axi_master_256
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1355)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module aq_axi_master_256
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1364)] Width mismatch between port WR_ADRS and signal bound to it for instantiated module aq_axi_master_256
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1365)] Width mismatch between port WR_LEN and signal bound to it for instantiated module aq_axi_master_256
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1373)] Width mismatch between port RD_ADRS and signal bound to it for instantiated module aq_axi_master_256
W: Verilog-2019: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1374)] Width mismatch between port RD_LEN and signal bound to it for instantiated module aq_axi_master_256
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1393)] Elaborating instance mem_read_arbi_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/mem_read_arbi.v(line number: 1)] Elaborating module mem_read_arbi
I: Module instance {hdmi_ddr_ov5640_top.mem_read_arbi_m0} parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000100000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
I: Verilog-0004: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Elaborating instance mem_write_arbi_m0
I: Verilog-0003: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/mem_write_arbi.v(line number: 1)] Elaborating module mem_write_arbi
I: Module instance {hdmi_ddr_ov5640_top.mem_write_arbi_m0} parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000100000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 493)] Net tx2_data connected to input port of module instance hdmi_ddr_ov5640_top.u_hsst_core has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 493)] Net tx2_kchar connected to input port of module instance hdmi_ddr_ov5640_top.u_hsst_core has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 802)] Net ch1_write_req_ack connected to input port of module instance hdmi_ddr_ov5640_top.cmos_write_req_gen_m1 has no driver, tie it to 0
W: Verilog-2023: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 813)] Give initial value 0 for the no drive pin pclk in module instance hdmi_ddr_ov5640_top.cmos_write_req_gen_m2
W: Verilog-2023: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 813)] Give initial value 0 for the no drive pin cmos_vsync in module instance hdmi_ddr_ov5640_top.cmos_write_req_gen_m2
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 813)] Net ch2_write_req_ack connected to input port of module instance hdmi_ddr_ov5640_top.cmos_write_req_gen_m2 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 823)] Net gmii_rx_clk connected to input port of module instance hdmi_ddr_ov5640_top.cmos_write_req_gen_m3 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 823)] Net eth_vs connected to input port of module instance hdmi_ddr_ov5640_top.cmos_write_req_gen_m3 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 823)] Net ch3_write_req_ack connected to input port of module instance hdmi_ddr_ov5640_top.cmos_write_req_gen_m3 has no driver, tie it to 0
W: Verilog-2047: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 26)] Inout port iic_tx_sda of module instance hdmi_ddr_ov5640_top.u_video_trans_eth is unconnected.
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1315)] Net s00_axi_bid[0] connected to input port of module instance hdmi_ddr_ov5640_top.u_aq_axi_master has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1315)] Net s00_axi_bresp connected to input port of module instance hdmi_ddr_ov5640_top.u_aq_axi_master has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1315)] Net s00_axi_buser connected to input port of module instance hdmi_ddr_ov5640_top.u_aq_axi_master has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1315)] Net s00_axi_rresp connected to input port of module instance hdmi_ddr_ov5640_top.u_aq_axi_master has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1315)] Net s00_axi_ruser connected to input port of module instance hdmi_ddr_ov5640_top.u_aq_axi_master has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1393)] Net ch1_rd_burst_req connected to input port of module instance hdmi_ddr_ov5640_top.mem_read_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1393)] Net ch1_rd_burst_len connected to input port of module instance hdmi_ddr_ov5640_top.mem_read_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1393)] Net ch1_rd_burst_addr connected to input port of module instance hdmi_ddr_ov5640_top.mem_read_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1393)] Net ch2_rd_burst_req connected to input port of module instance hdmi_ddr_ov5640_top.mem_read_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1393)] Net ch2_rd_burst_len connected to input port of module instance hdmi_ddr_ov5640_top.mem_read_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1393)] Net ch2_rd_burst_addr connected to input port of module instance hdmi_ddr_ov5640_top.mem_read_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1393)] Net ch3_rd_burst_req connected to input port of module instance hdmi_ddr_ov5640_top.mem_read_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1393)] Net ch3_rd_burst_len connected to input port of module instance hdmi_ddr_ov5640_top.mem_read_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1393)] Net ch3_rd_burst_addr connected to input port of module instance hdmi_ddr_ov5640_top.mem_read_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Net ch1_wr_burst_req connected to input port of module instance hdmi_ddr_ov5640_top.mem_write_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Net ch1_wr_burst_len connected to input port of module instance hdmi_ddr_ov5640_top.mem_write_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Net ch1_wr_burst_addr connected to input port of module instance hdmi_ddr_ov5640_top.mem_write_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Net ch1_wr_burst_data connected to input port of module instance hdmi_ddr_ov5640_top.mem_write_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Net ch2_wr_burst_req connected to input port of module instance hdmi_ddr_ov5640_top.mem_write_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Net ch2_wr_burst_len connected to input port of module instance hdmi_ddr_ov5640_top.mem_write_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Net ch2_wr_burst_addr connected to input port of module instance hdmi_ddr_ov5640_top.mem_write_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Net ch2_wr_burst_data connected to input port of module instance hdmi_ddr_ov5640_top.mem_write_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Net ch3_wr_burst_req connected to input port of module instance hdmi_ddr_ov5640_top.mem_write_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Net ch3_wr_burst_len connected to input port of module instance hdmi_ddr_ov5640_top.mem_write_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Net ch3_wr_burst_addr connected to input port of module instance hdmi_ddr_ov5640_top.mem_write_arbi_m0 has no driver, tie it to 0
W: Verilog-2036: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 1439)] Net ch3_wr_burst_data connected to input port of module instance hdmi_ddr_ov5640_top.mem_write_arbi_m0 has no driver, tie it to 0
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 26)] Give an initial value for the no drive output pin start_led in graph of sdm module hdmi_ddr_ov5640_top
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 26)] Give an initial value for the no drive output pin eth_mdc in graph of sdm module hdmi_ddr_ov5640_top
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 26)] Give an initial value for the no drive output pin eth_txd in graph of sdm module hdmi_ddr_ov5640_top
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 26)] Give an initial value for the no drive output pin eth_tx_ctl in graph of sdm module hdmi_ddr_ov5640_top
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 26)] Give an initial value for the no drive output pin eth_txc in graph of sdm module hdmi_ddr_ov5640_top
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 26)] Give an initial value for the no drive output pin eth_led in graph of sdm module hdmi_ddr_ov5640_top
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 26)] Give an initial value for the no drive output pin eth_rst_n in graph of sdm module hdmi_ddr_ov5640_top
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 26)] Give an initial value for the no drive output pin eth2_led in graph of sdm module hdmi_ddr_ov5640_top
W: Verilog-2024: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 26)] Give an initial value for the no drive output pin debug_led2 in graph of sdm module hdmi_ddr_ov5640_top
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 295)] Net s00_axi_bid[1] in hdmi_ddr_ov5640_top(original module hdmi_ddr_ov5640_top) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 295)] Net s00_axi_bid[2] in hdmi_ddr_ov5640_top(original module hdmi_ddr_ov5640_top) does not have a driver, tie it to 0
W: Verilog-2020: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 295)] Net s00_axi_bid[3] in hdmi_ddr_ov5640_top(original module hdmi_ddr_ov5640_top) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.555s wall, 0.078s user + 0.016s system = 0.094s CPU (16.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.402s wall, 0.047s user + 0.000s system = 0.047s CPU (11.7%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [W:/FinalFantasy/finalfantasy/source/frame_ddr3/aq_axi_master_256.v(line number: 268)] Feedback mux created for signal 'reg_r_last'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_rect_read_data.v(line number: 44)] Feedback mux created for signal 'pos_hs_d2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_rect_read_data.v(line number: 45)] Feedback mux created for signal 'pos_vs_d2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [W:/FinalFantasy/finalfantasy/source/frame_hdmi/video_rect_read_data.v(line number: 46)] Feedback mux created for signal 'pos_de_d2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
I: Removed inst tx_done that is redundant to crc_clr.
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[0] [31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[1] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[2] [31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[3] [31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[4] [31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[5] [31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'ip_head[6] [29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
I: Removed inst tx_done that is redundant to crc_clr.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst init_ras_n that is redundant to init_cas_n.
Executing : DFF-inference successfully.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Sdm-0001: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [W:/FinalFantasy/finalfantasy/source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 82)] Found Ram mem, depth=32, width=5.
Executing : rtl-infer successfully. Time elapsed: 6.822s wall, 1.609s user + 0.938s system = 2.547s CPU (37.3%)

Start rtl-control-opt.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-control-opt successfully. Time elapsed: 0.074s wall, 0.031s user + 0.000s system = 0.031s CPU (42.3%)

Start rtl-data-opt.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-data-opt successfully. Time elapsed: 0.464s wall, 0.156s user + 0.000s system = 0.156s CPU (33.6%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
I: FSM rxbyte_shft_fsm[1:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM config_step_fsm[1:0] inferred.
I: FSM rgb_r_reg_fsm[7:0] inferred.
I: FSM rgb_b_reg_fsm[7:0] inferred.
I: FSM rgb_g_reg_fsm[7:0] inferred.
I: FSM wr_state_fsm[2:0] inferred.
I: FSM rd_state_fsm[2:0] inferred.
I: FSM read_state_fsm[5:0] inferred.
I: FSM write_state_fsm[5:0] inferred.
I: FSM state_fsm[6:0] inferred.
I: FSM state_fsm[5:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM cur_state_fsm[4:0] inferred.
I: FSM cur_state_fsm[4:0] inferred.
I: FSM cur_state_fsm[6:0] inferred.
I: FSM cur_state_fsm[6:0] inferred.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM state_fsm[3:0] inferred.
I: FSM state_fsm[1:0] inferred.
I: FSM dcp2dfi_odt_fsm[1:0] inferred.
I: FSM dcp2dfi_odt_fsm[3:2] inferred.
I: FSM mode_state_fsm[1:0] inferred.
I: FSM cstate_fsm[5:0] inferred.
I: FSM state_fsm[9:0] inferred.
I: FSM state_fsm[6:0] inferred.
I: FSM pll_fsm_fsm[1:0] inferred.
I: FSM txlane_rst_fsm_fsm[2:0] inferred.
I: FSM rxlane_rst_fsm_fsm[3:0] inferred.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM upcal_state_fsm[3:0] inferred.
I: FSM main_state_fsm[2:0] inferred.
I: FSM init_state_fsm[4:0] inferred.
I: FSM wrlvl_state_fsm[4:0] inferred.
I: FSM rdcal_state_fsm[4:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM wl_state_fsm[2:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM gdet_state_fsm[2:0] inferred.
I: FSM gate_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.577s wall, 0.062s user + 0.000s system = 0.062s CPU (10.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N311 (bmsWIDEMUX).
I: Constant propagation done on N318 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N168 (bmsWIDEMUX).
I: Constant propagation done on N171 (bmsWIDEMUX).
I: Constant propagation done on N174 (bmsWIDEMUX).
I: Constant propagation done on N177 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N175 (bmsWIDEMUX).
I: Constant propagation done on N183 (bmsWIDEMUX).
I: Constant propagation done on N191 (bmsWIDEMUX).
I: Constant propagation done on N199 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 222)] The net axi_awready is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 223)] The net axi_awvalid is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 226)] The net axi_wready is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 233)] The net axi_arready is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 234)] The net axi_arvalid is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 564)] The net read_en is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[15] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[14] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[13] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[12] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[11] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[10] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[9] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[8] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[7] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[6] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[5] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[4] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[3] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[2] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[1] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 565)] The net read_data[0] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 566)] The net write_en is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[15] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[14] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[13] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[12] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[11] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[10] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[9] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[8] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[7] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[6] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[5] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[4] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[3] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[2] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[1] is un-driven, tie it to 0.
C: DRC-2021: [W:/FinalFantasy/finalfantasy/source/rtl/hdmi_ddr_ov5640_top.v(line number: 567)] The net write_data[0] is un-driven, tie it to 0.
Executing : sdm2adm successfully. Time elapsed: 0.627s wall, 0.062s user + 0.000s system = 0.062s CPU (10.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:20s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Sun Nov 10 02:46:20 2024
Action compile: Peak memory pool usage is 250 MB
