$date
	Mon Nov 11 16:23:37 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tp $end
$var wire 1 ! Tom $end
$var wire 1 " clk $end
$var wire 7 # display [6:0] $end
$var wire 3 $ nota [2:0] $end
$var wire 1 % notas1 $end
$var wire 1 & notas2 $end
$var wire 1 ' notas3 $end
$var wire 1 ( ok $end
$var wire 1 ) reset $end
$var wire 1 * tom $end
$var wire 1 + saida7 $end
$var wire 1 , saida6 $end
$var wire 1 - saida5 $end
$var wire 1 . saida4 $end
$var wire 1 / saida3 $end
$var wire 1 0 saida2 $end
$var wire 1 1 saida1 $end
$var reg 4 2 estados [3:0] $end
$var reg 1 3 fim $end
$var reg 2 4 tipo [1:0] $end
$scope module Adverbio $end
$var wire 1 ! Tom $end
$var wire 1 % notas1 $end
$var wire 1 & notas2 $end
$var wire 1 ' notas3 $end
$var reg 1 1 saida1 $end
$var reg 1 0 saida2 $end
$var reg 1 / saida3 $end
$var reg 1 . saida4 $end
$var reg 1 - saida5 $end
$var reg 1 , saida6 $end
$var reg 1 + saida7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 4
03
b0 2
x1
x0
x/
x.
x-
x,
x+
z*
z)
z(
z'
z&
z%
bz $
bz #
z"
z!
$end
