INFO: [VRFC 10-163] Analyzing VHDL file "/home/mreiff/Documents/CPE-487/labs/lab3/lab3.srcs/sim_1/new/full_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_full_adder'
