Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 19:02:48 2022
| Host         : LAPTOP-9O13O695 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  512         
TIMING-18  Warning           Missing input or output delay                              27          
TIMING-20  Warning           Non-clocked latch                                          224         
RTGT-1     Advisory          RAM retargeting possibility                                1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16778)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29725)
5. checking no_input_delay (22)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16778)
----------------------------
 There are 661 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[1]/Q (HIGH)

 There are 3642 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[24]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[0]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[10]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[11]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[12]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[13]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[14]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[15]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[16]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[17]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[18]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[19]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[1]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[20]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[21]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[22]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[23]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[24]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[25]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[26]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[27]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[28]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[29]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[2]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[30]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[31]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[3]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[4]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[5]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[6]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[7]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[8]/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: core/ExMa_alu_res_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/IdEx_alu_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/IdEx_alu_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/IdEx_alu_ctrl_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/IdEx_cmp_ctrl_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/IdEx_cmp_ctrl_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/IfId_inst_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/IfId_inst_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/IfId_inst_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/IfId_inst_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/IfId_inst_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/IfId_inst_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/IfId_inst_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: core/control_unit/immType_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: core/control_unit/immType_reg[2]/Q (HIGH)

 There are 3642 register/latch pins with no clock driven by root clock pin: inputter/key_x_reg[0]/Q (HIGH)

 There are 3642 register/latch pins with no clock driven by root clock pin: inputter/sw_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29725)
----------------------------------------------------
 There are 29725 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.443        0.000                      0                  175        0.104        0.000                      0                  175        4.600        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.443        0.000                      0                  175        0.104        0.000                      0                  175        4.600        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.709ns (30.791%)  route 1.594ns (69.209%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.220     4.235    inputter/clk_IBUF_BUFG
    SLICE_X65Y135        FDRE                                         r  inputter/sw_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.204     4.439 r  inputter/sw_temp_reg[9]/Q
                         net (fo=1, routed)           0.482     4.922    inputter/sw_temp[9]
    SLICE_X64Y135        LUT6 (Prop_lut6_I3_O)        0.125     5.047 r  inputter/sw_counter[0]_i_13/O
                         net (fo=1, routed)           0.000     5.047    inputter/sw_counter[0]_i_13_n_0
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.227 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.227    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.303 f  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.892     6.194    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X65Y144        LUT2 (Prop_lut2_I0_O)        0.124     6.318 r  inputter/sw[15]_i_1/O
                         net (fo=1, routed)           0.220     6.538    inputter/sw[15]_i_1_n_0
    SLICE_X65Y144        FDRE                                         r  inputter/sw_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.096    13.871    inputter/clk_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  inputter/sw_reg[0]/C
                         clock pessimism              0.346    14.217    
                         clock uncertainty           -0.035    14.182    
    SLICE_X65Y144        FDRE (Setup_fdre_C_CE)      -0.201    13.981    inputter/sw_reg[0]
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_row_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.352ns (15.954%)  route 1.854ns (84.046%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X105Y5         FDRE                                         r  inputter/key_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y5         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_counter_reg[14]/Q
                         net (fo=3, routed)           0.480     5.399    inputter/key_counter_reg[14]
    SLICE_X104Y5         LUT4 (Prop_lut4_I0_O)        0.043     5.442 r  inputter/key_temp2[4]_i_7/O
                         net (fo=1, routed)           0.438     5.880    inputter/key_temp2[4]_i_7_n_0
    SLICE_X104Y6         LUT6 (Prop_lut6_I1_O)        0.043     5.923 f  inputter/key_temp2[4]_i_5/O
                         net (fo=3, routed)           0.437     6.360    inputter/key_temp2[4]_i_5_n_0
    SLICE_X106Y7         LUT3 (Prop_lut3_I1_O)        0.043     6.403 r  inputter/key_row[4]_i_1/O
                         net (fo=5, routed)           0.500     6.903    inputter/key_row[4]_i_1_n_0
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.545    14.320    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[1]/C
                         clock pessimism              0.330    14.650    
                         clock uncertainty           -0.035    14.615    
    SLICE_X106Y6         FDRE (Setup_fdre_C_CE)      -0.201    14.414    inputter/key_row_reg[1]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_row_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.352ns (15.954%)  route 1.854ns (84.046%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X105Y5         FDRE                                         r  inputter/key_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y5         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_counter_reg[14]/Q
                         net (fo=3, routed)           0.480     5.399    inputter/key_counter_reg[14]
    SLICE_X104Y5         LUT4 (Prop_lut4_I0_O)        0.043     5.442 r  inputter/key_temp2[4]_i_7/O
                         net (fo=1, routed)           0.438     5.880    inputter/key_temp2[4]_i_7_n_0
    SLICE_X104Y6         LUT6 (Prop_lut6_I1_O)        0.043     5.923 f  inputter/key_temp2[4]_i_5/O
                         net (fo=3, routed)           0.437     6.360    inputter/key_temp2[4]_i_5_n_0
    SLICE_X106Y7         LUT3 (Prop_lut3_I1_O)        0.043     6.403 r  inputter/key_row[4]_i_1/O
                         net (fo=5, routed)           0.500     6.903    inputter/key_row[4]_i_1_n_0
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.545    14.320    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[3]/C
                         clock pessimism              0.330    14.650    
                         clock uncertainty           -0.035    14.615    
    SLICE_X106Y6         FDRE (Setup_fdre_C_CE)      -0.201    14.414    inputter/key_row_reg[3]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_row_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.352ns (15.954%)  route 1.854ns (84.046%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X105Y5         FDRE                                         r  inputter/key_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y5         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_counter_reg[14]/Q
                         net (fo=3, routed)           0.480     5.399    inputter/key_counter_reg[14]
    SLICE_X104Y5         LUT4 (Prop_lut4_I0_O)        0.043     5.442 r  inputter/key_temp2[4]_i_7/O
                         net (fo=1, routed)           0.438     5.880    inputter/key_temp2[4]_i_7_n_0
    SLICE_X104Y6         LUT6 (Prop_lut6_I1_O)        0.043     5.923 f  inputter/key_temp2[4]_i_5/O
                         net (fo=3, routed)           0.437     6.360    inputter/key_temp2[4]_i_5_n_0
    SLICE_X106Y7         LUT3 (Prop_lut3_I1_O)        0.043     6.403 r  inputter/key_row[4]_i_1/O
                         net (fo=5, routed)           0.500     6.903    inputter/key_row[4]_i_1_n_0
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.545    14.320    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[4]/C
                         clock pessimism              0.330    14.650    
                         clock uncertainty           -0.035    14.615    
    SLICE_X106Y6         FDRE (Setup_fdre_C_CE)      -0.201    14.414    inputter/key_row_reg[4]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_row_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.352ns (16.625%)  route 1.765ns (83.375%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X105Y5         FDRE                                         r  inputter/key_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y5         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_counter_reg[14]/Q
                         net (fo=3, routed)           0.480     5.399    inputter/key_counter_reg[14]
    SLICE_X104Y5         LUT4 (Prop_lut4_I0_O)        0.043     5.442 r  inputter/key_temp2[4]_i_7/O
                         net (fo=1, routed)           0.438     5.880    inputter/key_temp2[4]_i_7_n_0
    SLICE_X104Y6         LUT6 (Prop_lut6_I1_O)        0.043     5.923 f  inputter/key_temp2[4]_i_5/O
                         net (fo=3, routed)           0.437     6.360    inputter/key_temp2[4]_i_5_n_0
    SLICE_X106Y7         LUT3 (Prop_lut3_I1_O)        0.043     6.403 r  inputter/key_row[4]_i_1/O
                         net (fo=5, routed)           0.411     6.814    inputter/key_row[4]_i_1_n_0
    SLICE_X108Y7         FDRE                                         r  inputter/key_row_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.545    14.320    inputter/clk_IBUF_BUFG
    SLICE_X108Y7         FDRE                                         r  inputter/key_row_reg[0]/C
                         clock pessimism              0.330    14.650    
                         clock uncertainty           -0.035    14.615    
    SLICE_X108Y7         FDRE (Setup_fdre_C_CE)      -0.178    14.437    inputter/key_row_reg[0]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  7.623    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 inputter/key_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.309ns (16.040%)  route 1.617ns (83.960%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682     4.697    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_row_reg[1]/Q
                         net (fo=11, routed)          0.555     5.475    inputter/key_row_OBUF[1]
    SLICE_X107Y7         LUT5 (Prop_lut5_I1_O)        0.043     5.518 f  inputter/key_temp2[4]_i_4/O
                         net (fo=2, routed)           0.441     5.959    inputter/key_temp2[4]_i_4_n_0
    SLICE_X106Y7         LUT6 (Prop_lut6_I5_O)        0.043     6.002 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.622     6.624    inputter/key_temp2
    SLICE_X105Y2         FDRE                                         r  inputter/key_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.544    14.319    inputter/clk_IBUF_BUFG
    SLICE_X105Y2         FDRE                                         r  inputter/key_counter_reg[0]/C
                         clock pessimism              0.330    14.649    
                         clock uncertainty           -0.035    14.614    
    SLICE_X105Y2         FDRE (Setup_fdre_C_R)       -0.304    14.310    inputter/key_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 inputter/key_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.309ns (16.040%)  route 1.617ns (83.960%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682     4.697    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_row_reg[1]/Q
                         net (fo=11, routed)          0.555     5.475    inputter/key_row_OBUF[1]
    SLICE_X107Y7         LUT5 (Prop_lut5_I1_O)        0.043     5.518 f  inputter/key_temp2[4]_i_4/O
                         net (fo=2, routed)           0.441     5.959    inputter/key_temp2[4]_i_4_n_0
    SLICE_X106Y7         LUT6 (Prop_lut6_I5_O)        0.043     6.002 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.622     6.624    inputter/key_temp2
    SLICE_X105Y2         FDRE                                         r  inputter/key_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.544    14.319    inputter/clk_IBUF_BUFG
    SLICE_X105Y2         FDRE                                         r  inputter/key_counter_reg[1]/C
                         clock pessimism              0.330    14.649    
                         clock uncertainty           -0.035    14.614    
    SLICE_X105Y2         FDRE (Setup_fdre_C_R)       -0.304    14.310    inputter/key_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 inputter/key_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.309ns (16.040%)  route 1.617ns (83.960%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682     4.697    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_row_reg[1]/Q
                         net (fo=11, routed)          0.555     5.475    inputter/key_row_OBUF[1]
    SLICE_X107Y7         LUT5 (Prop_lut5_I1_O)        0.043     5.518 f  inputter/key_temp2[4]_i_4/O
                         net (fo=2, routed)           0.441     5.959    inputter/key_temp2[4]_i_4_n_0
    SLICE_X106Y7         LUT6 (Prop_lut6_I5_O)        0.043     6.002 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.622     6.624    inputter/key_temp2
    SLICE_X105Y2         FDRE                                         r  inputter/key_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.544    14.319    inputter/clk_IBUF_BUFG
    SLICE_X105Y2         FDRE                                         r  inputter/key_counter_reg[2]/C
                         clock pessimism              0.330    14.649    
                         clock uncertainty           -0.035    14.614    
    SLICE_X105Y2         FDRE (Setup_fdre_C_R)       -0.304    14.310    inputter/key_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 inputter/key_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.309ns (16.040%)  route 1.617ns (83.960%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682     4.697    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_row_reg[1]/Q
                         net (fo=11, routed)          0.555     5.475    inputter/key_row_OBUF[1]
    SLICE_X107Y7         LUT5 (Prop_lut5_I1_O)        0.043     5.518 f  inputter/key_temp2[4]_i_4/O
                         net (fo=2, routed)           0.441     5.959    inputter/key_temp2[4]_i_4_n_0
    SLICE_X106Y7         LUT6 (Prop_lut6_I5_O)        0.043     6.002 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.622     6.624    inputter/key_temp2
    SLICE_X105Y2         FDRE                                         r  inputter/key_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.544    14.319    inputter/clk_IBUF_BUFG
    SLICE_X105Y2         FDRE                                         r  inputter/key_counter_reg[3]/C
                         clock pessimism              0.330    14.649    
                         clock uncertainty           -0.035    14.614    
    SLICE_X105Y2         FDRE (Setup_fdre_C_R)       -0.304    14.310    inputter/key_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.703ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.352ns (17.293%)  route 1.683ns (82.707%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X105Y5         FDRE                                         r  inputter/key_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y5         FDRE (Prop_fdre_C_Q)         0.223     4.919 f  inputter/key_counter_reg[14]/Q
                         net (fo=3, routed)           0.480     5.399    inputter/key_counter_reg[14]
    SLICE_X104Y5         LUT4 (Prop_lut4_I0_O)        0.043     5.442 f  inputter/key_temp2[4]_i_7/O
                         net (fo=1, routed)           0.438     5.880    inputter/key_temp2[4]_i_7_n_0
    SLICE_X104Y6         LUT6 (Prop_lut6_I1_O)        0.043     5.923 r  inputter/key_temp2[4]_i_5/O
                         net (fo=3, routed)           0.199     6.122    inputter/key_temp2[4]_i_5_n_0
    SLICE_X106Y6         LUT6 (Prop_lut6_I0_O)        0.043     6.165 r  inputter/key_counter[0]_i_1/O
                         net (fo=21, routed)          0.567     6.732    inputter/key_counter[0]_i_1_n_0
    SLICE_X105Y2         FDRE                                         r  inputter/key_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.544    14.319    inputter/clk_IBUF_BUFG
    SLICE_X105Y2         FDRE                                         r  inputter/key_counter_reg[0]/C
                         clock pessimism              0.352    14.671    
                         clock uncertainty           -0.035    14.636    
    SLICE_X105Y2         FDRE (Setup_fdre_C_CE)      -0.201    14.435    inputter/key_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  7.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.254ns (69.560%)  route 0.111ns (30.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.153 r  clock_dividor/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.153    clock_dividor/clk_div_reg[16]_i_1_n_7
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[16]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.265ns (70.450%)  route 0.111ns (29.550%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.164 r  clock_dividor/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.164    clock_dividor/clk_div_reg[16]_i_1_n_5
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[18]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.273ns (71.065%)  route 0.111ns (28.935%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.172 r  clock_dividor/clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.172    clock_dividor/clk_div_reg[16]_i_1_n_6
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[17]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.278ns (71.437%)  route 0.111ns (28.563%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.177 r  clock_dividor/clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.177    clock_dividor/clk_div_reg[16]_i_1_n_4
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.279ns (71.510%)  route 0.111ns (28.490%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.178 r  clock_dividor/clk_div_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.178    clock_dividor/clk_div_reg[20]_i_1_n_7
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[20]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.290ns (72.291%)  route 0.111ns (27.709%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.189 r  clock_dividor/clk_div_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.189    clock_dividor/clk_div_reg[20]_i_1_n_5
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[22]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.519%)  route 0.087ns (40.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.716     1.962    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.100     2.062 r  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          0.087     2.149    inputter/key_row_OBUF[4]
    SLICE_X107Y6         LUT6 (Prop_lut6_I2_O)        0.028     2.177 r  inputter/key_row[2]_i_1/O
                         net (fo=1, routed)           0.000     2.177    inputter/p_0_out[2]
    SLICE_X107Y6         FDRE                                         r  inputter/key_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.956     2.441    inputter/clk_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_row_reg[2]/C
                         clock pessimism             -0.468     1.973    
    SLICE_X107Y6         FDRE (Hold_fdre_C_D)         0.060     2.033    inputter/key_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.298ns (72.833%)  route 0.111ns (27.167%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.197 r  clock_dividor/clk_div_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.197    clock_dividor/clk_div_reg[20]_i_1_n_6
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[21]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.303ns (73.161%)  route 0.111ns (26.839%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.202 r  clock_dividor/clk_div_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.202    clock_dividor/clk_div_reg[20]_i_1_n_4
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[23]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 inputter/key_temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.166%)  route 0.108ns (51.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X106Y7         FDRE                                         r  inputter/key_temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.100     2.061 r  inputter/key_temp2_reg[0]/Q
                         net (fo=2, routed)           0.108     2.168    inputter/key_temp2_reg_n_0_[0]
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[0]/C
                         clock pessimism             -0.465     1.975    
    SLICE_X107Y8         FDRE (Hold_fdre_C_D)         0.040     2.015    inputter/key_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y6  clock_dividor/clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y4  inputter/clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X106Y7   inputter/key_temp2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y135  inputter/sw_temp_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y135  inputter/sw_temp_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y135  inputter/sw_temp_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y135  inputter/sw_temp_reg[9]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y146  clock_dividor/clk_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y148  clock_dividor/clk_div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y148  clock_dividor/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X106Y7   inputter/key_temp2_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X106Y7   inputter/key_temp2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y135  inputter/sw_temp_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y135  inputter/sw_temp_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y135  inputter/sw_temp_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y135  inputter/sw_temp_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y135  inputter/sw_temp_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y135  inputter/sw_temp_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y135  inputter/sw_temp_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y135  inputter/sw_temp_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clock_dividor/clk_div_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clock_dividor/clk_div_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y148  clock_dividor/clk_div_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y148  clock_dividor/clk_div_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y148  clock_dividor/clk_div_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y148  clock_dividor/clk_div_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y149  clock_dividor/clk_div_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y149  clock_dividor/clk_div_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y149  clock_dividor/clk_div_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y149  clock_dividor/clk_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         29747 Endpoints
Min Delay         29747 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.836ns  (logic 5.539ns (23.237%)  route 18.298ns (76.763%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y183        FDRE                         0.000     0.000 r  vga/vga_controller/h_count_reg[1]/C
    SLICE_X60Y183        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga/vga_controller/h_count_reg[1]/Q
                         net (fo=21, routed)          0.272     0.495    vga/vga_controller/h_count_reg_n_0_[1]
    SLICE_X61Y183        LUT2 (Prop_lut2_I0_O)        0.052     0.547 r  vga/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.797     1.344    vga/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X60Y201        LUT6 (Prop_lut6_I1_O)        0.136     1.480 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.246     1.725    vga/vga_controller/h_count_reg[6]_0
    SLICE_X59Y201        LUT5 (Prop_lut5_I3_O)        0.049     1.774 f  vga/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.106     1.880    vga/vga_controller/h_count_reg[8]_1
    SLICE_X59Y201        LUT5 (Prop_lut5_I4_O)        0.136     2.016 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.729     2.745    vga/vga_controller/h_count_reg[8]_0
    SLICE_X57Y202        LUT6 (Prop_lut6_I0_O)        0.043     2.788 r  vga/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.446     3.234    vga/vga_display/C__0[1]
    SLICE_X59Y202        LUT4 (Prop_lut4_I0_O)        0.043     3.277 r  vga/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.277    vga/vga_controller/S[0]
    SLICE_X59Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.386 r  vga/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=448, routed)         3.345     6.731    vga/vga_display/display_data_reg_3200_3263_0_2/ADDRA4
    SLICE_X74Y204        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     6.854 r  vga/vga_display/display_data_reg_3200_3263_0_2/RAMA/O
                         net (fo=1, routed)           0.523     7.377    vga/vga_display/display_data_reg_3200_3263_0_2_n_0
    SLICE_X73Y203        LUT6 (Prop_lut6_I1_O)        0.043     7.420 r  vga/vga_display/text_ascii_carry_i_115/O
                         net (fo=1, routed)           0.000     7.420    vga/vga_display/text_ascii_carry_i_115_n_0
    SLICE_X73Y203        MUXF7 (Prop_muxf7_I0_O)      0.120     7.540 r  vga/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     7.540    vga/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X73Y203        MUXF8 (Prop_muxf8_I0_O)      0.045     7.585 r  vga/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.520     8.106    vga/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X69Y207        LUT6 (Prop_lut6_I0_O)        0.126     8.232 r  vga/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.757     8.989    vga/vga_display/text_ascii0[0]
    SLICE_X60Y205        LUT2 (Prop_lut2_I0_O)        0.043     9.032 r  vga/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.032    vga/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X60Y205        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.156 r  vga/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.283     9.439    vga/vga_display/font_addr0[0]
    SLICE_X60Y202        LUT2 (Prop_lut2_I0_O)        0.124     9.563 r  vga/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.563    vga/vga_display/g0_b0_i_7_n_0
    SLICE_X60Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.672 f  vga/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         2.479    12.151    vga/vga_controller/sel[1]
    SLICE_X51Y174        LUT5 (Prop_lut5_I4_O)        0.129    12.280 r  vga/vga_controller/g51_b1/O
                         net (fo=1, routed)           0.628    12.908    vga/vga_controller/g51_b1_n_0
    SLICE_X54Y176        LUT6 (Prop_lut6_I0_O)        0.136    13.044 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_103/O
                         net (fo=2, routed)           0.736    13.781    vga/vga_controller/vga_r_OBUF[3]_inst_i_103_n_0
    SLICE_X59Y179        LUT6 (Prop_lut6_I5_O)        0.043    13.824 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.000    13.824    vga/vga_display/vga_r_OBUF[3]_inst_i_10_0
    SLICE_X59Y179        MUXF7 (Prop_muxf7_I1_O)      0.108    13.932 r  vga/vga_display/vga_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.932    vga/vga_display/vga_r_OBUF[3]_inst_i_22_n_0
    SLICE_X59Y179        MUXF8 (Prop_muxf8_I1_O)      0.043    13.975 r  vga/vga_display/vga_r_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.633    14.607    vga/vga_controller/vga_r_OBUF[3]_inst_i_1_0[2]
    SLICE_X61Y183        LUT5 (Prop_lut5_I4_O)        0.126    14.733 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.347    15.080    vga/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y183        LUT5 (Prop_lut5_I1_O)        0.043    15.123 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.451    20.574    vga/vga_b_OBUF[0]
    T23                  OBUF (Prop_obuf_I_O)         3.263    23.836 r  vga/vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.836    vga_b[3]
    T23                                                               r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.751ns  (logic 5.535ns (23.303%)  route 18.216ns (76.697%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y183        FDRE                         0.000     0.000 r  vga/vga_controller/h_count_reg[1]/C
    SLICE_X60Y183        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga/vga_controller/h_count_reg[1]/Q
                         net (fo=21, routed)          0.272     0.495    vga/vga_controller/h_count_reg_n_0_[1]
    SLICE_X61Y183        LUT2 (Prop_lut2_I0_O)        0.052     0.547 r  vga/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.797     1.344    vga/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X60Y201        LUT6 (Prop_lut6_I1_O)        0.136     1.480 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.246     1.725    vga/vga_controller/h_count_reg[6]_0
    SLICE_X59Y201        LUT5 (Prop_lut5_I3_O)        0.049     1.774 f  vga/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.106     1.880    vga/vga_controller/h_count_reg[8]_1
    SLICE_X59Y201        LUT5 (Prop_lut5_I4_O)        0.136     2.016 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.729     2.745    vga/vga_controller/h_count_reg[8]_0
    SLICE_X57Y202        LUT6 (Prop_lut6_I0_O)        0.043     2.788 r  vga/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.446     3.234    vga/vga_display/C__0[1]
    SLICE_X59Y202        LUT4 (Prop_lut4_I0_O)        0.043     3.277 r  vga/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.277    vga/vga_controller/S[0]
    SLICE_X59Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.386 r  vga/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=448, routed)         3.345     6.731    vga/vga_display/display_data_reg_3200_3263_0_2/ADDRA4
    SLICE_X74Y204        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     6.854 r  vga/vga_display/display_data_reg_3200_3263_0_2/RAMA/O
                         net (fo=1, routed)           0.523     7.377    vga/vga_display/display_data_reg_3200_3263_0_2_n_0
    SLICE_X73Y203        LUT6 (Prop_lut6_I1_O)        0.043     7.420 r  vga/vga_display/text_ascii_carry_i_115/O
                         net (fo=1, routed)           0.000     7.420    vga/vga_display/text_ascii_carry_i_115_n_0
    SLICE_X73Y203        MUXF7 (Prop_muxf7_I0_O)      0.120     7.540 r  vga/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     7.540    vga/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X73Y203        MUXF8 (Prop_muxf8_I0_O)      0.045     7.585 r  vga/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.520     8.106    vga/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X69Y207        LUT6 (Prop_lut6_I0_O)        0.126     8.232 r  vga/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.757     8.989    vga/vga_display/text_ascii0[0]
    SLICE_X60Y205        LUT2 (Prop_lut2_I0_O)        0.043     9.032 r  vga/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.032    vga/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X60Y205        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.156 r  vga/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.283     9.439    vga/vga_display/font_addr0[0]
    SLICE_X60Y202        LUT2 (Prop_lut2_I0_O)        0.124     9.563 r  vga/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.563    vga/vga_display/g0_b0_i_7_n_0
    SLICE_X60Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.672 f  vga/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         2.479    12.151    vga/vga_controller/sel[1]
    SLICE_X51Y174        LUT5 (Prop_lut5_I4_O)        0.129    12.280 r  vga/vga_controller/g51_b1/O
                         net (fo=1, routed)           0.628    12.908    vga/vga_controller/g51_b1_n_0
    SLICE_X54Y176        LUT6 (Prop_lut6_I0_O)        0.136    13.044 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_103/O
                         net (fo=2, routed)           0.736    13.781    vga/vga_controller/vga_r_OBUF[3]_inst_i_103_n_0
    SLICE_X59Y179        LUT6 (Prop_lut6_I5_O)        0.043    13.824 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.000    13.824    vga/vga_display/vga_r_OBUF[3]_inst_i_10_0
    SLICE_X59Y179        MUXF7 (Prop_muxf7_I1_O)      0.108    13.932 r  vga/vga_display/vga_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.932    vga/vga_display/vga_r_OBUF[3]_inst_i_22_n_0
    SLICE_X59Y179        MUXF8 (Prop_muxf8_I1_O)      0.043    13.975 r  vga/vga_display/vga_r_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.633    14.607    vga/vga_controller/vga_r_OBUF[3]_inst_i_1_0[2]
    SLICE_X61Y183        LUT5 (Prop_lut5_I4_O)        0.126    14.733 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.347    15.080    vga/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y183        LUT5 (Prop_lut5_I1_O)        0.043    15.123 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.370    20.492    vga/vga_b_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.259    23.751 r  vga/vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.751    vga_b[2]
    T22                                                               r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.649ns  (logic 5.518ns (23.332%)  route 18.131ns (76.668%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y183        FDRE                         0.000     0.000 r  vga/vga_controller/h_count_reg[1]/C
    SLICE_X60Y183        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga/vga_controller/h_count_reg[1]/Q
                         net (fo=21, routed)          0.272     0.495    vga/vga_controller/h_count_reg_n_0_[1]
    SLICE_X61Y183        LUT2 (Prop_lut2_I0_O)        0.052     0.547 r  vga/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.797     1.344    vga/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X60Y201        LUT6 (Prop_lut6_I1_O)        0.136     1.480 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.246     1.725    vga/vga_controller/h_count_reg[6]_0
    SLICE_X59Y201        LUT5 (Prop_lut5_I3_O)        0.049     1.774 f  vga/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.106     1.880    vga/vga_controller/h_count_reg[8]_1
    SLICE_X59Y201        LUT5 (Prop_lut5_I4_O)        0.136     2.016 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.729     2.745    vga/vga_controller/h_count_reg[8]_0
    SLICE_X57Y202        LUT6 (Prop_lut6_I0_O)        0.043     2.788 r  vga/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.446     3.234    vga/vga_display/C__0[1]
    SLICE_X59Y202        LUT4 (Prop_lut4_I0_O)        0.043     3.277 r  vga/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.277    vga/vga_controller/S[0]
    SLICE_X59Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.386 r  vga/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=448, routed)         3.345     6.731    vga/vga_display/display_data_reg_3200_3263_0_2/ADDRA4
    SLICE_X74Y204        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     6.854 r  vga/vga_display/display_data_reg_3200_3263_0_2/RAMA/O
                         net (fo=1, routed)           0.523     7.377    vga/vga_display/display_data_reg_3200_3263_0_2_n_0
    SLICE_X73Y203        LUT6 (Prop_lut6_I1_O)        0.043     7.420 r  vga/vga_display/text_ascii_carry_i_115/O
                         net (fo=1, routed)           0.000     7.420    vga/vga_display/text_ascii_carry_i_115_n_0
    SLICE_X73Y203        MUXF7 (Prop_muxf7_I0_O)      0.120     7.540 r  vga/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     7.540    vga/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X73Y203        MUXF8 (Prop_muxf8_I0_O)      0.045     7.585 r  vga/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.520     8.106    vga/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X69Y207        LUT6 (Prop_lut6_I0_O)        0.126     8.232 r  vga/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.757     8.989    vga/vga_display/text_ascii0[0]
    SLICE_X60Y205        LUT2 (Prop_lut2_I0_O)        0.043     9.032 r  vga/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.032    vga/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X60Y205        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.156 r  vga/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.283     9.439    vga/vga_display/font_addr0[0]
    SLICE_X60Y202        LUT2 (Prop_lut2_I0_O)        0.124     9.563 r  vga/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.563    vga/vga_display/g0_b0_i_7_n_0
    SLICE_X60Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.672 f  vga/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         2.479    12.151    vga/vga_controller/sel[1]
    SLICE_X51Y174        LUT5 (Prop_lut5_I4_O)        0.129    12.280 r  vga/vga_controller/g51_b1/O
                         net (fo=1, routed)           0.628    12.908    vga/vga_controller/g51_b1_n_0
    SLICE_X54Y176        LUT6 (Prop_lut6_I0_O)        0.136    13.044 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_103/O
                         net (fo=2, routed)           0.736    13.781    vga/vga_controller/vga_r_OBUF[3]_inst_i_103_n_0
    SLICE_X59Y179        LUT6 (Prop_lut6_I5_O)        0.043    13.824 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.000    13.824    vga/vga_display/vga_r_OBUF[3]_inst_i_10_0
    SLICE_X59Y179        MUXF7 (Prop_muxf7_I1_O)      0.108    13.932 r  vga/vga_display/vga_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.932    vga/vga_display/vga_r_OBUF[3]_inst_i_22_n_0
    SLICE_X59Y179        MUXF8 (Prop_muxf8_I1_O)      0.043    13.975 r  vga/vga_display/vga_r_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.633    14.607    vga/vga_controller/vga_r_OBUF[3]_inst_i_1_0[2]
    SLICE_X61Y183        LUT5 (Prop_lut5_I4_O)        0.126    14.733 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.347    15.080    vga/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y183        LUT5 (Prop_lut5_I1_O)        0.043    15.123 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.285    20.407    vga/vga_b_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         3.242    23.649 r  vga/vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.649    vga_b[1]
    R20                                                               r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.564ns  (logic 5.518ns (23.417%)  route 18.046ns (76.583%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y183        FDRE                         0.000     0.000 r  vga/vga_controller/h_count_reg[1]/C
    SLICE_X60Y183        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga/vga_controller/h_count_reg[1]/Q
                         net (fo=21, routed)          0.272     0.495    vga/vga_controller/h_count_reg_n_0_[1]
    SLICE_X61Y183        LUT2 (Prop_lut2_I0_O)        0.052     0.547 r  vga/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.797     1.344    vga/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X60Y201        LUT6 (Prop_lut6_I1_O)        0.136     1.480 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.246     1.725    vga/vga_controller/h_count_reg[6]_0
    SLICE_X59Y201        LUT5 (Prop_lut5_I3_O)        0.049     1.774 f  vga/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.106     1.880    vga/vga_controller/h_count_reg[8]_1
    SLICE_X59Y201        LUT5 (Prop_lut5_I4_O)        0.136     2.016 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.729     2.745    vga/vga_controller/h_count_reg[8]_0
    SLICE_X57Y202        LUT6 (Prop_lut6_I0_O)        0.043     2.788 r  vga/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.446     3.234    vga/vga_display/C__0[1]
    SLICE_X59Y202        LUT4 (Prop_lut4_I0_O)        0.043     3.277 r  vga/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.277    vga/vga_controller/S[0]
    SLICE_X59Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.386 r  vga/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=448, routed)         3.345     6.731    vga/vga_display/display_data_reg_3200_3263_0_2/ADDRA4
    SLICE_X74Y204        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     6.854 r  vga/vga_display/display_data_reg_3200_3263_0_2/RAMA/O
                         net (fo=1, routed)           0.523     7.377    vga/vga_display/display_data_reg_3200_3263_0_2_n_0
    SLICE_X73Y203        LUT6 (Prop_lut6_I1_O)        0.043     7.420 r  vga/vga_display/text_ascii_carry_i_115/O
                         net (fo=1, routed)           0.000     7.420    vga/vga_display/text_ascii_carry_i_115_n_0
    SLICE_X73Y203        MUXF7 (Prop_muxf7_I0_O)      0.120     7.540 r  vga/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     7.540    vga/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X73Y203        MUXF8 (Prop_muxf8_I0_O)      0.045     7.585 r  vga/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.520     8.106    vga/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X69Y207        LUT6 (Prop_lut6_I0_O)        0.126     8.232 r  vga/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.757     8.989    vga/vga_display/text_ascii0[0]
    SLICE_X60Y205        LUT2 (Prop_lut2_I0_O)        0.043     9.032 r  vga/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.032    vga/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X60Y205        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.156 r  vga/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.283     9.439    vga/vga_display/font_addr0[0]
    SLICE_X60Y202        LUT2 (Prop_lut2_I0_O)        0.124     9.563 r  vga/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.563    vga/vga_display/g0_b0_i_7_n_0
    SLICE_X60Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.672 f  vga/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         2.479    12.151    vga/vga_controller/sel[1]
    SLICE_X51Y174        LUT5 (Prop_lut5_I4_O)        0.129    12.280 r  vga/vga_controller/g51_b1/O
                         net (fo=1, routed)           0.628    12.908    vga/vga_controller/g51_b1_n_0
    SLICE_X54Y176        LUT6 (Prop_lut6_I0_O)        0.136    13.044 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_103/O
                         net (fo=2, routed)           0.736    13.781    vga/vga_controller/vga_r_OBUF[3]_inst_i_103_n_0
    SLICE_X59Y179        LUT6 (Prop_lut6_I5_O)        0.043    13.824 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.000    13.824    vga/vga_display/vga_r_OBUF[3]_inst_i_10_0
    SLICE_X59Y179        MUXF7 (Prop_muxf7_I1_O)      0.108    13.932 r  vga/vga_display/vga_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.932    vga/vga_display/vga_r_OBUF[3]_inst_i_22_n_0
    SLICE_X59Y179        MUXF8 (Prop_muxf8_I1_O)      0.043    13.975 r  vga/vga_display/vga_r_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.633    14.607    vga/vga_controller/vga_r_OBUF[3]_inst_i_1_0[2]
    SLICE_X61Y183        LUT5 (Prop_lut5_I4_O)        0.126    14.733 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.347    15.080    vga/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y183        LUT5 (Prop_lut5_I1_O)        0.043    15.123 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.200    20.322    vga/vga_b_OBUF[0]
    T20                  OBUF (Prop_obuf_I_O)         3.242    23.564 r  vga/vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.564    vga_b[0]
    T20                                                               r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.515ns  (logic 5.554ns (23.618%)  route 17.961ns (76.382%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y183        FDRE                         0.000     0.000 r  vga/vga_controller/h_count_reg[1]/C
    SLICE_X60Y183        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga/vga_controller/h_count_reg[1]/Q
                         net (fo=21, routed)          0.272     0.495    vga/vga_controller/h_count_reg_n_0_[1]
    SLICE_X61Y183        LUT2 (Prop_lut2_I0_O)        0.052     0.547 r  vga/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.797     1.344    vga/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X60Y201        LUT6 (Prop_lut6_I1_O)        0.136     1.480 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.246     1.725    vga/vga_controller/h_count_reg[6]_0
    SLICE_X59Y201        LUT5 (Prop_lut5_I3_O)        0.049     1.774 f  vga/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.106     1.880    vga/vga_controller/h_count_reg[8]_1
    SLICE_X59Y201        LUT5 (Prop_lut5_I4_O)        0.136     2.016 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.729     2.745    vga/vga_controller/h_count_reg[8]_0
    SLICE_X57Y202        LUT6 (Prop_lut6_I0_O)        0.043     2.788 r  vga/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.446     3.234    vga/vga_display/C__0[1]
    SLICE_X59Y202        LUT4 (Prop_lut4_I0_O)        0.043     3.277 r  vga/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.277    vga/vga_controller/S[0]
    SLICE_X59Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.386 r  vga/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=448, routed)         3.345     6.731    vga/vga_display/display_data_reg_3200_3263_0_2/ADDRA4
    SLICE_X74Y204        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     6.854 r  vga/vga_display/display_data_reg_3200_3263_0_2/RAMA/O
                         net (fo=1, routed)           0.523     7.377    vga/vga_display/display_data_reg_3200_3263_0_2_n_0
    SLICE_X73Y203        LUT6 (Prop_lut6_I1_O)        0.043     7.420 r  vga/vga_display/text_ascii_carry_i_115/O
                         net (fo=1, routed)           0.000     7.420    vga/vga_display/text_ascii_carry_i_115_n_0
    SLICE_X73Y203        MUXF7 (Prop_muxf7_I0_O)      0.120     7.540 r  vga/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     7.540    vga/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X73Y203        MUXF8 (Prop_muxf8_I0_O)      0.045     7.585 r  vga/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.520     8.106    vga/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X69Y207        LUT6 (Prop_lut6_I0_O)        0.126     8.232 r  vga/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.757     8.989    vga/vga_display/text_ascii0[0]
    SLICE_X60Y205        LUT2 (Prop_lut2_I0_O)        0.043     9.032 r  vga/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.032    vga/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X60Y205        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.156 r  vga/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.283     9.439    vga/vga_display/font_addr0[0]
    SLICE_X60Y202        LUT2 (Prop_lut2_I0_O)        0.124     9.563 r  vga/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.563    vga/vga_display/g0_b0_i_7_n_0
    SLICE_X60Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.672 f  vga/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         2.479    12.151    vga/vga_controller/sel[1]
    SLICE_X51Y174        LUT5 (Prop_lut5_I4_O)        0.129    12.280 r  vga/vga_controller/g51_b1/O
                         net (fo=1, routed)           0.628    12.908    vga/vga_controller/g51_b1_n_0
    SLICE_X54Y176        LUT6 (Prop_lut6_I0_O)        0.136    13.044 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_103/O
                         net (fo=2, routed)           0.736    13.781    vga/vga_controller/vga_r_OBUF[3]_inst_i_103_n_0
    SLICE_X59Y179        LUT6 (Prop_lut6_I5_O)        0.043    13.824 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.000    13.824    vga/vga_display/vga_r_OBUF[3]_inst_i_10_0
    SLICE_X59Y179        MUXF7 (Prop_muxf7_I1_O)      0.108    13.932 r  vga/vga_display/vga_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.932    vga/vga_display/vga_r_OBUF[3]_inst_i_22_n_0
    SLICE_X59Y179        MUXF8 (Prop_muxf8_I1_O)      0.043    13.975 r  vga/vga_display/vga_r_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.633    14.607    vga/vga_controller/vga_r_OBUF[3]_inst_i_1_0[2]
    SLICE_X61Y183        LUT5 (Prop_lut5_I4_O)        0.126    14.733 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.347    15.080    vga/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y183        LUT5 (Prop_lut5_I1_O)        0.043    15.123 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.114    20.237    vga/vga_b_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         3.278    23.515 r  vga/vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.515    vga_g[3]
    T25                                                               r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.426ns  (logic 5.550ns (23.693%)  route 17.876ns (76.307%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y183        FDRE                         0.000     0.000 r  vga/vga_controller/h_count_reg[1]/C
    SLICE_X60Y183        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga/vga_controller/h_count_reg[1]/Q
                         net (fo=21, routed)          0.272     0.495    vga/vga_controller/h_count_reg_n_0_[1]
    SLICE_X61Y183        LUT2 (Prop_lut2_I0_O)        0.052     0.547 r  vga/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.797     1.344    vga/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X60Y201        LUT6 (Prop_lut6_I1_O)        0.136     1.480 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.246     1.725    vga/vga_controller/h_count_reg[6]_0
    SLICE_X59Y201        LUT5 (Prop_lut5_I3_O)        0.049     1.774 f  vga/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.106     1.880    vga/vga_controller/h_count_reg[8]_1
    SLICE_X59Y201        LUT5 (Prop_lut5_I4_O)        0.136     2.016 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.729     2.745    vga/vga_controller/h_count_reg[8]_0
    SLICE_X57Y202        LUT6 (Prop_lut6_I0_O)        0.043     2.788 r  vga/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.446     3.234    vga/vga_display/C__0[1]
    SLICE_X59Y202        LUT4 (Prop_lut4_I0_O)        0.043     3.277 r  vga/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.277    vga/vga_controller/S[0]
    SLICE_X59Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.386 r  vga/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=448, routed)         3.345     6.731    vga/vga_display/display_data_reg_3200_3263_0_2/ADDRA4
    SLICE_X74Y204        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     6.854 r  vga/vga_display/display_data_reg_3200_3263_0_2/RAMA/O
                         net (fo=1, routed)           0.523     7.377    vga/vga_display/display_data_reg_3200_3263_0_2_n_0
    SLICE_X73Y203        LUT6 (Prop_lut6_I1_O)        0.043     7.420 r  vga/vga_display/text_ascii_carry_i_115/O
                         net (fo=1, routed)           0.000     7.420    vga/vga_display/text_ascii_carry_i_115_n_0
    SLICE_X73Y203        MUXF7 (Prop_muxf7_I0_O)      0.120     7.540 r  vga/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     7.540    vga/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X73Y203        MUXF8 (Prop_muxf8_I0_O)      0.045     7.585 r  vga/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.520     8.106    vga/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X69Y207        LUT6 (Prop_lut6_I0_O)        0.126     8.232 r  vga/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.757     8.989    vga/vga_display/text_ascii0[0]
    SLICE_X60Y205        LUT2 (Prop_lut2_I0_O)        0.043     9.032 r  vga/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.032    vga/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X60Y205        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.156 r  vga/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.283     9.439    vga/vga_display/font_addr0[0]
    SLICE_X60Y202        LUT2 (Prop_lut2_I0_O)        0.124     9.563 r  vga/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.563    vga/vga_display/g0_b0_i_7_n_0
    SLICE_X60Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.672 f  vga/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         2.479    12.151    vga/vga_controller/sel[1]
    SLICE_X51Y174        LUT5 (Prop_lut5_I4_O)        0.129    12.280 r  vga/vga_controller/g51_b1/O
                         net (fo=1, routed)           0.628    12.908    vga/vga_controller/g51_b1_n_0
    SLICE_X54Y176        LUT6 (Prop_lut6_I0_O)        0.136    13.044 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_103/O
                         net (fo=2, routed)           0.736    13.781    vga/vga_controller/vga_r_OBUF[3]_inst_i_103_n_0
    SLICE_X59Y179        LUT6 (Prop_lut6_I5_O)        0.043    13.824 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.000    13.824    vga/vga_display/vga_r_OBUF[3]_inst_i_10_0
    SLICE_X59Y179        MUXF7 (Prop_muxf7_I1_O)      0.108    13.932 r  vga/vga_display/vga_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.932    vga/vga_display/vga_r_OBUF[3]_inst_i_22_n_0
    SLICE_X59Y179        MUXF8 (Prop_muxf8_I1_O)      0.043    13.975 r  vga/vga_display/vga_r_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.633    14.607    vga/vga_controller/vga_r_OBUF[3]_inst_i_1_0[2]
    SLICE_X61Y183        LUT5 (Prop_lut5_I4_O)        0.126    14.733 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.347    15.080    vga/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y183        LUT5 (Prop_lut5_I1_O)        0.043    15.123 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.029    20.152    vga/vga_b_OBUF[0]
    T24                  OBUF (Prop_obuf_I_O)         3.274    23.426 r  vga/vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.426    vga_g[2]
    T24                                                               r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.334ns  (logic 5.543ns (23.754%)  route 17.791ns (76.246%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y183        FDRE                         0.000     0.000 r  vga/vga_controller/h_count_reg[1]/C
    SLICE_X60Y183        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga/vga_controller/h_count_reg[1]/Q
                         net (fo=21, routed)          0.272     0.495    vga/vga_controller/h_count_reg_n_0_[1]
    SLICE_X61Y183        LUT2 (Prop_lut2_I0_O)        0.052     0.547 r  vga/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.797     1.344    vga/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X60Y201        LUT6 (Prop_lut6_I1_O)        0.136     1.480 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.246     1.725    vga/vga_controller/h_count_reg[6]_0
    SLICE_X59Y201        LUT5 (Prop_lut5_I3_O)        0.049     1.774 f  vga/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.106     1.880    vga/vga_controller/h_count_reg[8]_1
    SLICE_X59Y201        LUT5 (Prop_lut5_I4_O)        0.136     2.016 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.729     2.745    vga/vga_controller/h_count_reg[8]_0
    SLICE_X57Y202        LUT6 (Prop_lut6_I0_O)        0.043     2.788 r  vga/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.446     3.234    vga/vga_display/C__0[1]
    SLICE_X59Y202        LUT4 (Prop_lut4_I0_O)        0.043     3.277 r  vga/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.277    vga/vga_controller/S[0]
    SLICE_X59Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.386 r  vga/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=448, routed)         3.345     6.731    vga/vga_display/display_data_reg_3200_3263_0_2/ADDRA4
    SLICE_X74Y204        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     6.854 r  vga/vga_display/display_data_reg_3200_3263_0_2/RAMA/O
                         net (fo=1, routed)           0.523     7.377    vga/vga_display/display_data_reg_3200_3263_0_2_n_0
    SLICE_X73Y203        LUT6 (Prop_lut6_I1_O)        0.043     7.420 r  vga/vga_display/text_ascii_carry_i_115/O
                         net (fo=1, routed)           0.000     7.420    vga/vga_display/text_ascii_carry_i_115_n_0
    SLICE_X73Y203        MUXF7 (Prop_muxf7_I0_O)      0.120     7.540 r  vga/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     7.540    vga/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X73Y203        MUXF8 (Prop_muxf8_I0_O)      0.045     7.585 r  vga/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.520     8.106    vga/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X69Y207        LUT6 (Prop_lut6_I0_O)        0.126     8.232 r  vga/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.757     8.989    vga/vga_display/text_ascii0[0]
    SLICE_X60Y205        LUT2 (Prop_lut2_I0_O)        0.043     9.032 r  vga/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.032    vga/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X60Y205        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.156 r  vga/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.283     9.439    vga/vga_display/font_addr0[0]
    SLICE_X60Y202        LUT2 (Prop_lut2_I0_O)        0.124     9.563 r  vga/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.563    vga/vga_display/g0_b0_i_7_n_0
    SLICE_X60Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.672 f  vga/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         2.479    12.151    vga/vga_controller/sel[1]
    SLICE_X51Y174        LUT5 (Prop_lut5_I4_O)        0.129    12.280 r  vga/vga_controller/g51_b1/O
                         net (fo=1, routed)           0.628    12.908    vga/vga_controller/g51_b1_n_0
    SLICE_X54Y176        LUT6 (Prop_lut6_I0_O)        0.136    13.044 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_103/O
                         net (fo=2, routed)           0.736    13.781    vga/vga_controller/vga_r_OBUF[3]_inst_i_103_n_0
    SLICE_X59Y179        LUT6 (Prop_lut6_I5_O)        0.043    13.824 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.000    13.824    vga/vga_display/vga_r_OBUF[3]_inst_i_10_0
    SLICE_X59Y179        MUXF7 (Prop_muxf7_I1_O)      0.108    13.932 r  vga/vga_display/vga_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.932    vga/vga_display/vga_r_OBUF[3]_inst_i_22_n_0
    SLICE_X59Y179        MUXF8 (Prop_muxf8_I1_O)      0.043    13.975 r  vga/vga_display/vga_r_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.633    14.607    vga/vga_controller/vga_r_OBUF[3]_inst_i_1_0[2]
    SLICE_X61Y183        LUT5 (Prop_lut5_I4_O)        0.126    14.733 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.347    15.080    vga/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y183        LUT5 (Prop_lut5_I1_O)        0.043    15.123 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.944    20.067    vga/vga_b_OBUF[0]
    R23                  OBUF (Prop_obuf_I_O)         3.267    23.334 r  vga/vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.334    vga_g[1]
    R23                                                               r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.245ns  (logic 5.539ns (23.829%)  route 17.706ns (76.171%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y183        FDRE                         0.000     0.000 r  vga/vga_controller/h_count_reg[1]/C
    SLICE_X60Y183        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga/vga_controller/h_count_reg[1]/Q
                         net (fo=21, routed)          0.272     0.495    vga/vga_controller/h_count_reg_n_0_[1]
    SLICE_X61Y183        LUT2 (Prop_lut2_I0_O)        0.052     0.547 r  vga/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.797     1.344    vga/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X60Y201        LUT6 (Prop_lut6_I1_O)        0.136     1.480 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.246     1.725    vga/vga_controller/h_count_reg[6]_0
    SLICE_X59Y201        LUT5 (Prop_lut5_I3_O)        0.049     1.774 f  vga/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.106     1.880    vga/vga_controller/h_count_reg[8]_1
    SLICE_X59Y201        LUT5 (Prop_lut5_I4_O)        0.136     2.016 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.729     2.745    vga/vga_controller/h_count_reg[8]_0
    SLICE_X57Y202        LUT6 (Prop_lut6_I0_O)        0.043     2.788 r  vga/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.446     3.234    vga/vga_display/C__0[1]
    SLICE_X59Y202        LUT4 (Prop_lut4_I0_O)        0.043     3.277 r  vga/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.277    vga/vga_controller/S[0]
    SLICE_X59Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.386 r  vga/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=448, routed)         3.345     6.731    vga/vga_display/display_data_reg_3200_3263_0_2/ADDRA4
    SLICE_X74Y204        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     6.854 r  vga/vga_display/display_data_reg_3200_3263_0_2/RAMA/O
                         net (fo=1, routed)           0.523     7.377    vga/vga_display/display_data_reg_3200_3263_0_2_n_0
    SLICE_X73Y203        LUT6 (Prop_lut6_I1_O)        0.043     7.420 r  vga/vga_display/text_ascii_carry_i_115/O
                         net (fo=1, routed)           0.000     7.420    vga/vga_display/text_ascii_carry_i_115_n_0
    SLICE_X73Y203        MUXF7 (Prop_muxf7_I0_O)      0.120     7.540 r  vga/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     7.540    vga/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X73Y203        MUXF8 (Prop_muxf8_I0_O)      0.045     7.585 r  vga/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.520     8.106    vga/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X69Y207        LUT6 (Prop_lut6_I0_O)        0.126     8.232 r  vga/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.757     8.989    vga/vga_display/text_ascii0[0]
    SLICE_X60Y205        LUT2 (Prop_lut2_I0_O)        0.043     9.032 r  vga/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.032    vga/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X60Y205        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.156 r  vga/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.283     9.439    vga/vga_display/font_addr0[0]
    SLICE_X60Y202        LUT2 (Prop_lut2_I0_O)        0.124     9.563 r  vga/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.563    vga/vga_display/g0_b0_i_7_n_0
    SLICE_X60Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.672 f  vga/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         2.479    12.151    vga/vga_controller/sel[1]
    SLICE_X51Y174        LUT5 (Prop_lut5_I4_O)        0.129    12.280 r  vga/vga_controller/g51_b1/O
                         net (fo=1, routed)           0.628    12.908    vga/vga_controller/g51_b1_n_0
    SLICE_X54Y176        LUT6 (Prop_lut6_I0_O)        0.136    13.044 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_103/O
                         net (fo=2, routed)           0.736    13.781    vga/vga_controller/vga_r_OBUF[3]_inst_i_103_n_0
    SLICE_X59Y179        LUT6 (Prop_lut6_I5_O)        0.043    13.824 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.000    13.824    vga/vga_display/vga_r_OBUF[3]_inst_i_10_0
    SLICE_X59Y179        MUXF7 (Prop_muxf7_I1_O)      0.108    13.932 r  vga/vga_display/vga_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.932    vga/vga_display/vga_r_OBUF[3]_inst_i_22_n_0
    SLICE_X59Y179        MUXF8 (Prop_muxf8_I1_O)      0.043    13.975 r  vga/vga_display/vga_r_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.633    14.607    vga/vga_controller/vga_r_OBUF[3]_inst_i_1_0[2]
    SLICE_X61Y183        LUT5 (Prop_lut5_I4_O)        0.126    14.733 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.347    15.080    vga/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y183        LUT5 (Prop_lut5_I1_O)        0.043    15.123 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.859    19.982    vga/vga_b_OBUF[0]
    R22                  OBUF (Prop_obuf_I_O)         3.263    23.245 r  vga/vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.245    vga_g[0]
    R22                                                               r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.147ns  (logic 5.526ns (23.875%)  route 17.621ns (76.125%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y183        FDRE                         0.000     0.000 r  vga/vga_controller/h_count_reg[1]/C
    SLICE_X60Y183        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga/vga_controller/h_count_reg[1]/Q
                         net (fo=21, routed)          0.272     0.495    vga/vga_controller/h_count_reg_n_0_[1]
    SLICE_X61Y183        LUT2 (Prop_lut2_I0_O)        0.052     0.547 r  vga/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.797     1.344    vga/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X60Y201        LUT6 (Prop_lut6_I1_O)        0.136     1.480 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.246     1.725    vga/vga_controller/h_count_reg[6]_0
    SLICE_X59Y201        LUT5 (Prop_lut5_I3_O)        0.049     1.774 f  vga/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.106     1.880    vga/vga_controller/h_count_reg[8]_1
    SLICE_X59Y201        LUT5 (Prop_lut5_I4_O)        0.136     2.016 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.729     2.745    vga/vga_controller/h_count_reg[8]_0
    SLICE_X57Y202        LUT6 (Prop_lut6_I0_O)        0.043     2.788 r  vga/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.446     3.234    vga/vga_display/C__0[1]
    SLICE_X59Y202        LUT4 (Prop_lut4_I0_O)        0.043     3.277 r  vga/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.277    vga/vga_controller/S[0]
    SLICE_X59Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.386 r  vga/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=448, routed)         3.345     6.731    vga/vga_display/display_data_reg_3200_3263_0_2/ADDRA4
    SLICE_X74Y204        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     6.854 r  vga/vga_display/display_data_reg_3200_3263_0_2/RAMA/O
                         net (fo=1, routed)           0.523     7.377    vga/vga_display/display_data_reg_3200_3263_0_2_n_0
    SLICE_X73Y203        LUT6 (Prop_lut6_I1_O)        0.043     7.420 r  vga/vga_display/text_ascii_carry_i_115/O
                         net (fo=1, routed)           0.000     7.420    vga/vga_display/text_ascii_carry_i_115_n_0
    SLICE_X73Y203        MUXF7 (Prop_muxf7_I0_O)      0.120     7.540 r  vga/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     7.540    vga/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X73Y203        MUXF8 (Prop_muxf8_I0_O)      0.045     7.585 r  vga/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.520     8.106    vga/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X69Y207        LUT6 (Prop_lut6_I0_O)        0.126     8.232 r  vga/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.757     8.989    vga/vga_display/text_ascii0[0]
    SLICE_X60Y205        LUT2 (Prop_lut2_I0_O)        0.043     9.032 r  vga/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.032    vga/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X60Y205        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.156 r  vga/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.283     9.439    vga/vga_display/font_addr0[0]
    SLICE_X60Y202        LUT2 (Prop_lut2_I0_O)        0.124     9.563 r  vga/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.563    vga/vga_display/g0_b0_i_7_n_0
    SLICE_X60Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.672 f  vga/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         2.479    12.151    vga/vga_controller/sel[1]
    SLICE_X51Y174        LUT5 (Prop_lut5_I4_O)        0.129    12.280 r  vga/vga_controller/g51_b1/O
                         net (fo=1, routed)           0.628    12.908    vga/vga_controller/g51_b1_n_0
    SLICE_X54Y176        LUT6 (Prop_lut6_I0_O)        0.136    13.044 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_103/O
                         net (fo=2, routed)           0.736    13.781    vga/vga_controller/vga_r_OBUF[3]_inst_i_103_n_0
    SLICE_X59Y179        LUT6 (Prop_lut6_I5_O)        0.043    13.824 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.000    13.824    vga/vga_display/vga_r_OBUF[3]_inst_i_10_0
    SLICE_X59Y179        MUXF7 (Prop_muxf7_I1_O)      0.108    13.932 r  vga/vga_display/vga_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.932    vga/vga_display/vga_r_OBUF[3]_inst_i_22_n_0
    SLICE_X59Y179        MUXF8 (Prop_muxf8_I1_O)      0.043    13.975 r  vga/vga_display/vga_r_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.633    14.607    vga/vga_controller/vga_r_OBUF[3]_inst_i_1_0[2]
    SLICE_X61Y183        LUT5 (Prop_lut5_I4_O)        0.126    14.733 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.347    15.080    vga/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y183        LUT5 (Prop_lut5_I1_O)        0.043    15.123 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.774    19.897    vga/vga_b_OBUF[0]
    P21                  OBUF (Prop_obuf_I_O)         3.250    23.147 r  vga/vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.147    vga_r[3]
    P21                                                               r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.063ns  (logic 5.527ns (23.966%)  route 17.536ns (76.034%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y183        FDRE                         0.000     0.000 r  vga/vga_controller/h_count_reg[1]/C
    SLICE_X60Y183        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga/vga_controller/h_count_reg[1]/Q
                         net (fo=21, routed)          0.272     0.495    vga/vga_controller/h_count_reg_n_0_[1]
    SLICE_X61Y183        LUT2 (Prop_lut2_I0_O)        0.052     0.547 r  vga/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.797     1.344    vga/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X60Y201        LUT6 (Prop_lut6_I1_O)        0.136     1.480 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.246     1.725    vga/vga_controller/h_count_reg[6]_0
    SLICE_X59Y201        LUT5 (Prop_lut5_I3_O)        0.049     1.774 f  vga/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.106     1.880    vga/vga_controller/h_count_reg[8]_1
    SLICE_X59Y201        LUT5 (Prop_lut5_I4_O)        0.136     2.016 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.729     2.745    vga/vga_controller/h_count_reg[8]_0
    SLICE_X57Y202        LUT6 (Prop_lut6_I0_O)        0.043     2.788 r  vga/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.446     3.234    vga/vga_display/C__0[1]
    SLICE_X59Y202        LUT4 (Prop_lut4_I0_O)        0.043     3.277 r  vga/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.277    vga/vga_controller/S[0]
    SLICE_X59Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.386 r  vga/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=448, routed)         3.345     6.731    vga/vga_display/display_data_reg_3200_3263_0_2/ADDRA4
    SLICE_X74Y204        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     6.854 r  vga/vga_display/display_data_reg_3200_3263_0_2/RAMA/O
                         net (fo=1, routed)           0.523     7.377    vga/vga_display/display_data_reg_3200_3263_0_2_n_0
    SLICE_X73Y203        LUT6 (Prop_lut6_I1_O)        0.043     7.420 r  vga/vga_display/text_ascii_carry_i_115/O
                         net (fo=1, routed)           0.000     7.420    vga/vga_display/text_ascii_carry_i_115_n_0
    SLICE_X73Y203        MUXF7 (Prop_muxf7_I0_O)      0.120     7.540 r  vga/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     7.540    vga/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X73Y203        MUXF8 (Prop_muxf8_I0_O)      0.045     7.585 r  vga/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.520     8.106    vga/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X69Y207        LUT6 (Prop_lut6_I0_O)        0.126     8.232 r  vga/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.757     8.989    vga/vga_display/text_ascii0[0]
    SLICE_X60Y205        LUT2 (Prop_lut2_I0_O)        0.043     9.032 r  vga/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.032    vga/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X60Y205        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.156 r  vga/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.283     9.439    vga/vga_display/font_addr0[0]
    SLICE_X60Y202        LUT2 (Prop_lut2_I0_O)        0.124     9.563 r  vga/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.563    vga/vga_display/g0_b0_i_7_n_0
    SLICE_X60Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.672 f  vga/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         2.479    12.151    vga/vga_controller/sel[1]
    SLICE_X51Y174        LUT5 (Prop_lut5_I4_O)        0.129    12.280 r  vga/vga_controller/g51_b1/O
                         net (fo=1, routed)           0.628    12.908    vga/vga_controller/g51_b1_n_0
    SLICE_X54Y176        LUT6 (Prop_lut6_I0_O)        0.136    13.044 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_103/O
                         net (fo=2, routed)           0.736    13.781    vga/vga_controller/vga_r_OBUF[3]_inst_i_103_n_0
    SLICE_X59Y179        LUT6 (Prop_lut6_I5_O)        0.043    13.824 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.000    13.824    vga/vga_display/vga_r_OBUF[3]_inst_i_10_0
    SLICE_X59Y179        MUXF7 (Prop_muxf7_I1_O)      0.108    13.932 r  vga/vga_display/vga_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.932    vga/vga_display/vga_r_OBUF[3]_inst_i_22_n_0
    SLICE_X59Y179        MUXF8 (Prop_muxf8_I1_O)      0.043    13.975 r  vga/vga_display/vga_r_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.633    14.607    vga/vga_controller/vga_r_OBUF[3]_inst_i_1_0[2]
    SLICE_X61Y183        LUT5 (Prop_lut5_I4_O)        0.126    14.733 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.347    15.080    vga/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y183        LUT5 (Prop_lut5_I1_O)        0.043    15.123 r  vga/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.689    19.812    vga/vga_b_OBUF[0]
    R21                  OBUF (Prop_obuf_I_O)         3.251    23.063 r  vga/vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.063    vga_r[2]
    R21                                                               r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/IdEx_is_lui_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/ExMa_is_lui_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.163ns  (logic 0.100ns (61.333%)  route 0.063ns (38.667%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y220        FDCE                         0.000     0.000 r  core/IdEx_is_lui_reg/C
    SLICE_X67Y220        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/IdEx_is_lui_reg/Q
                         net (fo=2, routed)           0.063     0.163    core/IdEx_is_lui
    SLICE_X67Y220        FDCE                                         r  core/ExMa_is_lui_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/IdEx_pc_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/ExMa_pc_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.168ns  (logic 0.107ns (63.521%)  route 0.061ns (36.479%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y229        FDCE                         0.000     0.000 r  core/IdEx_pc_reg[22]/C
    SLICE_X76Y229        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  core/IdEx_pc_reg[22]/Q
                         net (fo=2, routed)           0.061     0.168    core/IdEx_pc_reg[31]_0[22]
    SLICE_X77Y229        FDCE                                         r  core/ExMa_pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/IdEx_pc_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/ExMa_pc_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.091ns (52.613%)  route 0.082ns (47.387%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y223        FDCE                         0.000     0.000 r  core/IdEx_pc_reg[12]/C
    SLICE_X55Y223        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  core/IdEx_pc_reg[12]/Q
                         net (fo=2, routed)           0.082     0.173    core/IdEx_pc_reg[31]_0[12]
    SLICE_X55Y223        FDCE                                         r  core/ExMa_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/IdEx_pc_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/ExMa_pc_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.118ns (65.381%)  route 0.062ns (34.619%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y237        FDCE                         0.000     0.000 r  core/IdEx_pc_reg[31]/C
    SLICE_X66Y237        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  core/IdEx_pc_reg[31]/Q
                         net (fo=2, routed)           0.062     0.180    core/IdEx_pc_reg[31]_0[31]
    SLICE_X66Y237        FDCE                                         r  core/ExMa_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/IdEx_inst_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/ExMa_inst_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.091ns (47.618%)  route 0.100ns (52.382%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y225        FDCE                         0.000     0.000 r  core/IdEx_inst_reg[22]/C
    SLICE_X84Y225        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  core/IdEx_inst_reg[22]/Q
                         net (fo=3, routed)           0.100     0.191    core/IdEx_inst[21]
    SLICE_X86Y225        FDCE                                         r  core/ExMa_inst_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/IdEx_inst_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/ExMa_inst_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y233        FDCE                         0.000     0.000 r  core/IdEx_inst_reg[27]/C
    SLICE_X73Y233        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/IdEx_inst_reg[27]/Q
                         net (fo=2, routed)           0.101     0.201    core/IdEx_inst[26]
    SLICE_X73Y234        FDCE                                         r  core/ExMa_inst_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ExMa_rs2_val_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memacc/o_dr1_idata[-1111111093]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.365%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y214        FDCE                         0.000     0.000 r  core/ExMa_rs2_val_reg[18]/C
    SLICE_X77Y214        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/ExMa_rs2_val_reg[18]/Q
                         net (fo=2, routed)           0.101     0.201    memacc/data_reg[31][18]
    SLICE_X75Y214        LDCE                                         r  memacc/o_dr1_idata[-1111111093]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ExMa_rs2_val_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memacc/o_dr1_idata[-1111111092]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.464%)  route 0.102ns (50.536%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y215        FDCE                         0.000     0.000 r  core/ExMa_rs2_val_reg[19]/C
    SLICE_X75Y215        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/ExMa_rs2_val_reg[19]/Q
                         net (fo=2, routed)           0.102     0.202    memacc/data_reg[31][19]
    SLICE_X75Y214        LDCE                                         r  memacc/o_dr1_idata[-1111111092]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ExMa_rs2_val_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memacc/o_d_idata[-1111111084]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y213        FDCE                         0.000     0.000 r  core/ExMa_rs2_val_reg[27]/C
    SLICE_X81Y213        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/ExMa_rs2_val_reg[27]/Q
                         net (fo=2, routed)           0.102     0.202    memacc/data_reg[31][27]
    SLICE_X81Y212        LDCE                                         r  memacc/o_d_idata[-1111111084]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ExMa_inst_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/MaWb_inst_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.091ns (44.550%)  route 0.113ns (55.450%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y223        FDCE                         0.000     0.000 r  core/ExMa_inst_reg[20]/C
    SLICE_X59Y223        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  core/ExMa_inst_reg[20]/Q
                         net (fo=2, routed)           0.113     0.204    core/dbg_ExMa_inst[19]
    SLICE_X59Y223        FDCE                                         r  core/MaWb_inst_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputter/key_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.668ns  (logic 2.259ns (61.583%)  route 1.409ns (38.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682     4.697    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 r  inputter/key_row_reg[1]/Q
                         net (fo=11, routed)          1.409     6.329    inputter/key_row_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         2.036     8.365 r  inputter/key_row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.365    key_row[1]
    W18                                                               r  key_row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.612ns  (logic 2.248ns (62.237%)  route 1.364ns (37.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682     4.697    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 r  inputter/key_row_reg[3]/Q
                         net (fo=11, routed)          1.364     6.284    inputter/key_row_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.025     8.309 r  inputter/key_row_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.309    key_row[3]
    W15                                                               r  key_row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.559ns  (logic 2.317ns (65.085%)  route 1.243ns (34.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682     4.697    inputter/clk_IBUF_BUFG
    SLICE_X108Y7         FDRE                                         r  inputter/key_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y7         FDRE (Prop_fdre_C_Q)         0.259     4.956 r  inputter/key_row_reg[0]/Q
                         net (fo=11, routed)          1.243     6.199    inputter/key_row_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.058     8.256 r  inputter/key_row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.256    key_row[0]
    V17                                                               r  key_row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.536ns  (logic 2.258ns (63.849%)  route 1.278ns (36.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682     4.697    inputter/clk_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 r  inputter/key_row_reg[2]/Q
                         net (fo=11, routed)          1.278     6.198    inputter/key_row_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.035     8.233 r  inputter/key_row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.233    key_row[2]
    W19                                                               r  key_row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.500ns  (logic 2.247ns (64.197%)  route 1.253ns (35.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682     4.697    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 r  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          1.253     6.173    inputter/key_row_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         2.024     8.198 r  inputter/key_row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.198    key_row[4]
    W16                                                               r  key_row[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.616ns  (logic 1.217ns (75.298%)  route 0.399ns (24.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.716     1.962    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.100     2.062 r  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          0.399     2.461    inputter/key_row_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         1.117     3.578 r  inputter/key_row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.578    key_row[4]
    W16                                                               r  key_row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.648ns  (logic 1.227ns (74.449%)  route 0.421ns (25.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.716     1.962    inputter/clk_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.100     2.062 r  inputter/key_row_reg[2]/Q
                         net (fo=11, routed)          0.421     2.483    inputter/key_row_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         1.127     3.610 r  inputter/key_row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.610    key_row[2]
    W19                                                               r  key_row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.654ns  (logic 1.268ns (76.677%)  route 0.386ns (23.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X108Y7         FDRE                                         r  inputter/key_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y7         FDRE (Prop_fdre_C_Q)         0.118     2.079 r  inputter/key_row_reg[0]/Q
                         net (fo=11, routed)          0.386     2.464    inputter/key_row_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.150     3.614 r  inputter/key_row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.614    key_row[0]
    V17                                                               r  key_row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.218ns (72.110%)  route 0.471ns (27.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.716     1.962    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.100     2.062 r  inputter/key_row_reg[3]/Q
                         net (fo=11, routed)          0.471     2.533    inputter/key_row_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         1.118     3.651 r  inputter/key_row_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.651    key_row[3]
    W15                                                               r  key_row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.228ns (71.902%)  route 0.480ns (28.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.716     1.962    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.100     2.062 r  inputter/key_row_reg[1]/Q
                         net (fo=11, routed)          0.480     2.542    inputter/key_row_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.128     3.670 r  inputter/key_row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.670    key_row[1]
    W18                                                               r  key_row[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.635ns  (logic 0.601ns (7.875%)  route 7.033ns (92.125%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=32, routed)          3.714     4.272    inputter/rstn
    SLICE_X89Y187        LUT1 (Prop_lut1_I0_O)        0.043     4.315 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1644, routed)        3.319     7.635    clock_dividor/rst
    SLICE_X56Y146        FDCE                                         f  clock_dividor/clk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y146        FDCE                                         r  clock_dividor/clk_div_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.635ns  (logic 0.601ns (7.875%)  route 7.033ns (92.125%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=32, routed)          3.714     4.272    inputter/rstn
    SLICE_X89Y187        LUT1 (Prop_lut1_I0_O)        0.043     4.315 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1644, routed)        3.319     7.635    clock_dividor/rst
    SLICE_X56Y146        FDCE                                         f  clock_dividor/clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y146        FDCE                                         r  clock_dividor/clk_div_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.635ns  (logic 0.601ns (7.875%)  route 7.033ns (92.125%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=32, routed)          3.714     4.272    inputter/rstn
    SLICE_X89Y187        LUT1 (Prop_lut1_I0_O)        0.043     4.315 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1644, routed)        3.319     7.635    clock_dividor/rst
    SLICE_X56Y146        FDCE                                         f  clock_dividor/clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y146        FDCE                                         r  clock_dividor/clk_div_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.635ns  (logic 0.601ns (7.875%)  route 7.033ns (92.125%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=32, routed)          3.714     4.272    inputter/rstn
    SLICE_X89Y187        LUT1 (Prop_lut1_I0_O)        0.043     4.315 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1644, routed)        3.319     7.635    clock_dividor/rst
    SLICE_X56Y146        FDCE                                         f  clock_dividor/clk_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y146        FDCE                                         r  clock_dividor/clk_div_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.611ns  (logic 0.601ns (7.900%)  route 7.010ns (92.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=32, routed)          3.714     4.272    inputter/rstn
    SLICE_X89Y187        LUT1 (Prop_lut1_I0_O)        0.043     4.315 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1644, routed)        3.296     7.611    clock_dividor/rst
    SLICE_X56Y147        FDCE                                         f  clock_dividor/clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y147        FDCE                                         r  clock_dividor/clk_div_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.611ns  (logic 0.601ns (7.900%)  route 7.010ns (92.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=32, routed)          3.714     4.272    inputter/rstn
    SLICE_X89Y187        LUT1 (Prop_lut1_I0_O)        0.043     4.315 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1644, routed)        3.296     7.611    clock_dividor/rst
    SLICE_X56Y147        FDCE                                         f  clock_dividor/clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y147        FDCE                                         r  clock_dividor/clk_div_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.611ns  (logic 0.601ns (7.900%)  route 7.010ns (92.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=32, routed)          3.714     4.272    inputter/rstn
    SLICE_X89Y187        LUT1 (Prop_lut1_I0_O)        0.043     4.315 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1644, routed)        3.296     7.611    clock_dividor/rst
    SLICE_X56Y147        FDCE                                         f  clock_dividor/clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y147        FDCE                                         r  clock_dividor/clk_div_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.611ns  (logic 0.601ns (7.900%)  route 7.010ns (92.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=32, routed)          3.714     4.272    inputter/rstn
    SLICE_X89Y187        LUT1 (Prop_lut1_I0_O)        0.043     4.315 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1644, routed)        3.296     7.611    clock_dividor/rst
    SLICE_X56Y147        FDCE                                         f  clock_dividor/clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y147        FDCE                                         r  clock_dividor/clk_div_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.537ns  (logic 0.601ns (7.978%)  route 6.935ns (92.022%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=32, routed)          3.714     4.272    inputter/rstn
    SLICE_X89Y187        LUT1 (Prop_lut1_I0_O)        0.043     4.315 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1644, routed)        3.221     7.537    clock_dividor/rst
    SLICE_X56Y148        FDCE                                         f  clock_dividor/clk_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y148        FDCE                                         r  clock_dividor/clk_div_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.537ns  (logic 0.601ns (7.978%)  route 6.935ns (92.022%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=32, routed)          3.714     4.272    inputter/rstn
    SLICE_X89Y187        LUT1 (Prop_lut1_I0_O)        0.043     4.315 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1644, routed)        3.221     7.537    clock_dividor/rst
    SLICE_X56Y148        FDCE                                         f  clock_dividor/clk_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y148        FDCE                                         r  clock_dividor/clk_div_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_col[2]
                            (input port)
  Destination:            inputter/key_temp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.145ns (24.558%)  route 0.444ns (75.442%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  key_col[2] (IN)
                         net (fo=0)                   0.000     0.000    key_col[2]
    V14                  IBUF (Prop_ibuf_I_O)         0.117     0.117 f  key_col_IBUF[2]_inst/O
                         net (fo=4, routed)           0.444     0.561    inputter/key_col[2]
    SLICE_X106Y8         LUT1 (Prop_lut1_I0_O)        0.028     0.589 r  inputter/key_temp1[2]_i_1/O
                         net (fo=2, routed)           0.000     0.589    inputter/key_col_in[2]
    SLICE_X106Y8         FDRE                                         r  inputter/key_temp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X106Y8         FDRE                                         r  inputter/key_temp1_reg[2]/C

Slack:                    inf
  Source:                 key_col[4]
                            (input port)
  Destination:            inputter/key_temp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.189ns (30.175%)  route 0.437ns (69.825%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  key_col[4] (IN)
                         net (fo=0)                   0.000     0.000    key_col[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.161     0.161 f  key_col_IBUF[4]_inst/O
                         net (fo=4, routed)           0.437     0.598    inputter/key_col[4]
    SLICE_X106Y8         LUT1 (Prop_lut1_I0_O)        0.028     0.626 r  inputter/key_temp1[4]_i_1/O
                         net (fo=2, routed)           0.000     0.626    inputter/key_col_in[4]
    SLICE_X106Y8         FDRE                                         r  inputter/key_temp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X106Y8         FDRE                                         r  inputter/key_temp1_reg[4]/C

Slack:                    inf
  Source:                 key_col[2]
                            (input port)
  Destination:            inputter/key_temp2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.145ns (21.161%)  route 0.539ns (78.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  key_col[2] (IN)
                         net (fo=0)                   0.000     0.000    key_col[2]
    V14                  IBUF (Prop_ibuf_I_O)         0.117     0.117 f  key_col_IBUF[2]_inst/O
                         net (fo=4, routed)           0.444     0.561    inputter/key_col[2]
    SLICE_X106Y8         LUT1 (Prop_lut1_I0_O)        0.028     0.589 r  inputter/key_temp1[2]_i_1/O
                         net (fo=2, routed)           0.095     0.684    inputter/key_col_in[2]
    SLICE_X106Y7         FDRE                                         r  inputter/key_temp2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X106Y7         FDRE                                         r  inputter/key_temp2_reg[2]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_temp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.151ns (20.040%)  route 0.601ns (79.960%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 f  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.505     0.627    inputter/key_col[0]
    SLICE_X108Y7         LUT1 (Prop_lut1_I0_O)        0.028     0.655 r  inputter/key_temp1[0]_i_1/O
                         net (fo=2, routed)           0.096     0.751    inputter/key_col_in[0]
    SLICE_X107Y7         FDRE                                         r  inputter/key_temp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X107Y7         FDRE                                         r  inputter/key_temp1_reg[0]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_temp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.151ns (19.959%)  route 0.604ns (80.041%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 f  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.505     0.627    inputter/key_col[0]
    SLICE_X108Y7         LUT1 (Prop_lut1_I0_O)        0.028     0.655 r  inputter/key_temp1[0]_i_1/O
                         net (fo=2, routed)           0.099     0.755    inputter/key_col_in[0]
    SLICE_X106Y7         FDRE                                         r  inputter/key_temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X106Y7         FDRE                                         r  inputter/key_temp2_reg[0]/C

Slack:                    inf
  Source:                 key_col[4]
                            (input port)
  Destination:            inputter/key_temp2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.189ns (24.803%)  route 0.573ns (75.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  key_col[4] (IN)
                         net (fo=0)                   0.000     0.000    key_col[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.161     0.161 f  key_col_IBUF[4]_inst/O
                         net (fo=4, routed)           0.437     0.598    inputter/key_col[4]
    SLICE_X106Y8         LUT1 (Prop_lut1_I0_O)        0.028     0.626 r  inputter/key_temp1[4]_i_1/O
                         net (fo=2, routed)           0.136     0.762    inputter/key_col_in[4]
    SLICE_X106Y7         FDRE                                         r  inputter/key_temp2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X106Y7         FDRE                                         r  inputter/key_temp2_reg[4]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.151ns (19.746%)  route 0.612ns (80.254%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.457     0.580    inputter/key_col[0]
    SLICE_X106Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.608 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.155     0.763    inputter/key_temp2
    SLICE_X105Y6         FDRE                                         r  inputter/key_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.954     2.439    inputter/clk_IBUF_BUFG
    SLICE_X105Y6         FDRE                                         r  inputter/key_counter_reg[16]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.151ns (19.746%)  route 0.612ns (80.254%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.457     0.580    inputter/key_col[0]
    SLICE_X106Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.608 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.155     0.763    inputter/key_temp2
    SLICE_X105Y6         FDRE                                         r  inputter/key_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.954     2.439    inputter/clk_IBUF_BUFG
    SLICE_X105Y6         FDRE                                         r  inputter/key_counter_reg[17]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.151ns (19.746%)  route 0.612ns (80.254%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.457     0.580    inputter/key_col[0]
    SLICE_X106Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.608 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.155     0.763    inputter/key_temp2
    SLICE_X105Y6         FDRE                                         r  inputter/key_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.954     2.439    inputter/clk_IBUF_BUFG
    SLICE_X105Y6         FDRE                                         r  inputter/key_counter_reg[18]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.151ns (19.746%)  route 0.612ns (80.254%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.457     0.580    inputter/key_col[0]
    SLICE_X106Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.608 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.155     0.763    inputter/key_temp2
    SLICE_X105Y6         FDRE                                         r  inputter/key_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.954     2.439    inputter/clk_IBUF_BUFG
    SLICE_X105Y6         FDRE                                         r  inputter/key_counter_reg[19]/C





