
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_32000:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x820001ff; valaddr_reg:x3; val_offset:96000*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96000*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32001:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x820003ff; valaddr_reg:x3; val_offset:96003*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96003*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32002:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x820007ff; valaddr_reg:x3; val_offset:96006*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96006*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32003:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x82000fff; valaddr_reg:x3; val_offset:96009*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96009*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32004:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x82001fff; valaddr_reg:x3; val_offset:96012*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96012*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32005:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x82003fff; valaddr_reg:x3; val_offset:96015*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96015*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32006:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x82007fff; valaddr_reg:x3; val_offset:96018*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96018*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32007:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x8200ffff; valaddr_reg:x3; val_offset:96021*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96021*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32008:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x8201ffff; valaddr_reg:x3; val_offset:96024*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96024*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32009:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x8203ffff; valaddr_reg:x3; val_offset:96027*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96027*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32010:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x8207ffff; valaddr_reg:x3; val_offset:96030*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96030*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32011:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x820fffff; valaddr_reg:x3; val_offset:96033*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96033*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32012:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x821fffff; valaddr_reg:x3; val_offset:96036*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96036*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32013:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x823fffff; valaddr_reg:x3; val_offset:96039*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96039*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32014:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x82400000; valaddr_reg:x3; val_offset:96042*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96042*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32015:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x82600000; valaddr_reg:x3; val_offset:96045*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96045*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32016:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x82700000; valaddr_reg:x3; val_offset:96048*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96048*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32017:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x82780000; valaddr_reg:x3; val_offset:96051*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96051*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32018:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827c0000; valaddr_reg:x3; val_offset:96054*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96054*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32019:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827e0000; valaddr_reg:x3; val_offset:96057*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96057*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32020:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827f0000; valaddr_reg:x3; val_offset:96060*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96060*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32021:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827f8000; valaddr_reg:x3; val_offset:96063*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96063*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32022:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827fc000; valaddr_reg:x3; val_offset:96066*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96066*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32023:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827fe000; valaddr_reg:x3; val_offset:96069*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96069*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32024:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827ff000; valaddr_reg:x3; val_offset:96072*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96072*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32025:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827ff800; valaddr_reg:x3; val_offset:96075*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96075*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32026:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827ffc00; valaddr_reg:x3; val_offset:96078*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96078*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32027:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827ffe00; valaddr_reg:x3; val_offset:96081*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96081*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32028:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827fff00; valaddr_reg:x3; val_offset:96084*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96084*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32029:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827fff80; valaddr_reg:x3; val_offset:96087*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96087*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32030:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827fffc0; valaddr_reg:x3; val_offset:96090*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96090*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32031:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827fffe0; valaddr_reg:x3; val_offset:96093*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96093*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32032:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827ffff0; valaddr_reg:x3; val_offset:96096*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96096*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32033:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827ffff8; valaddr_reg:x3; val_offset:96099*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96099*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32034:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827ffffc; valaddr_reg:x3; val_offset:96102*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96102*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32035:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827ffffe; valaddr_reg:x3; val_offset:96105*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96105*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32036:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x208c03 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f208c03; op2val:0x80000000;
op3val:0x827fffff; valaddr_reg:x3; val_offset:96108*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96108*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32037:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa8000000; valaddr_reg:x3; val_offset:96111*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96111*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32038:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa8000001; valaddr_reg:x3; val_offset:96114*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96114*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32039:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa8000003; valaddr_reg:x3; val_offset:96117*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96117*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32040:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa8000007; valaddr_reg:x3; val_offset:96120*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96120*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32041:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa800000f; valaddr_reg:x3; val_offset:96123*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96123*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32042:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa800001f; valaddr_reg:x3; val_offset:96126*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96126*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32043:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa800003f; valaddr_reg:x3; val_offset:96129*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96129*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32044:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa800007f; valaddr_reg:x3; val_offset:96132*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96132*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32045:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa80000ff; valaddr_reg:x3; val_offset:96135*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96135*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32046:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa80001ff; valaddr_reg:x3; val_offset:96138*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96138*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32047:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa80003ff; valaddr_reg:x3; val_offset:96141*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96141*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32048:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa80007ff; valaddr_reg:x3; val_offset:96144*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96144*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32049:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa8000fff; valaddr_reg:x3; val_offset:96147*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96147*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32050:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa8001fff; valaddr_reg:x3; val_offset:96150*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96150*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32051:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa8003fff; valaddr_reg:x3; val_offset:96153*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96153*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32052:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa8007fff; valaddr_reg:x3; val_offset:96156*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96156*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32053:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa800ffff; valaddr_reg:x3; val_offset:96159*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96159*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32054:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa801ffff; valaddr_reg:x3; val_offset:96162*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96162*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32055:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa803ffff; valaddr_reg:x3; val_offset:96165*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96165*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32056:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa807ffff; valaddr_reg:x3; val_offset:96168*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96168*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32057:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa80fffff; valaddr_reg:x3; val_offset:96171*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96171*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32058:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa81fffff; valaddr_reg:x3; val_offset:96174*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96174*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32059:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa83fffff; valaddr_reg:x3; val_offset:96177*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96177*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32060:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa8400000; valaddr_reg:x3; val_offset:96180*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96180*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32061:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa8600000; valaddr_reg:x3; val_offset:96183*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96183*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32062:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa8700000; valaddr_reg:x3; val_offset:96186*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96186*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32063:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa8780000; valaddr_reg:x3; val_offset:96189*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96189*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32064:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87c0000; valaddr_reg:x3; val_offset:96192*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96192*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32065:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87e0000; valaddr_reg:x3; val_offset:96195*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96195*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32066:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87f0000; valaddr_reg:x3; val_offset:96198*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96198*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32067:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87f8000; valaddr_reg:x3; val_offset:96201*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96201*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32068:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87fc000; valaddr_reg:x3; val_offset:96204*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96204*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32069:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87fe000; valaddr_reg:x3; val_offset:96207*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96207*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32070:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87ff000; valaddr_reg:x3; val_offset:96210*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96210*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32071:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87ff800; valaddr_reg:x3; val_offset:96213*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96213*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32072:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87ffc00; valaddr_reg:x3; val_offset:96216*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96216*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32073:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87ffe00; valaddr_reg:x3; val_offset:96219*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96219*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32074:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87fff00; valaddr_reg:x3; val_offset:96222*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96222*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32075:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87fff80; valaddr_reg:x3; val_offset:96225*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96225*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32076:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87fffc0; valaddr_reg:x3; val_offset:96228*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96228*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32077:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87fffe0; valaddr_reg:x3; val_offset:96231*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96231*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32078:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87ffff0; valaddr_reg:x3; val_offset:96234*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96234*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32079:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87ffff8; valaddr_reg:x3; val_offset:96237*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96237*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32080:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87ffffc; valaddr_reg:x3; val_offset:96240*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96240*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32081:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87ffffe; valaddr_reg:x3; val_offset:96243*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96243*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32082:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x50 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xa87fffff; valaddr_reg:x3; val_offset:96246*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96246*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32083:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbf800001; valaddr_reg:x3; val_offset:96249*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96249*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32084:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbf800003; valaddr_reg:x3; val_offset:96252*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96252*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32085:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbf800007; valaddr_reg:x3; val_offset:96255*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96255*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32086:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbf999999; valaddr_reg:x3; val_offset:96258*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96258*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32087:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:96261*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96261*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32088:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:96264*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96264*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32089:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:96267*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96267*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32090:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:96270*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96270*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32091:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:96273*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96273*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32092:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:96276*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96276*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32093:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:96279*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96279*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32094:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:96282*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96282*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32095:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:96285*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96285*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32096:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:96288*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96288*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32097:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:96291*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96291*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32098:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20a569 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x32fe7b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20a569; op2val:0x8032fe7b;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:96294*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96294*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32099:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3f800001; valaddr_reg:x3; val_offset:96297*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96297*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32100:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3f800003; valaddr_reg:x3; val_offset:96300*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96300*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32101:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3f800007; valaddr_reg:x3; val_offset:96303*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96303*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32102:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3f999999; valaddr_reg:x3; val_offset:96306*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96306*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32103:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:96309*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96309*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32104:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:96312*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96312*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32105:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:96315*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96315*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32106:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:96318*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96318*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32107:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:96321*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96321*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32108:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:96324*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96324*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32109:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:96327*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96327*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32110:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:96330*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96330*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32111:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:96333*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96333*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32112:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:96336*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96336*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32113:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:96339*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96339*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32114:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:96342*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96342*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32115:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d800000; valaddr_reg:x3; val_offset:96345*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96345*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32116:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d800001; valaddr_reg:x3; val_offset:96348*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96348*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32117:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d800003; valaddr_reg:x3; val_offset:96351*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96351*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32118:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d800007; valaddr_reg:x3; val_offset:96354*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96354*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32119:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d80000f; valaddr_reg:x3; val_offset:96357*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96357*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32120:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d80001f; valaddr_reg:x3; val_offset:96360*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96360*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32121:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d80003f; valaddr_reg:x3; val_offset:96363*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96363*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32122:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d80007f; valaddr_reg:x3; val_offset:96366*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96366*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32123:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d8000ff; valaddr_reg:x3; val_offset:96369*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96369*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32124:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d8001ff; valaddr_reg:x3; val_offset:96372*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96372*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32125:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d8003ff; valaddr_reg:x3; val_offset:96375*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96375*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32126:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d8007ff; valaddr_reg:x3; val_offset:96378*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96378*0 + 3*250*FLEN/8, x4, x1, x2)

inst_32127:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20fcca and fs2 == 0 and fe2 == 0x00 and fm2 == 0x32e2cd and fs3 == 0 and fe3 == 0x9b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f20fcca; op2val:0x32e2cd;
op3val:0x4d800fff; valaddr_reg:x3; val_offset:96381*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96381*0 + 3*250*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038591,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181039103,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181040127,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181042175,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181046271,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181054463,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181070847,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181103615,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181169151,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181300223,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181562367,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2182086655,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2183135231,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2185232383,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2185232384,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2187329536,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2188378112,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2188902400,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189164544,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189295616,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189361152,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189393920,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189410304,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189418496,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189422592,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189424640,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189425664,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426176,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426432,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426560,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426624,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426656,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426672,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426680,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426684,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426686,32,FLEN)
NAN_BOXED(2132839427,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426687,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818572288,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818572289,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818572291,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818572295,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818572303,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818572319,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818572351,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818572415,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818572543,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818572799,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818573311,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818574335,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818576383,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818580479,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818588671,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818605055,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818637823,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818703359,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2818834431,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2819096575,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2819620863,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2820669439,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2822766591,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2822766592,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2824863744,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2825912320,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826436608,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826698752,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826829824,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826895360,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826928128,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826944512,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826952704,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826956800,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826958848,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826959872,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826960384,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826960640,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826960768,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826960832,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826960864,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826960880,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826960888,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826960892,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826960894,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(2826960895,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2132845929,32,FLEN)
NAN_BOXED(2150825595,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300234240,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300234241,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300234243,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300234247,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300234255,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300234271,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300234303,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300234367,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300234495,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300234751,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300235263,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300236287,32,FLEN)
NAN_BOXED(2132868298,32,FLEN)
NAN_BOXED(3334861,32,FLEN)
NAN_BOXED(1300238335,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
