// Seed: 890627888
module module_0 (
    input wand id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input uwire id_5
);
  wire id_7;
endmodule
module module_1 (
    output wand id_0
    , id_19,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    output supply0 id_5,
    output tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri id_10,
    input wor id_11,
    input wor id_12,
    input supply0 id_13,
    output tri1 id_14,
    output supply1 id_15
    , id_20, id_21,
    input tri1 id_16,
    output wire id_17
);
  assign id_15 = 1'd0 < 1;
  module_0(
      id_2, id_13, id_7, id_8, id_3, id_3
  );
endmodule
