-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity streamBnRelu_l0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (415 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC;
    rep_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    rep_empty_n : IN STD_LOGIC;
    rep_read : OUT STD_LOGIC );
end;


architecture behav of streamBnRelu_l0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv15_AD3 : STD_LOGIC_VECTOR (14 downto 0) := "000101011010011";
    constant ap_const_lv15_AEA : STD_LOGIC_VECTOR (14 downto 0) := "000101011101010";
    constant ap_const_lv32_3D7D37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001111010111110100110111";
    constant ap_const_lv32_D8099E : STD_LOGIC_VECTOR (31 downto 0) := "00000000110110000000100110011110";
    constant ap_const_lv15_A94 : STD_LOGIC_VECTOR (14 downto 0) := "000101010010100";
    constant ap_const_lv15_12F6 : STD_LOGIC_VECTOR (14 downto 0) := "001001011110110";
    constant ap_const_lv32_1A2189F : STD_LOGIC_VECTOR (31 downto 0) := "00000001101000100001100010011111";
    constant ap_const_lv32_4CDD76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000010011001101110101110110";
    constant ap_const_lv15_FE2 : STD_LOGIC_VECTOR (14 downto 0) := "000111111100010";
    constant ap_const_lv15_1805 : STD_LOGIC_VECTOR (14 downto 0) := "001100000000101";
    constant ap_const_lv32_170D005C : STD_LOGIC_VECTOR (31 downto 0) := "00010111000011010000000001011100";
    constant ap_const_lv32_2F1388E : STD_LOGIC_VECTOR (31 downto 0) := "00000010111100010011100010001110";
    constant ap_const_lv15_D89 : STD_LOGIC_VECTOR (14 downto 0) := "000110110001001";
    constant ap_const_lv15_12F8 : STD_LOGIC_VECTOR (14 downto 0) := "001001011111000";
    constant ap_const_lv32_591F62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000010110010001111101100010";
    constant ap_const_lv32_4212037B : STD_LOGIC_VECTOR (31 downto 0) := "01000010000100100000001101111011";
    constant ap_const_lv15_259B : STD_LOGIC_VECTOR (14 downto 0) := "010010110011011";
    constant ap_const_lv15_1018 : STD_LOGIC_VECTOR (14 downto 0) := "001000000011000";
    constant ap_const_lv32_1DD00E3 : STD_LOGIC_VECTOR (31 downto 0) := "00000001110111010000000011100011";
    constant ap_const_lv32_DB0B7FF7 : STD_LOGIC_VECTOR (31 downto 0) := "11011011000010110111111111110111";
    constant ap_const_lv15_1820 : STD_LOGIC_VECTOR (14 downto 0) := "001100000100000";
    constant ap_const_lv15_BE8 : STD_LOGIC_VECTOR (14 downto 0) := "000101111101000";
    constant ap_const_lv32_A5AF20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000101001011010111100100000";
    constant ap_const_lv32_1264E6D4 : STD_LOGIC_VECTOR (31 downto 0) := "00010010011001001110011011010100";
    constant ap_const_lv15_11C1 : STD_LOGIC_VECTOR (14 downto 0) := "001000111000001";
    constant ap_const_lv15_1A04 : STD_LOGIC_VECTOR (14 downto 0) := "001101000000100";
    constant ap_const_lv32_12E52FDF : STD_LOGIC_VECTOR (31 downto 0) := "00010010111001010010111111011111";
    constant ap_const_lv32_663FE69 : STD_LOGIC_VECTOR (31 downto 0) := "00000110011000111111111001101001";
    constant ap_const_lv15_C4A : STD_LOGIC_VECTOR (14 downto 0) := "000110001001010";
    constant ap_const_lv15_16A8 : STD_LOGIC_VECTOR (14 downto 0) := "001011010101000";
    constant ap_const_lv32_8479B5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000100001000111100110110101";
    constant ap_const_lv32_588E874 : STD_LOGIC_VECTOR (31 downto 0) := "00000101100010001110100001110100";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv32_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000010";
    constant ap_const_lv32_9B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011011";
    constant ap_const_lv32_9C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011100";
    constant ap_const_lv32_B5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110101";
    constant ap_const_lv32_B6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110110";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_E9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101001";
    constant ap_const_lv32_EA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101010";
    constant ap_const_lv32_103 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000011";
    constant ap_const_lv32_104 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000100";
    constant ap_const_lv32_11D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011101";
    constant ap_const_lv32_11E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011110";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_151 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010001";
    constant ap_const_lv32_152 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010010";
    constant ap_const_lv32_16B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101011";
    constant ap_const_lv32_16C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101100";
    constant ap_const_lv32_185 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000101";
    constant ap_const_lv32_186 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000110";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv40_1 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln244_reg_642 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal icmp_ln244_reg_642_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal rep_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_205 : STD_LOGIC_VECTOR (39 downto 0);
    signal reg_454 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state6_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal reg_459 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_464 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_469 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_474 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_479 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_484 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_489 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_494 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_499 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_504 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_509 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_514 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_519 : STD_LOGIC_VECTOR (25 downto 0);
    signal reg_524 : STD_LOGIC_VECTOR (25 downto 0);
    signal rep_read_reg_631 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal bound_fu_569_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal bound_reg_637 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln244_fu_575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln244_1_fu_580_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln244_1_reg_646 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln647_fu_586_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln647_reg_651 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_bn_qurelu_fixed_fu_216_ap_return : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_i_reg_656 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bn_qurelu_fixed_fu_225_ap_return : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_1_i_reg_661 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bn_qurelu_fixed_fu_234_ap_return : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_2_i_reg_666 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bn_qurelu_fixed_fu_243_ap_return : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_3_i_reg_671 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bn_qurelu_fixed_fu_252_ap_return : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_4_i_reg_676 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bn_qurelu_fixed_fu_261_ap_return : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_5_i_reg_681 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bn_qurelu_fixed_fu_270_ap_return : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_6_i_reg_686 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bn_qurelu_fixed_fu_279_ap_return : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_7_i_reg_691 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_3_fu_590_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln647_3_reg_696 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_0_0_8_i_reg_701 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_9_i_reg_706 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_i_91_reg_711 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_10_i_reg_716 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_11_i_reg_721 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_12_i_reg_726 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_13_i_reg_731 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0_0_14_i_reg_736 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_i_reg_741 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_1_i_reg_746 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_2_i_reg_751 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_3_i_reg_756 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_4_i_reg_761 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_5_i_reg_766 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_6_i_reg_771 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_7_i_reg_776 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_8_i_reg_781 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state5_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal p_013_0_9_i_reg_786 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_i_92_reg_791 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_10_i_reg_796 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_11_i_reg_801 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_12_i_reg_806 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_13_i_reg_811 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_013_0_14_i_reg_816 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal grp_bn_qurelu_fixed_fu_216_in_V : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_bn_qurelu_fixed_fu_216_inc_V : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_bn_qurelu_fixed_fu_216_bias_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bn_qurelu_fixed_fu_216_ap_ce : STD_LOGIC;
    signal ap_block_state5_pp0_stage2_iter0_ignore_call19 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1_ignore_call19 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp46 : BOOLEAN;
    signal ap_block_state6_pp0_stage3_iter0_ignore_call19 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1_ignore_call19 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp54 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0_ignore_call27 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1_ignore_call27 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp87 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0_ignore_call52 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1_ignore_call52 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp103 : BOOLEAN;
    signal grp_bn_qurelu_fixed_fu_225_in_V : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_bn_qurelu_fixed_fu_225_inc_V : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_bn_qurelu_fixed_fu_225_bias_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bn_qurelu_fixed_fu_225_ap_ce : STD_LOGIC;
    signal ap_block_state5_pp0_stage2_iter0_ignore_call20 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1_ignore_call20 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp47 : BOOLEAN;
    signal ap_block_state6_pp0_stage3_iter0_ignore_call20 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1_ignore_call20 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp55 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0_ignore_call28 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1_ignore_call28 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp88 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0_ignore_call53 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1_ignore_call53 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp104 : BOOLEAN;
    signal grp_bn_qurelu_fixed_fu_234_in_V : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_bn_qurelu_fixed_fu_234_inc_V : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_bn_qurelu_fixed_fu_234_bias_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bn_qurelu_fixed_fu_234_ap_ce : STD_LOGIC;
    signal ap_block_state5_pp0_stage2_iter0_ignore_call21 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1_ignore_call21 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp48 : BOOLEAN;
    signal ap_block_state6_pp0_stage3_iter0_ignore_call21 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1_ignore_call21 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp56 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0_ignore_call29 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1_ignore_call29 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp89 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0_ignore_call54 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1_ignore_call54 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp105 : BOOLEAN;
    signal grp_bn_qurelu_fixed_fu_243_in_V : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_bn_qurelu_fixed_fu_243_inc_V : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_bn_qurelu_fixed_fu_243_bias_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bn_qurelu_fixed_fu_243_ap_ce : STD_LOGIC;
    signal ap_block_state5_pp0_stage2_iter0_ignore_call22 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1_ignore_call22 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp49 : BOOLEAN;
    signal ap_block_state6_pp0_stage3_iter0_ignore_call22 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1_ignore_call22 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp57 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0_ignore_call30 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1_ignore_call30 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp90 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0_ignore_call55 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1_ignore_call55 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp106 : BOOLEAN;
    signal grp_bn_qurelu_fixed_fu_252_in_V : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_bn_qurelu_fixed_fu_252_inc_V : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_bn_qurelu_fixed_fu_252_bias_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bn_qurelu_fixed_fu_252_ap_ce : STD_LOGIC;
    signal ap_block_state5_pp0_stage2_iter0_ignore_call23 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1_ignore_call23 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp50 : BOOLEAN;
    signal ap_block_state6_pp0_stage3_iter0_ignore_call23 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1_ignore_call23 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp58 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0_ignore_call31 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1_ignore_call31 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp91 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0_ignore_call56 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1_ignore_call56 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp107 : BOOLEAN;
    signal grp_bn_qurelu_fixed_fu_261_in_V : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_bn_qurelu_fixed_fu_261_inc_V : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_bn_qurelu_fixed_fu_261_bias_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bn_qurelu_fixed_fu_261_ap_ce : STD_LOGIC;
    signal ap_block_state5_pp0_stage2_iter0_ignore_call24 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1_ignore_call24 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp51 : BOOLEAN;
    signal ap_block_state6_pp0_stage3_iter0_ignore_call24 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1_ignore_call24 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp59 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0_ignore_call32 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1_ignore_call32 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp92 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0_ignore_call57 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1_ignore_call57 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp108 : BOOLEAN;
    signal grp_bn_qurelu_fixed_fu_270_in_V : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_bn_qurelu_fixed_fu_270_inc_V : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_bn_qurelu_fixed_fu_270_bias_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bn_qurelu_fixed_fu_270_ap_ce : STD_LOGIC;
    signal ap_block_state5_pp0_stage2_iter0_ignore_call25 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1_ignore_call25 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp52 : BOOLEAN;
    signal ap_block_state6_pp0_stage3_iter0_ignore_call25 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1_ignore_call25 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp60 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0_ignore_call33 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1_ignore_call33 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp93 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0_ignore_call58 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1_ignore_call58 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp109 : BOOLEAN;
    signal grp_bn_qurelu_fixed_fu_279_in_V : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_bn_qurelu_fixed_fu_279_inc_V : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_bn_qurelu_fixed_fu_279_bias_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bn_qurelu_fixed_fu_279_ap_ce : STD_LOGIC;
    signal ap_block_state5_pp0_stage2_iter0_ignore_call26 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1_ignore_call26 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp53 : BOOLEAN;
    signal ap_block_state6_pp0_stage3_iter0_ignore_call26 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1_ignore_call26 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp61 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0_ignore_call34 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1_ignore_call34 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp94 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0_ignore_call59 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1_ignore_call59 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp110 : BOOLEAN;
    signal ap_phi_mux_indvar_flatten_phi_fu_209_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal shl_ln244_1_fu_534_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln244_fu_529_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln244_fu_539_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_545_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_1_fu_557_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_shl2_fu_565_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_shl_fu_553_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component bn_qurelu_fixed IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (25 downto 0);
        inc_V : IN STD_LOGIC_VECTOR (14 downto 0);
        bias_V : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_bn_qurelu_fixed_fu_216 : component bn_qurelu_fixed
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_bn_qurelu_fixed_fu_216_in_V,
        inc_V => grp_bn_qurelu_fixed_fu_216_inc_V,
        bias_V => grp_bn_qurelu_fixed_fu_216_bias_V,
        ap_return => grp_bn_qurelu_fixed_fu_216_ap_return,
        ap_ce => grp_bn_qurelu_fixed_fu_216_ap_ce);

    grp_bn_qurelu_fixed_fu_225 : component bn_qurelu_fixed
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_bn_qurelu_fixed_fu_225_in_V,
        inc_V => grp_bn_qurelu_fixed_fu_225_inc_V,
        bias_V => grp_bn_qurelu_fixed_fu_225_bias_V,
        ap_return => grp_bn_qurelu_fixed_fu_225_ap_return,
        ap_ce => grp_bn_qurelu_fixed_fu_225_ap_ce);

    grp_bn_qurelu_fixed_fu_234 : component bn_qurelu_fixed
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_bn_qurelu_fixed_fu_234_in_V,
        inc_V => grp_bn_qurelu_fixed_fu_234_inc_V,
        bias_V => grp_bn_qurelu_fixed_fu_234_bias_V,
        ap_return => grp_bn_qurelu_fixed_fu_234_ap_return,
        ap_ce => grp_bn_qurelu_fixed_fu_234_ap_ce);

    grp_bn_qurelu_fixed_fu_243 : component bn_qurelu_fixed
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_bn_qurelu_fixed_fu_243_in_V,
        inc_V => grp_bn_qurelu_fixed_fu_243_inc_V,
        bias_V => grp_bn_qurelu_fixed_fu_243_bias_V,
        ap_return => grp_bn_qurelu_fixed_fu_243_ap_return,
        ap_ce => grp_bn_qurelu_fixed_fu_243_ap_ce);

    grp_bn_qurelu_fixed_fu_252 : component bn_qurelu_fixed
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_bn_qurelu_fixed_fu_252_in_V,
        inc_V => grp_bn_qurelu_fixed_fu_252_inc_V,
        bias_V => grp_bn_qurelu_fixed_fu_252_bias_V,
        ap_return => grp_bn_qurelu_fixed_fu_252_ap_return,
        ap_ce => grp_bn_qurelu_fixed_fu_252_ap_ce);

    grp_bn_qurelu_fixed_fu_261 : component bn_qurelu_fixed
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_bn_qurelu_fixed_fu_261_in_V,
        inc_V => grp_bn_qurelu_fixed_fu_261_inc_V,
        bias_V => grp_bn_qurelu_fixed_fu_261_bias_V,
        ap_return => grp_bn_qurelu_fixed_fu_261_ap_return,
        ap_ce => grp_bn_qurelu_fixed_fu_261_ap_ce);

    grp_bn_qurelu_fixed_fu_270 : component bn_qurelu_fixed
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_bn_qurelu_fixed_fu_270_in_V,
        inc_V => grp_bn_qurelu_fixed_fu_270_inc_V,
        bias_V => grp_bn_qurelu_fixed_fu_270_bias_V,
        ap_return => grp_bn_qurelu_fixed_fu_270_ap_return,
        ap_ce => grp_bn_qurelu_fixed_fu_270_ap_ce);

    grp_bn_qurelu_fixed_fu_279 : component bn_qurelu_fixed
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_bn_qurelu_fixed_fu_279_in_V,
        inc_V => grp_bn_qurelu_fixed_fu_279_inc_V,
        bias_V => grp_bn_qurelu_fixed_fu_279_bias_V,
        ap_return => grp_bn_qurelu_fixed_fu_279_ap_return,
        ap_ce => grp_bn_qurelu_fixed_fu_279_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_205 <= add_ln244_1_reg_646;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                indvar_flatten_reg_205 <= ap_const_lv40_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln244_1_reg_646 <= add_ln244_1_fu_580_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    bound_reg_637(39 downto 10) <= bound_fu_569_p2(39 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln244_reg_642 <= icmp_ln244_fu_575_p2;
                icmp_ln244_reg_642_pp0_iter1_reg <= icmp_ln244_reg_642;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_013_0_10_i_reg_796 <= grp_bn_qurelu_fixed_fu_243_ap_return;
                p_013_0_11_i_reg_801 <= grp_bn_qurelu_fixed_fu_252_ap_return;
                p_013_0_12_i_reg_806 <= grp_bn_qurelu_fixed_fu_261_ap_return;
                p_013_0_13_i_reg_811 <= grp_bn_qurelu_fixed_fu_270_ap_return;
                p_013_0_14_i_reg_816 <= grp_bn_qurelu_fixed_fu_279_ap_return;
                p_013_0_8_i_reg_781 <= grp_bn_qurelu_fixed_fu_216_ap_return;
                p_013_0_9_i_reg_786 <= grp_bn_qurelu_fixed_fu_225_ap_return;
                p_013_0_i_92_reg_791 <= grp_bn_qurelu_fixed_fu_234_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_013_0_1_i_reg_746 <= grp_bn_qurelu_fixed_fu_225_ap_return;
                p_013_0_2_i_reg_751 <= grp_bn_qurelu_fixed_fu_234_ap_return;
                p_013_0_3_i_reg_756 <= grp_bn_qurelu_fixed_fu_243_ap_return;
                p_013_0_4_i_reg_761 <= grp_bn_qurelu_fixed_fu_252_ap_return;
                p_013_0_5_i_reg_766 <= grp_bn_qurelu_fixed_fu_261_ap_return;
                p_013_0_6_i_reg_771 <= grp_bn_qurelu_fixed_fu_270_ap_return;
                p_013_0_7_i_reg_776 <= grp_bn_qurelu_fixed_fu_279_ap_return;
                p_013_0_i_reg_741 <= grp_bn_qurelu_fixed_fu_216_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_0_0_10_i_reg_716 <= grp_bn_qurelu_fixed_fu_243_ap_return;
                p_0_0_11_i_reg_721 <= grp_bn_qurelu_fixed_fu_252_ap_return;
                p_0_0_12_i_reg_726 <= grp_bn_qurelu_fixed_fu_261_ap_return;
                p_0_0_13_i_reg_731 <= grp_bn_qurelu_fixed_fu_270_ap_return;
                p_0_0_14_i_reg_736 <= grp_bn_qurelu_fixed_fu_279_ap_return;
                p_0_0_8_i_reg_701 <= grp_bn_qurelu_fixed_fu_216_ap_return;
                p_0_0_9_i_reg_706 <= grp_bn_qurelu_fixed_fu_225_ap_return;
                p_0_0_i_91_reg_711 <= grp_bn_qurelu_fixed_fu_234_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                p_0_0_1_i_reg_661 <= grp_bn_qurelu_fixed_fu_225_ap_return;
                p_0_0_2_i_reg_666 <= grp_bn_qurelu_fixed_fu_234_ap_return;
                p_0_0_3_i_reg_671 <= grp_bn_qurelu_fixed_fu_243_ap_return;
                p_0_0_4_i_reg_676 <= grp_bn_qurelu_fixed_fu_252_ap_return;
                p_0_0_5_i_reg_681 <= grp_bn_qurelu_fixed_fu_261_ap_return;
                p_0_0_6_i_reg_686 <= grp_bn_qurelu_fixed_fu_270_ap_return;
                p_0_0_7_i_reg_691 <= grp_bn_qurelu_fixed_fu_279_ap_return;
                p_0_0_i_reg_656 <= grp_bn_qurelu_fixed_fu_216_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_454 <= in_V_V_dout(51 downto 26);
                reg_459 <= in_V_V_dout(77 downto 52);
                reg_464 <= in_V_V_dout(103 downto 78);
                reg_469 <= in_V_V_dout(129 downto 104);
                reg_474 <= in_V_V_dout(155 downto 130);
                reg_479 <= in_V_V_dout(181 downto 156);
                reg_484 <= in_V_V_dout(207 downto 182);
                reg_489 <= in_V_V_dout(233 downto 208);
                reg_494 <= in_V_V_dout(259 downto 234);
                reg_499 <= in_V_V_dout(285 downto 260);
                reg_504 <= in_V_V_dout(311 downto 286);
                reg_509 <= in_V_V_dout(337 downto 312);
                reg_514 <= in_V_V_dout(363 downto 338);
                reg_519 <= in_V_V_dout(389 downto 364);
                reg_524 <= in_V_V_dout(415 downto 390);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((rep_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                rep_read_reg_631 <= rep_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                trunc_ln647_3_reg_696 <= trunc_ln647_3_fu_590_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                trunc_ln647_reg_651 <= trunc_ln647_fu_586_p1;
            end if;
        end if;
    end process;
    bound_reg_637(9 downto 0) <= "0000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, rep_empty_n, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_fu_575_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((rep_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln244_fu_575_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln244_fu_575_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((not(((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln244_1_fu_580_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_209_p4) + unsigned(ap_const_lv40_1));
    add_ln244_fu_539_p2 <= std_logic_vector(unsigned(shl_ln244_1_fu_534_p2) + unsigned(shl_ln244_fu_529_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(6);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp93 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp94 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642)
    begin
                ap_block_pp0_stage1_11001 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp103_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp103 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp104_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp104 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp105_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp105 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp106_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp106 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp107_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp107 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp108_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp108 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp109_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp109 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp110_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp110 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642)
    begin
                ap_block_pp0_stage1_subdone <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_01001 <= (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_11001 <= (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp54_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp54 <= (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp55_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp55 <= (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp56_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp56 <= (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp57_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp57 <= (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp58_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp58 <= (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp59_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp59 <= (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp60_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp60 <= (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp61_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp61 <= (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_pp0_stage3_subdone <= (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, rep_empty_n)
    begin
                ap_block_state1 <= ((rep_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state10_pp0_stage3_iter1_assign_proc : process(out_V_V_full_n, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_state10_pp0_stage3_iter1 <= ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage3_iter1_ignore_call19_assign_proc : process(out_V_V_full_n, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_state10_pp0_stage3_iter1_ignore_call19 <= ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage3_iter1_ignore_call20_assign_proc : process(out_V_V_full_n, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_state10_pp0_stage3_iter1_ignore_call20 <= ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage3_iter1_ignore_call21_assign_proc : process(out_V_V_full_n, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_state10_pp0_stage3_iter1_ignore_call21 <= ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage3_iter1_ignore_call22_assign_proc : process(out_V_V_full_n, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_state10_pp0_stage3_iter1_ignore_call22 <= ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage3_iter1_ignore_call23_assign_proc : process(out_V_V_full_n, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_state10_pp0_stage3_iter1_ignore_call23 <= ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage3_iter1_ignore_call24_assign_proc : process(out_V_V_full_n, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_state10_pp0_stage3_iter1_ignore_call24 <= ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage3_iter1_ignore_call25_assign_proc : process(out_V_V_full_n, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_state10_pp0_stage3_iter1_ignore_call25 <= ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage3_iter1_ignore_call26_assign_proc : process(out_V_V_full_n, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
                ap_block_state10_pp0_stage3_iter1_ignore_call26 <= ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage1_iter0_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state4_pp0_stage1_iter0 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage1_iter0_ignore_call52_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state4_pp0_stage1_iter0_ignore_call52 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage1_iter0_ignore_call53_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state4_pp0_stage1_iter0_ignore_call53 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage1_iter0_ignore_call54_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state4_pp0_stage1_iter0_ignore_call54 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage1_iter0_ignore_call55_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state4_pp0_stage1_iter0_ignore_call55 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage1_iter0_ignore_call56_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state4_pp0_stage1_iter0_ignore_call56 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage1_iter0_ignore_call57_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state4_pp0_stage1_iter0_ignore_call57 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage1_iter0_ignore_call58_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state4_pp0_stage1_iter0_ignore_call58 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage1_iter0_ignore_call59_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state4_pp0_stage1_iter0_ignore_call59 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage2_iter0_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage2_iter0_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage2_iter0_ignore_call21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage2_iter0_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage2_iter0_ignore_call23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage2_iter0_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage2_iter0_ignore_call25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage2_iter0_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage3_iter0_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state6_pp0_stage3_iter0 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage3_iter0_ignore_call19_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state6_pp0_stage3_iter0_ignore_call19 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage3_iter0_ignore_call20_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state6_pp0_stage3_iter0_ignore_call20 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage3_iter0_ignore_call21_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state6_pp0_stage3_iter0_ignore_call21 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage3_iter0_ignore_call22_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state6_pp0_stage3_iter0_ignore_call22 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage3_iter0_ignore_call23_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state6_pp0_stage3_iter0_ignore_call23 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage3_iter0_ignore_call24_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state6_pp0_stage3_iter0_ignore_call24 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage3_iter0_ignore_call25_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state6_pp0_stage3_iter0_ignore_call25 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage3_iter0_ignore_call26_assign_proc : process(in_V_V_empty_n, icmp_ln244_reg_642)
    begin
                ap_block_state6_pp0_stage3_iter0_ignore_call26 <= ((icmp_ln244_reg_642 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1_ignore_call52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1_ignore_call53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1_ignore_call54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1_ignore_call57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1_ignore_call58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1_ignore_call21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1_ignore_call23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1_ignore_call25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln244_fu_575_p2)
    begin
        if ((icmp_ln244_fu_575_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_209_p4_assign_proc : process(icmp_ln244_reg_642, ap_enable_reg_pp0_iter1, indvar_flatten_reg_205, ap_CS_fsm_pp0_stage0, add_ln244_1_reg_646, ap_block_pp0_stage0)
    begin
        if (((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_209_p4 <= add_ln244_1_reg_646;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_209_p4 <= indvar_flatten_reg_205;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound_fu_569_p2 <= std_logic_vector(unsigned(p_shl2_fu_565_p1) + unsigned(p_shl_fu_553_p1));

    grp_bn_qurelu_fixed_fu_216_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_ignoreCallOp46, ap_block_pp0_stage3_11001_ignoreCallOp54, ap_block_pp0_stage0_11001_ignoreCallOp87, ap_block_pp0_stage1_11001_ignoreCallOp103)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp103) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp87) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_bn_qurelu_fixed_fu_216_ap_ce <= ap_const_logic_1;
        else 
            grp_bn_qurelu_fixed_fu_216_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_216_bias_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_216_bias_V <= ap_const_lv32_D8099E;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_216_bias_V <= ap_const_lv32_3D7D37;
        else 
            grp_bn_qurelu_fixed_fu_216_bias_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_216_in_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, reg_489, ap_CS_fsm_pp0_stage0, trunc_ln647_reg_651, trunc_ln647_3_reg_696, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if (((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_bn_qurelu_fixed_fu_216_in_V <= trunc_ln647_3_reg_696;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_216_in_V <= reg_489;
        elsif (((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_bn_qurelu_fixed_fu_216_in_V <= trunc_ln647_reg_651;
        else 
            grp_bn_qurelu_fixed_fu_216_in_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_216_inc_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_216_inc_V <= ap_const_lv15_AEA;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_216_inc_V <= ap_const_lv15_AD3;
        else 
            grp_bn_qurelu_fixed_fu_216_inc_V <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_225_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_ignoreCallOp47, ap_block_pp0_stage3_11001_ignoreCallOp55, ap_block_pp0_stage0_11001_ignoreCallOp88, ap_block_pp0_stage1_11001_ignoreCallOp104)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp104) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp88) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_bn_qurelu_fixed_fu_225_ap_ce <= ap_const_logic_1;
        else 
            grp_bn_qurelu_fixed_fu_225_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_225_bias_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_225_bias_V <= ap_const_lv32_4CDD76;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_225_bias_V <= ap_const_lv32_1A2189F;
        else 
            grp_bn_qurelu_fixed_fu_225_bias_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_225_in_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, reg_454, reg_494, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_225_in_V <= reg_494;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_225_in_V <= reg_454;
        else 
            grp_bn_qurelu_fixed_fu_225_in_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_225_inc_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_225_inc_V <= ap_const_lv15_12F6;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_225_inc_V <= ap_const_lv15_A94;
        else 
            grp_bn_qurelu_fixed_fu_225_inc_V <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_234_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_ignoreCallOp48, ap_block_pp0_stage3_11001_ignoreCallOp56, ap_block_pp0_stage0_11001_ignoreCallOp89, ap_block_pp0_stage1_11001_ignoreCallOp105)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp105) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp89) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_bn_qurelu_fixed_fu_234_ap_ce <= ap_const_logic_1;
        else 
            grp_bn_qurelu_fixed_fu_234_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_234_bias_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_234_bias_V <= ap_const_lv32_2F1388E;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_234_bias_V <= ap_const_lv32_170D005C;
        else 
            grp_bn_qurelu_fixed_fu_234_bias_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_234_in_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, reg_459, reg_499, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_234_in_V <= reg_499;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_234_in_V <= reg_459;
        else 
            grp_bn_qurelu_fixed_fu_234_in_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_234_inc_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_234_inc_V <= ap_const_lv15_1805;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_234_inc_V <= ap_const_lv15_FE2;
        else 
            grp_bn_qurelu_fixed_fu_234_inc_V <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_243_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_ignoreCallOp49, ap_block_pp0_stage3_11001_ignoreCallOp57, ap_block_pp0_stage0_11001_ignoreCallOp90, ap_block_pp0_stage1_11001_ignoreCallOp106)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp106) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp90) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_bn_qurelu_fixed_fu_243_ap_ce <= ap_const_logic_1;
        else 
            grp_bn_qurelu_fixed_fu_243_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_243_bias_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_243_bias_V <= ap_const_lv32_4212037B;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_243_bias_V <= ap_const_lv32_591F62;
        else 
            grp_bn_qurelu_fixed_fu_243_bias_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_243_in_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, reg_464, reg_504, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_243_in_V <= reg_504;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_243_in_V <= reg_464;
        else 
            grp_bn_qurelu_fixed_fu_243_in_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_243_inc_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_243_inc_V <= ap_const_lv15_12F8;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_243_inc_V <= ap_const_lv15_D89;
        else 
            grp_bn_qurelu_fixed_fu_243_inc_V <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_252_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_ignoreCallOp50, ap_block_pp0_stage3_11001_ignoreCallOp58, ap_block_pp0_stage0_11001_ignoreCallOp91, ap_block_pp0_stage1_11001_ignoreCallOp107)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp107) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp91) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_bn_qurelu_fixed_fu_252_ap_ce <= ap_const_logic_1;
        else 
            grp_bn_qurelu_fixed_fu_252_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_252_bias_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_252_bias_V <= ap_const_lv32_DB0B7FF7;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_252_bias_V <= ap_const_lv32_1DD00E3;
        else 
            grp_bn_qurelu_fixed_fu_252_bias_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_252_in_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, reg_469, reg_509, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_252_in_V <= reg_509;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_252_in_V <= reg_469;
        else 
            grp_bn_qurelu_fixed_fu_252_in_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_252_inc_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_252_inc_V <= ap_const_lv15_1018;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_252_inc_V <= ap_const_lv15_259B;
        else 
            grp_bn_qurelu_fixed_fu_252_inc_V <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_261_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_ignoreCallOp51, ap_block_pp0_stage3_11001_ignoreCallOp59, ap_block_pp0_stage0_11001_ignoreCallOp92, ap_block_pp0_stage1_11001_ignoreCallOp108)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp108) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp92) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_bn_qurelu_fixed_fu_261_ap_ce <= ap_const_logic_1;
        else 
            grp_bn_qurelu_fixed_fu_261_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_261_bias_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_261_bias_V <= ap_const_lv32_1264E6D4;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_261_bias_V <= ap_const_lv32_A5AF20;
        else 
            grp_bn_qurelu_fixed_fu_261_bias_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_261_in_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, reg_474, reg_514, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_261_in_V <= reg_514;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_261_in_V <= reg_474;
        else 
            grp_bn_qurelu_fixed_fu_261_in_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_261_inc_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_261_inc_V <= ap_const_lv15_BE8;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_261_inc_V <= ap_const_lv15_1820;
        else 
            grp_bn_qurelu_fixed_fu_261_inc_V <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_270_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_ignoreCallOp52, ap_block_pp0_stage3_11001_ignoreCallOp60, ap_block_pp0_stage0_11001_ignoreCallOp93, ap_block_pp0_stage1_11001_ignoreCallOp109)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp109) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp93) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_bn_qurelu_fixed_fu_270_ap_ce <= ap_const_logic_1;
        else 
            grp_bn_qurelu_fixed_fu_270_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_270_bias_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_270_bias_V <= ap_const_lv32_663FE69;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_270_bias_V <= ap_const_lv32_12E52FDF;
        else 
            grp_bn_qurelu_fixed_fu_270_bias_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_270_in_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, reg_479, reg_519, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_270_in_V <= reg_519;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_270_in_V <= reg_479;
        else 
            grp_bn_qurelu_fixed_fu_270_in_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_270_inc_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_270_inc_V <= ap_const_lv15_1A04;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_270_inc_V <= ap_const_lv15_11C1;
        else 
            grp_bn_qurelu_fixed_fu_270_inc_V <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_279_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_ignoreCallOp53, ap_block_pp0_stage3_11001_ignoreCallOp61, ap_block_pp0_stage0_11001_ignoreCallOp94, ap_block_pp0_stage1_11001_ignoreCallOp110)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp110) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp94) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_bn_qurelu_fixed_fu_279_ap_ce <= ap_const_logic_1;
        else 
            grp_bn_qurelu_fixed_fu_279_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_279_bias_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_279_bias_V <= ap_const_lv32_588E874;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_279_bias_V <= ap_const_lv32_8479B5;
        else 
            grp_bn_qurelu_fixed_fu_279_bias_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_279_in_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, reg_484, reg_524, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_279_in_V <= reg_524;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_279_in_V <= reg_484;
        else 
            grp_bn_qurelu_fixed_fu_279_in_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bn_qurelu_fixed_fu_279_inc_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_bn_qurelu_fixed_fu_279_inc_V <= ap_const_lv15_16A8;
        elsif ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_bn_qurelu_fixed_fu_279_inc_V <= ap_const_lv15_C4A;
        else 
            grp_bn_qurelu_fixed_fu_279_inc_V <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln244_fu_575_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_209_p4 = bound_reg_637) else "0";

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln244_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln244_reg_642 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= (((((((((((((((((((((((((((((((p_013_0_14_i_reg_816 & p_013_0_13_i_reg_811) & p_013_0_12_i_reg_806) & p_013_0_11_i_reg_801) & p_013_0_10_i_reg_796) & p_013_0_i_92_reg_791) & p_013_0_9_i_reg_786) & p_013_0_8_i_reg_781) & p_013_0_7_i_reg_776) & p_013_0_6_i_reg_771) & p_013_0_5_i_reg_766) & p_013_0_4_i_reg_761) & p_013_0_3_i_reg_756) & p_013_0_2_i_reg_751) & p_013_0_1_i_reg_746) & p_013_0_i_reg_741) & p_0_0_14_i_reg_736) & p_0_0_13_i_reg_731) & p_0_0_12_i_reg_726) & p_0_0_11_i_reg_721) & p_0_0_10_i_reg_716) & p_0_0_i_91_reg_711) & p_0_0_9_i_reg_706) & p_0_0_8_i_reg_701) & p_0_0_7_i_reg_691) & p_0_0_6_i_reg_686) & p_0_0_5_i_reg_681) & p_0_0_4_i_reg_676) & p_0_0_3_i_reg_671) & p_0_0_2_i_reg_666) & p_0_0_1_i_reg_661) & p_0_0_i_reg_656);

    out_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter1, icmp_ln244_reg_642_pp0_iter1_reg, ap_block_pp0_stage3_11001)
    begin
        if (((icmp_ln244_reg_642_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_shl2_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_557_p3),40));
    p_shl_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_545_p3),40));

    rep_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rep_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rep_blk_n <= rep_empty_n;
        else 
            rep_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rep_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rep_empty_n)
    begin
        if ((not(((rep_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rep_read <= ap_const_logic_1;
        else 
            rep_read <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln244_1_fu_534_p2 <= std_logic_vector(shift_left(unsigned(rep_read_reg_631),to_integer(unsigned('0' & ap_const_lv32_5(31-1 downto 0)))));
    shl_ln244_fu_529_p2 <= std_logic_vector(shift_left(unsigned(rep_read_reg_631),to_integer(unsigned('0' & ap_const_lv32_7(31-1 downto 0)))));
    tmp_1_fu_557_p3 <= (add_ln244_fu_539_p2 & ap_const_lv5_0);
    tmp_s_fu_545_p3 <= (add_ln244_fu_539_p2 & ap_const_lv7_0);
    trunc_ln647_3_fu_590_p1 <= in_V_V_dout(26 - 1 downto 0);
    trunc_ln647_fu_586_p1 <= in_V_V_dout(26 - 1 downto 0);
end behav;
