{
  "module_name": "odm_reg.h",
  "hash_id": "46a2881d048efdee2f2ec3381cb170177a433584630b81d9aeebe2cb1cb60760",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8723bs/hal/odm_reg.h",
  "human_readable_source": " \n \n \n \n \n#ifndef\t__HAL_ODM_REG_H__\n#define __HAL_ODM_REG_H__\n\n \n\n \n#define\tODM_BB_RESET\t\t\t\t0x002\n#define\tODM_DUMMY\t\t\t\t0x4fe\n#define\tRF_T_METER_OLD\t\t\t\t0x24\n#define\tRF_T_METER_NEW\t\t\t\t0x42\n\n#define\tODM_EDCA_VO_PARAM\t\t\t0x500\n#define\tODM_EDCA_VI_PARAM\t\t\t0x504\n#define\tODM_EDCA_BE_PARAM\t\t\t0x508\n#define\tODM_EDCA_BK_PARAM\t\t\t0x50C\n#define\tODM_TXPAUSE\t\t\t\t0x522\n\n \n#define\tODM_FPGA_PHY0_PAGE8\t\t\t0x800\n#define\tODM_PSD_SETTING\t\t\t\t0x808\n#define\tODM_AFE_SETTING\t\t\t\t0x818\n#define\tODM_TXAGC_B_24_54\t\t\t0x834\n#define\tODM_TXAGC_B_MCS32_5\t\t\t0x838\n#define\tODM_TXAGC_B_MCS0_MCS3\t\t\t0x83c\n#define\tODM_TXAGC_B_MCS4_MCS7\t\t\t0x848\n#define\tODM_ANALOG_REGISTER\t\t\t0x85c\n#define\tODM_RF_INTERFACE_OUTPUT\t\t\t0x860\n#define\tODM_TXAGC_B_11_A_2_11\t\t\t0x86c\n#define\tODM_AD_DA_LSB_MASK\t\t\t0x874\n#define\tODM_ENABLE_3_WIRE\t\t\t0x88c\n#define\tODM_PSD_REPORT\t\t\t\t0x8b4\n#define\tODM_R_ANT_SELECT\t\t\t0x90c\n#define\tODM_CCK_ANT_SELECT\t\t\t0xa07\n#define\tODM_CCK_PD_THRESH\t\t\t0xa0a\n#define\tODM_CCK_RF_REG1\t\t\t\t0xa11\n#define\tODM_CCK_MATCH_FILTER\t\t\t0xa20\n#define\tODM_CCK_RAKE_MAC\t\t\t0xa2e\n#define\tODM_CCK_CNT_RESET\t\t\t0xa2d\n#define\tODM_CCK_TX_DIVERSITY\t\t\t0xa2f\n#define\tODM_CCK_FA_CNT_MSB\t\t\t0xa5b\n#define\tODM_CCK_FA_CNT_LSB\t\t\t0xa5c\n#define\tODM_CCK_NEW_FUNCTION\t\t\t0xa75\n#define\tODM_OFDM_PHY0_PAGE_C\t\t\t0xc00\n#define\tODM_OFDM_RX_ANT\t\t\t\t0xc04\n#define\tODM_R_A_RXIQI\t\t\t\t0xc14\n#define\tODM_R_A_AGC_CORE1\t\t\t0xc50\n#define\tODM_R_A_AGC_CORE2\t\t\t0xc54\n#define\tODM_R_B_AGC_CORE1\t\t\t0xc58\n#define\tODM_R_AGC_PAR\t\t\t\t0xc70\n#define\tODM_R_HTSTF_AGC_PAR\t\t\t0xc7c\n#define\tODM_TX_PWR_TRAINING_A\t\t\t0xc90\n#define\tODM_TX_PWR_TRAINING_B\t\t\t0xc98\n#define\tODM_OFDM_FA_CNT1\t\t\t0xcf0\n#define\tODM_OFDM_PHY0_PAGE_D\t\t\t0xd00\n#define\tODM_OFDM_FA_CNT2\t\t\t0xda0\n#define\tODM_OFDM_FA_CNT3\t\t\t0xda4\n#define\tODM_OFDM_FA_CNT4\t\t\t0xda8\n#define\tODM_TXAGC_A_6_18\t\t\t0xe00\n#define\tODM_TXAGC_A_24_54\t\t\t0xe04\n#define\tODM_TXAGC_A_1_MCS32\t\t\t0xe08\n#define\tODM_TXAGC_A_MCS0_MCS3\t\t\t0xe10\n#define\tODM_TXAGC_A_MCS4_MCS7\t\t\t0xe14\n\n \n#define\tODM_GAIN_SETTING\t\t\t0x00\n#define\tODM_CHANNEL\t\t\t\t0x18\n\n \n#define\tODM_DPDT\t\t\t\t0x300\n\n \n#define\tODM_PSDREG\t\t\t\t0x808\n\n \n#define\tPATHDIV_REG\t\t\t\t0xB30\n#define\tPATHDIV_TRI\t\t\t\t0xBA0\n\n \n\n#define\tBIT_FA_RESET\t\t\t\tBIT0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}