// Seed: 2701534140
module module_0 (
    input  uwire id_0,
    output uwire id_1
);
  bit [1 : 1] id_3, id_4, id_5, id_6, id_7, id_8, id_9;
  for (id_10 = id_9; id_4; id_6 = (id_10)) union packed {logic id_11;} id_12 = id_4;
  wire id_13;
endmodule
program module_1 (
    input wand id_0,
    input wand id_1,
    input supply1 id_2,
    output wor id_3,
    input wand id_4
);
  if ((1)) assign id_3 = 1'b0;
  else assign id_3 = id_2;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  assign modCall_1.id_7 = 0;
  wire id_6;
  wire id_7;
  logic [7:0] id_8;
  assign id_3 = id_4 - id_8[1][1];
endprogram
