{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667477255778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667477255798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 05:07:35 2022 " "Processing started: Thu Nov 03 05:07:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667477255798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667477255798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667477255798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1667477256395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667477256395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/fsm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667477266599 ""} { "Info" "ISGN_ENTITY_NAME" "2 fsm_testbench " "Found entity 2: fsm_testbench" {  } { { "fsm.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/fsm.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667477266599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667477266599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667477266601 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/DE1_SoC.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667477266601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667477266601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/clock_divider.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667477266602 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider_testbench " "Found entity 2: clock_divider_testbench" {  } { { "clock_divider.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/clock_divider.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667477266602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667477266602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm1101.sv 2 2 " "Found 2 design units, including 2 entities, in source file fsm1101.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm1101 " "Found entity 1: fsm1101" {  } { { "fsm1101.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/fsm1101.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667477266604 ""} { "Info" "ISGN_ENTITY_NAME" "2 fsm1101_testbench " "Found entity 2: fsm1101_testbench" {  } { { "fsm1101.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/fsm1101.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667477266604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667477266604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wind_indicator.sv 2 2 " "Found 2 design units, including 2 entities, in source file wind_indicator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wind_indicator " "Found entity 1: wind_indicator" {  } { { "wind_indicator.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/wind_indicator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667477266606 ""} { "Info" "ISGN_ENTITY_NAME" "2 wind_indicator_testbench " "Found entity 2: wind_indicator_testbench" {  } { { "wind_indicator.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/wind_indicator.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667477266606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667477266606 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A wind_indicator.sv(37) " "Verilog HDL error at wind_indicator.sv(37): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "wind_indicator.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/wind_indicator.sv" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1667477266607 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B wind_indicator.sv(41) " "Verilog HDL error at wind_indicator.sv(41): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "wind_indicator.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/wind_indicator.sv" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1667477266607 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C wind_indicator.sv(45) " "Verilog HDL error at wind_indicator.sv(45): object \"C\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "wind_indicator.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/wind_indicator.sv" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1667477266607 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D wind_indicator.sv(47) " "Verilog HDL error at wind_indicator.sv(47): object \"D\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "wind_indicator.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/wind_indicator.sv" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1667477266607 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A wind_indicator.sv(57) " "Verilog HDL error at wind_indicator.sv(57): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "wind_indicator.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/wind_indicator.sv" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1667477266607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/egeen/Desktop/School/EE 271/Projects/lab3/Wind Indicators/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667477266628 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667477266690 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 03 05:07:46 2022 " "Processing ended: Thu Nov 03 05:07:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667477266690 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667477266690 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667477266690 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667477266690 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667477267294 ""}
