<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SMT_Oven: UART_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SMT_Oven
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_u_a_r_t___type.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_u_a_r_t___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">UART_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html">UART Peripheral Access Layer</a> &raquo; <a class="el" href="group___u_a_r_t__structs___g_r_o_u_p.html">UART struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a64b68e0c2e2c00962c1f6ff05768a247"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a64b68e0c2e2c00962c1f6ff05768a247">BDH</a></td></tr>
<tr class="memdesc:a64b68e0c2e2c00962c1f6ff05768a247"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Baud Rate Register: High  <a href="#a64b68e0c2e2c00962c1f6ff05768a247">More...</a><br /></td></tr>
<tr class="separator:a64b68e0c2e2c00962c1f6ff05768a247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d811085ff9f014e2412f0306ca99cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a82d811085ff9f014e2412f0306ca99cc">BDL</a></td></tr>
<tr class="memdesc:a82d811085ff9f014e2412f0306ca99cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0001: Baud Rate Register: Low  <a href="#a82d811085ff9f014e2412f0306ca99cc">More...</a><br /></td></tr>
<tr class="separator:a82d811085ff9f014e2412f0306ca99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2060193a370f0e9a31ccbcc18324af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a7d2060193a370f0e9a31ccbcc18324af">C1</a></td></tr>
<tr class="memdesc:a7d2060193a370f0e9a31ccbcc18324af"><td class="mdescLeft">&#160;</td><td class="mdescRight">0002: Control Register 1  <a href="#a7d2060193a370f0e9a31ccbcc18324af">More...</a><br /></td></tr>
<tr class="separator:a7d2060193a370f0e9a31ccbcc18324af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4050bfe335adcde0e5b87823ea26bc28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a4050bfe335adcde0e5b87823ea26bc28">C2</a></td></tr>
<tr class="memdesc:a4050bfe335adcde0e5b87823ea26bc28"><td class="mdescLeft">&#160;</td><td class="mdescRight">0003: Control Register 2  <a href="#a4050bfe335adcde0e5b87823ea26bc28">More...</a><br /></td></tr>
<tr class="separator:a4050bfe335adcde0e5b87823ea26bc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab085fb9bbfccce5ace6b752d9784ee26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ab085fb9bbfccce5ace6b752d9784ee26">S1</a></td></tr>
<tr class="memdesc:ab085fb9bbfccce5ace6b752d9784ee26"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Status Register 1  <a href="#ab085fb9bbfccce5ace6b752d9784ee26">More...</a><br /></td></tr>
<tr class="separator:ab085fb9bbfccce5ace6b752d9784ee26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9178df20b457eace88576a7cb26d75d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ad9178df20b457eace88576a7cb26d75d">S2</a></td></tr>
<tr class="memdesc:ad9178df20b457eace88576a7cb26d75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0005: Status Register 2  <a href="#ad9178df20b457eace88576a7cb26d75d">More...</a><br /></td></tr>
<tr class="separator:ad9178df20b457eace88576a7cb26d75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23270f53f190afb3fe05203af6bc0059"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a23270f53f190afb3fe05203af6bc0059">C3</a></td></tr>
<tr class="memdesc:a23270f53f190afb3fe05203af6bc0059"><td class="mdescLeft">&#160;</td><td class="mdescRight">0006: Control Register 3  <a href="#a23270f53f190afb3fe05203af6bc0059">More...</a><br /></td></tr>
<tr class="separator:a23270f53f190afb3fe05203af6bc0059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e2df4671867807c472469a394c0619"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#af5e2df4671867807c472469a394c0619">D</a></td></tr>
<tr class="memdesc:af5e2df4671867807c472469a394c0619"><td class="mdescLeft">&#160;</td><td class="mdescRight">0007: Data Register  <a href="#af5e2df4671867807c472469a394c0619">More...</a><br /></td></tr>
<tr class="separator:af5e2df4671867807c472469a394c0619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73acabe00975b26ce347736f07c80925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a73acabe00975b26ce347736f07c80925">MA1</a></td></tr>
<tr class="memdesc:a73acabe00975b26ce347736f07c80925"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Match Address Registers 1  <a href="#a73acabe00975b26ce347736f07c80925">More...</a><br /></td></tr>
<tr class="separator:a73acabe00975b26ce347736f07c80925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e576e5777a71fe5d082448e7a452ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a32e576e5777a71fe5d082448e7a452ed">MA2</a></td></tr>
<tr class="memdesc:a32e576e5777a71fe5d082448e7a452ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">0009: Match Address Registers 2  <a href="#a32e576e5777a71fe5d082448e7a452ed">More...</a><br /></td></tr>
<tr class="separator:a32e576e5777a71fe5d082448e7a452ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefdf66d5b1fa972353e74c01dbbfa95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#aaefdf66d5b1fa972353e74c01dbbfa95">C4</a></td></tr>
<tr class="memdesc:aaefdf66d5b1fa972353e74c01dbbfa95"><td class="mdescLeft">&#160;</td><td class="mdescRight">000A: Control Register 4  <a href="#aaefdf66d5b1fa972353e74c01dbbfa95">More...</a><br /></td></tr>
<tr class="separator:aaefdf66d5b1fa972353e74c01dbbfa95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad807dc965307ce5a463d79158802b3a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ad807dc965307ce5a463d79158802b3a3">C5</a></td></tr>
<tr class="memdesc:ad807dc965307ce5a463d79158802b3a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">000B: Control Register 5  <a href="#ad807dc965307ce5a463d79158802b3a3">More...</a><br /></td></tr>
<tr class="separator:ad807dc965307ce5a463d79158802b3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4dbb62f5f502e4e6190f7574d6e372"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a7d4dbb62f5f502e4e6190f7574d6e372">ED</a></td></tr>
<tr class="memdesc:a7d4dbb62f5f502e4e6190f7574d6e372"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Extended Data Register  <a href="#a7d4dbb62f5f502e4e6190f7574d6e372">More...</a><br /></td></tr>
<tr class="separator:a7d4dbb62f5f502e4e6190f7574d6e372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d2946e7652e7f1a1bf56fa019ffaf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#af9d2946e7652e7f1a1bf56fa019ffaf0">MODEM</a></td></tr>
<tr class="memdesc:af9d2946e7652e7f1a1bf56fa019ffaf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">000D: Modem Register  <a href="#af9d2946e7652e7f1a1bf56fa019ffaf0">More...</a><br /></td></tr>
<tr class="separator:af9d2946e7652e7f1a1bf56fa019ffaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad836545a70769f43817e1cc2b4e1af00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ad836545a70769f43817e1cc2b4e1af00">IR</a></td></tr>
<tr class="memdesc:ad836545a70769f43817e1cc2b4e1af00"><td class="mdescLeft">&#160;</td><td class="mdescRight">000E: Infrared Register  <a href="#ad836545a70769f43817e1cc2b4e1af00">More...</a><br /></td></tr>
<tr class="separator:ad836545a70769f43817e1cc2b4e1af00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d309f97efdb8fe69f5bcba901199113"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a7d309f97efdb8fe69f5bcba901199113">RESERVED0</a></td></tr>
<tr class="separator:a7d309f97efdb8fe69f5bcba901199113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd53b65af524f9b87c0dc07ccfb922cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#acd53b65af524f9b87c0dc07ccfb922cc">PFIFO</a></td></tr>
<tr class="memdesc:acd53b65af524f9b87c0dc07ccfb922cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: FIFO Parameters  <a href="#acd53b65af524f9b87c0dc07ccfb922cc">More...</a><br /></td></tr>
<tr class="separator:acd53b65af524f9b87c0dc07ccfb922cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1789480a2f51e46911338c5837a6fc68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a1789480a2f51e46911338c5837a6fc68">CFIFO</a></td></tr>
<tr class="memdesc:a1789480a2f51e46911338c5837a6fc68"><td class="mdescLeft">&#160;</td><td class="mdescRight">0011: FIFO Control Register  <a href="#a1789480a2f51e46911338c5837a6fc68">More...</a><br /></td></tr>
<tr class="separator:a1789480a2f51e46911338c5837a6fc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288d7a13955e4a2637a2021d9ba2e0a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a288d7a13955e4a2637a2021d9ba2e0a8">SFIFO</a></td></tr>
<tr class="memdesc:a288d7a13955e4a2637a2021d9ba2e0a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0012: FIFO Status Register  <a href="#a288d7a13955e4a2637a2021d9ba2e0a8">More...</a><br /></td></tr>
<tr class="separator:a288d7a13955e4a2637a2021d9ba2e0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab7656c715ebc0ab2632f35903f2a42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a7ab7656c715ebc0ab2632f35903f2a42">TWFIFO</a></td></tr>
<tr class="memdesc:a7ab7656c715ebc0ab2632f35903f2a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">0013: FIFO Transmit Watermark  <a href="#a7ab7656c715ebc0ab2632f35903f2a42">More...</a><br /></td></tr>
<tr class="separator:a7ab7656c715ebc0ab2632f35903f2a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b8e4511219e743ccd3308ac0290572"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a84b8e4511219e743ccd3308ac0290572">TCFIFO</a></td></tr>
<tr class="memdesc:a84b8e4511219e743ccd3308ac0290572"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: FIFO Transmit Count  <a href="#a84b8e4511219e743ccd3308ac0290572">More...</a><br /></td></tr>
<tr class="separator:a84b8e4511219e743ccd3308ac0290572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d214e3cdbe0ac2d09bcf20ab132439e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a2d214e3cdbe0ac2d09bcf20ab132439e">RWFIFO</a></td></tr>
<tr class="memdesc:a2d214e3cdbe0ac2d09bcf20ab132439e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0015: FIFO Receive Watermark  <a href="#a2d214e3cdbe0ac2d09bcf20ab132439e">More...</a><br /></td></tr>
<tr class="separator:a2d214e3cdbe0ac2d09bcf20ab132439e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56a9dbfe3a97f625a4cb0a787303c2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ac56a9dbfe3a97f625a4cb0a787303c2d">RCFIFO</a></td></tr>
<tr class="memdesc:ac56a9dbfe3a97f625a4cb0a787303c2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0016: FIFO Receive Count  <a href="#ac56a9dbfe3a97f625a4cb0a787303c2d">More...</a><br /></td></tr>
<tr class="separator:ac56a9dbfe3a97f625a4cb0a787303c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6e72f7a82b0758e0fdabce3543c8070"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ac6e72f7a82b0758e0fdabce3543c8070">RESERVED1</a></td></tr>
<tr class="separator:ac6e72f7a82b0758e0fdabce3543c8070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289733e31a513073ee9a94532afc2b72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a289733e31a513073ee9a94532afc2b72">C7816</a></td></tr>
<tr class="memdesc:a289733e31a513073ee9a94532afc2b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">0018: 7816 Control Register  <a href="#a289733e31a513073ee9a94532afc2b72">More...</a><br /></td></tr>
<tr class="separator:a289733e31a513073ee9a94532afc2b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970303bbe82348655affe06e79e8f6e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a970303bbe82348655affe06e79e8f6e3">IE7816</a></td></tr>
<tr class="memdesc:a970303bbe82348655affe06e79e8f6e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0019: 7816 Interrupt Enable Register  <a href="#a970303bbe82348655affe06e79e8f6e3">More...</a><br /></td></tr>
<tr class="separator:a970303bbe82348655affe06e79e8f6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad7c2421ffeffae79c6c92b40d4751c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a3ad7c2421ffeffae79c6c92b40d4751c">IS7816</a></td></tr>
<tr class="memdesc:a3ad7c2421ffeffae79c6c92b40d4751c"><td class="mdescLeft">&#160;</td><td class="mdescRight">001A: 7816 Interrupt Status Register  <a href="#a3ad7c2421ffeffae79c6c92b40d4751c">More...</a><br /></td></tr>
<tr class="separator:a3ad7c2421ffeffae79c6c92b40d4751c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8a35fd5ca9cd6c9aa3100e583d5165"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1fe040cd6078ce608f9c3312d4ee17ba"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t___type.html#ac028c928dc9241242a6d7779cdca9c54">WP7816T0</a></td></tr>
<tr class="memdesc:a1fe040cd6078ce608f9c3312d4ee17ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 0000: (size=0001)  <a href="#a1fe040cd6078ce608f9c3312d4ee17ba">More...</a><br /></td></tr>
<tr class="separator:a1fe040cd6078ce608f9c3312d4ee17ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a271e8df0bc27134a15bca53b6b8e575f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t___type.html#a1625db48274abc3bf18616664866b81c">WP7816T1</a></td></tr>
<tr class="memdesc:a271e8df0bc27134a15bca53b6b8e575f"><td class="mdescLeft">&#160;</td><td class="mdescRight">001B: 7816 Wait Parameter Register  <a href="#a271e8df0bc27134a15bca53b6b8e575f">More...</a><br /></td></tr>
<tr class="separator:a271e8df0bc27134a15bca53b6b8e575f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8a35fd5ca9cd6c9aa3100e583d5165"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7a8a35fd5ca9cd6c9aa3100e583d5165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5baa7756fc680009fd014c7ffb6a0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a3c5baa7756fc680009fd014c7ffb6a0f">WN7816</a></td></tr>
<tr class="memdesc:a3c5baa7756fc680009fd014c7ffb6a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">001C: 7816 Wait N Register  <a href="#a3c5baa7756fc680009fd014c7ffb6a0f">More...</a><br /></td></tr>
<tr class="separator:a3c5baa7756fc680009fd014c7ffb6a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc0251bba4980051f8991db62e18c2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a5fc0251bba4980051f8991db62e18c2a">WF7816</a></td></tr>
<tr class="memdesc:a5fc0251bba4980051f8991db62e18c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">001D: 7816 Wait FD Register  <a href="#a5fc0251bba4980051f8991db62e18c2a">More...</a><br /></td></tr>
<tr class="separator:a5fc0251bba4980051f8991db62e18c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5e3ab142d426d631595daaf8e5220e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#adb5e3ab142d426d631595daaf8e5220e">ET7816</a></td></tr>
<tr class="memdesc:adb5e3ab142d426d631595daaf8e5220e"><td class="mdescLeft">&#160;</td><td class="mdescRight">001E: 7816 Error Threshold Register  <a href="#adb5e3ab142d426d631595daaf8e5220e">More...</a><br /></td></tr>
<tr class="separator:adb5e3ab142d426d631595daaf8e5220e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac13e6db552f61befb71ea95d93af7dee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ac13e6db552f61befb71ea95d93af7dee">TL7816</a></td></tr>
<tr class="memdesc:ac13e6db552f61befb71ea95d93af7dee"><td class="mdescLeft">&#160;</td><td class="mdescRight">001F: 7816 Transmit Length Register  <a href="#ac13e6db552f61befb71ea95d93af7dee">More...</a><br /></td></tr>
<tr class="separator:ac13e6db552f61befb71ea95d93af7dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a7a8a35fd5ca9cd6c9aa3100e583d5165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64b68e0c2e2c00962c1f6ff05768a247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::BDH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Baud Rate Register: High </p>

</div>
</div>
<a class="anchor" id="a82d811085ff9f014e2412f0306ca99cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::BDL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0001: Baud Rate Register: Low </p>

</div>
</div>
<a class="anchor" id="a7d2060193a370f0e9a31ccbcc18324af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0002: Control Register 1 </p>

</div>
</div>
<a class="anchor" id="a4050bfe335adcde0e5b87823ea26bc28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0003: Control Register 2 </p>

</div>
</div>
<a class="anchor" id="a23270f53f190afb3fe05203af6bc0059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0006: Control Register 3 </p>

</div>
</div>
<a class="anchor" id="aaefdf66d5b1fa972353e74c01dbbfa95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000A: Control Register 4 </p>

</div>
</div>
<a class="anchor" id="ad807dc965307ce5a463d79158802b3a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000B: Control Register 5 </p>

</div>
</div>
<a class="anchor" id="a289733e31a513073ee9a94532afc2b72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0018: 7816 Control Register </p>

</div>
</div>
<a class="anchor" id="a1789480a2f51e46911338c5837a6fc68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::CFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0011: FIFO Control Register </p>

</div>
</div>
<a class="anchor" id="af5e2df4671867807c472469a394c0619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0007: Data Register </p>

</div>
</div>
<a class="anchor" id="a7d4dbb62f5f502e4e6190f7574d6e372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::ED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Extended Data Register </p>

</div>
</div>
<a class="anchor" id="adb5e3ab142d426d631595daaf8e5220e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::ET7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001E: 7816 Error Threshold Register </p>

</div>
</div>
<a class="anchor" id="a970303bbe82348655affe06e79e8f6e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::IE7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0019: 7816 Interrupt Enable Register </p>

</div>
</div>
<a class="anchor" id="ad836545a70769f43817e1cc2b4e1af00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::IR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000E: Infrared Register </p>

</div>
</div>
<a class="anchor" id="a3ad7c2421ffeffae79c6c92b40d4751c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::IS7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001A: 7816 Interrupt Status Register </p>

</div>
</div>
<a class="anchor" id="a73acabe00975b26ce347736f07c80925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::MA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Match Address Registers 1 </p>

</div>
</div>
<a class="anchor" id="a32e576e5777a71fe5d082448e7a452ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::MA2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0009: Match Address Registers 2 </p>

</div>
</div>
<a class="anchor" id="af9d2946e7652e7f1a1bf56fa019ffaf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::MODEM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000D: Modem Register </p>

</div>
</div>
<a class="anchor" id="acd53b65af524f9b87c0dc07ccfb922cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::PFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: FIFO Parameters </p>

</div>
</div>
<a class="anchor" id="ac56a9dbfe3a97f625a4cb0a787303c2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::RCFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0016: FIFO Receive Count </p>

</div>
</div>
<a class="anchor" id="a7d309f97efdb8fe69f5bcba901199113"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6e72f7a82b0758e0fdabce3543c8070"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d214e3cdbe0ac2d09bcf20ab132439e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::RWFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0015: FIFO Receive Watermark </p>

</div>
</div>
<a class="anchor" id="ab085fb9bbfccce5ace6b752d9784ee26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::S1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Status Register 1 </p>

</div>
</div>
<a class="anchor" id="ad9178df20b457eace88576a7cb26d75d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::S2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0005: Status Register 2 </p>

</div>
</div>
<a class="anchor" id="a288d7a13955e4a2637a2021d9ba2e0a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::SFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0012: FIFO Status Register </p>

</div>
</div>
<a class="anchor" id="a84b8e4511219e743ccd3308ac0290572"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::TCFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: FIFO Transmit Count </p>

</div>
</div>
<a class="anchor" id="ac13e6db552f61befb71ea95d93af7dee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::TL7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001F: 7816 Transmit Length Register </p>

</div>
</div>
<a class="anchor" id="a7ab7656c715ebc0ab2632f35903f2a42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::TWFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0013: FIFO Transmit Watermark </p>

</div>
</div>
<a class="anchor" id="a5fc0251bba4980051f8991db62e18c2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WF7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001D: 7816 Wait FD Register </p>

</div>
</div>
<a class="anchor" id="a3c5baa7756fc680009fd014c7ffb6a0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WN7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001C: 7816 Wait N Register </p>

</div>
</div>
<a class="anchor" id="ac028c928dc9241242a6d7779cdca9c54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WP7816T0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 0000: (size=0001) </p>
<p>001B: 7816 Wait Parameter Register </p>

</div>
</div>
<a class="anchor" id="a1625db48274abc3bf18616664866b81c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WP7816T1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001B: 7816 Wait Parameter Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_u_a_r_t___type.html">UART_Type</a></li>
    <li class="footer">Generated on Tue Sep 27 2016 09:56:31 for SMT_Oven by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
