# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_decoder_4_16_func_synth.vhd" \
"../../../../../decoder.srcs/sim_1/new/SIM_decoder_4_16.vhd" \

# Do not sort compile order
nosort
