/// Auto-generated register definitions for EFC0
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::efc0 {

// ============================================================================
// EFC0 - Embedded Flash Controller 0
// Base Address: 0x400E0A00
// ============================================================================

/// EFC0 Register Structure
struct EFC0_Registers {

    /// EEFC Flash Mode Register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FMR;

    /// EEFC Flash Command Register
    /// Offset: 0x0004
    /// Access: write-only
    volatile uint32_t FCR;

    /// EEFC Flash Status Register
    /// Offset: 0x0008
    /// Reset value: 0x00000001
    /// Access: read-only
    volatile uint32_t FSR;

    /// EEFC Flash Result Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t FRR;
};

static_assert(sizeof(EFC0_Registers) >= 16, "EFC0_Registers size mismatch");

/// EFC0 peripheral instance
constexpr EFC0_Registers* EFC0 = 
    reinterpret_cast<EFC0_Registers*>(0x400E0A00);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::efc0
