hdl.vhdl.standard: "2008"

sources: ["ecp5pll.vhdl", "blinky.vhdl"]
top: blinky
clock.port: "clk_25mhz"

flows:
  openfpgaloader:
    clock.freq: 25MHz
  nextpnr:
    board: ULX3S_85F
  yosys_fpga:
    fpga.family: ecp5
    clock.freq: 25MHz
