Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 20 20:41:33 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GameController_timing_summary_routed.rpt -pb GameController_timing_summary_routed.pb -rpx GameController_timing_summary_routed.rpx -warn_on_violation
| Design       : GameController
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Player1/moveClock/CLK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Player2/aiPlayer/moveClock/CLK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ScoreBoard/clk/CLK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: genClocks[1].genClock/CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 242 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.122        0.000                      0                  177        0.246        0.000                      0                  177        3.000        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clkgen/inst/CLK100MHZ      {0.000 5.000}        10.000          100.000         
  CLKGame_clockGenerator   {0.000 50.000}       100.000         10.000          
  CLKPixel_clockGenerator  {0.000 19.861}       39.722          25.175          
  clkfbout_clockGenerator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkgen/inst/CLK100MHZ                                                                                                                                                        3.000        0.000                       0                     1  
  CLKGame_clockGenerator        95.903        0.000                      0                  127        0.246        0.000                      0                  127       49.500        0.000                       0                    69  
  CLKPixel_clockGenerator       35.122        0.000                      0                   50        0.267        0.000                      0                   50       19.361        0.000                       0                    22  
  clkfbout_clockGenerator                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkgen/inst/CLK100MHZ
  To Clock:  clkgen/inst/CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen/inst/CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKGame_clockGenerator
  To Clock:  CLKGame_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack       95.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.903ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.466%)  route 2.701ns (76.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 97.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.619    -2.403    Player1/moveClock/CLKGame
    SLICE_X45Y104        FDRE                                         r  Player1/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  Player1/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875    -1.072    Player1/moveClock/counter[14]
    SLICE_X44Y103        LUT6 (Prop_lut6_I1_O)        0.124    -0.948 f  Player1/moveClock/counter[0]_i_4/O
                         net (fo=1, routed)           0.783    -0.165    Player1/moveClock/counter[0]_i_4_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    -0.041 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.172     0.132    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X44Y102        LUT2 (Prop_lut2_I0_O)        0.124     0.256 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.870     1.126    Player1/moveClock/CLK
    SLICE_X45Y102        FDRE                                         r  Player1/moveClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162   101.162    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    93.838 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    95.477    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.500    97.068    Player1/moveClock/CLKGame
    SLICE_X45Y102        FDRE                                         r  Player1/moveClock/counter_reg[5]/C
                         clock pessimism              0.505    97.573    
                         clock uncertainty           -0.115    97.458    
    SLICE_X45Y102        FDRE (Setup_fdre_C_R)       -0.429    97.029    Player1/moveClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         97.029    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                 95.903    

Slack (MET) :             95.903ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.466%)  route 2.701ns (76.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 97.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.619    -2.403    Player1/moveClock/CLKGame
    SLICE_X45Y104        FDRE                                         r  Player1/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  Player1/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875    -1.072    Player1/moveClock/counter[14]
    SLICE_X44Y103        LUT6 (Prop_lut6_I1_O)        0.124    -0.948 f  Player1/moveClock/counter[0]_i_4/O
                         net (fo=1, routed)           0.783    -0.165    Player1/moveClock/counter[0]_i_4_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    -0.041 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.172     0.132    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X44Y102        LUT2 (Prop_lut2_I0_O)        0.124     0.256 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.870     1.126    Player1/moveClock/CLK
    SLICE_X45Y102        FDRE                                         r  Player1/moveClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162   101.162    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    93.838 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    95.477    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.500    97.068    Player1/moveClock/CLKGame
    SLICE_X45Y102        FDRE                                         r  Player1/moveClock/counter_reg[6]/C
                         clock pessimism              0.505    97.573    
                         clock uncertainty           -0.115    97.458    
    SLICE_X45Y102        FDRE (Setup_fdre_C_R)       -0.429    97.029    Player1/moveClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         97.029    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                 95.903    

Slack (MET) :             95.903ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.466%)  route 2.701ns (76.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 97.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.619    -2.403    Player1/moveClock/CLKGame
    SLICE_X45Y104        FDRE                                         r  Player1/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  Player1/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875    -1.072    Player1/moveClock/counter[14]
    SLICE_X44Y103        LUT6 (Prop_lut6_I1_O)        0.124    -0.948 f  Player1/moveClock/counter[0]_i_4/O
                         net (fo=1, routed)           0.783    -0.165    Player1/moveClock/counter[0]_i_4_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    -0.041 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.172     0.132    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X44Y102        LUT2 (Prop_lut2_I0_O)        0.124     0.256 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.870     1.126    Player1/moveClock/CLK
    SLICE_X45Y102        FDRE                                         r  Player1/moveClock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162   101.162    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    93.838 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    95.477    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.500    97.068    Player1/moveClock/CLKGame
    SLICE_X45Y102        FDRE                                         r  Player1/moveClock/counter_reg[7]/C
                         clock pessimism              0.505    97.573    
                         clock uncertainty           -0.115    97.458    
    SLICE_X45Y102        FDRE (Setup_fdre_C_R)       -0.429    97.029    Player1/moveClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         97.029    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                 95.903    

Slack (MET) :             95.903ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.466%)  route 2.701ns (76.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 97.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.619    -2.403    Player1/moveClock/CLKGame
    SLICE_X45Y104        FDRE                                         r  Player1/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  Player1/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875    -1.072    Player1/moveClock/counter[14]
    SLICE_X44Y103        LUT6 (Prop_lut6_I1_O)        0.124    -0.948 f  Player1/moveClock/counter[0]_i_4/O
                         net (fo=1, routed)           0.783    -0.165    Player1/moveClock/counter[0]_i_4_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    -0.041 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.172     0.132    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X44Y102        LUT2 (Prop_lut2_I0_O)        0.124     0.256 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.870     1.126    Player1/moveClock/CLK
    SLICE_X45Y102        FDRE                                         r  Player1/moveClock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162   101.162    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    93.838 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    95.477    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.500    97.068    Player1/moveClock/CLKGame
    SLICE_X45Y102        FDRE                                         r  Player1/moveClock/counter_reg[8]/C
                         clock pessimism              0.505    97.573    
                         clock uncertainty           -0.115    97.458    
    SLICE_X45Y102        FDRE (Setup_fdre_C_R)       -0.429    97.029    Player1/moveClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         97.029    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                 95.903    

Slack (MET) :             96.026ns  (required time - arrival time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.828ns (24.324%)  route 2.576ns (75.676%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.635    -2.386    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X48Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.930 f  Player2/aiPlayer/moveClock/counter_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.071    Player2/aiPlayer/moveClock/counter[11]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    -0.947 f  Player2/aiPlayer/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.638    -0.308    Player2/aiPlayer/moveClock/counter[0]_i_4__0_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.184 f  Player2/aiPlayer/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.165    -0.020    Player2/aiPlayer/moveClock/counter[0]_i_2__0_n_0
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.104 r  Player2/aiPlayer/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.913     1.018    Player2/aiPlayer/moveClock/CLK
    SLICE_X48Y96         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162   101.162    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    93.838 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    95.477    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.513    97.082    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X48Y96         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[5]/C
                         clock pessimism              0.506    97.588    
                         clock uncertainty           -0.115    97.472    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.429    97.043    Player2/aiPlayer/moveClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         97.043    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 96.026    

Slack (MET) :             96.026ns  (required time - arrival time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.828ns (24.324%)  route 2.576ns (75.676%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.635    -2.386    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X48Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.930 f  Player2/aiPlayer/moveClock/counter_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.071    Player2/aiPlayer/moveClock/counter[11]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    -0.947 f  Player2/aiPlayer/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.638    -0.308    Player2/aiPlayer/moveClock/counter[0]_i_4__0_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.184 f  Player2/aiPlayer/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.165    -0.020    Player2/aiPlayer/moveClock/counter[0]_i_2__0_n_0
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.104 r  Player2/aiPlayer/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.913     1.018    Player2/aiPlayer/moveClock/CLK
    SLICE_X48Y96         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162   101.162    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    93.838 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    95.477    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.513    97.082    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X48Y96         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[6]/C
                         clock pessimism              0.506    97.588    
                         clock uncertainty           -0.115    97.472    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.429    97.043    Player2/aiPlayer/moveClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         97.043    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 96.026    

Slack (MET) :             96.026ns  (required time - arrival time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.828ns (24.324%)  route 2.576ns (75.676%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.635    -2.386    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X48Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.930 f  Player2/aiPlayer/moveClock/counter_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.071    Player2/aiPlayer/moveClock/counter[11]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    -0.947 f  Player2/aiPlayer/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.638    -0.308    Player2/aiPlayer/moveClock/counter[0]_i_4__0_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.184 f  Player2/aiPlayer/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.165    -0.020    Player2/aiPlayer/moveClock/counter[0]_i_2__0_n_0
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.104 r  Player2/aiPlayer/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.913     1.018    Player2/aiPlayer/moveClock/CLK
    SLICE_X48Y96         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162   101.162    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    93.838 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    95.477    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.513    97.082    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X48Y96         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[7]/C
                         clock pessimism              0.506    97.588    
                         clock uncertainty           -0.115    97.472    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.429    97.043    Player2/aiPlayer/moveClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         97.043    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 96.026    

Slack (MET) :             96.026ns  (required time - arrival time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.828ns (24.324%)  route 2.576ns (75.676%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.635    -2.386    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X48Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.930 f  Player2/aiPlayer/moveClock/counter_reg[11]/Q
                         net (fo=2, routed)           0.860    -1.071    Player2/aiPlayer/moveClock/counter[11]
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    -0.947 f  Player2/aiPlayer/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.638    -0.308    Player2/aiPlayer/moveClock/counter[0]_i_4__0_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.184 f  Player2/aiPlayer/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.165    -0.020    Player2/aiPlayer/moveClock/counter[0]_i_2__0_n_0
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.104 r  Player2/aiPlayer/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.913     1.018    Player2/aiPlayer/moveClock/CLK
    SLICE_X48Y96         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162   101.162    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    93.838 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    95.477    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.513    97.082    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X48Y96         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[8]/C
                         clock pessimism              0.506    97.588    
                         clock uncertainty           -0.115    97.472    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.429    97.043    Player2/aiPlayer/moveClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         97.043    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 96.026    

Slack (MET) :             96.026ns  (required time - arrival time)
  Source:                 genClocks[1].genClock/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[1].genClock/CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.952ns (25.147%)  route 2.834ns (74.853%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 97.085 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.618    -2.404    genClocks[1].genClock/CLKGame
    SLICE_X47Y106        FDRE                                         r  genClocks[1].genClock/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  genClocks[1].genClock/counter_reg[17]/Q
                         net (fo=2, routed)           0.846    -1.102    genClocks[1].genClock/counter[17]
    SLICE_X46Y104        LUT4 (Prop_lut4_I2_O)        0.124    -0.978 f  genClocks[1].genClock/counter[20]_i_5/O
                         net (fo=1, routed)           0.282    -0.696    genClocks[1].genClock/counter[20]_i_5_n_0
    SLICE_X46Y104        LUT5 (Prop_lut5_I4_O)        0.124    -0.572 f  genClocks[1].genClock/counter[20]_i_4/O
                         net (fo=1, routed)           0.165    -0.407    genClocks[1].genClock/counter[20]_i_4_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I5_O)        0.124    -0.283 r  genClocks[1].genClock/counter[20]_i_1/O
                         net (fo=22, routed)          1.541     1.258    genClocks[1].genClock/CLK_0
    SLICE_X45Y99         LUT2 (Prop_lut2_I0_O)        0.124     1.382 r  genClocks[1].genClock/CLK_i_1/O
                         net (fo=1, routed)           0.000     1.382    genClocks[1].genClock/CLK_i_1_n_0
    SLICE_X45Y99         FDRE                                         r  genClocks[1].genClock/CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162   101.162    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    93.838 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    95.477    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.516    97.085    genClocks[1].genClock/CLKGame
    SLICE_X45Y99         FDRE                                         r  genClocks[1].genClock/CLK_reg/C
                         clock pessimism              0.410    97.495    
                         clock uncertainty           -0.115    97.379    
    SLICE_X45Y99         FDRE (Setup_fdre_C_D)        0.029    97.408    genClocks[1].genClock/CLK_reg
  -------------------------------------------------------------------
                         required time                         97.408    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                 96.026    

Slack (MET) :             96.064ns  (required time - arrival time)
  Source:                 genClocks[1].genClock/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[1].genClock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.828ns (24.591%)  route 2.539ns (75.409%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 97.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.618    -2.404    genClocks[1].genClock/CLKGame
    SLICE_X47Y106        FDRE                                         r  genClocks[1].genClock/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  genClocks[1].genClock/counter_reg[17]/Q
                         net (fo=2, routed)           0.846    -1.102    genClocks[1].genClock/counter[17]
    SLICE_X46Y104        LUT4 (Prop_lut4_I2_O)        0.124    -0.978 f  genClocks[1].genClock/counter[20]_i_5/O
                         net (fo=1, routed)           0.282    -0.696    genClocks[1].genClock/counter[20]_i_5_n_0
    SLICE_X46Y104        LUT5 (Prop_lut5_I4_O)        0.124    -0.572 f  genClocks[1].genClock/counter[20]_i_4/O
                         net (fo=1, routed)           0.165    -0.407    genClocks[1].genClock/counter[20]_i_4_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I5_O)        0.124    -0.283 r  genClocks[1].genClock/counter[20]_i_1/O
                         net (fo=22, routed)          1.247     0.963    genClocks[1].genClock/CLK_0
    SLICE_X48Y104        FDRE                                         r  genClocks[1].genClock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162   101.162    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    93.838 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    95.477    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          1.497    97.065    genClocks[1].genClock/CLKGame
    SLICE_X48Y104        FDRE                                         r  genClocks[1].genClock/counter_reg[0]/C
                         clock pessimism              0.506    97.571    
                         clock uncertainty           -0.115    97.456    
    SLICE_X48Y104        FDRE (Setup_fdre_C_R)       -0.429    97.027    genClocks[1].genClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         97.027    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 96.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ScoreBoard/clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ScoreBoard/clk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.600    -0.814    ScoreBoard/clk/CLKGame
    SLICE_X1Y86          FDRE                                         r  ScoreBoard/clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.673 f  ScoreBoard/clk/counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.505    ScoreBoard/clk/counter[0]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.042    -0.463 r  ScoreBoard/clk/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.463    ScoreBoard/clk/counter_1[0]
    SLICE_X1Y86          FDRE                                         r  ScoreBoard/clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.872    -1.239    ScoreBoard/clk/CLKGame
    SLICE_X1Y86          FDRE                                         r  ScoreBoard/clk/counter_reg[0]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105    -0.709    ScoreBoard/clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.563    -0.851    Player1/moveClock/CLKGame
    SLICE_X45Y102        FDRE                                         r  Player1/moveClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  Player1/moveClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.593    Player1/moveClock/counter[8]
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.485 r  Player1/moveClock/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.485    Player1/moveClock/data0[8]
    SLICE_X45Y102        FDRE                                         r  Player1/moveClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.833    -1.278    Player1/moveClock/CLKGame
    SLICE_X45Y102        FDRE                                         r  Player1/moveClock/counter_reg[8]/C
                         clock pessimism              0.427    -0.851    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.105    -0.746    Player1/moveClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562    -0.852    Player1/moveClock/CLKGame
    SLICE_X45Y103        FDRE                                         r  Player1/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  Player1/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.594    Player1/moveClock/counter[12]
    SLICE_X45Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.486 r  Player1/moveClock/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.486    Player1/moveClock/data0[12]
    SLICE_X45Y103        FDRE                                         r  Player1/moveClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.831    -1.279    Player1/moveClock/CLKGame
    SLICE_X45Y103        FDRE                                         r  Player1/moveClock/counter_reg[12]/C
                         clock pessimism              0.427    -0.852    
    SLICE_X45Y103        FDRE (Hold_fdre_C_D)         0.105    -0.747    Player1/moveClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 genClocks[1].genClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[1].genClock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.560    -0.854    genClocks[1].genClock/CLKGame
    SLICE_X47Y103        FDRE                                         r  genClocks[1].genClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  genClocks[1].genClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.596    genClocks[1].genClock/counter[8]
    SLICE_X47Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.488 r  genClocks[1].genClock/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.488    genClocks[1].genClock/data0[8]
    SLICE_X47Y103        FDRE                                         r  genClocks[1].genClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.831    -1.280    genClocks[1].genClock/CLKGame
    SLICE_X47Y103        FDRE                                         r  genClocks[1].genClock/counter_reg[8]/C
                         clock pessimism              0.426    -0.854    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.105    -0.749    genClocks[1].genClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 genClocks[1].genClock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[1].genClock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.560    -0.854    genClocks[1].genClock/CLKGame
    SLICE_X47Y105        FDRE                                         r  genClocks[1].genClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  genClocks[1].genClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.118    -0.595    genClocks[1].genClock/counter[16]
    SLICE_X47Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.487 r  genClocks[1].genClock/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.487    genClocks[1].genClock/data0[16]
    SLICE_X47Y105        FDRE                                         r  genClocks[1].genClock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.831    -1.280    genClocks[1].genClock/CLKGame
    SLICE_X47Y105        FDRE                                         r  genClocks[1].genClock/counter_reg[16]/C
                         clock pessimism              0.426    -0.854    
    SLICE_X47Y105        FDRE (Hold_fdre_C_D)         0.105    -0.749    genClocks[1].genClock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genClocks[1].genClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[1].genClock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.560    -0.854    genClocks[1].genClock/CLKGame
    SLICE_X47Y104        FDRE                                         r  genClocks[1].genClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  genClocks[1].genClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.594    genClocks[1].genClock/counter[12]
    SLICE_X47Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.486 r  genClocks[1].genClock/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.486    genClocks[1].genClock/data0[12]
    SLICE_X47Y104        FDRE                                         r  genClocks[1].genClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.831    -1.280    genClocks[1].genClock/CLKGame
    SLICE_X47Y104        FDRE                                         r  genClocks[1].genClock/counter_reg[12]/C
                         clock pessimism              0.426    -0.854    
    SLICE_X47Y104        FDRE (Hold_fdre_C_D)         0.105    -0.749    genClocks[1].genClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genClocks[1].genClock/CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[1].genClock/CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.569    -0.845    genClocks[1].genClock/CLKGame
    SLICE_X45Y99         FDRE                                         r  genClocks[1].genClock/CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  genClocks[1].genClock/CLK_reg/Q
                         net (fo=13, routed)          0.168    -0.536    genClocks[1].genClock/CLK
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.491 r  genClocks[1].genClock/CLK_i_1/O
                         net (fo=1, routed)           0.000    -0.491    genClocks[1].genClock/CLK_i_1_n_0
    SLICE_X45Y99         FDRE                                         r  genClocks[1].genClock/CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.839    -1.272    genClocks[1].genClock/CLKGame
    SLICE_X45Y99         FDRE                                         r  genClocks[1].genClock/CLK_reg/C
                         clock pessimism              0.427    -0.845    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.091    -0.754    genClocks[1].genClock/CLK_reg
  -------------------------------------------------------------------
                         required time                          0.754    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.563    -0.851    Player1/moveClock/CLKGame
    SLICE_X45Y101        FDRE                                         r  Player1/moveClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  Player1/moveClock/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.589    Player1/moveClock/counter[4]
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.481 r  Player1/moveClock/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.481    Player1/moveClock/data0[4]
    SLICE_X45Y101        FDRE                                         r  Player1/moveClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.833    -1.278    Player1/moveClock/CLKGame
    SLICE_X45Y101        FDRE                                         r  Player1/moveClock/counter_reg[4]/C
                         clock pessimism              0.427    -0.851    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.105    -0.746    Player1/moveClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 genClocks[1].genClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[1].genClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.561    -0.853    genClocks[1].genClock/CLKGame
    SLICE_X47Y102        FDRE                                         r  genClocks[1].genClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  genClocks[1].genClock/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.591    genClocks[1].genClock/counter[4]
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.483 r  genClocks[1].genClock/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.483    genClocks[1].genClock/data0[4]
    SLICE_X47Y102        FDRE                                         r  genClocks[1].genClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.832    -1.279    genClocks[1].genClock/CLKGame
    SLICE_X47Y102        FDRE                                         r  genClocks[1].genClock/counter_reg[4]/C
                         clock pessimism              0.426    -0.853    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.105    -0.748    genClocks[1].genClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 genClocks[1].genClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[1].genClock/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.560    -0.854    genClocks[1].genClock/CLKGame
    SLICE_X47Y106        FDRE                                         r  genClocks[1].genClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  genClocks[1].genClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.592    genClocks[1].genClock/counter[20]
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.484 r  genClocks[1].genClock/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.484    genClocks[1].genClock/data0[20]
    SLICE_X47Y106        FDRE                                         r  genClocks[1].genClock/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout2_buf/O
                         net (fo=67, routed)          0.831    -1.280    genClocks[1].genClock/CLKGame
    SLICE_X47Y106        FDRE                                         r  genClocks[1].genClock/counter_reg[20]/C
                         clock pessimism              0.426    -0.854    
    SLICE_X47Y106        FDRE (Hold_fdre_C_D)         0.105    -0.749    genClocks[1].genClock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKGame_clockGenerator
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   clkgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y102    Player1/moveClock/CLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y102    Player1/moveClock/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y103    Player1/moveClock/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y103    Player1/moveClock/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y103    Player1/moveClock/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y104    Player1/moveClock/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y104    Player1/moveClock/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y101    Player1/moveClock/counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y87      ScoreBoard/clk/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y87      ScoreBoard/clk/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y87      ScoreBoard/clk/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y87      ScoreBoard/clk/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     Player2/aiPlayer/moveClock/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     Player2/aiPlayer/moveClock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     Player2/aiPlayer/moveClock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     Player2/aiPlayer/moveClock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     Player2/aiPlayer/moveClock/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     Player2/aiPlayer/moveClock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y102    Player1/moveClock/CLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y102    Player1/moveClock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y103    Player1/moveClock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y103    Player1/moveClock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y103    Player1/moveClock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y103    Player1/moveClock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y103    Player1/moveClock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y103    Player1/moveClock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y104    Player1/moveClock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y104    Player1/moveClock/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKPixel_clockGenerator
  To Clock:  CLKPixel_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack       35.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.122ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.890ns (21.994%)  route 3.157ns (78.006%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 36.808 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.639    -2.382    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.864 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=28, routed)          1.045    -0.820    VSync/HS/HCounter_reg__0[0]
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.124    -0.696 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.834     0.138    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     0.262 r  VSync/HS/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=127, routed)         0.628     0.891    VSync/HS/Can_write
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.650     1.664    VSync/VCounter
    SLICE_X40Y92         FDRE                                         r  VSync/VCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162    40.884    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.517    36.808    VSync/CLK
    SLICE_X40Y92         FDRE                                         r  VSync/VCounter_reg[0]/C
                         clock pessimism              0.506    37.314    
                         clock uncertainty           -0.098    37.216    
    SLICE_X40Y92         FDRE (Setup_fdre_C_R)       -0.429    36.787    VSync/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         36.787    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 35.122    

Slack (MET) :             35.122ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.890ns (21.994%)  route 3.157ns (78.006%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 36.808 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.639    -2.382    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.864 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=28, routed)          1.045    -0.820    VSync/HS/HCounter_reg__0[0]
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.124    -0.696 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.834     0.138    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     0.262 r  VSync/HS/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=127, routed)         0.628     0.891    VSync/HS/Can_write
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.650     1.664    VSync/VCounter
    SLICE_X40Y92         FDRE                                         r  VSync/VCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162    40.884    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.517    36.808    VSync/CLK
    SLICE_X40Y92         FDRE                                         r  VSync/VCounter_reg[3]/C
                         clock pessimism              0.506    37.314    
                         clock uncertainty           -0.098    37.216    
    SLICE_X40Y92         FDRE (Setup_fdre_C_R)       -0.429    36.787    VSync/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         36.787    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 35.122    

Slack (MET) :             35.122ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.890ns (21.994%)  route 3.157ns (78.006%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 36.808 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.639    -2.382    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.864 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=28, routed)          1.045    -0.820    VSync/HS/HCounter_reg__0[0]
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.124    -0.696 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.834     0.138    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     0.262 r  VSync/HS/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=127, routed)         0.628     0.891    VSync/HS/Can_write
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.650     1.664    VSync/VCounter
    SLICE_X40Y92         FDRE                                         r  VSync/VCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162    40.884    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.517    36.808    VSync/CLK
    SLICE_X40Y92         FDRE                                         r  VSync/VCounter_reg[4]/C
                         clock pessimism              0.506    37.314    
                         clock uncertainty           -0.098    37.216    
    SLICE_X40Y92         FDRE (Setup_fdre_C_R)       -0.429    36.787    VSync/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         36.787    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 35.122    

Slack (MET) :             35.127ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.890ns (22.017%)  route 3.152ns (77.983%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 36.808 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.639    -2.382    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.864 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=28, routed)          1.045    -0.820    VSync/HS/HCounter_reg__0[0]
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.124    -0.696 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.834     0.138    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     0.262 r  VSync/HS/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=127, routed)         0.628     0.891    VSync/HS/Can_write
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.645     1.660    VSync/VCounter
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162    40.884    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.517    36.808    VSync/CLK
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism              0.506    37.314    
                         clock uncertainty           -0.098    37.216    
    SLICE_X41Y92         FDRE (Setup_fdre_C_R)       -0.429    36.787    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         36.787    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                 35.127    

Slack (MET) :             35.127ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.890ns (22.017%)  route 3.152ns (77.983%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 36.808 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.639    -2.382    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.864 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=28, routed)          1.045    -0.820    VSync/HS/HCounter_reg__0[0]
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.124    -0.696 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.834     0.138    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     0.262 r  VSync/HS/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=127, routed)         0.628     0.891    VSync/HS/Can_write
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.645     1.660    VSync/VCounter
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162    40.884    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.517    36.808    VSync/CLK
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[7]/C
                         clock pessimism              0.506    37.314    
                         clock uncertainty           -0.098    37.216    
    SLICE_X41Y92         FDRE (Setup_fdre_C_R)       -0.429    36.787    VSync/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         36.787    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                 35.127    

Slack (MET) :             35.127ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.890ns (22.017%)  route 3.152ns (77.983%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 36.808 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.639    -2.382    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.864 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=28, routed)          1.045    -0.820    VSync/HS/HCounter_reg__0[0]
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.124    -0.696 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.834     0.138    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     0.262 r  VSync/HS/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=127, routed)         0.628     0.891    VSync/HS/Can_write
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.645     1.660    VSync/VCounter
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162    40.884    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.517    36.808    VSync/CLK
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[8]/C
                         clock pessimism              0.506    37.314    
                         clock uncertainty           -0.098    37.216    
    SLICE_X41Y92         FDRE (Setup_fdre_C_R)       -0.429    36.787    VSync/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         36.787    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                 35.127    

Slack (MET) :             35.127ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.890ns (22.017%)  route 3.152ns (77.983%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 36.808 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.639    -2.382    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.864 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=28, routed)          1.045    -0.820    VSync/HS/HCounter_reg__0[0]
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.124    -0.696 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.834     0.138    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     0.262 r  VSync/HS/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=127, routed)         0.628     0.891    VSync/HS/Can_write
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.645     1.660    VSync/VCounter
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162    40.884    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.517    36.808    VSync/CLK
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism              0.506    37.314    
                         clock uncertainty           -0.098    37.216    
    SLICE_X41Y92         FDRE (Setup_fdre_C_R)       -0.429    36.787    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         36.787    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                 35.127    

Slack (MET) :             35.410ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.890ns (23.672%)  route 2.870ns (76.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 36.809 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.639    -2.382    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.864 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=28, routed)          1.045    -0.820    VSync/HS/HCounter_reg__0[0]
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.124    -0.696 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.834     0.138    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     0.262 r  VSync/HS/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=127, routed)         0.628     0.891    VSync/HS/Can_write
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.363     1.377    VSync/VCounter
    SLICE_X40Y93         FDRE                                         r  VSync/VCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162    40.884    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.518    36.809    VSync/CLK
    SLICE_X40Y93         FDRE                                         r  VSync/VCounter_reg[1]/C
                         clock pessimism              0.506    37.315    
                         clock uncertainty           -0.098    37.217    
    SLICE_X40Y93         FDRE (Setup_fdre_C_R)       -0.429    36.788    VSync/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         36.788    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 35.410    

Slack (MET) :             35.410ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.890ns (23.672%)  route 2.870ns (76.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 36.809 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.639    -2.382    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.864 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=28, routed)          1.045    -0.820    VSync/HS/HCounter_reg__0[0]
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.124    -0.696 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.834     0.138    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     0.262 r  VSync/HS/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=127, routed)         0.628     0.891    VSync/HS/Can_write
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.363     1.377    VSync/VCounter
    SLICE_X40Y93         FDRE                                         r  VSync/VCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162    40.884    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.518    36.809    VSync/CLK
    SLICE_X40Y93         FDRE                                         r  VSync/VCounter_reg[2]/C
                         clock pessimism              0.506    37.315    
                         clock uncertainty           -0.098    37.217    
    SLICE_X40Y93         FDRE (Setup_fdre_C_R)       -0.429    36.788    VSync/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         36.788    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 35.410    

Slack (MET) :             35.410ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.890ns (23.672%)  route 2.870ns (76.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 36.809 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.639    -2.382    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.864 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=28, routed)          1.045    -0.820    VSync/HS/HCounter_reg__0[0]
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.124    -0.696 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.834     0.138    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     0.262 r  VSync/HS/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=127, routed)         0.628     0.891    VSync/HS/Can_write
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.363     1.377    VSync/VCounter
    SLICE_X40Y93         FDRE                                         r  VSync/VCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          1.162    40.884    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.518    36.809    VSync/CLK
    SLICE_X40Y93         FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.506    37.315    
                         clock uncertainty           -0.098    37.217    
    SLICE_X40Y93         FDRE (Setup_fdre_C_R)       -0.429    36.788    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         36.788    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 35.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.887%)  route 0.191ns (51.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567    -0.847    VSync/CLK
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  VSync/VCounter_reg[8]/Q
                         net (fo=21, routed)          0.191    -0.515    VSync/VCounter_reg__0[8]
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.042    -0.473 r  VSync/VCounter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.473    VSync/p_0_in__0_0[9]
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.839    -1.272    VSync/CLK
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism              0.425    -0.847    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.107    -0.740    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.293%)  route 0.191ns (50.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567    -0.847    VSync/CLK
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  VSync/VCounter_reg[8]/Q
                         net (fo=21, routed)          0.191    -0.515    VSync/VCounter_reg__0[8]
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.045    -0.470 r  VSync/VCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.470    VSync/p_0_in__0_0[8]
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.839    -1.272    VSync/CLK
    SLICE_X41Y92         FDRE                                         r  VSync/VCounter_reg[8]/C
                         clock pessimism              0.425    -0.847    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.091    -0.756    VSync/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.762%)  route 0.212ns (53.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567    -0.847    VSync/CLK
    SLICE_X40Y92         FDRE                                         r  VSync/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  VSync/VCounter_reg[0]/Q
                         net (fo=27, routed)          0.212    -0.494    VSync/VCounter_reg__0[0]
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.045    -0.449 r  VSync/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.449    VSync/p_0_in__0_0[5]
    SLICE_X40Y93         FDRE                                         r  VSync/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.840    -1.271    VSync/CLK
    SLICE_X40Y93         FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.441    -0.830    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.092    -0.738    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.212ns (49.786%)  route 0.214ns (50.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.568    -0.846    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  VSync/HS/HCounter_reg[2]/Q
                         net (fo=25, routed)          0.214    -0.468    VSync/HS/HCounter_reg__0[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.048    -0.420 r  VSync/HS/HCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.420    VSync/HS/p_0_in[3]
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.840    -1.271    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[3]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.131    -0.715    VSync/HS/HCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.207ns (47.905%)  route 0.225ns (52.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.568    -0.846    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  VSync/HS/HCounter_reg[0]/Q
                         net (fo=28, routed)          0.225    -0.457    VSync/HS/HCounter_reg__0[0]
    SLICE_X38Y93         LUT2 (Prop_lut2_I0_O)        0.043    -0.414 r  VSync/HS/HCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.414    VSync/HS/p_0_in[1]
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.840    -1.271    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.131    -0.715    VSync/HS/HCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.430%)  route 0.214ns (50.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.568    -0.846    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  VSync/HS/HCounter_reg[2]/Q
                         net (fo=25, routed)          0.214    -0.468    VSync/HS/HCounter_reg__0[2]
    SLICE_X38Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.423 r  VSync/HS/HCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.423    VSync/HS/p_0_in[2]
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.840    -1.271    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.121    -0.725    VSync/HS/HCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.207ns (46.842%)  route 0.235ns (53.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.568    -0.846    VSync/HS/CLK
    SLICE_X42Y94         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=30, routed)          0.235    -0.447    VSync/HS/HCounter_reg__0[6]
    SLICE_X42Y94         LUT3 (Prop_lut3_I1_O)        0.043    -0.404 r  VSync/HS/HCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.404    VSync/HS/p_0_in[7]
    SLICE_X42Y94         FDRE                                         r  VSync/HS/HCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.838    -1.273    VSync/HS/CLK
    SLICE_X42Y94         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.131    -0.715    VSync/HS/HCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.207ns (46.842%)  route 0.235ns (53.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.568    -0.846    VSync/HS/CLK
    SLICE_X42Y94         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=30, routed)          0.235    -0.447    VSync/HS/HCounter_reg__0[6]
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.043    -0.404 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.404    VSync/HS/p_0_in[9]
    SLICE_X42Y94         FDRE                                         r  VSync/HS/HCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.838    -1.273    VSync/HS/CLK
    SLICE_X42Y94         FDRE                                         r  VSync/HS/HCounter_reg[9]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.131    -0.715    VSync/HS/HCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.246ns (56.891%)  route 0.186ns (43.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.568    -0.846    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.148    -0.698 r  VSync/HS/HCounter_reg[1]/Q
                         net (fo=30, routed)          0.186    -0.511    VSync/HS/HCounter_reg__0[1]
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.098    -0.413 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.413    VSync/HS/p_0_in[5]
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.840    -1.271    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.121    -0.725    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.145%)  route 0.225ns (51.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.568    -0.846    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.682 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=28, routed)          0.225    -0.457    VSync/HS/HCounter_reg__0[0]
    SLICE_X38Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.412 r  VSync/HS/HCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.412    VSync/HS/HCounter[0]_i_1_n_0
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.840    -1.271    VSync/HS/CLK
    SLICE_X38Y93         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.120    -0.726    VSync/HS/HCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKPixel_clockGenerator
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y17   clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X38Y93     VSync/HS/HCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X38Y93     VSync/HS/HCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X38Y93     VSync/HS/HCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X38Y93     VSync/HS/HCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X40Y94     VSync/HS/HCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X38Y93     VSync/HS/HCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X42Y94     VSync/HS/HCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X42Y94     VSync/HS/HCounter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X38Y93     VSync/HS/HCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X38Y93     VSync/HS/HCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X38Y93     VSync/HS/HCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X38Y93     VSync/HS/HCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X40Y94     VSync/HS/HCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X38Y93     VSync/HS/HCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X42Y94     VSync/HS/HCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X42Y94     VSync/HS/HCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X42Y94     VSync/HS/HCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X42Y94     VSync/HS/HCounter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X38Y93     VSync/HS/HCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X38Y93     VSync/HS/HCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X38Y93     VSync/HS/HCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X38Y93     VSync/HS/HCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X40Y94     VSync/HS/HCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X38Y93     VSync/HS/HCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X42Y94     VSync/HS/HCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X42Y94     VSync/HS/HCounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X42Y94     VSync/HS/HCounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X42Y94     VSync/HS/HCounter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockGenerator
  To Clock:  clkfbout_clockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockGenerator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKFBOUT



