<profile>

<section name = "Vitis HLS Report for 'FC_CIF_0_2'" level="0">
<item name = "Date">Mon Oct 28 10:35:14 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">FC_CIF_0_2</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 12.592 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268">FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6, 66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
<column name="grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403">FC_CIF_0_2_Pipeline_L2_L3, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572">FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, 642, 642, 6.420 us, 6.420 us, 642, 642, no</column>
<column name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616">FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_128_3_VITIS_LOOP_136_4">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 641, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 26, 1808, 6263, -</column>
<column name="Memory">0, -, 256, 160, 0</column>
<column name="Multiplexer">-, -, -, 865, -</column>
<column name="Register">-, -, 1890, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 11, 3, 14, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403">FC_CIF_0_2_Pipeline_L2_L3, 0, 16, 1082, 1210, 0</column>
<column name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572">FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, 0, 0, 123, 601, 0</column>
<column name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268">FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6, 0, 0, 9, 1036, 0</column>
<column name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616">FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7, 0, 0, 99, 140, 0</column>
<column name="mul_32ns_32ns_64_2_1_U211">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
<column name="mul_32s_32s_32_1_1_U214">mul_32s_32s_32_1_1, 0, 0, 0, 1042, 0</column>
<column name="mul_32s_32s_32_1_1_U215">mul_32s_32s_32_1_1, 0, 0, 0, 1042, 0</column>
<column name="mul_32s_32s_32_1_1_U216">mul_32s_32s_32_1_1, 0, 0, 0, 1042, 0</column>
<column name="mul_32s_32s_32_2_1_U212">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U213">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U">FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W, 0, 16, 10, 0, 40, 16, 1, 640</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln128_fu_775_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln136_fu_840_p2">+, 0, 0, 38, 31, 1</column>
<column name="grp_fu_647_p2">+, 0, 0, 39, 32, 2</column>
<column name="num_imag_2_fu_784_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub151_fu_735_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub154_fu_741_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub_fu_875_p2">+, 0, 0, 39, 32, 2</column>
<column name="ap_block_state13_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op122_call_state13">and, 0, 0, 2, 1, 1</column>
<column name="grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_out_stream_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_out_stream_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_out_stream_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="cmp155_not23_fu_795_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="cmp155_not_mid1_fu_790_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln128_fu_770_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln136_fu_764_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln168_fu_828_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln168_fu_834_p2">or, 0, 0, 2, 1, 1</column>
<column name="iter_3_fu_846_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln128_1_fu_808_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln128_2_fu_820_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln128_fu_800_p3">select, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0">14, 3, 6, 18</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0">14, 3, 1, 3</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0">9, 2, 1, 2</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0">14, 3, 6, 18</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0">14, 3, 1, 3</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0">9, 2, 1, 2</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0">14, 3, 6, 18</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0">14, 3, 1, 3</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0">9, 2, 1, 2</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0">14, 3, 6, 18</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0">14, 3, 1, 3</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0">9, 2, 1, 2</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0">14, 3, 6, 18</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0">14, 3, 1, 3</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0">9, 2, 1, 2</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0">14, 3, 6, 18</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0">14, 3, 1, 3</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0">9, 2, 1, 2</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0">14, 3, 6, 18</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0">14, 3, 1, 3</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0">9, 2, 1, 2</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0">14, 3, 6, 18</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0">14, 3, 1, 3</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0">9, 2, 1, 2</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0">14, 3, 6, 18</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0">14, 3, 1, 3</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0">9, 2, 1, 2</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0">14, 3, 6, 18</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0">14, 3, 1, 3</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">125, 28, 1, 28</column>
<column name="grp_fu_629_p0">14, 3, 32, 96</column>
<column name="grp_fu_629_p1">14, 3, 32, 96</column>
<column name="in_stream_a_TDATA_blk_n">9, 2, 1, 2</column>
<column name="in_stream_a_TREADY_int_regslice">25, 5, 1, 5</column>
<column name="indvar_flatten13_fu_250">9, 2, 64, 128</column>
<column name="iter_fu_242">9, 2, 31, 62</column>
<column name="num_imag_fu_246">9, 2, 32, 64</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_stream_TDATA_int_regslice">25, 5, 64, 320</column>
<column name="out_stream_TVALID_int_regslice">25, 5, 1, 5</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0">14, 3, 6, 18</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0">14, 3, 1, 3</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0">9, 2, 1, 2</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0">14, 3, 6, 18</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0">14, 3, 1, 3</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0">9, 2, 1, 2</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0">14, 3, 6, 18</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0">14, 3, 1, 3</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0">9, 2, 1, 2</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0">14, 3, 6, 18</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0">14, 3, 1, 3</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0">9, 2, 1, 2</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0">14, 3, 6, 18</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0">14, 3, 1, 3</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0">9, 2, 1, 2</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0">14, 3, 6, 18</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0">14, 3, 1, 3</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_COL">32, 0, 32, 0</column>
<column name="B_ROW">32, 0, 32, 0</column>
<column name="B_ROW_load_load_fu_727_p1">32, 0, 32, 0</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3">16, 0, 16, 0</column>
<column name="KER_bound_reg_1015">32, 0, 32, 0</column>
<column name="KER_size_0_reg_953">32, 0, 32, 0</column>
<column name="KER_size_1_reg_1010">32, 0, 32, 0</column>
<column name="OFMDim_current">32, 0, 32, 0</column>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="ap_predicate_pred989_state9">1, 0, 1, 0</column>
<column name="ap_predicate_pred991_state9">1, 0, 1, 0</column>
<column name="ap_predicate_pred993_state9">1, 0, 1, 0</column>
<column name="bound11_reg_987">64, 0, 64, 0</column>
<column name="grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_start_reg">1, 0, 1, 0</column>
<column name="indvar_flatten13_fu_250">64, 0, 64, 0</column>
<column name="iter_fu_242">31, 0, 31, 0</column>
<column name="mul_ln101_reg_1000">32, 0, 32, 0</column>
<column name="num_imag_fu_246">32, 0, 32, 0</column>
<column name="or_ln168_reg_995">1, 0, 1, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2">16, 0, 16, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3">16, 0, 16, 0</column>
<column name="reg_642">32, 0, 32, 0</column>
<column name="reg_654">32, 0, 32, 0</column>
<column name="sub151_reg_971">32, 0, 32, 0</column>
<column name="sub154_reg_976">32, 0, 32, 0</column>
<column name="sub_reg_1005">32, 0, 32, 0</column>
<column name="tmp_18_reg_982">32, 0, 34, 2</column>
<column name="valIn_a_data_1_reg_893">32, 0, 32, 0</column>
<column name="valIn_a_data_2_reg_899">32, 0, 32, 0</column>
<column name="valIn_a_data_3_reg_907">32, 0, 32, 0</column>
<column name="valIn_a_data_4_reg_913">32, 0, 32, 0</column>
<column name="valIn_a_data_5_reg_921">32, 0, 32, 0</column>
<column name="valIn_a_data_reg_889">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, FC_CIF_0_2, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, FC_CIF_0_2, return value</column>
<column name="in_stream_a_TDATA">in, 64, axis, in_stream_a, pointer</column>
<column name="in_stream_a_TVALID">in, 1, axis, in_stream_a, pointer</column>
<column name="in_stream_a_TREADY">out, 1, axis, in_stream_a, pointer</column>
<column name="out_stream_TDATA">out, 64, axis, out_stream, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream, pointer</column>
</table>
</item>
</section>
</profile>
