[13:51:15.106] <TB1>     INFO: *** Welcome to pxar ***
[13:51:15.106] <TB1>     INFO: *** Today: 2016/08/10
[13:51:15.114] <TB1>     INFO: *** Version: b2a7-dirty
[13:51:15.114] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C15.dat
[13:51:15.114] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:15.114] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//defaultMaskFile.dat
[13:51:15.114] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters_C15.dat
[13:51:15.192] <TB1>     INFO:         clk: 4
[13:51:15.192] <TB1>     INFO:         ctr: 4
[13:51:15.192] <TB1>     INFO:         sda: 19
[13:51:15.192] <TB1>     INFO:         tin: 9
[13:51:15.192] <TB1>     INFO:         level: 15
[13:51:15.192] <TB1>     INFO:         triggerdelay: 0
[13:51:15.192] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:51:15.192] <TB1>     INFO: Log level: DEBUG
[13:51:15.203] <TB1>     INFO: Found DTB DTB_WRECOM
[13:51:15.212] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:51:15.216] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:51:15.219] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:51:16.782] <TB1>     INFO: DUT info: 
[13:51:16.782] <TB1>     INFO: The DUT currently contains the following objects:
[13:51:16.782] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:51:16.782] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:51:16.782] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:51:16.782] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:51:16.782] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.782] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:51:16.783] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:16.784] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:16.785] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:16.790] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31637504
[13:51:16.790] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x135df90
[13:51:16.790] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x12d4770
[13:51:16.790] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4d5dd94010
[13:51:16.790] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f4d63fff510
[13:51:16.790] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31703040 fPxarMemory = 0x7f4d5dd94010
[13:51:16.791] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 353.7mA
[13:51:16.792] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[13:51:16.792] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:51:16.792] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:51:17.193] <TB1>     INFO: enter 'restricted' command line mode
[13:51:17.193] <TB1>     INFO: enter test to run
[13:51:17.193] <TB1>     INFO:   test: FPIXTest no parameter change
[13:51:17.193] <TB1>     INFO:   running: fpixtest
[13:51:17.193] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:51:17.197] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:51:17.197] <TB1>     INFO: ######################################################################
[13:51:17.197] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:51:17.197] <TB1>     INFO: ######################################################################
[13:51:17.200] <TB1>     INFO: ######################################################################
[13:51:17.200] <TB1>     INFO: PixTestPretest::doTest()
[13:51:17.200] <TB1>     INFO: ######################################################################
[13:51:17.203] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:17.203] <TB1>     INFO:    PixTestPretest::programROC() 
[13:51:17.203] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:35.219] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:51:35.219] <TB1>     INFO: IA differences per ROC:  17.7 18.5 17.7 17.7 17.7 20.1 17.7 17.7 17.7 17.7 17.7 17.7 16.1 17.7 16.1 18.5
[13:51:35.291] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:35.291] <TB1>     INFO:    PixTestPretest::checkIdig() 
[13:51:35.291] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:36.544] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:51:37.046] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:51:37.548] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:51:38.049] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:51:38.551] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:51:39.053] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:51:39.554] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:51:40.056] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:51:40.558] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:51:41.060] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:51:41.562] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:51:42.063] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:51:42.565] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:51:43.068] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:51:43.569] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:51:44.072] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:51:44.326] <TB1>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 2.4 1.6 2.4 2.4 1.6 1.6 1.6 1.6 1.6 1.6 2.4 1.6 1.6 
[13:51:44.326] <TB1>     INFO: Test took 9038 ms.
[13:51:44.326] <TB1>     INFO: PixTestPretest::checkIdig() done.
[13:51:44.356] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:44.356] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:51:44.356] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:44.459] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 63.2812 mA
[13:51:44.560] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.9188 mA
[13:51:44.661] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  91 Ia 25.1188 mA
[13:51:44.761] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 24.3187 mA
[13:51:44.863] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.5187 mA
[13:51:44.964] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  81 Ia 24.3187 mA
[13:51:45.065] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 21.9188 mA
[13:51:45.166] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  91 Ia 25.1188 mA
[13:51:45.267] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  85 Ia 23.5187 mA
[13:51:45.368] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  88 Ia 24.3187 mA
[13:51:45.470] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.7188 mA
[13:51:45.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  86 Ia 25.1188 mA
[13:51:45.672] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  80 Ia 23.5187 mA
[13:51:45.772] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  83 Ia 24.3187 mA
[13:51:45.874] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 21.9188 mA
[13:51:45.974] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  91 Ia 25.1188 mA
[13:51:46.075] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  85 Ia 23.5187 mA
[13:51:46.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  88 Ia 24.3187 mA
[13:51:46.277] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.3187 mA
[13:51:46.379] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 21.9188 mA
[13:51:46.479] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  91 Ia 24.3187 mA
[13:51:46.581] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.9188 mA
[13:51:46.681] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  91 Ia 25.1188 mA
[13:51:46.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  85 Ia 24.3187 mA
[13:51:46.884] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.9188 mA
[13:51:46.984] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  91 Ia 24.3187 mA
[13:51:47.086] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.9188 mA
[13:51:47.187] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  91 Ia 24.3187 mA
[13:51:47.289] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.9188 mA
[13:51:47.390] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  91 Ia 24.3187 mA
[13:51:47.491] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.9188 mA
[13:51:47.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  91 Ia 24.3187 mA
[13:51:47.694] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 20.3187 mA
[13:51:47.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana 100 Ia 24.3187 mA
[13:51:47.895] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 21.9188 mA
[13:51:47.996] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  91 Ia 25.1188 mA
[13:51:48.097] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  85 Ia 24.3187 mA
[13:51:48.199] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.1188 mA
[13:51:48.300] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  95 Ia 24.3187 mA
[13:51:48.401] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.7188 mA
[13:51:48.502] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  86 Ia 25.1188 mA
[13:51:48.603] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 23.5187 mA
[13:51:48.704] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  83 Ia 24.3187 mA
[13:51:48.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[13:51:48.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  81
[13:51:48.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  88
[13:51:48.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  83
[13:51:48.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  88
[13:51:48.733] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:51:48.733] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  91
[13:51:48.733] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  85
[13:51:48.733] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  91
[13:51:48.733] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  91
[13:51:48.734] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  91
[13:51:48.734] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  91
[13:51:48.734] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana 100
[13:51:48.734] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  85
[13:51:48.734] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  95
[13:51:48.734] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  83
[13:51:50.562] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 393.9 mA = 24.6187 mA/ROC
[13:51:50.562] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.1  20.9  20.9  20.1  20.9  20.1  20.9  20.1  20.9  20.9  20.9  20.9
[13:51:50.596] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:50.597] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:51:50.597] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:50.735] <TB1>     INFO: Expecting 231680 events.
[13:51:58.891] <TB1>     INFO: 231680 events read in total (7438ms).
[13:51:59.046] <TB1>     INFO: Test took 8446ms.
[13:51:59.248] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 112 and Delta(CalDel) = 61
[13:51:59.252] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 119 and Delta(CalDel) = 63
[13:51:59.256] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:51:59.259] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 88 and Delta(CalDel) = 63
[13:51:59.263] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 92 and Delta(CalDel) = 62
[13:51:59.267] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 115 and Delta(CalDel) = 60
[13:51:59.271] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 64
[13:51:59.276] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 87 and Delta(CalDel) = 64
[13:51:59.279] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 65
[13:51:59.283] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 120 and Delta(CalDel) = 58
[13:51:59.290] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 65
[13:51:59.294] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 106 and Delta(CalDel) = 57
[13:51:59.297] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 59
[13:51:59.301] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 105 and Delta(CalDel) = 57
[13:51:59.306] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 75 and Delta(CalDel) = 56
[13:51:59.309] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 108 and Delta(CalDel) = 60
[13:51:59.361] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:51:59.396] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:59.396] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:51:59.396] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:59.537] <TB1>     INFO: Expecting 231680 events.
[13:52:07.710] <TB1>     INFO: 231680 events read in total (7458ms).
[13:52:07.716] <TB1>     INFO: Test took 8316ms.
[13:52:07.740] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30
[13:52:08.051] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[13:52:08.054] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:52:08.058] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[13:52:08.061] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[13:52:08.066] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 30
[13:52:08.069] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:52:08.073] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 32
[13:52:08.077] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 159 +/- 32.5
[13:52:08.080] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 107 +/- 28
[13:52:08.089] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 32
[13:52:08.092] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[13:52:08.097] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29
[13:52:08.103] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[13:52:08.107] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29
[13:52:08.110] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[13:52:08.151] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:52:08.151] <TB1>     INFO: CalDel:      133   133   144   140   137   122   143   154   159   107   138   114   120   114   115   125
[13:52:08.151] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    52    51    51    51    51    51    51
[13:52:08.156] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C0.dat
[13:52:08.156] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C1.dat
[13:52:08.156] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C2.dat
[13:52:08.156] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C3.dat
[13:52:08.156] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C4.dat
[13:52:08.157] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C5.dat
[13:52:08.157] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C6.dat
[13:52:08.157] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C7.dat
[13:52:08.157] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C8.dat
[13:52:08.157] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C9.dat
[13:52:08.157] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C10.dat
[13:52:08.157] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C11.dat
[13:52:08.157] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C12.dat
[13:52:08.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C13.dat
[13:52:08.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C14.dat
[13:52:08.158] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:08.158] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:52:08.158] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:08.158] <TB1>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[13:52:08.158] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:52:08.245] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:52:08.245] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:52:08.245] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:52:08.245] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:52:08.249] <TB1>     INFO: ######################################################################
[13:52:08.249] <TB1>     INFO: PixTestTiming::doTest()
[13:52:08.249] <TB1>     INFO: ######################################################################
[13:52:08.249] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:08.249] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:52:08.249] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:08.249] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:52:10.145] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:52:12.418] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:52:14.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:52:16.970] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:52:19.241] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:52:21.514] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:52:23.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:52:26.063] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:52:27.583] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:52:29.858] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:52:32.131] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:52:34.406] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:52:36.679] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:52:38.953] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:52:41.226] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:52:43.500] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:52:48.406] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:52:49.927] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:52:51.448] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:52:52.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:52:54.487] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:52:56.007] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:52:57.527] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:52:59.049] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:53:02.448] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:53:07.728] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:53:13.008] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:53:18.286] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:53:23.565] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:53:28.846] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:53:34.125] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:53:39.405] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:53:40.925] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:53:44.325] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:53:47.726] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:53:51.125] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:53:54.526] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:53:57.926] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:54:01.325] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:54:04.725] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:54:06.003] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:54:09.283] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:54:11.558] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:54:13.831] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:54:16.104] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:54:18.377] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:54:20.652] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:54:22.925] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:54:25.198] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:54:27.471] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:54:29.744] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:54:32.020] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:54:34.293] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:54:36.566] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:54:38.839] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:54:41.113] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:54:43.386] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:54:45.659] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:54:47.934] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:54:50.207] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:54:52.480] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:54:54.753] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:54:57.026] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:54:59.300] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:55:01.574] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:55:03.847] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:06.120] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:08.394] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:10.667] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:12.942] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:15.216] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:17.492] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:19.766] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:22.040] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:24.313] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:26.587] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:55:28.864] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:55:31.138] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:55:33.411] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:55:35.684] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:37.204] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:38.723] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:40.244] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:41.763] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:43.283] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:44.803] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:55:46.324] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:55:47.843] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:55:49.365] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:55:50.885] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:55:52.404] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:55:53.923] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:55:55.444] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:55:56.962] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:55:58.482] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:55:59.001] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:56:01.522] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:56:03.042] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:56:04.564] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:06.087] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:07.610] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:09.130] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:10.651] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:12.172] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:14.446] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:16.719] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:18.992] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:21.265] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:23.538] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:25.813] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:56:28.086] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:56:30.359] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:56:32.634] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:56:34.907] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:56:37.181] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:39.454] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:41.729] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:56:43.002] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:56:46.276] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:56:48.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:56:50.825] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:56:53.097] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:56:55.370] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:56:57.644] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:56:59.920] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:02.193] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:04.467] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:07.125] <TB1>     INFO: TBM Phase Settings: 240
[13:57:07.125] <TB1>     INFO: 400MHz Phase: 4
[13:57:07.126] <TB1>     INFO: 160MHz Phase: 7
[13:57:07.126] <TB1>     INFO: Functional Phase Area: 5
[13:57:07.130] <TB1>     INFO: Test took 298881 ms.
[13:57:07.130] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:57:07.130] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:07.130] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:57:07.130] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:07.130] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:57:12.219] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:57:15.619] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:57:19.018] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:57:22.606] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:57:26.005] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:57:29.405] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:57:32.057] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:57:34.329] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:57:35.849] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:57:37.370] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:57:38.889] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:57:40.409] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:57:41.929] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:57:43.448] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:57:44.969] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:57:46.488] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:57:48.010] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:57:49.532] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:57:51.051] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:57:53.325] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:57:55.598] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:57:57.874] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:57:59.393] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:58:00.913] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:58:02.434] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:58:03.953] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:58:05.473] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:58:07.746] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:58:10.019] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:58:12.292] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:58:13.813] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:58:15.334] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:58:16.854] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:58:18.374] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:58:19.895] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:58:22.169] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:58:24.443] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:58:26.721] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:58:28.241] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:58:29.761] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:58:31.282] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:58:32.801] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:58:34.321] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:58:36.594] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:58:38.868] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:58:41.141] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:58:42.662] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:58:44.182] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:58:45.702] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:58:47.221] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:58:48.741] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:58:51.016] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:58:53.289] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:58:55.562] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:58:57.082] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:58:58.602] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:59:02.380] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:59:06.154] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:59:09.930] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:59:13.705] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:59:17.481] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:59:21.257] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:59:25.034] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:59:29.192] <TB1>     INFO: ROC Delay Settings: 228
[13:59:29.192] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:59:29.192] <TB1>     INFO: ROC Port 0 Delay: 4
[13:59:29.192] <TB1>     INFO: ROC Port 1 Delay: 4
[13:59:29.192] <TB1>     INFO: Functional ROC Area: 3
[13:59:29.196] <TB1>     INFO: Test took 142066 ms.
[13:59:29.196] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:59:29.196] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:29.196] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:59:29.196] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:30.335] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 428b 428b 428b 428b 4288 428b 428b 428b e062 c000 a101 80b1 4288 428a 4288 428b 4288 4289 4288 4289 e062 c000 
[13:59:30.336] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4288 4288 4288 4288 4288 4288 4288 4288 e022 c000 a102 80c0 4288 4289 4288 4289 4288 428b 4288 4288 e022 c000 
[13:59:30.336] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4288 4288 4288 4288 4288 4289 4289 4289 e022 c000 a103 8000 4289 4288 4289 4288 4289 4289 4289 4288 e022 c000 
[13:59:30.336] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:59:35.954] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (63) !=  TBM ID (64)
[13:59:35.954] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (63) !=  TBM ID (64)
[13:59:35.954] <TB1>  WARNING: Channel 0 ROC 0: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 0 ROC 1: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 0 ROC 2: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 0 ROC 3: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 0 ROC 5: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 0 ROC 6: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 1 ROC 1: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 1 ROC 3: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 1 ROC 0: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 1 ROC 2: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 1 ROC 4: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 0 ROC 4: Readback start marker after 15 readouts!
[13:59:35.954] <TB1>  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[13:59:44.491] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:44.491] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:59:58.645] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:58.645] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:00:12.727] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:12.727] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:00:26.887] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:26.887] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:00:40.954] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:40.954] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:00:55.096] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:55.097] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:01:09.231] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:09.231] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:01:23.349] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:23.349] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:01:37.512] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:37.512] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:01:51.634] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:52.017] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:52.029] <TB1>     INFO: Decoding statistics:
[14:01:52.029] <TB1>     INFO:   General information:
[14:01:52.029] <TB1>     INFO: 	 16bit words read:         239999976
[14:01:52.029] <TB1>     INFO: 	 valid events total:       19999998
[14:01:52.029] <TB1>     INFO: 	 empty events:             19999998
[14:01:52.029] <TB1>     INFO: 	 valid events with pixels: 0
[14:01:52.029] <TB1>     INFO: 	 valid pixel hits:         0
[14:01:52.029] <TB1>     INFO:   Event errors: 	           0
[14:01:52.030] <TB1>     INFO: 	 start marker:             0
[14:01:52.030] <TB1>     INFO: 	 stop marker:              0
[14:01:52.030] <TB1>     INFO: 	 overflow:                 0
[14:01:52.030] <TB1>     INFO: 	 invalid 5bit words:       0
[14:01:52.030] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:01:52.030] <TB1>     INFO:   TBM errors: 		           2
[14:01:52.030] <TB1>     INFO: 	 flawed TBM headers:       0
[14:01:52.030] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:01:52.030] <TB1>     INFO: 	 event ID mismatches:      2
[14:01:52.030] <TB1>     INFO:   ROC errors: 		           16
[14:01:52.030] <TB1>     INFO: 	 missing ROC header(s):    0
[14:01:52.030] <TB1>     INFO: 	 misplaced readback start: 16
[14:01:52.030] <TB1>     INFO:   Pixel decoding errors:	   0
[14:01:52.030] <TB1>     INFO: 	 pixel data incomplete:    0
[14:01:52.030] <TB1>     INFO: 	 pixel address:            0
[14:01:52.030] <TB1>     INFO: 	 pulse height fill bit:    0
[14:01:52.030] <TB1>     INFO: 	 buffer corruption:        0
[14:01:52.030] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:52.030] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 9999999/10000000
[14:01:52.030] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:52.030] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:52.030] <TB1>     INFO:    Read back bit status: 1
[14:01:52.030] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:52.030] <TB1>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[14:01:52.030] <TB1>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[14:01:52.030] <TB1>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[14:01:52.030] <TB1>     INFO: Test took 142834 ms.
[14:01:52.030] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:01:52.030] <TB1>     INFO: Problem with TimingTest! Timings not saved!
[14:01:52.030] <TB1>     INFO: PixTestTiming::doTest took 583785 ms.
[14:01:52.030] <TB1>     INFO: PixTestTiming::doTest() done
[14:01:52.030] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:01:52.030] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:01:52.030] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:01:52.030] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:01:52.030] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:01:52.031] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:01:52.031] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:01:52.383] <TB1>     INFO: ######################################################################
[14:01:52.384] <TB1>     INFO: PixTestAlive::doTest()
[14:01:52.384] <TB1>     INFO: ######################################################################
[14:01:52.386] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:52.387] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:52.387] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:52.388] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:52.731] <TB1>     INFO: Expecting 41600 events.
[14:01:56.849] <TB1>     INFO: 41600 events read in total (3403ms).
[14:01:56.850] <TB1>     INFO: Test took 4462ms.
[14:01:56.858] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:56.858] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:01:56.858] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:01:57.235] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:01:57.235] <TB1>     INFO: number of dead pixels (per ROC):     0    2    0    0    0    0    0    0    0    1    0    0    0    0    0    0
[14:01:57.236] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    2    0    0    0    0    0    0    1    7    0    0    0    0    0    0
[14:01:57.239] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:57.239] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:57.239] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:57.240] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:57.586] <TB1>     INFO: Expecting 41600 events.
[14:02:00.553] <TB1>     INFO: 41600 events read in total (2252ms).
[14:02:00.553] <TB1>     INFO: Test took 3313ms.
[14:02:00.553] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:00.553] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:02:00.553] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:02:00.554] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:02:00.960] <TB1>     INFO: PixTestAlive::maskTest() done
[14:02:00.960] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:00.964] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:00.964] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:00.964] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:00.966] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:01.317] <TB1>     INFO: Expecting 41600 events.
[14:02:05.404] <TB1>     INFO: 41600 events read in total (3372ms).
[14:02:05.405] <TB1>     INFO: Test took 4439ms.
[14:02:05.412] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:05.412] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:02:05.412] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:02:05.786] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:02:05.786] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:05.786] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:02:05.786] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:02:05.796] <TB1>     INFO: ######################################################################
[14:02:05.796] <TB1>     INFO: PixTestTrim::doTest()
[14:02:05.796] <TB1>     INFO: ######################################################################
[14:02:05.798] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:05.804] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:02:05.804] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:05.883] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:02:05.883] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:02:05.896] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:05.896] <TB1>     INFO:     run 1 of 1
[14:02:05.896] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:06.240] <TB1>     INFO: Expecting 5025280 events.
[14:02:51.623] <TB1>     INFO: 1413504 events read in total (44668ms).
[14:03:36.049] <TB1>     INFO: 2813152 events read in total (89094ms).
[14:04:20.760] <TB1>     INFO: 4220344 events read in total (133805ms).
[14:04:45.309] <TB1>     INFO: 5025280 events read in total (158354ms).
[14:04:45.346] <TB1>     INFO: Test took 159450ms.
[14:04:45.401] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:45.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:46.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:48.317] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:49.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:50.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:52.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:53.790] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:55.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:56.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:57.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:59.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:00.581] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:01.943] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:03.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:04.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:05.988] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:07.356] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237047808
[14:05:07.360] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2028 minThrLimit = 92.1735 minThrNLimit = 114.831 -> result = 92.2028 -> 92
[14:05:07.361] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.14 minThrLimit = 103.056 minThrNLimit = 126.221 -> result = 103.14 -> 103
[14:05:07.361] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7297 minThrLimit = 92.7131 minThrNLimit = 114.922 -> result = 92.7297 -> 92
[14:05:07.362] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2595 minThrLimit = 97.1976 minThrNLimit = 120.924 -> result = 97.2595 -> 97
[14:05:07.362] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9559 minThrLimit = 97.9508 minThrNLimit = 120.365 -> result = 97.9559 -> 97
[14:05:07.363] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 111.12 minThrLimit = 111.067 minThrNLimit = 141.563 -> result = 111.12 -> 111
[14:05:07.363] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2307 minThrLimit = 99.2304 minThrNLimit = 120.149 -> result = 99.2307 -> 99
[14:05:07.364] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3972 minThrLimit = 96.3952 minThrNLimit = 116.112 -> result = 96.3972 -> 96
[14:05:07.364] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5874 minThrLimit = 88.4759 minThrNLimit = 111.141 -> result = 88.5874 -> 88
[14:05:07.365] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.476 minThrLimit = 107.422 minThrNLimit = 133.178 -> result = 107.476 -> 107
[14:05:07.365] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.093 minThrLimit = 106.083 minThrNLimit = 133.143 -> result = 106.093 -> 106
[14:05:07.365] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.452 minThrLimit = 100.439 minThrNLimit = 121.223 -> result = 100.452 -> 100
[14:05:07.366] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8938 minThrLimit = 99.8913 minThrNLimit = 120.414 -> result = 99.8938 -> 99
[14:05:07.366] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.093 minThrLimit = 102.952 minThrNLimit = 126.691 -> result = 103.093 -> 103
[14:05:07.367] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2198 minThrLimit = 91.1664 minThrNLimit = 109.686 -> result = 91.2198 -> 91
[14:05:07.367] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4595 minThrLimit = 98.45 minThrNLimit = 122.137 -> result = 98.4595 -> 98
[14:05:07.367] <TB1>     INFO: ROC 0 VthrComp = 92
[14:05:07.367] <TB1>     INFO: ROC 1 VthrComp = 103
[14:05:07.367] <TB1>     INFO: ROC 2 VthrComp = 92
[14:05:07.368] <TB1>     INFO: ROC 3 VthrComp = 97
[14:05:07.368] <TB1>     INFO: ROC 4 VthrComp = 97
[14:05:07.368] <TB1>     INFO: ROC 5 VthrComp = 111
[14:05:07.368] <TB1>     INFO: ROC 6 VthrComp = 99
[14:05:07.368] <TB1>     INFO: ROC 7 VthrComp = 96
[14:05:07.368] <TB1>     INFO: ROC 8 VthrComp = 88
[14:05:07.368] <TB1>     INFO: ROC 9 VthrComp = 107
[14:05:07.368] <TB1>     INFO: ROC 10 VthrComp = 106
[14:05:07.368] <TB1>     INFO: ROC 11 VthrComp = 100
[14:05:07.368] <TB1>     INFO: ROC 12 VthrComp = 99
[14:05:07.368] <TB1>     INFO: ROC 13 VthrComp = 103
[14:05:07.369] <TB1>     INFO: ROC 14 VthrComp = 91
[14:05:07.369] <TB1>     INFO: ROC 15 VthrComp = 98
[14:05:07.369] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:05:07.369] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:05:07.382] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:07.382] <TB1>     INFO:     run 1 of 1
[14:05:07.382] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:07.737] <TB1>     INFO: Expecting 5025280 events.
[14:05:43.879] <TB1>     INFO: 885416 events read in total (35427ms).
[14:06:19.375] <TB1>     INFO: 1769312 events read in total (70923ms).
[14:06:54.981] <TB1>     INFO: 2652760 events read in total (106529ms).
[14:07:30.106] <TB1>     INFO: 3527840 events read in total (141654ms).
[14:08:05.182] <TB1>     INFO: 4398936 events read in total (176730ms).
[14:08:30.134] <TB1>     INFO: 5025280 events read in total (201682ms).
[14:08:30.205] <TB1>     INFO: Test took 202823ms.
[14:08:30.372] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:30.749] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:32.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:33.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:35.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:37.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:38.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:40.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:41.855] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:43.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:45.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:46.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:48.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:49.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:51.565] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:53.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:54.741] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:56.331] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237912064
[14:08:56.336] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.5565 for pixel 0/78 mean/min/max = 45.856/33.115/58.597
[14:08:56.336] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.9746 for pixel 0/64 mean/min/max = 43.7759/31.5251/56.0266
[14:08:56.336] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.3068 for pixel 7/6 mean/min/max = 45.8521/33.1559/58.5483
[14:08:56.337] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.4196 for pixel 30/6 mean/min/max = 44.21/31.9391/56.481
[14:08:56.337] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.3195 for pixel 8/3 mean/min/max = 44.9738/32.6184/57.3292
[14:08:56.337] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.5237 for pixel 19/78 mean/min/max = 45.9582/34.376/57.5403
[14:08:56.338] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.3161 for pixel 10/9 mean/min/max = 44.279/31.1489/57.4091
[14:08:56.338] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.0349 for pixel 0/47 mean/min/max = 45.2825/32.431/58.1339
[14:08:56.338] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 73.5936 for pixel 0/4 mean/min/max = 50.1334/26.6437/73.623
[14:08:56.339] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 62.0089 for pixel 14/13 mean/min/max = 46.9694/31.099/62.8399
[14:08:56.339] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.6284 for pixel 43/0 mean/min/max = 47.8021/32.7642/62.8399
[14:08:56.340] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.9647 for pixel 6/71 mean/min/max = 45.4056/31.7943/59.0168
[14:08:56.340] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.7924 for pixel 4/79 mean/min/max = 43.8119/31.7531/55.8707
[14:08:56.340] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.822 for pixel 8/52 mean/min/max = 44.7281/31.5363/57.9199
[14:08:56.341] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.3867 for pixel 16/12 mean/min/max = 45.0587/33.7079/56.4096
[14:08:56.341] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.5872 for pixel 12/78 mean/min/max = 44.0983/31.4395/56.7572
[14:08:56.341] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:08:56.473] <TB1>     INFO: Expecting 411648 events.
[14:09:04.114] <TB1>     INFO: 411648 events read in total (6924ms).
[14:09:04.122] <TB1>     INFO: Expecting 411648 events.
[14:09:11.734] <TB1>     INFO: 411648 events read in total (6946ms).
[14:09:11.742] <TB1>     INFO: Expecting 411648 events.
[14:09:19.279] <TB1>     INFO: 411648 events read in total (6871ms).
[14:09:19.291] <TB1>     INFO: Expecting 411648 events.
[14:09:26.857] <TB1>     INFO: 411648 events read in total (6902ms).
[14:09:26.871] <TB1>     INFO: Expecting 411648 events.
[14:09:34.507] <TB1>     INFO: 411648 events read in total (6982ms).
[14:09:34.523] <TB1>     INFO: Expecting 411648 events.
[14:09:42.170] <TB1>     INFO: 411648 events read in total (6992ms).
[14:09:42.188] <TB1>     INFO: Expecting 411648 events.
[14:09:49.723] <TB1>     INFO: 411648 events read in total (6886ms).
[14:09:49.745] <TB1>     INFO: Expecting 411648 events.
[14:09:57.326] <TB1>     INFO: 411648 events read in total (6926ms).
[14:09:57.348] <TB1>     INFO: Expecting 411648 events.
[14:10:04.857] <TB1>     INFO: 411648 events read in total (6857ms).
[14:10:04.884] <TB1>     INFO: Expecting 411648 events.
[14:10:12.550] <TB1>     INFO: 411648 events read in total (7012ms).
[14:10:12.578] <TB1>     INFO: Expecting 411648 events.
[14:10:20.192] <TB1>     INFO: 411648 events read in total (6974ms).
[14:10:20.221] <TB1>     INFO: Expecting 411648 events.
[14:10:27.797] <TB1>     INFO: 411648 events read in total (6929ms).
[14:10:27.828] <TB1>     INFO: Expecting 411648 events.
[14:10:35.405] <TB1>     INFO: 411648 events read in total (6934ms).
[14:10:35.444] <TB1>     INFO: Expecting 411648 events.
[14:10:42.000] <TB1>     INFO: 411648 events read in total (6921ms).
[14:10:43.035] <TB1>     INFO: Expecting 411648 events.
[14:10:50.682] <TB1>     INFO: 411648 events read in total (7013ms).
[14:10:50.721] <TB1>     INFO: Expecting 411648 events.
[14:10:58.311] <TB1>     INFO: 411648 events read in total (6957ms).
[14:10:58.354] <TB1>     INFO: Test took 122013ms.
[14:10:58.837] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2233 < 35 for itrim+1 = 102; old thr = 34.9207 ... break
[14:10:58.873] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7983 < 35 for itrim+1 = 97; old thr = 34.8401 ... break
[14:10:58.908] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3267 < 35 for itrim+1 = 95; old thr = 34.8566 ... break
[14:10:58.956] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7971 < 35 for itrim+1 = 108; old thr = 34.4582 ... break
[14:10:58.993] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2698 < 35 for itrim = 97; old thr = 33.9411 ... break
[14:10:59.034] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1498 < 35 for itrim = 104; old thr = 34.649 ... break
[14:10:59.063] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0464 < 35 for itrim = 88; old thr = 34.3309 ... break
[14:10:59.097] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0146 < 35 for itrim = 99; old thr = 34.4918 ... break
[14:10:59.106] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4131 < 35 for itrim = 107; old thr = 33.1035 ... break
[14:10:59.145] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5464 < 35 for itrim = 119; old thr = 34.4405 ... break
[14:10:59.172] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6708 < 35 for itrim+1 = 99; old thr = 34.9576 ... break
[14:10:59.202] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.699 < 35 for itrim+1 = 100; old thr = 34.9053 ... break
[14:10:59.232] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7719 < 35 for itrim = 94; old thr = 34.1785 ... break
[14:10:59.267] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2139 < 35 for itrim = 102; old thr = 34.0136 ... break
[14:10:59.298] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2763 < 35 for itrim+1 = 103; old thr = 34.8274 ... break
[14:10:59.338] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3939 < 35 for itrim = 102; old thr = 33.8362 ... break
[14:10:59.414] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:10:59.424] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:59.424] <TB1>     INFO:     run 1 of 1
[14:10:59.424] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:59.769] <TB1>     INFO: Expecting 5025280 events.
[14:11:35.730] <TB1>     INFO: 869848 events read in total (35246ms).
[14:12:11.038] <TB1>     INFO: 1738240 events read in total (70554ms).
[14:12:46.556] <TB1>     INFO: 2607232 events read in total (106072ms).
[14:13:20.539] <TB1>     INFO: 3466760 events read in total (140055ms).
[14:13:55.671] <TB1>     INFO: 4322528 events read in total (175187ms).
[14:14:23.466] <TB1>     INFO: 5025280 events read in total (202982ms).
[14:14:23.550] <TB1>     INFO: Test took 204126ms.
[14:14:23.747] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:24.129] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:25.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:27.196] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:28.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:30.268] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:31.793] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:33.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:34.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:36.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:38.061] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:39.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:41.268] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:42.845] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:44.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:45.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:47.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:49.020] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255979520
[14:14:49.023] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.294795 .. 82.813241
[14:14:49.098] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 92 (-1/-1) hits flags = 528 (plus default)
[14:14:49.108] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:49.108] <TB1>     INFO:     run 1 of 1
[14:14:49.108] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:49.463] <TB1>     INFO: Expecting 3061760 events.
[14:15:27.358] <TB1>     INFO: 977696 events read in total (37181ms).
[14:16:04.205] <TB1>     INFO: 1954360 events read in total (74029ms).
[14:16:40.465] <TB1>     INFO: 2922376 events read in total (110288ms).
[14:16:46.118] <TB1>     INFO: 3061760 events read in total (115941ms).
[14:16:46.155] <TB1>     INFO: Test took 117047ms.
[14:16:46.243] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:46.421] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:47.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:48.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:50.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:51.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:52.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:53.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:55.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:56.476] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:57.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:58.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:00.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:01.506] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:02.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:04.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:05.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:06.547] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434143232
[14:17:06.630] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.379953 .. 70.561807
[14:17:06.704] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 80 (-1/-1) hits flags = 528 (plus default)
[14:17:06.714] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:06.715] <TB1>     INFO:     run 1 of 1
[14:17:06.715] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:07.061] <TB1>     INFO: Expecting 2496000 events.
[14:17:46.729] <TB1>     INFO: 985984 events read in total (38953ms).
[14:18:24.425] <TB1>     INFO: 1970736 events read in total (76649ms).
[14:18:46.228] <TB1>     INFO: 2496000 events read in total (98452ms).
[14:18:46.262] <TB1>     INFO: Test took 99548ms.
[14:18:46.349] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:46.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:47.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:49.150] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:50.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:51.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:53.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:54.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:55.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:56.947] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:58.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:59.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:00.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:01.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:02.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:03.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:05.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:06.320] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434405376
[14:19:06.401] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.214017 .. 62.854221
[14:19:06.475] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 72 (-1/-1) hits flags = 528 (plus default)
[14:19:06.486] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:06.486] <TB1>     INFO:     run 1 of 1
[14:19:06.486] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:06.830] <TB1>     INFO: Expecting 2096640 events.
[14:19:45.166] <TB1>     INFO: 994800 events read in total (37621ms).
[14:20:22.512] <TB1>     INFO: 1988664 events read in total (74967ms).
[14:20:27.028] <TB1>     INFO: 2096640 events read in total (79483ms).
[14:20:27.050] <TB1>     INFO: Test took 80564ms.
[14:20:27.109] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:27.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:28.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:29.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:30.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:31.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:32.845] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:33.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:35.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:36.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:37.325] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:38.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:39.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:40.704] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:41.822] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:42.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:44.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:45.150] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434405376
[14:20:45.231] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.206694 .. 62.854221
[14:20:45.305] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 72 (-1/-1) hits flags = 528 (plus default)
[14:20:45.316] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:45.316] <TB1>     INFO:     run 1 of 1
[14:20:45.316] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:45.660] <TB1>     INFO: Expecting 2030080 events.
[14:21:24.066] <TB1>     INFO: 981712 events read in total (37691ms).
[14:22:01.643] <TB1>     INFO: 1963304 events read in total (75269ms).
[14:22:04.558] <TB1>     INFO: 2030080 events read in total (78183ms).
[14:22:04.579] <TB1>     INFO: Test took 79264ms.
[14:22:04.637] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:04.759] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:05.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:07.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:08.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:09.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:10.497] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:11.640] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:12.787] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:13.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:15.060] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:16.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:17.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:18.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:19.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:20.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:21.871] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:22.987] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434405376
[14:22:23.069] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:22:23.069] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:22:23.080] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:23.080] <TB1>     INFO:     run 1 of 1
[14:22:23.080] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:23.433] <TB1>     INFO: Expecting 1364480 events.
[14:23:02.526] <TB1>     INFO: 1076000 events read in total (38378ms).
[14:23:13.316] <TB1>     INFO: 1364480 events read in total (49168ms).
[14:23:13.328] <TB1>     INFO: Test took 50248ms.
[14:23:13.361] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:13.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:14.405] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:15.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:16.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:17.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:18.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:19.243] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:20.207] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:21.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:22.120] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:23.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:24.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:25.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:25.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:26.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:27.909] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:28.871] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434405376
[14:23:28.906] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C0.dat
[14:23:28.906] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C1.dat
[14:23:28.906] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C2.dat
[14:23:28.906] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C3.dat
[14:23:28.907] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C4.dat
[14:23:28.907] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C5.dat
[14:23:28.907] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C6.dat
[14:23:28.907] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C7.dat
[14:23:28.907] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C8.dat
[14:23:28.907] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C9.dat
[14:23:28.907] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C10.dat
[14:23:28.907] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C11.dat
[14:23:28.907] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C12.dat
[14:23:28.908] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C13.dat
[14:23:28.908] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C14.dat
[14:23:28.908] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C15.dat
[14:23:28.908] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C0.dat
[14:23:28.916] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C1.dat
[14:23:28.923] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C2.dat
[14:23:28.930] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C3.dat
[14:23:28.936] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C4.dat
[14:23:28.943] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C5.dat
[14:23:28.950] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C6.dat
[14:23:28.957] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C7.dat
[14:23:28.964] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C8.dat
[14:23:28.971] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C9.dat
[14:23:28.978] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C10.dat
[14:23:28.985] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C11.dat
[14:23:28.992] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C12.dat
[14:23:28.999] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C13.dat
[14:23:29.006] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C14.dat
[14:23:29.013] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C15.dat
[14:23:29.020] <TB1>     INFO: PixTestTrim::trimTest() done
[14:23:29.020] <TB1>     INFO: vtrim:     102  97  95 108  97 104  88  99 107 119  99 100  94 102 103 102 
[14:23:29.020] <TB1>     INFO: vthrcomp:   92 103  92  97  97 111  99  96  88 107 106 100  99 103  91  98 
[14:23:29.020] <TB1>     INFO: vcal mean:  34.98  34.96  35.00  34.99  34.93  34.99  34.96  34.99  35.15  34.97  35.04  34.97  34.95  34.96  34.99  34.98 
[14:23:29.020] <TB1>     INFO: vcal RMS:    0.83   1.15   0.81   0.81   0.81   0.79   0.88   0.84   1.69   0.98   1.04   0.89   0.81   0.88   0.82   0.87 
[14:23:29.020] <TB1>     INFO: bits mean:   9.31  10.17   9.37   9.92   9.56   9.07  10.06   9.50   7.74   9.62   7.92   9.59  10.02   9.69   9.68  10.24 
[14:23:29.020] <TB1>     INFO: bits RMS:    2.63   2.59   2.58   2.63   2.67   2.50   2.62   2.72   2.98   2.32   2.82   2.71   2.58   2.75   2.45   2.50 
[14:23:29.032] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:29.032] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:23:29.032] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:29.035] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:23:29.035] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:23:29.044] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:29.044] <TB1>     INFO:     run 1 of 1
[14:23:29.045] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:29.388] <TB1>     INFO: Expecting 4160000 events.
[14:24:19.429] <TB1>     INFO: 1179770 events read in total (49326ms).
[14:25:06.150] <TB1>     INFO: 2347320 events read in total (96047ms).
[14:25:53.132] <TB1>     INFO: 3502210 events read in total (143029ms).
[14:26:19.965] <TB1>     INFO: 4160000 events read in total (169862ms).
[14:26:20.017] <TB1>     INFO: Test took 170972ms.
[14:26:20.130] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:20.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:22.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:24.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:25.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:27.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:29.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:31.563] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:33.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:35.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:37.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:39.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:41.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:43.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:45.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:47.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:49.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:51.102] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434421760
[14:26:51.103] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:26:51.177] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:26:51.177] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 207 (-1/-1) hits flags = 528 (plus default)
[14:26:51.187] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:51.188] <TB1>     INFO:     run 1 of 1
[14:26:51.188] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:51.531] <TB1>     INFO: Expecting 4326400 events.
[14:27:37.317] <TB1>     INFO: 1110480 events read in total (45072ms).
[14:28:21.888] <TB1>     INFO: 2212765 events read in total (89643ms).
[14:29:07.042] <TB1>     INFO: 3304205 events read in total (134798ms).
[14:29:48.045] <TB1>     INFO: 4326400 events read in total (175800ms).
[14:29:48.107] <TB1>     INFO: Test took 176920ms.
[14:29:48.244] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:48.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:50.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:52.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:54.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:56.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:58.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:59.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:01.880] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:03.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:05.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:07.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:09.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:11.664] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:13.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:15.495] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:17.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:19.309] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 457601024
[14:30:19.310] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:30:19.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:30:19.386] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 215 (-1/-1) hits flags = 528 (plus default)
[14:30:19.396] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:30:19.396] <TB1>     INFO:     run 1 of 1
[14:30:19.396] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:19.741] <TB1>     INFO: Expecting 4492800 events.
[14:31:04.560] <TB1>     INFO: 1091580 events read in total (44104ms).
[14:31:48.033] <TB1>     INFO: 2176850 events read in total (87577ms).
[14:32:32.187] <TB1>     INFO: 3251750 events read in total (131731ms).
[14:33:16.651] <TB1>     INFO: 4326160 events read in total (176195ms).
[14:33:23.876] <TB1>     INFO: 4492800 events read in total (183420ms).
[14:33:23.936] <TB1>     INFO: Test took 184540ms.
[14:33:24.087] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:24.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:26.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:28.478] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:30.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:32.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:34.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:36.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:38.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:40.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:42.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:44.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:46.974] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:49.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:51.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:53.123] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:55.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:57.179] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434401280
[14:33:57.180] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:33:57.255] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:33:57.255] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 224 (-1/-1) hits flags = 528 (plus default)
[14:33:57.266] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:57.266] <TB1>     INFO:     run 1 of 1
[14:33:57.266] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:57.609] <TB1>     INFO: Expecting 4680000 events.
[14:34:46.247] <TB1>     INFO: 1073210 events read in total (47923ms).
[14:35:30.788] <TB1>     INFO: 2139675 events read in total (92464ms).
[14:36:15.531] <TB1>     INFO: 3197965 events read in total (137208ms).
[14:36:59.768] <TB1>     INFO: 4254420 events read in total (181444ms).
[14:37:17.586] <TB1>     INFO: 4680000 events read in total (199262ms).
[14:37:17.643] <TB1>     INFO: Test took 200378ms.
[14:37:17.807] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:18.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:20.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:22.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:24.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:26.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:28.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:30.281] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:32.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:34.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:36.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:39.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:41.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:43.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:45.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:47.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:49.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:51.985] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 455106560
[14:37:51.986] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:37:52.060] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:37:52.060] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 230 (-1/-1) hits flags = 528 (plus default)
[14:37:52.072] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:52.072] <TB1>     INFO:     run 1 of 1
[14:37:52.072] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:52.414] <TB1>     INFO: Expecting 4804800 events.
[14:38:37.387] <TB1>     INFO: 1061235 events read in total (44258ms).
[14:39:21.566] <TB1>     INFO: 2116895 events read in total (88437ms).
[14:40:05.531] <TB1>     INFO: 3164685 events read in total (132402ms).
[14:40:49.150] <TB1>     INFO: 4209720 events read in total (176021ms).
[14:41:14.197] <TB1>     INFO: 4804800 events read in total (201068ms).
[14:41:14.264] <TB1>     INFO: Test took 202192ms.
[14:41:14.432] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:14.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:16.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:19.023] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:21.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:23.243] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:25.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:27.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:29.610] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:31.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:33.918] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:36.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:38.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:40.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:42.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:44.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:46.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:48.896] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 438505472
[14:41:48.897] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.10027, thr difference RMS: 1.54018
[14:41:48.897] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.99416, thr difference RMS: 1.42737
[14:41:48.897] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.68142, thr difference RMS: 1.61029
[14:41:48.897] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.95495, thr difference RMS: 1.54019
[14:41:48.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.96523, thr difference RMS: 1.78671
[14:41:48.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.4759, thr difference RMS: 1.20904
[14:41:48.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.2893, thr difference RMS: 1.52752
[14:41:48.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.134, thr difference RMS: 1.88816
[14:41:48.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.97257, thr difference RMS: 1.78431
[14:41:48.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 11.1861, thr difference RMS: 1.60023
[14:41:48.899] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 11.3656, thr difference RMS: 1.31674
[14:41:48.899] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.6964, thr difference RMS: 1.42546
[14:41:48.899] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.09072, thr difference RMS: 1.56325
[14:41:48.899] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.3337, thr difference RMS: 1.35858
[14:41:48.899] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.88758, thr difference RMS: 1.54073
[14:41:48.900] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.4675, thr difference RMS: 1.67592
[14:41:48.900] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.11684, thr difference RMS: 1.54768
[14:41:48.900] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.0063, thr difference RMS: 1.42032
[14:41:48.900] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.77682, thr difference RMS: 1.6057
[14:41:48.900] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.85094, thr difference RMS: 1.52733
[14:41:48.901] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.96451, thr difference RMS: 1.80596
[14:41:48.901] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.5583, thr difference RMS: 1.19589
[14:41:48.901] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.2917, thr difference RMS: 1.51734
[14:41:48.901] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.0902, thr difference RMS: 1.89073
[14:41:48.901] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.9221, thr difference RMS: 1.72757
[14:41:48.902] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.1971, thr difference RMS: 1.4869
[14:41:48.902] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 11.2998, thr difference RMS: 1.30503
[14:41:48.902] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.7552, thr difference RMS: 1.41328
[14:41:48.902] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.11023, thr difference RMS: 1.5674
[14:41:48.902] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.3941, thr difference RMS: 1.33537
[14:41:48.903] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.82144, thr difference RMS: 1.50348
[14:41:48.903] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.55396, thr difference RMS: 1.67802
[14:41:48.903] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.19361, thr difference RMS: 1.53979
[14:41:48.903] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.0153, thr difference RMS: 1.43708
[14:41:48.903] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.85583, thr difference RMS: 1.54848
[14:41:48.904] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.80368, thr difference RMS: 1.55302
[14:41:48.904] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.01968, thr difference RMS: 1.79273
[14:41:48.904] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.6023, thr difference RMS: 1.17963
[14:41:48.904] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.4382, thr difference RMS: 1.5015
[14:41:48.904] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.1308, thr difference RMS: 1.85235
[14:41:48.905] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.0203, thr difference RMS: 1.72575
[14:41:48.905] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.3775, thr difference RMS: 1.4157
[14:41:48.905] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.2244, thr difference RMS: 1.28231
[14:41:48.905] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.8125, thr difference RMS: 1.39511
[14:41:48.905] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.25241, thr difference RMS: 1.55962
[14:41:48.906] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.3834, thr difference RMS: 1.32092
[14:41:48.906] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.76807, thr difference RMS: 1.52011
[14:41:48.906] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.6413, thr difference RMS: 1.66858
[14:41:48.906] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.30071, thr difference RMS: 1.56375
[14:41:48.906] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.0971, thr difference RMS: 1.42546
[14:41:48.906] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.0283, thr difference RMS: 1.57654
[14:41:48.907] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.86651, thr difference RMS: 1.54731
[14:41:48.907] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.08706, thr difference RMS: 1.81473
[14:41:48.907] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.6547, thr difference RMS: 1.1929
[14:41:48.907] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.5155, thr difference RMS: 1.4883
[14:41:48.907] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.2726, thr difference RMS: 1.87299
[14:41:48.908] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.00109, thr difference RMS: 1.68933
[14:41:48.908] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.5114, thr difference RMS: 1.38856
[14:41:48.908] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.2005, thr difference RMS: 1.27779
[14:41:48.908] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.9333, thr difference RMS: 1.41241
[14:41:48.908] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.45333, thr difference RMS: 1.54299
[14:41:48.909] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.5042, thr difference RMS: 1.323
[14:41:48.909] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.77199, thr difference RMS: 1.52036
[14:41:48.909] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.81851, thr difference RMS: 1.6664
[14:41:49.018] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:41:49.022] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2383 seconds
[14:41:49.022] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:41:49.726] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:41:49.726] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:41:49.731] <TB1>     INFO: ######################################################################
[14:41:49.731] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:41:49.731] <TB1>     INFO: ######################################################################
[14:41:49.731] <TB1>     INFO:    ----------------------------------------------------------------------
[14:41:49.731] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:41:49.731] <TB1>     INFO:    ----------------------------------------------------------------------
[14:41:49.731] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:41:49.742] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:41:49.742] <TB1>     INFO:     run 1 of 1
[14:41:49.742] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:50.097] <TB1>     INFO: Expecting 59072000 events.
[14:42:19.350] <TB1>     INFO: 1073200 events read in total (28538ms).
[14:42:47.757] <TB1>     INFO: 2141400 events read in total (56945ms).
[14:43:16.226] <TB1>     INFO: 3210800 events read in total (85414ms).
[14:43:44.778] <TB1>     INFO: 4282200 events read in total (113966ms).
[14:44:13.281] <TB1>     INFO: 5351200 events read in total (142469ms).
[14:44:41.791] <TB1>     INFO: 6421400 events read in total (170979ms).
[14:45:10.255] <TB1>     INFO: 7492200 events read in total (199443ms).
[14:45:38.730] <TB1>     INFO: 8560800 events read in total (227918ms).
[14:46:07.497] <TB1>     INFO: 9632400 events read in total (256685ms).
[14:46:36.015] <TB1>     INFO: 10703000 events read in total (285203ms).
[14:47:04.496] <TB1>     INFO: 11771400 events read in total (313684ms).
[14:47:33.024] <TB1>     INFO: 12843000 events read in total (342212ms).
[14:48:01.532] <TB1>     INFO: 13912000 events read in total (370720ms).
[14:48:30.073] <TB1>     INFO: 14980800 events read in total (399261ms).
[14:48:58.621] <TB1>     INFO: 16054000 events read in total (427809ms).
[14:49:27.088] <TB1>     INFO: 17122600 events read in total (456276ms).
[14:49:55.506] <TB1>     INFO: 18192000 events read in total (484694ms).
[14:50:24.044] <TB1>     INFO: 19263600 events read in total (513232ms).
[14:50:52.421] <TB1>     INFO: 20332000 events read in total (541609ms).
[14:51:20.831] <TB1>     INFO: 21403600 events read in total (570019ms).
[14:51:49.236] <TB1>     INFO: 22474400 events read in total (598424ms).
[14:52:17.675] <TB1>     INFO: 23543200 events read in total (626863ms).
[14:52:46.152] <TB1>     INFO: 24616000 events read in total (655340ms).
[14:53:14.631] <TB1>     INFO: 25685000 events read in total (683819ms).
[14:53:43.131] <TB1>     INFO: 26756400 events read in total (712319ms).
[14:54:11.519] <TB1>     INFO: 27827200 events read in total (740707ms).
[14:54:39.933] <TB1>     INFO: 28896000 events read in total (769121ms).
[14:55:08.352] <TB1>     INFO: 29967600 events read in total (797540ms).
[14:55:36.710] <TB1>     INFO: 31037000 events read in total (825898ms).
[14:56:05.187] <TB1>     INFO: 32106000 events read in total (854375ms).
[14:56:33.669] <TB1>     INFO: 33177600 events read in total (882857ms).
[14:57:02.111] <TB1>     INFO: 34246000 events read in total (911299ms).
[14:57:30.514] <TB1>     INFO: 35314200 events read in total (939702ms).
[14:57:58.950] <TB1>     INFO: 36385200 events read in total (968138ms).
[14:58:27.463] <TB1>     INFO: 37455400 events read in total (996651ms).
[14:58:55.882] <TB1>     INFO: 38523600 events read in total (1025070ms).
[14:59:24.366] <TB1>     INFO: 39595000 events read in total (1053554ms).
[14:59:52.733] <TB1>     INFO: 40663800 events read in total (1081921ms).
[15:00:21.247] <TB1>     INFO: 41731600 events read in total (1110435ms).
[15:00:49.750] <TB1>     INFO: 42801000 events read in total (1138938ms).
[15:01:18.396] <TB1>     INFO: 43871800 events read in total (1167584ms).
[15:01:46.351] <TB1>     INFO: 44939600 events read in total (1195539ms).
[15:02:14.607] <TB1>     INFO: 46007800 events read in total (1223795ms).
[15:02:42.883] <TB1>     INFO: 47079000 events read in total (1252071ms).
[15:03:11.209] <TB1>     INFO: 48148000 events read in total (1280397ms).
[15:03:39.472] <TB1>     INFO: 49216200 events read in total (1308660ms).
[15:04:07.862] <TB1>     INFO: 50285800 events read in total (1337050ms).
[15:04:35.555] <TB1>     INFO: 51355200 events read in total (1364743ms).
[15:05:03.801] <TB1>     INFO: 52423200 events read in total (1392989ms).
[15:05:32.104] <TB1>     INFO: 53491000 events read in total (1421292ms).
[15:06:00.310] <TB1>     INFO: 54562800 events read in total (1449498ms).
[15:06:28.630] <TB1>     INFO: 55631400 events read in total (1477818ms).
[15:06:56.379] <TB1>     INFO: 56698800 events read in total (1505567ms).
[15:07:24.396] <TB1>     INFO: 57767400 events read in total (1533584ms).
[15:07:52.652] <TB1>     INFO: 58838400 events read in total (1561840ms).
[15:07:59.072] <TB1>     INFO: 59072000 events read in total (1568260ms).
[15:07:59.092] <TB1>     INFO: Test took 1569350ms.
[15:07:59.150] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:59.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:59.286] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:00.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:08:00.460] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:01.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:01.628] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:02.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:02.779] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:03.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:08:03.956] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:05.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:05.104] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:06.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:08:06.273] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:07.497] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:08:07.497] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:08.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:08.740] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:09.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:09.991] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:11.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:11.246] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:12.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:12.474] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:13.704] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:13.704] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:14.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:08:14.924] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:16.153] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:08:16.153] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:17.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:08:17.340] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:18.522] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499400704
[15:08:18.556] <TB1>     INFO: PixTestScurves::scurves() done 
[15:08:18.556] <TB1>     INFO: Vcal mean:  35.10  35.03  35.12  34.89  35.10  35.11  35.09  35.15  35.42  35.13  35.19  35.06  35.03  35.09  35.09  35.01 
[15:08:18.556] <TB1>     INFO: Vcal RMS:    0.72   1.05   0.69   0.69   0.69   0.65   0.77   0.73   1.81   0.84   1.00   0.76   0.69   0.75   0.68   0.74 
[15:08:18.556] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:08:18.631] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:08:18.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:08:18.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:08:18.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:08:18.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:08:18.631] <TB1>     INFO: ######################################################################
[15:08:18.631] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:08:18.632] <TB1>     INFO: ######################################################################
[15:08:18.635] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:08:18.979] <TB1>     INFO: Expecting 41600 events.
[15:08:23.040] <TB1>     INFO: 41600 events read in total (3341ms).
[15:08:23.041] <TB1>     INFO: Test took 4406ms.
[15:08:23.048] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:23.048] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:08:23.048] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:08:23.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 32, 12] has eff 0/10
[15:08:23.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 32, 12]
[15:08:23.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 34, 27] has eff 0/10
[15:08:23.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 34, 27]
[15:08:23.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[15:08:23.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:08:23.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:08:23.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:08:23.395] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:08:23.755] <TB1>     INFO: Expecting 41600 events.
[15:08:27.903] <TB1>     INFO: 41600 events read in total (3433ms).
[15:08:27.903] <TB1>     INFO: Test took 4508ms.
[15:08:27.912] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:27.912] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:08:27.912] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:08:27.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.82
[15:08:27.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[15:08:27.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.355
[15:08:27.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,15] phvalue 173
[15:08:27.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.176
[15:08:27.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[15:08:27.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.2
[15:08:27.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 194
[15:08:27.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.45
[15:08:27.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:08:27.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.352
[15:08:27.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 189
[15:08:27.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.548
[15:08:27.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[15:08:27.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.038
[15:08:27.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,8] phvalue 187
[15:08:27.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.052
[15:08:27.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,52] phvalue 177
[15:08:27.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.313
[15:08:27.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[15:08:27.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.249
[15:08:27.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.489
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 175
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.039
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 192
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.455
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 164
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.955
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.319
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:08:27.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:08:27.000] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:08:28.347] <TB1>     INFO: Expecting 41600 events.
[15:08:32.479] <TB1>     INFO: 41600 events read in total (3417ms).
[15:08:32.480] <TB1>     INFO: Test took 4480ms.
[15:08:32.488] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:32.488] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:08:32.488] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:08:32.491] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:08:32.492] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 11
[15:08:32.492] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.6581
[15:08:32.492] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 91
[15:08:32.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.6662
[15:08:32.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 74
[15:08:32.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.6904
[15:08:32.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 94
[15:08:32.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.2659
[15:08:32.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 94
[15:08:32.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.6892
[15:08:32.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 90
[15:08:32.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7608
[15:08:32.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 78
[15:08:32.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.0028
[15:08:32.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 87
[15:08:32.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.585
[15:08:32.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 88
[15:08:32.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0051
[15:08:32.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 71
[15:08:32.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0846
[15:08:32.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 63
[15:08:32.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1743
[15:08:32.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 71
[15:08:32.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.3577
[15:08:32.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,61] phvalue 54
[15:08:32.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.1269
[15:08:32.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 87
[15:08:32.495] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.9839
[15:08:32.495] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 52
[15:08:32.495] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.4233
[15:08:32.495] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 87
[15:08:32.495] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.8904
[15:08:32.495] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,32] phvalue 63
[15:08:32.496] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[15:08:32.899] <TB1>     INFO: Expecting 2560 events.
[15:08:33.858] <TB1>     INFO: 2560 events read in total (244ms).
[15:08:33.858] <TB1>     INFO: Test took 1362ms.
[15:08:33.858] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:33.858] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[15:08:34.366] <TB1>     INFO: Expecting 2560 events.
[15:08:35.327] <TB1>     INFO: 2560 events read in total (246ms).
[15:08:35.327] <TB1>     INFO: Test took 1469ms.
[15:08:35.327] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:35.328] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 2 2
[15:08:35.835] <TB1>     INFO: Expecting 2560 events.
[15:08:36.794] <TB1>     INFO: 2560 events read in total (244ms).
[15:08:36.795] <TB1>     INFO: Test took 1467ms.
[15:08:36.795] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:36.795] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[15:08:37.302] <TB1>     INFO: Expecting 2560 events.
[15:08:38.259] <TB1>     INFO: 2560 events read in total (242ms).
[15:08:38.260] <TB1>     INFO: Test took 1465ms.
[15:08:38.260] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:38.260] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 4 4
[15:08:38.768] <TB1>     INFO: Expecting 2560 events.
[15:08:39.726] <TB1>     INFO: 2560 events read in total (244ms).
[15:08:39.726] <TB1>     INFO: Test took 1466ms.
[15:08:39.726] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:39.727] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 5 5
[15:08:40.234] <TB1>     INFO: Expecting 2560 events.
[15:08:41.194] <TB1>     INFO: 2560 events read in total (245ms).
[15:08:41.195] <TB1>     INFO: Test took 1468ms.
[15:08:41.195] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:41.195] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 6 6
[15:08:41.702] <TB1>     INFO: Expecting 2560 events.
[15:08:42.660] <TB1>     INFO: 2560 events read in total (243ms).
[15:08:42.661] <TB1>     INFO: Test took 1466ms.
[15:08:42.663] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:42.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 7 7
[15:08:43.170] <TB1>     INFO: Expecting 2560 events.
[15:08:44.128] <TB1>     INFO: 2560 events read in total (243ms).
[15:08:44.128] <TB1>     INFO: Test took 1464ms.
[15:08:44.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:44.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 8 8
[15:08:44.636] <TB1>     INFO: Expecting 2560 events.
[15:08:45.594] <TB1>     INFO: 2560 events read in total (243ms).
[15:08:45.594] <TB1>     INFO: Test took 1465ms.
[15:08:45.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:45.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 9 9
[15:08:46.102] <TB1>     INFO: Expecting 2560 events.
[15:08:47.061] <TB1>     INFO: 2560 events read in total (244ms).
[15:08:47.061] <TB1>     INFO: Test took 1466ms.
[15:08:47.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:47.062] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 10 10
[15:08:47.571] <TB1>     INFO: Expecting 2560 events.
[15:08:48.530] <TB1>     INFO: 2560 events read in total (244ms).
[15:08:48.531] <TB1>     INFO: Test took 1469ms.
[15:08:48.531] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:48.531] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 61, 11 11
[15:08:49.038] <TB1>     INFO: Expecting 2560 events.
[15:08:49.995] <TB1>     INFO: 2560 events read in total (242ms).
[15:08:49.995] <TB1>     INFO: Test took 1464ms.
[15:08:49.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:49.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 12 12
[15:08:50.504] <TB1>     INFO: Expecting 2560 events.
[15:08:51.464] <TB1>     INFO: 2560 events read in total (246ms).
[15:08:51.465] <TB1>     INFO: Test took 1469ms.
[15:08:51.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:51.466] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 13 13
[15:08:51.972] <TB1>     INFO: Expecting 2560 events.
[15:08:52.930] <TB1>     INFO: 2560 events read in total (244ms).
[15:08:52.930] <TB1>     INFO: Test took 1464ms.
[15:08:52.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:52.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 14 14
[15:08:53.438] <TB1>     INFO: Expecting 2560 events.
[15:08:54.396] <TB1>     INFO: 2560 events read in total (242ms).
[15:08:54.396] <TB1>     INFO: Test took 1465ms.
[15:08:54.396] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:54.397] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 32, 15 15
[15:08:54.905] <TB1>     INFO: Expecting 2560 events.
[15:08:55.864] <TB1>     INFO: 2560 events read in total (244ms).
[15:08:55.865] <TB1>     INFO: Test took 1468ms.
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC0
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC8
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:08:55.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:08:55.868] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:56.374] <TB1>     INFO: Expecting 655360 events.
[15:09:08.186] <TB1>     INFO: 655360 events read in total (11097ms).
[15:09:08.198] <TB1>     INFO: Expecting 655360 events.
[15:09:19.855] <TB1>     INFO: 655360 events read in total (11102ms).
[15:09:19.870] <TB1>     INFO: Expecting 655360 events.
[15:09:31.489] <TB1>     INFO: 655360 events read in total (11064ms).
[15:09:31.509] <TB1>     INFO: Expecting 655360 events.
[15:09:43.137] <TB1>     INFO: 655360 events read in total (11078ms).
[15:09:43.161] <TB1>     INFO: Expecting 655360 events.
[15:09:54.793] <TB1>     INFO: 655360 events read in total (11091ms).
[15:09:54.821] <TB1>     INFO: Expecting 655360 events.
[15:10:06.472] <TB1>     INFO: 655360 events read in total (11116ms).
[15:10:06.506] <TB1>     INFO: Expecting 655360 events.
[15:10:18.163] <TB1>     INFO: 655360 events read in total (11118ms).
[15:10:18.206] <TB1>     INFO: Expecting 655360 events.
[15:10:29.844] <TB1>     INFO: 655360 events read in total (11111ms).
[15:10:29.889] <TB1>     INFO: Expecting 655360 events.
[15:10:41.524] <TB1>     INFO: 655360 events read in total (11108ms).
[15:10:41.572] <TB1>     INFO: Expecting 655360 events.
[15:10:53.194] <TB1>     INFO: 655360 events read in total (11096ms).
[15:10:53.244] <TB1>     INFO: Expecting 655360 events.
[15:11:04.877] <TB1>     INFO: 655360 events read in total (11106ms).
[15:11:04.936] <TB1>     INFO: Expecting 655360 events.
[15:11:16.599] <TB1>     INFO: 655360 events read in total (11136ms).
[15:11:16.655] <TB1>     INFO: Expecting 655360 events.
[15:11:28.323] <TB1>     INFO: 655360 events read in total (11141ms).
[15:11:28.386] <TB1>     INFO: Expecting 655360 events.
[15:11:40.092] <TB1>     INFO: 655360 events read in total (11179ms).
[15:11:40.161] <TB1>     INFO: Expecting 655360 events.
[15:11:51.712] <TB1>     INFO: 655360 events read in total (11024ms).
[15:11:51.787] <TB1>     INFO: Expecting 655360 events.
[15:12:03.330] <TB1>     INFO: 655360 events read in total (11016ms).
[15:12:03.407] <TB1>     INFO: Test took 187539ms.
[15:12:03.502] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:03.810] <TB1>     INFO: Expecting 655360 events.
[15:12:15.424] <TB1>     INFO: 655360 events read in total (10899ms).
[15:12:15.435] <TB1>     INFO: Expecting 655360 events.
[15:12:27.036] <TB1>     INFO: 655360 events read in total (11038ms).
[15:12:27.052] <TB1>     INFO: Expecting 655360 events.
[15:12:38.677] <TB1>     INFO: 655360 events read in total (11073ms).
[15:12:38.696] <TB1>     INFO: Expecting 655360 events.
[15:12:50.361] <TB1>     INFO: 655360 events read in total (11109ms).
[15:12:50.385] <TB1>     INFO: Expecting 655360 events.
[15:13:01.989] <TB1>     INFO: 655360 events read in total (11063ms).
[15:13:02.021] <TB1>     INFO: Expecting 655360 events.
[15:13:13.616] <TB1>     INFO: 655360 events read in total (11055ms).
[15:13:13.653] <TB1>     INFO: Expecting 655360 events.
[15:13:25.296] <TB1>     INFO: 655360 events read in total (11116ms).
[15:13:25.332] <TB1>     INFO: Expecting 655360 events.
[15:13:37.019] <TB1>     INFO: 655360 events read in total (11159ms).
[15:13:37.061] <TB1>     INFO: Expecting 655360 events.
[15:13:48.565] <TB1>     INFO: 655360 events read in total (10972ms).
[15:13:48.610] <TB1>     INFO: Expecting 655360 events.
[15:14:00.311] <TB1>     INFO: 655360 events read in total (11164ms).
[15:14:00.360] <TB1>     INFO: Expecting 655360 events.
[15:14:12.084] <TB1>     INFO: 655360 events read in total (11197ms).
[15:14:12.140] <TB1>     INFO: Expecting 655360 events.
[15:14:23.776] <TB1>     INFO: 655360 events read in total (11109ms).
[15:14:23.836] <TB1>     INFO: Expecting 655360 events.
[15:14:35.340] <TB1>     INFO: 655360 events read in total (10977ms).
[15:14:35.402] <TB1>     INFO: Expecting 655360 events.
[15:14:46.896] <TB1>     INFO: 655360 events read in total (10967ms).
[15:14:46.974] <TB1>     INFO: Expecting 655360 events.
[15:14:58.394] <TB1>     INFO: 655360 events read in total (10893ms).
[15:14:58.467] <TB1>     INFO: Expecting 655360 events.
[15:15:09.837] <TB1>     INFO: 655360 events read in total (10843ms).
[15:15:09.914] <TB1>     INFO: Test took 186413ms.
[15:15:10.102] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.103] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:15:10.103] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.106] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:15:10.106] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.106] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:15:10.106] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:15:10.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:15:10.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:15:10.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:15:10.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:15:10.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:15:10.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:15:10.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:15:10.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:15:10.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:15:10.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:15:10.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:15:10.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:10.112] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:15:10.112] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.119] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.126] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.133] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.141] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.148] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.156] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.163] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.171] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.178] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.185] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.193] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.200] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.207] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.215] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.222] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:10.230] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:15:10.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C0.dat
[15:15:10.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C1.dat
[15:15:10.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C2.dat
[15:15:10.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C3.dat
[15:15:10.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C4.dat
[15:15:10.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C5.dat
[15:15:10.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C6.dat
[15:15:10.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C7.dat
[15:15:10.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C8.dat
[15:15:10.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C9.dat
[15:15:10.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C10.dat
[15:15:10.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C11.dat
[15:15:10.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C12.dat
[15:15:10.263] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C13.dat
[15:15:10.263] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C14.dat
[15:15:10.263] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C15.dat
[15:15:10.618] <TB1>     INFO: Expecting 41600 events.
[15:15:14.439] <TB1>     INFO: 41600 events read in total (3104ms).
[15:15:14.440] <TB1>     INFO: Test took 4173ms.
[15:15:15.085] <TB1>     INFO: Expecting 41600 events.
[15:15:18.953] <TB1>     INFO: 41600 events read in total (3149ms).
[15:15:18.954] <TB1>     INFO: Test took 4211ms.
[15:15:19.574] <TB1>     INFO: Expecting 41600 events.
[15:15:23.403] <TB1>     INFO: 41600 events read in total (3114ms).
[15:15:23.403] <TB1>     INFO: Test took 4176ms.
[15:15:23.689] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:23.822] <TB1>     INFO: Expecting 2560 events.
[15:15:24.778] <TB1>     INFO: 2560 events read in total (242ms).
[15:15:24.778] <TB1>     INFO: Test took 1089ms.
[15:15:24.782] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:25.286] <TB1>     INFO: Expecting 2560 events.
[15:15:26.243] <TB1>     INFO: 2560 events read in total (242ms).
[15:15:26.243] <TB1>     INFO: Test took 1461ms.
[15:15:26.245] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:26.752] <TB1>     INFO: Expecting 2560 events.
[15:15:27.709] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:27.709] <TB1>     INFO: Test took 1464ms.
[15:15:27.711] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:28.218] <TB1>     INFO: Expecting 2560 events.
[15:15:29.175] <TB1>     INFO: 2560 events read in total (242ms).
[15:15:29.175] <TB1>     INFO: Test took 1464ms.
[15:15:29.176] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:29.683] <TB1>     INFO: Expecting 2560 events.
[15:15:30.639] <TB1>     INFO: 2560 events read in total (241ms).
[15:15:30.639] <TB1>     INFO: Test took 1463ms.
[15:15:30.641] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:31.148] <TB1>     INFO: Expecting 2560 events.
[15:15:32.107] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:32.108] <TB1>     INFO: Test took 1467ms.
[15:15:32.110] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:32.616] <TB1>     INFO: Expecting 2560 events.
[15:15:33.574] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:33.574] <TB1>     INFO: Test took 1464ms.
[15:15:33.577] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:34.083] <TB1>     INFO: Expecting 2560 events.
[15:15:35.042] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:35.043] <TB1>     INFO: Test took 1467ms.
[15:15:35.047] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:35.552] <TB1>     INFO: Expecting 2560 events.
[15:15:36.512] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:36.513] <TB1>     INFO: Test took 1466ms.
[15:15:36.515] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:37.021] <TB1>     INFO: Expecting 2560 events.
[15:15:37.980] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:37.980] <TB1>     INFO: Test took 1465ms.
[15:15:37.983] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:38.489] <TB1>     INFO: Expecting 2560 events.
[15:15:39.448] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:39.448] <TB1>     INFO: Test took 1465ms.
[15:15:39.451] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:39.958] <TB1>     INFO: Expecting 2560 events.
[15:15:40.918] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:40.918] <TB1>     INFO: Test took 1467ms.
[15:15:40.922] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:41.428] <TB1>     INFO: Expecting 2560 events.
[15:15:42.385] <TB1>     INFO: 2560 events read in total (242ms).
[15:15:42.385] <TB1>     INFO: Test took 1464ms.
[15:15:42.388] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:42.894] <TB1>     INFO: Expecting 2560 events.
[15:15:43.855] <TB1>     INFO: 2560 events read in total (246ms).
[15:15:43.855] <TB1>     INFO: Test took 1467ms.
[15:15:43.857] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:44.364] <TB1>     INFO: Expecting 2560 events.
[15:15:45.324] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:45.324] <TB1>     INFO: Test took 1467ms.
[15:15:45.326] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:45.834] <TB1>     INFO: Expecting 2560 events.
[15:15:46.794] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:46.794] <TB1>     INFO: Test took 1468ms.
[15:15:46.796] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:47.302] <TB1>     INFO: Expecting 2560 events.
[15:15:48.263] <TB1>     INFO: 2560 events read in total (246ms).
[15:15:48.264] <TB1>     INFO: Test took 1468ms.
[15:15:48.266] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:48.772] <TB1>     INFO: Expecting 2560 events.
[15:15:49.730] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:49.731] <TB1>     INFO: Test took 1465ms.
[15:15:49.735] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:50.239] <TB1>     INFO: Expecting 2560 events.
[15:15:51.198] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:51.198] <TB1>     INFO: Test took 1463ms.
[15:15:51.200] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:51.706] <TB1>     INFO: Expecting 2560 events.
[15:15:52.667] <TB1>     INFO: 2560 events read in total (246ms).
[15:15:52.667] <TB1>     INFO: Test took 1467ms.
[15:15:52.670] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:53.176] <TB1>     INFO: Expecting 2560 events.
[15:15:54.136] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:54.136] <TB1>     INFO: Test took 1466ms.
[15:15:54.138] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:54.645] <TB1>     INFO: Expecting 2560 events.
[15:15:55.603] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:55.603] <TB1>     INFO: Test took 1465ms.
[15:15:55.605] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:56.112] <TB1>     INFO: Expecting 2560 events.
[15:15:57.072] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:57.073] <TB1>     INFO: Test took 1468ms.
[15:15:57.075] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:57.581] <TB1>     INFO: Expecting 2560 events.
[15:15:58.542] <TB1>     INFO: 2560 events read in total (246ms).
[15:15:58.543] <TB1>     INFO: Test took 1468ms.
[15:15:58.545] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:59.051] <TB1>     INFO: Expecting 2560 events.
[15:16:00.010] <TB1>     INFO: 2560 events read in total (244ms).
[15:16:00.011] <TB1>     INFO: Test took 1466ms.
[15:16:00.015] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:00.519] <TB1>     INFO: Expecting 2560 events.
[15:16:01.476] <TB1>     INFO: 2560 events read in total (242ms).
[15:16:01.476] <TB1>     INFO: Test took 1461ms.
[15:16:01.479] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:01.985] <TB1>     INFO: Expecting 2560 events.
[15:16:02.941] <TB1>     INFO: 2560 events read in total (242ms).
[15:16:02.942] <TB1>     INFO: Test took 1463ms.
[15:16:02.946] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:03.451] <TB1>     INFO: Expecting 2560 events.
[15:16:04.409] <TB1>     INFO: 2560 events read in total (243ms).
[15:16:04.409] <TB1>     INFO: Test took 1463ms.
[15:16:04.413] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:04.918] <TB1>     INFO: Expecting 2560 events.
[15:16:05.877] <TB1>     INFO: 2560 events read in total (244ms).
[15:16:05.877] <TB1>     INFO: Test took 1464ms.
[15:16:05.881] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:06.386] <TB1>     INFO: Expecting 2560 events.
[15:16:07.344] <TB1>     INFO: 2560 events read in total (243ms).
[15:16:07.344] <TB1>     INFO: Test took 1464ms.
[15:16:07.346] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:07.853] <TB1>     INFO: Expecting 2560 events.
[15:16:08.811] <TB1>     INFO: 2560 events read in total (244ms).
[15:16:08.811] <TB1>     INFO: Test took 1466ms.
[15:16:08.813] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:09.321] <TB1>     INFO: Expecting 2560 events.
[15:16:10.280] <TB1>     INFO: 2560 events read in total (245ms).
[15:16:10.281] <TB1>     INFO: Test took 1468ms.
[15:16:11.299] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:16:11.299] <TB1>     INFO: PH scale (per ROC):    76  72  69  79  77  80  71  74  78  71  74  76  79  75  73  80
[15:16:11.299] <TB1>     INFO: PH offset (per ROC):  160 177 160 158 163 171 167 163 177 186 178 191 163 194 165 181
[15:16:11.471] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:16:11.475] <TB1>     INFO: ######################################################################
[15:16:11.475] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:16:11.475] <TB1>     INFO: ######################################################################
[15:16:11.475] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:16:11.488] <TB1>     INFO: scanning low vcal = 10
[15:16:11.830] <TB1>     INFO: Expecting 41600 events.
[15:16:15.556] <TB1>     INFO: 41600 events read in total (3011ms).
[15:16:15.556] <TB1>     INFO: Test took 4068ms.
[15:16:15.558] <TB1>     INFO: scanning low vcal = 20
[15:16:16.064] <TB1>     INFO: Expecting 41600 events.
[15:16:19.781] <TB1>     INFO: 41600 events read in total (3002ms).
[15:16:19.782] <TB1>     INFO: Test took 4224ms.
[15:16:19.784] <TB1>     INFO: scanning low vcal = 30
[15:16:20.289] <TB1>     INFO: Expecting 41600 events.
[15:16:24.028] <TB1>     INFO: 41600 events read in total (3024ms).
[15:16:24.029] <TB1>     INFO: Test took 4245ms.
[15:16:24.031] <TB1>     INFO: scanning low vcal = 40
[15:16:24.528] <TB1>     INFO: Expecting 41600 events.
[15:16:28.796] <TB1>     INFO: 41600 events read in total (3553ms).
[15:16:28.797] <TB1>     INFO: Test took 4766ms.
[15:16:28.800] <TB1>     INFO: scanning low vcal = 50
[15:16:29.220] <TB1>     INFO: Expecting 41600 events.
[15:16:33.501] <TB1>     INFO: 41600 events read in total (3565ms).
[15:16:33.502] <TB1>     INFO: Test took 4702ms.
[15:16:33.505] <TB1>     INFO: scanning low vcal = 60
[15:16:33.922] <TB1>     INFO: Expecting 41600 events.
[15:16:38.203] <TB1>     INFO: 41600 events read in total (3566ms).
[15:16:38.204] <TB1>     INFO: Test took 4699ms.
[15:16:38.207] <TB1>     INFO: scanning low vcal = 70
[15:16:38.629] <TB1>     INFO: Expecting 41600 events.
[15:16:42.913] <TB1>     INFO: 41600 events read in total (3569ms).
[15:16:42.914] <TB1>     INFO: Test took 4707ms.
[15:16:42.917] <TB1>     INFO: scanning low vcal = 80
[15:16:43.331] <TB1>     INFO: Expecting 41600 events.
[15:16:47.622] <TB1>     INFO: 41600 events read in total (3576ms).
[15:16:47.623] <TB1>     INFO: Test took 4706ms.
[15:16:47.626] <TB1>     INFO: scanning low vcal = 90
[15:16:48.042] <TB1>     INFO: Expecting 41600 events.
[15:16:52.314] <TB1>     INFO: 41600 events read in total (3557ms).
[15:16:52.314] <TB1>     INFO: Test took 4688ms.
[15:16:52.319] <TB1>     INFO: scanning low vcal = 100
[15:16:52.734] <TB1>     INFO: Expecting 41600 events.
[15:16:57.136] <TB1>     INFO: 41600 events read in total (3687ms).
[15:16:57.137] <TB1>     INFO: Test took 4818ms.
[15:16:57.140] <TB1>     INFO: scanning low vcal = 110
[15:16:57.556] <TB1>     INFO: Expecting 41600 events.
[15:17:01.820] <TB1>     INFO: 41600 events read in total (3549ms).
[15:17:01.821] <TB1>     INFO: Test took 4681ms.
[15:17:01.824] <TB1>     INFO: scanning low vcal = 120
[15:17:02.241] <TB1>     INFO: Expecting 41600 events.
[15:17:06.506] <TB1>     INFO: 41600 events read in total (3550ms).
[15:17:06.507] <TB1>     INFO: Test took 4683ms.
[15:17:06.509] <TB1>     INFO: scanning low vcal = 130
[15:17:06.927] <TB1>     INFO: Expecting 41600 events.
[15:17:11.187] <TB1>     INFO: 41600 events read in total (3545ms).
[15:17:11.188] <TB1>     INFO: Test took 4678ms.
[15:17:11.191] <TB1>     INFO: scanning low vcal = 140
[15:17:11.606] <TB1>     INFO: Expecting 41600 events.
[15:17:15.879] <TB1>     INFO: 41600 events read in total (3558ms).
[15:17:15.880] <TB1>     INFO: Test took 4689ms.
[15:17:15.883] <TB1>     INFO: scanning low vcal = 150
[15:17:16.299] <TB1>     INFO: Expecting 41600 events.
[15:17:20.576] <TB1>     INFO: 41600 events read in total (3562ms).
[15:17:20.577] <TB1>     INFO: Test took 4694ms.
[15:17:20.580] <TB1>     INFO: scanning low vcal = 160
[15:17:20.995] <TB1>     INFO: Expecting 41600 events.
[15:17:25.220] <TB1>     INFO: 41600 events read in total (3510ms).
[15:17:25.221] <TB1>     INFO: Test took 4641ms.
[15:17:25.225] <TB1>     INFO: scanning low vcal = 170
[15:17:25.643] <TB1>     INFO: Expecting 41600 events.
[15:17:29.859] <TB1>     INFO: 41600 events read in total (3502ms).
[15:17:29.860] <TB1>     INFO: Test took 4635ms.
[15:17:29.865] <TB1>     INFO: scanning low vcal = 180
[15:17:30.279] <TB1>     INFO: Expecting 41600 events.
[15:17:34.559] <TB1>     INFO: 41600 events read in total (3565ms).
[15:17:34.560] <TB1>     INFO: Test took 4695ms.
[15:17:34.567] <TB1>     INFO: scanning low vcal = 190
[15:17:34.973] <TB1>     INFO: Expecting 41600 events.
[15:17:39.278] <TB1>     INFO: 41600 events read in total (3589ms).
[15:17:39.279] <TB1>     INFO: Test took 4712ms.
[15:17:39.288] <TB1>     INFO: scanning low vcal = 200
[15:17:39.701] <TB1>     INFO: Expecting 41600 events.
[15:17:43.974] <TB1>     INFO: 41600 events read in total (3558ms).
[15:17:43.975] <TB1>     INFO: Test took 4686ms.
[15:17:43.978] <TB1>     INFO: scanning low vcal = 210
[15:17:44.386] <TB1>     INFO: Expecting 41600 events.
[15:17:48.705] <TB1>     INFO: 41600 events read in total (3604ms).
[15:17:48.706] <TB1>     INFO: Test took 4728ms.
[15:17:48.709] <TB1>     INFO: scanning low vcal = 220
[15:17:49.123] <TB1>     INFO: Expecting 41600 events.
[15:17:53.416] <TB1>     INFO: 41600 events read in total (3577ms).
[15:17:53.417] <TB1>     INFO: Test took 4708ms.
[15:17:53.423] <TB1>     INFO: scanning low vcal = 230
[15:17:53.806] <TB1>     INFO: Expecting 41600 events.
[15:17:58.046] <TB1>     INFO: 41600 events read in total (3525ms).
[15:17:58.047] <TB1>     INFO: Test took 4624ms.
[15:17:58.050] <TB1>     INFO: scanning low vcal = 240
[15:17:58.470] <TB1>     INFO: Expecting 41600 events.
[15:18:02.748] <TB1>     INFO: 41600 events read in total (3563ms).
[15:18:02.748] <TB1>     INFO: Test took 4698ms.
[15:18:02.751] <TB1>     INFO: scanning low vcal = 250
[15:18:03.169] <TB1>     INFO: Expecting 41600 events.
[15:18:07.444] <TB1>     INFO: 41600 events read in total (3561ms).
[15:18:07.445] <TB1>     INFO: Test took 4694ms.
[15:18:07.449] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:18:07.867] <TB1>     INFO: Expecting 41600 events.
[15:18:12.142] <TB1>     INFO: 41600 events read in total (3560ms).
[15:18:12.143] <TB1>     INFO: Test took 4694ms.
[15:18:12.147] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:18:12.564] <TB1>     INFO: Expecting 41600 events.
[15:18:16.838] <TB1>     INFO: 41600 events read in total (3559ms).
[15:18:16.838] <TB1>     INFO: Test took 4691ms.
[15:18:16.841] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:18:17.259] <TB1>     INFO: Expecting 41600 events.
[15:18:21.548] <TB1>     INFO: 41600 events read in total (3575ms).
[15:18:21.549] <TB1>     INFO: Test took 4708ms.
[15:18:21.552] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:18:21.971] <TB1>     INFO: Expecting 41600 events.
[15:18:26.251] <TB1>     INFO: 41600 events read in total (3565ms).
[15:18:26.252] <TB1>     INFO: Test took 4700ms.
[15:18:26.255] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:18:26.673] <TB1>     INFO: Expecting 41600 events.
[15:18:30.946] <TB1>     INFO: 41600 events read in total (3558ms).
[15:18:30.947] <TB1>     INFO: Test took 4692ms.
[15:18:31.503] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:18:31.507] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:18:31.507] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:18:31.507] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:18:31.508] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:18:31.508] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:18:31.508] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:18:31.508] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:18:31.508] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:18:31.508] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:18:31.509] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:18:31.509] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:18:31.509] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:18:31.509] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:18:31.509] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:18:31.509] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:18:31.510] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:19:11.239] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:19:11.239] <TB1>     INFO: non-linearity mean:  0.957 0.958 0.953 0.954 0.951 0.957 0.962 0.953 0.960 0.957 0.959 0.948 0.953 0.956 0.955 0.957
[15:19:11.239] <TB1>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.006 0.006 0.005 0.005 0.006 0.006 0.008 0.007 0.009 0.007 0.007 0.006 0.005
[15:19:11.239] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:19:11.262] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:19:11.284] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:19:11.306] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:19:11.329] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:19:11.351] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:19:11.373] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:19:11.396] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:19:11.418] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:19:11.440] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:19:11.463] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:19:11.485] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:19:11.507] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:19:11.530] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:19:11.552] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:19:11.574] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:19:11.597] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[15:19:11.597] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:19:11.604] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:19:11.604] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:19:11.607] <TB1>     INFO: ######################################################################
[15:19:11.607] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:19:11.607] <TB1>     INFO: ######################################################################
[15:19:11.609] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:19:11.619] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:19:11.619] <TB1>     INFO:     run 1 of 1
[15:19:11.619] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:19:11.961] <TB1>     INFO: Expecting 3120000 events.
[15:20:02.318] <TB1>     INFO: 1278480 events read in total (49642ms).
[15:20:49.821] <TB1>     INFO: 2556050 events read in total (97145ms).
[15:21:11.015] <TB1>     INFO: 3120000 events read in total (118339ms).
[15:21:11.059] <TB1>     INFO: Test took 119441ms.
[15:21:11.134] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:11.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:12.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:14.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:15.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:16.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:18.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:19.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:21.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:22.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:24.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:25.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:26.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:28.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:29.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:31.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:32.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:34.136] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 449105920
[15:21:34.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:21:34.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1727, RMS = 0.982448
[15:21:34.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:21:34.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:21:34.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0621, RMS = 1.16791
[15:21:34.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:21:34.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 2 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:21:34.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5165, RMS = 4.08074
[15:21:34.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 110
[15:21:34.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:21:34.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 114.215, RMS = 1.30001
[15:21:34.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 121
[15:21:34.170] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:21:34.170] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9928, RMS = 1.04339
[15:21:34.170] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:21:34.170] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:21:34.170] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8088, RMS = 1.25643
[15:21:34.170] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:21:34.171] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:21:34.171] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.124, RMS = 1.34577
[15:21:34.171] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:21:34.171] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:21:34.171] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6417, RMS = 1.45069
[15:21:34.171] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:21:34.172] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:21:34.172] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6353, RMS = 1.30631
[15:21:34.172] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:21:34.172] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:21:34.172] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1269, RMS = 1.22254
[15:21:34.172] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:21:34.173] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:21:34.173] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 95.0114, RMS = 1.35625
[15:21:34.173] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[15:21:34.173] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:21:34.173] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 94.4163, RMS = 1.5257
[15:21:34.173] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 103
[15:21:34.174] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:21:34.174] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8772, RMS = 1.16362
[15:21:34.174] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:21:34.174] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:21:34.174] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6924, RMS = 1.04138
[15:21:34.174] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:21:34.175] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:21:34.175] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4813, RMS = 1.04403
[15:21:34.175] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:21:34.175] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:21:34.175] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8641, RMS = 1.22185
[15:21:34.175] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:21:34.177] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:21:34.177] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6418, RMS = 1.59553
[15:21:34.177] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:21:34.177] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:21:34.177] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.5665, RMS = 1.90822
[15:21:34.177] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:21:34.178] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:21:34.178] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.2196, RMS = 2.2796
[15:21:34.178] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:21:34.178] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:21:34.178] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.7922, RMS = 2.53529
[15:21:34.178] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:21:34.179] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:21:34.179] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6728, RMS = 2.11102
[15:21:34.179] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:21:34.179] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:21:34.179] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1267, RMS = 2.17406
[15:21:34.179] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:21:34.180] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:21:34.180] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1333, RMS = 1.19517
[15:21:34.180] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:21:34.180] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:21:34.180] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0027, RMS = 1.02241
[15:21:34.180] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:21:34.181] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:21:34.181] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7928, RMS = 1.73841
[15:21:34.181] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:21:34.181] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:21:34.182] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2744, RMS = 1.51884
[15:21:34.182] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:21:34.183] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:21:34.183] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.6802, RMS = 1.83209
[15:21:34.183] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:21:34.183] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:21:34.183] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.9421, RMS = 1.98601
[15:21:34.183] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:21:34.184] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:21:34.184] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5684, RMS = 1.34356
[15:21:34.184] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:21:34.184] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:21:34.184] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4683, RMS = 1.94393
[15:21:34.184] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:21:34.185] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:21:34.185] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.563, RMS = 1.45232
[15:21:34.185] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:21:34.185] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:21:34.185] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0881, RMS = 1.17835
[15:21:34.185] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:21:34.188] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:21:34.188] <TB1>     INFO: number of dead bumps (per ROC):     0 1526    0    0    0    0    0    1   53    2   14    0    0    0    0    0
[15:21:34.188] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:21:34.283] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:21:34.283] <TB1>     INFO: enter test to run
[15:21:34.283] <TB1>     INFO:   test:  no parameter change
[15:21:34.284] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 396.3mA
[15:21:34.284] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.1mA
[15:21:34.285] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[15:21:34.285] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:21:34.608] <TB1>    QUIET: Connection to board 26 closed.
[15:21:34.609] <TB1>     INFO: pXar: this is the end, my friend
[15:21:34.609] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
