# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 222 10/21/2009 SJ Full Version
# Date created = 15:34:32  January 12, 2026
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY MAX7000S
set_global_assignment -name DEVICE "EPM7128SLC84-15"
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:34:32  JANUARY 12, 2026"
set_global_assignment -name LAST_QUARTUS_VERSION 9.1
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name SOURCE_FILE test_verilog
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name VERILOG_FILE test.v
set_global_assignment -name MAX7000_DEVICE_IO_STANDARD TTL
set_location_assignment PIN_44 -to LED7S[0]
set_location_assignment PIN_45 -to LED7S[1]
set_location_assignment PIN_46 -to LED7S[2]
set_location_assignment PIN_48 -to LED7S[3]
set_location_assignment PIN_49 -to LED7S[4]
set_location_assignment PIN_50 -to LED7S[5]
set_location_assignment PIN_51 -to LED7S[6]
set_location_assignment PIN_58 -to clk
set_location_assignment PIN_54 -to clr
set_global_assignment -name MISC_FILE "E:/quartus/project/test.dpf"
set_location_assignment PIN_41 -to LED7S2[3]
set_location_assignment PIN_40 -to LED7S2[2]
set_location_assignment PIN_39 -to LED7S2[1]
set_location_assignment PIN_37 -to LED7S2[0]
set_location_assignment PIN_35 -to LED7S3[0]
set_location_assignment PIN_36 -to LED7S3[1]
set_location_assignment PIN_17 -to LED7S3[2]
set_location_assignment PIN_18 -to LED7S3[3]
set_location_assignment PIN_30 -to LED7S4[0]
set_location_assignment PIN_31 -to LED7S4[1]
set_location_assignment PIN_33 -to LED7S4[2]
set_location_assignment PIN_34 -to LED7S4[3]
set_location_assignment PIN_25 -to LED7S5[0]
set_location_assignment PIN_27 -to LED7S5[1]
set_location_assignment PIN_28 -to LED7S5[2]
set_location_assignment PIN_29 -to LED7S5[3]
set_location_assignment PIN_20 -to LED7S6[0]
set_location_assignment PIN_21 -to LED7S6[1]
set_location_assignment PIN_22 -to LED7S6[2]
set_location_assignment PIN_24 -to LED7S6[3]