$date
	Fri Feb 10 07:04:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_tb $end
$var wire 1 ! zero $end
$var wire 8 " result [7:0] $end
$var reg 8 # A [7:0] $end
$var reg 8 $ B [7:0] $end
$var reg 3 % opcode [2:0] $end
$scope module uut $end
$var wire 8 & A [7:0] $end
$var wire 8 ' B [7:0] $end
$var wire 3 ( opcode [2:0] $end
$var reg 8 ) result [7:0] $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 )
b0 (
b1 '
b0 &
b0 %
b1 $
b0 #
b1 "
0!
$end
#1
0!
b11111111 "
b11111111 )
b1 %
b1 (
#2
1!
b0 "
b0 )
b10 %
b10 (
#3
0!
b1 "
b1 )
b11 %
b11 (
#4
0!
b1 "
b1 )
b100 %
b100 (
#5
0!
b11111111 "
b11111111 )
b101 %
b101 (
#6
1!
b0 "
b0 )
b110 %
b110 (
#7
b111 %
b111 (
#8
