#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Aug  7 10:39:04 2019
# Process ID: 4344
# Current directory: C:/Users/lsneler/Desktop/Repository/JPEG_conversion/example_of_memory_usage/memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4876 C:\Users\lsneler\Desktop\Repository\JPEG_conversion\example_of_memory_usage\memory\memory.xpr
# Log file: C:/Users/lsneler/Desktop/Repository/JPEG_conversion/example_of_memory_usage/memory/vivado.log
# Journal file: C:/Users/lsneler/Desktop/Repository/JPEG_conversion/example_of_memory_usage/memory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lsneler/Desktop/Repository/JPEG_conversion/example_of_memory_usage/memory/memory.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/lsneler/Desktop/Repository/JPEG_conversion/example_of_memory_usage/memory'
INFO: [Project 1-313] Project file moved from 'D:/VivadoProjects/Memory/memory' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lsneler/Desktop/Repository/JPEG_conversion/example_of_memory_usage/IPCounter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 812.883 ; gain = 8.777
open_bd_design {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/example_of_memory_usage/memory/memory.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- domain.local:user:PC:2.3 - PC_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /PC_0/reset(rst)
Successfully read diagram <design_1> from BD file <C:/Users/lsneler/Desktop/Repository/JPEG_conversion/example_of_memory_usage/memory/memory.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 858.684 ; gain = 42.512
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug  7 10:44:07 2019...
