#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Feb 26 12:21:17 2026
# Process ID         : 55120
# Current directory  : C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent62772 C:\Users\osmya\Desktop\RiscV-CS\rv32i_single_cycle\rv32i_single_cycle.xpr
# Log file           : C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/vivado.log
# Journal file       : C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle\vivado.jou
# Running On         : rt7-laptop-duo
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) Ultra 7 255H
# CPU Frequency      : 3686 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 16
# Host memory        : 33685 MB
# Swap memory        : 4226 MB
# Total Virtual      : 37911 MB
# Available Virtual  : 3721 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_rtype'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rtype' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_rtype_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rtype_behav xil_defaultlib.tb_rtype xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rtype_behav xil_defaultlib.tb_rtype xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addr' [C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/cpu.sv:162]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rtype_behav -key {Behavioral:sim_1:Functional:tb_rtype} -tclbatch {tb_rtype.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_rtype.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 8
	Raw Hex       : 0x00628233
	Binary Split  : 0000000_00110_00101_000_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (16)0x00000010

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (16) 0x00000010 => Register (4)x4
==================================================


==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 9
	Raw Hex       : 0x40628233
	Binary Split  : 0100000_00110_00101_000_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (-4)0xfffffffc

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (-4) 0xfffffffc => Register (4)x4
==================================================


==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 10
	Raw Hex       : 0x02628233
	Binary Split  : 0000001_00110_00101_000_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (16)0x00000010

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (16) 0x00000010 => Register (4)x4
==================================================

MUL fail: got 16

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 11
	Raw Hex       : 0x0062f233
	Binary Split  : 0000000_00110_00101_111_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (2)0x00000002

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (2) 0x00000002 => Register (4)x4
==================================================


==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 12
	Raw Hex       : 0x0062e233
	Binary Split  : 0000000_00110_00101_110_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (14)0x0000000e

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (14) 0x0000000e => Register (4)x4
==================================================


==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 13
	Raw Hex       : 0x0062c233
	Binary Split  : 0000000_00110_00101_100_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (12)0x0000000c

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (12) 0x0000000c => Register (4)x4
==================================================


==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 14
	Raw Hex       : 0x00629233
	Binary Split  : 0000000_00110_00101_001_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (2)0x00000002

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (2) 0x00000002 => Register (4)x4
==================================================

SLL fail: got 2

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 15
	Raw Hex       : 0x4062d233
	Binary Split  : 0100000_00110_00101_101_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (0)0x00000000

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (0) 0x00000000 => Register (4)x4
==================================================


==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 16
	Raw Hex       : 0x0062d233
	Binary Split  : 0000000_00110_00101_101_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (0)0x00000000

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (0) 0x00000000 => Register (4)x4
==================================================


==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 17
	Raw Hex       : 0x0062a233
	Binary Split  : 0000000_00110_00101_010_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (1)0x00000001

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (1) 0x00000001 => Register (4)x4
==================================================


==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 18
	Raw Hex       : 0x0062b233
	Binary Split  : 0000000_00110_00101_011_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (1)0x00000001

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (1) 0x00000001 => Register (4)x4
==================================================

--- All R-Type Tests Completed with 2 errors ---
$finish called at time : 116 ns : File "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_rtype.sv" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rtype_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.051 ; gain = 10.945
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\osmya\Desktop\RiscV-CS\rv32i_single_cycle\rv32i_single_cycle.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\osmya\Desktop\RiscV-CS\rv32i_single_cycle\rv32i_single_cycle.srcs\sim_1\new\tb_rtype.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\osmya\Desktop\RiscV-CS\rv32i_single_cycle\rv32i_single_cycle.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\osmya\Desktop\RiscV-CS\rv32i_single_cycle\rv32i_single_cycle.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\osmya\Desktop\RiscV-CS\rv32i_single_cycle\rv32i_single_cycle.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\osmya\Desktop\RiscV-CS\rv32i_single_cycle\rv32i_single_cycle.srcs\sim_1\new\tb_rtype.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\osmya\Desktop\RiscV-CS\rv32i_single_cycle\rv32i_single_cycle.srcs\sources_1\new\cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\osmya\Desktop\RiscV-CS\rv32i_single_cycle\rv32i_single_cycle.srcs\sources_1\new\cpu.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_rtype'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rtype' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_rtype_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'alu_out_addr' is used before its declaration [C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/cpu.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/memory_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/memory_instruction.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_instruction
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_rtype.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rtype
WARNING: [VRFC 10-8497] literal value 'bb0100011 truncated to fit in 7 bits [C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/print_cpu_dashboard.sv:80]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rtype_behav xil_defaultlib.tb_rtype xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rtype_behav xil_defaultlib.tb_rtype xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addr' [C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/cpu.sv:162]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.memory_instruction_default
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory_data_default
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_rtype
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rtype_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rtype_behav -key {Behavioral:sim_1:Functional:tb_rtype} -tclbatch {tb_rtype.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_rtype.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ADD (Expected: 16)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 8
	Raw Hex       : 0x00628233
	Binary Split  : 0000000_00110_00101_000_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (16)0x00000010

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (16) 0x00000010 => Register (4)x4
==================================================

SUB (Expected: -4 = 0xFFFF_FFFC)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 9
	Raw Hex       : 0x40628233
	Binary Split  : 0100000_00110_00101_000_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (-4)0xfffffffc

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (-4) 0xfffffffc => Register (4)x4
==================================================

MUL (Expected: 60)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 10
	Raw Hex       : 0x02628233
	Binary Split  : 0000001_00110_00101_000_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (16)0x00000010

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (16) 0x00000010 => Register (4)x4
==================================================

MUL fail: got 16
AND (Expected: 2)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 11
	Raw Hex       : 0x0062f233
	Binary Split  : 0000000_00110_00101_111_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (2)0x00000002

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (2) 0x00000002 => Register (4)x4
==================================================

OR (Expected: 14)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 12
	Raw Hex       : 0x0062e233
	Binary Split  : 0000000_00110_00101_110_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (14)0x0000000e

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (14) 0x0000000e => Register (4)x4
==================================================

XOR (Expected: 12)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 13
	Raw Hex       : 0x0062c233
	Binary Split  : 0000000_00110_00101_100_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (12)0x0000000c

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (12) 0x0000000c => Register (4)x4
==================================================

SLL (Expected: 6144)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 14
	Raw Hex       : 0x00629233
	Binary Split  : 0000000_00110_00101_001_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (2)0x00000002

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (2) 0x00000002 => Register (4)x4
==================================================

SLL fail: got 2
SRA (Expected: 0)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 15
	Raw Hex       : 0x4062d233
	Binary Split  : 0100000_00110_00101_101_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (0)0x00000000

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (0) 0x00000000 => Register (4)x4
==================================================

SRL (Expected: 0)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 16
	Raw Hex       : 0x0062d233
	Binary Split  : 0000000_00110_00101_101_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (0)0x00000000

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (0) 0x00000000 => Register (4)x4
==================================================

SLT (Expected: 1)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 17
	Raw Hex       : 0x0062a233
	Binary Split  : 0000000_00110_00101_010_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (1)0x00000001

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (1) 0x00000001 => Register (4)x4
==================================================

SLTU (Expected: 1)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 18
	Raw Hex       : 0x0062b233
	Binary Split  : 0000000_00110_00101_011_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (1)0x00000001

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (1) 0x00000001 => Register (4)x4
==================================================

--- All R-Type Tests Completed with 2 errors ---
$finish called at time : 116 ns : File "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_rtype.sv" Line 121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rtype_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_rtype'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rtype' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_rtype_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'alu_out_addr' is used before its declaration [C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/cpu.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/memory_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/memory_instruction.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_instruction
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_rtype.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rtype
WARNING: [VRFC 10-8497] literal value 'bb0100011 truncated to fit in 7 bits [C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/print_cpu_dashboard.sv:80]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rtype_behav xil_defaultlib.tb_rtype xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rtype_behav xil_defaultlib.tb_rtype xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addr' [C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sources_1/new/cpu.sv:162]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.memory_instruction_default
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory_data_default
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_rtype
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rtype_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rtype_behav -key {Behavioral:sim_1:Functional:tb_rtype} -tclbatch {tb_rtype.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_rtype.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 8
	Raw Hex       : 0x00628233
	Binary Split  : 0000000_00110_00101_000_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (16)0x00000010

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (16) 0x00000010 => Register (4)x4
==================================================

ADD (Expected: 16)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 9
	Raw Hex       : 0x40628233
	Binary Split  : 0100000_00110_00101_000_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (-4)0xfffffffc

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (-4) 0xfffffffc => Register (4)x4
==================================================

SUB (Expected: -4 = 0xFFFF_FFFC)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 10
	Raw Hex       : 0x02628233
	Binary Split  : 0000001_00110_00101_000_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (16)0x00000010

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (16) 0x00000010 => Register (4)x4
==================================================

MUL (Expected: 60)
MUL fail: got 16

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 11
	Raw Hex       : 0x0062f233
	Binary Split  : 0000000_00110_00101_111_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (2)0x00000002

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (2) 0x00000002 => Register (4)x4
==================================================

AND (Expected: 2)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 12
	Raw Hex       : 0x0062e233
	Binary Split  : 0000000_00110_00101_110_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (14)0x0000000e

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (14) 0x0000000e => Register (4)x4
==================================================

OR (Expected: 14)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 13
	Raw Hex       : 0x0062c233
	Binary Split  : 0000000_00110_00101_100_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (12)0x0000000c

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (12) 0x0000000c => Register (4)x4
==================================================

XOR (Expected: 12)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 14
	Raw Hex       : 0x00629233
	Binary Split  : 0000000_00110_00101_001_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (2)0x00000002

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (2) 0x00000002 => Register (4)x4
==================================================

SLL (Expected: 6144)
SLL fail: got 2

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 15
	Raw Hex       : 0x4062d233
	Binary Split  : 0100000_00110_00101_101_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (0)0x00000000

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (0) 0x00000000 => Register (4)x4
==================================================

SRA (Expected: 0)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 16
	Raw Hex       : 0x0062d233
	Binary Split  : 0000000_00110_00101_101_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (0)0x00000000

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (0) 0x00000000 => Register (4)x4
==================================================

SRL (Expected: 0)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 17
	Raw Hex       : 0x0062a233
	Binary Split  : 0000000_00110_00101_010_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (1)0x00000001

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (1) 0x00000001 => Register (4)x4
==================================================

SLT (Expected: 1)

==================================================
      RISC-V CPU DEBUG DASHBOARD | R-TYPE
==================================================

[FETCH PHASE]
	PC Current    : 18
	Raw Hex       : 0x0062b233
	Binary Split  : 0000000_00110_00101_011_00100_0110011
	Field Map     : [ f7 ] [rs2] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x5)=0x00000006, RD2(x6)=0x0000000a
	Imm Decoded   : 0 (0x00000000)

[EXECUTE PHASE]
	ALU Inputs    : A(6)=0x00000006, B(10)=0x0000000a
	ALU Result    : (1)0x00000001

[MEMORY/WB PHASE]
	Action        : ALU_RESULT (1) 0x00000001 => Register (4)x4
==================================================

SLTU (Expected: 1)
--- All R-Type Tests Completed with 2 errors ---
$finish called at time : 116 ns : File "C:/Users/osmya/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_rtype.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rtype_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 26 12:30:54 2026...
