git clone --depth 1 --no-tags https://github.com/deXter969/Eight-Bit-Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626395804
git clone --depth 1 --no-tags https://github.com/FaidonKourounakis/Elidon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620358806
git clone --depth 1 --no-tags https://github.com/JingYang-04/digital_systems_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620022921
git clone --depth 1 --no-tags https://github.com/CelioRochadaSilva/ProjetoMips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620605779
git clone --depth 1 --no-tags https://github.com/sudharaniinti/Clock-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620737743
git clone --depth 1 --no-tags https://github.com/avyamalhotra/RISCmachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622777712
git clone --depth 1 --no-tags https://github.com/Build-A-Moat/2023_IC_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624735895
git clone --depth 1 --no-tags https://github.com/jdw102/pet-feeder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624072804
git clone --depth 1 --no-tags https://github.com/chloeeeeeeeeeeeeeeeeee/tpIA_chloe_desrue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624605773
git clone --depth 1 --no-tags https://github.com/AbhiramPrasanna/Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625382549
git clone --depth 1 --no-tags https://github.com/NalavathVamsinaik/ROUTER-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625546342
git clone --depth 1 --no-tags https://github.com/Aditya-Chaurasia11/aaaa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620240283
git clone --depth 1 --no-tags https://github.com/DimitrisT1804/SoC-git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622777339
git clone --depth 1 --no-tags https://github.com/htmos6/ARM-Processor-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624358578
git clone --depth 1 --no-tags https://github.com/unolabo/efx-trinita-exa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621676832
git clone --depth 1 --no-tags https://github.com/addrices/UART-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625828692
git clone --depth 1 --no-tags https://github.com/ApurvKeer/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625602441
git clone --depth 1 --no-tags https://github.com/kenwaytempler/Digital-IC-design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625874158
git clone --depth 1 --no-tags https://github.com/umutc24/verilog-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625907074
git clone --depth 1 --no-tags https://github.com/SE-O22-ITESO/p2-single-cycle-david_michel_ethan_castillo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623222192
git clone --depth 1 --no-tags https://github.com/Mahmoud-geberty/HOG_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622459730
git clone --depth 1 --no-tags https://github.com/Sebastian-Ramirez1/Architecture_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622771666
git clone --depth 1 --no-tags https://github.com/sudharaniinti/Counters-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622487532
git clone --depth 1 --no-tags https://github.com/felixwil/cse490-project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620606561
git clone --depth 1 --no-tags https://github.com/dwongbound/EE354Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624668242
git clone --depth 1 --no-tags https://github.com/csp2002/design-of-a-CPU-by-gated-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626423356
git clone --depth 1 --no-tags https://github.com/HaikDivanyan/152a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626599466
git clone --depth 1 --no-tags https://github.com/santosh2407/UART-Communication-to-Print-a-Single-Character-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625309997
git clone --depth 1 --no-tags https://github.com/praveenyadav02011995/fpga-based-assignment-VLSI-ciruit-for-signal-processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619976401
git clone --depth 1 --no-tags https://github.com/Soupyf/Minisys-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620100105
git clone --depth 1 --no-tags https://github.com/Rohithgarde/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620181776
git clone --depth 1 --no-tags https://github.com/shinysw/ece350_drawing_robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621262227
git clone --depth 1 --no-tags https://github.com/StellaVesperi/USTC_23sp_computer-organization-and-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622958923
git clone --depth 1 --no-tags https://github.com/turkbayrakalp/LogicLabsHomeworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621418523
git clone --depth 1 --no-tags https://github.com/cha-eiou/git_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621402612
git clone --depth 1 --no-tags https://github.com/21fernando/350-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622337873
git clone --depth 1 --no-tags https://github.com/AnasATaleeb/DigitalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621539069
git clone --depth 1 --no-tags https://github.com/davcurse/ec413_lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621666609
git clone --depth 1 --no-tags https://github.com/julietarojas/logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625050626
git clone --depth 1 --no-tags https://github.com/Akana-kunama/Inserter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626439100
git clone --depth 1 --no-tags https://github.com/eva-ljj/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627092758
git clone --depth 1 --no-tags https://github.com/etzhong/ducking-duck.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627214638
git clone --depth 1 --no-tags https://github.com/FermendjinPatricia/OC-Proiect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619509913
git clone --depth 1 --no-tags https://github.com/IshanMK/8-bit-single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623543740
git clone --depth 1 --no-tags https://github.com/ytmTragodie/DigitalClock-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626820934
git clone --depth 1 --no-tags https://github.com/Trehan-Mayank/P1_7_Segment_4_Digits_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623045526
git clone --depth 1 --no-tags https://github.com/small-han/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624208591
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/Synchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625773056
git clone --depth 1 --no-tags https://github.com/prakriti-shahi/Digital-Electronics-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625576326
git clone --depth 1 --no-tags https://github.com/leejunhee3123/comp-org_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625401896
git clone --depth 1 --no-tags https://github.com/candyguy06/Course_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619863882
git clone --depth 1 --no-tags https://github.com/jc123488/icc2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620249093
git clone --depth 1 --no-tags https://github.com/namsengi11/EE2026-PI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620312302
git clone --depth 1 --no-tags https://github.com/ebkassa/PMTCounter_with_GUI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620225628
git clone --depth 1 --no-tags https://github.com/RyanLeahy/NEORV32-efabless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620045210
git clone --depth 1 --no-tags https://github.com/patrick-lin-git/caravel-soc_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622443292
git clone --depth 1 --no-tags https://github.com/sicajc/2023_ICC_Laser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622132916
git clone --depth 1 --no-tags https://github.com/yajashgoplani/RISCV_1.00.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621792190
git clone --depth 1 --no-tags https://github.com/haicarrick97/sigma_delta_adc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621231909
git clone --depth 1 --no-tags https://github.com/ChenHaoHSU/dadda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621519665
git clone --depth 1 --no-tags https://github.com/khyaatikadam/lane_detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622583028
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/Decoder_4x16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622593501
git clone --depth 1 --no-tags https://github.com/xiemengjie-kay/Pipelined_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622782590
git clone --depth 1 --no-tags https://github.com/BorisGorelov/lfst_scrambler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621393410
git clone --depth 1 --no-tags https://github.com/EnigmaC0de/Y86-Processor-Architecture-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623816425
git clone --depth 1 --no-tags https://github.com/JSCooode/LDD_Posit_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623759828
git clone --depth 1 --no-tags https://github.com/abartella02/3tb4-lab-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627123369
git clone --depth 1 --no-tags https://github.com/Nisha-B-Rajput/FPGA-Implementation-of-the-Trigonometric-Functions-Using-the-CORDIC-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627042507
git clone --depth 1 --no-tags https://github.com/selenakin/corg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626933646
git clone --depth 1 --no-tags https://github.com/praveenyadav02011995/FPGA-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619927645
git clone --depth 1 --no-tags https://github.com/wxiaoyao17/newcoder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619914962
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621751364
git clone --depth 1 --no-tags https://github.com/crgales/uart_vigvic18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625991033
git clone --depth 1 --no-tags https://github.com/AndyWuu1/HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622104705
git clone --depth 1 --no-tags https://github.com/MichaelBell/tt03-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620262451
git clone --depth 1 --no-tags https://github.com/JetKodiak/TAMU-ECEN-248.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621019270
git clone --depth 1 --no-tags https://github.com/phasza/cellular-automaton-verilog-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620890567
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/RCA_4bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622455051
git clone --depth 1 --no-tags https://github.com/kammoh/sparkle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623264818
git clone --depth 1 --no-tags https://github.com/meosii/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620736256
git clone --depth 1 --no-tags https://github.com/Pritam-Das-059/Karatsuba-Multipler_GF163.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620439725
git clone --depth 1 --no-tags https://github.com/stuparu-daniel/Non-Restoring-Division-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619950024
git clone --depth 1 --no-tags https://github.com/pera294/PS2-keyboard-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626145505
git clone --depth 1 --no-tags https://github.com/kesh1508/ARM7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625544561
git clone --depth 1 --no-tags https://github.com/tcrdl-ozaki/openmpw_test2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624225429
git clone --depth 1 --no-tags https://github.com/furkanklvz/traficLights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625922953
git clone --depth 1 --no-tags https://github.com/Lauritabrenes/Proyecto-II-Introduccion-a-diseno-digital-en-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626131129
git clone --depth 1 --no-tags https://github.com/m21aie249/eel7210-lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623733599
git clone --depth 1 --no-tags https://github.com/mahalsa/experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624143784
git clone --depth 1 --no-tags https://github.com/elliotdziemiela1/Tetris-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627515026
git clone --depth 1 --no-tags https://github.com/SE-O22-ITESO/p2-single-cycle-dm_cassandra_osobampo_erick_vite_risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626615190
git clone --depth 1 --no-tags https://github.com/sorict/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624926435
git clone --depth 1 --no-tags https://github.com/osia0921/Portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626198724
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/ROM_DualAddress.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625190154
git clone --depth 1 --no-tags https://github.com/NikolaosGian/RTL_Blowfish.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626306991
git clone --depth 1 --no-tags https://github.com/PaulShand/Intro-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627126999
