Coverage Report by instance with details

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         1         3    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_low/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      25.00% (1 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_low/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         1         4    20.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          1  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          1  w_equal_high_1        w_equal_low                   
  Row   3:          1  w_equal_low_0         w_equal_high                  
  Row   4:          1  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         2        10    16.66%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           1           0       50.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =      16.66% (2 of 12 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  '_0' not hit             Hit '_0'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:          1  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          1  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          1  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          1  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT
=== Design Unit: work.COMP_8bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         0         3     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_8bit.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          1  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         1         9    10.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           1           0       50.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          5 
Toggled Node Count   =          0 
Untoggled Node Count =          5 

Toggle Coverage      =      10.00% (1 of 10 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_SWAP_UNIT
=== Design Unit: work.EXP_swap
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/EXP_swap.sv
------------------------------------IF Branch------------------------------------
    21                                         2     Count coming in to IF
    21              1                    ***0***         o_less_data     = (o_compare) ? i_data_a : i_data_b;
    21              2                          2         o_less_data     = (o_compare) ? i_data_a : i_data_b;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    22                                         2     Count coming in to IF
    22              1                    ***0***         o_greater_data  = (o_compare) ? i_data_b : i_data_a;
    22              2                          2         o_greater_data  = (o_compare) ? i_data_b : i_data_a;
Branch totals: 1 hit of 2 branches = 50.00%


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         3        31     8.82%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_SWAP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                         o_compare           0           0        0.00 
                                 o_greater_data[0]           0           1       50.00 
                               o_greater_data[1-6]           0           0        0.00 
                                 o_greater_data[7]           0           1       50.00 
                                  o_less_data[0-6]           0           0        0.00 
                                    o_less_data[7]           0           1       50.00 

Total Node Count     =         17 
Toggled Node Count   =          0 
Untoggled Node Count =         17 

Toggle Coverage      =       8.82% (3 of 34 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_0
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         1        21     4.54%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_0 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:          1  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:    ***0***  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          1  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:    ***0***  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          1  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 0 of 5 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          1  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:    ***0***  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:          1  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          1  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:    ***0***  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          1  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  No hits                  Hit '_0' and '_1'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          1  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:    ***0***  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          1  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:    ***0***  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:          1  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          1  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:    ***0***  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          1  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 1 of 7 input terms covered = 14.28%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  '_0' not hit             Hit '_0'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:          1  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:          1  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:          1  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:          1  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:          1  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:          1  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36         5        31    13.88%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           0           1       50.00 
                                               o_p           1           0       50.00 
                                            sum[0]           0           1       50.00 
                                          sum[1-3]           0           0        0.00 
                                          w_c[0-3]           0           0        0.00 
                                            w_g[0]           0           1       50.00 
                                          w_g[1-3]           0           0        0.00 
                                            w_p[0]           1           0       50.00 
                                          w_p[1-3]           0           0        0.00 

Total Node Count     =         18 
Toggled Node Count   =          0 
Untoggled Node Count =         18 

Toggle Coverage      =      13.88% (5 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         0        22     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  No hits                  Hit '_0' and '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:    ***0***  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          1  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:    ***0***  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          1  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 0 of 5 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  No hits                  Hit '_0' and '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          1  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:    ***0***  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          1  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:    ***0***  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          1  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  No hits                  Hit '_0' and '_1'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  No hits                  Hit '_0' and '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          1  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:    ***0***  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          1  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:    ***0***  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          1  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:    ***0***  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          1  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  No hits                  Hit '_0' and '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:    ***0***  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:    ***0***  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:          1  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:    ***0***  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:          1  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36         0        36     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           0           0        0.00 
                                               o_p           0           0        0.00 
                                          sum[0-3]           0           0        0.00 
                                          w_c[0-3]           0           0        0.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           0           0        0.00 

Total Node Count     =         18 
Toggled Node Count   =          0 
Untoggled Node Count =         18 

Toggle Coverage      =       0.00% (0 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_SUB_UNIT/CLA_8BIT_UNIT
=== Design Unit: work.CLA_8bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      6         0         6     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_SUB_UNIT/CLA_8BIT_UNIT --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_8bit.sv
----------------Focused Expression View-----------------
Line       77 Item    1  (w_G[0] | w_P[0])
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_G[0]         N  '_0' not hit             Hit '_0'
      w_P[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_G[0]_0              ~w_P[0]                       
  Row   2:          1  w_G[0]_1              ~w_P[0]                       
  Row   3:    ***0***  w_P[0]_0              ~w_G[0]                       
  Row   4:          1  w_P[0]_1              ~w_G[0]                       

----------------Focused Expression View-----------------
Line       80 Item    1  (w_G[1] | (w_P[1] & (w_G[0] | w_P[0])))
Expression totals: 0 of 4 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_G[1]         N  No hits                  Hit '_0' and '_1'
      w_P[1]         N  '_0' not hit             Hit '_0'
      w_G[0]         N  '_0' not hit             Hit '_0'
      w_P[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_G[1]_0              ~(w_P[1] & (w_G[0] | w_P[0])) 
  Row   2:    ***0***  w_G[1]_1              ~(w_P[1] & (w_G[0] | w_P[0])) 
  Row   3:    ***0***  w_P[1]_0              (~w_G[1] && (w_G[0] | w_P[0]))
  Row   4:          1  w_P[1]_1              (~w_G[1] && (w_G[0] | w_P[0]))
  Row   5:    ***0***  w_G[0]_0              (~w_G[1] && w_P[1] && ~w_P[0])
  Row   6:          1  w_G[0]_1              (~w_G[1] && w_P[1] && ~w_P[0])
  Row   7:    ***0***  w_P[0]_0              (~w_G[1] && w_P[1] && ~w_G[0])
  Row   8:          1  w_P[0]_1              (~w_G[1] && w_P[1] && ~w_G[0])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         28         3        25    10.71%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_SUB_UNIT/CLA_8BIT_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_carry           0           0        0.00 
                                          o_sum[0]           0           1       50.00 
                                        o_sum[1-7]           0           0        0.00 
                                               w_C           0           0        0.00 
                                            w_G[0]           0           1       50.00 
                                            w_G[1]           0           0        0.00 
                                            w_P[0]           1           0       50.00 
                                            w_P[1]           0           0        0.00 

Total Node Count     =         14 
Toggled Node Count   =          0 
Untoggled Node Count =         14 

Toggle Coverage      =      10.71% (3 of 28 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_SUB_UNIT
=== Design Unit: work.EXP_sub
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         32         2        30     6.25%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_SUB_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                          o_sub[0]           0           1       50.00 
                                        o_sub[1-7]           0           0        0.00 
                                     w_data_b[0-6]           0           0        0.00 
                                       w_data_b[7]           1           0       50.00 

Total Node Count     =         16 
Toggled Node Count   =          0 
Untoggled Node Count =         16 

Toggle Coverage      =       6.25% (2 of 32 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_PRE_SWAP_BY_EXPONENT_UNIT
=== Design Unit: work.MAN_swap
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_FPU_unit/dut/MAN_PRE_SWAP_BY_EXPONENT_UNIT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/MAN_swap.sv
------------------------------------IF Branch------------------------------------
    23                                         4     Count coming in to IF
    23              1                    ***0***     assign w_max    = i_compare ? w_b : w_a;
    23              2                          4     assign w_max    = i_compare ? w_b : w_a;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    24                                         4     Count coming in to IF
    24              1                    ***0***     assign w_min    = i_compare ? w_a : w_b;
    24              2                          4     assign w_min    = i_compare ? w_a : w_b;
Branch totals: 1 hit of 2 branches = 50.00%


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        300        45       255    15.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_PRE_SWAP_BY_EXPONENT_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_man_max[0-19]           0           0        0.00 
                                  o_man_max[20-21]           0           1       50.00 
                                  o_man_max[22-23]           0           0        0.00 
                                      o_man_min[0]           0           1       50.00 
                                      o_man_min[1]           0           0        0.00 
                                    o_man_min[2-3]           0           1       50.00 
                                    o_man_min[4-5]           0           0        0.00 
                                    o_man_min[6-7]           0           1       50.00 
                                    o_man_min[8-9]           0           0        0.00 
                                  o_man_min[10-11]           0           1       50.00 
                                  o_man_min[12-13]           0           0        0.00 
                                  o_man_min[14-15]           0           1       50.00 
                                  o_man_min[16-17]           0           0        0.00 
                                  o_man_min[18-19]           0           1       50.00 
                                  o_man_min[20-23]           0           0        0.00 
                                        o_sign_max           0           1       50.00 
                                        o_sign_min           0           1       50.00 
                                         w_a[0-19]           0           0        0.00 
                                        w_a[20-21]           0           1       50.00 
                                        w_a[22-23]           0           0        0.00 
                                           w_a[24]           0           1       50.00 
                                            w_b[0]           0           1       50.00 
                                            w_b[1]           0           0        0.00 
                                          w_b[2-3]           0           1       50.00 
                                          w_b[4-5]           0           0        0.00 
                                          w_b[6-7]           0           1       50.00 
                                          w_b[8-9]           0           0        0.00 
                                        w_b[10-11]           0           1       50.00 
                                        w_b[12-13]           0           0        0.00 
                                        w_b[14-15]           0           1       50.00 
                                        w_b[16-17]           0           0        0.00 
                                        w_b[18-19]           0           1       50.00 
                                        w_b[20-23]           0           0        0.00 
                                           w_b[24]           0           1       50.00 
                                       w_max[0-19]           0           0        0.00 
                                      w_max[20-21]           0           1       50.00 
                                      w_max[22-23]           0           0        0.00 
                                         w_max[24]           0           1       50.00 
                                          w_min[0]           0           1       50.00 
                                          w_min[1]           0           0        0.00 
                                        w_min[2-3]           0           1       50.00 
                                        w_min[4-5]           0           0        0.00 
                                        w_min[6-7]           0           1       50.00 
                                        w_min[8-9]           0           0        0.00 
                                      w_min[10-11]           0           1       50.00 
                                      w_min[12-13]           0           0        0.00 
                                      w_min[14-15]           0           1       50.00 
                                      w_min[16-17]           0           0        0.00 
                                      w_min[18-19]           0           1       50.00 
                                      w_min[20-23]           0           0        0.00 
                                         w_min[24]           0           1       50.00 

Total Node Count     =        150 
Toggled Node Count   =          0 
Untoggled Node Count =        150 

Toggle Coverage      =      15.00% (45 of 300 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/SHF_RIGHT_28BIT_UNIT
=== Design Unit: work.SHF_right_28bit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         6         4    60.00%

================================Branch Details================================

Branch Coverage for instance /tb_FPU_unit/dut/SHF_RIGHT_28BIT_UNIT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/SHF_right_28bit.sv
------------------------------------IF Branch------------------------------------
    18                                         4     Count coming in to IF
    18       1 (GI=1)                    ***0***                     if (i_shift_number[i])
    20       1 (GI=1)                          4                     else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    18                                         4     Count coming in to IF
    18       1 (GI=2)                    ***0***                     if (i_shift_number[i])
    20       1 (GI=2)                          4                     else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    18                                         3     Count coming in to IF
    18       1 (GI=3)                    ***0***                     if (i_shift_number[i])
    20       1 (GI=3)                          3                     else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    18                                         4     Count coming in to IF
    18       1 (GI=4)                    ***0***                     if (i_shift_number[i])
    20       1 (GI=4)                          4                     else
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        13         4    76.47%

================================Statement Details================================

Statement Coverage for instance /tb_FPU_unit/dut/SHF_RIGHT_28BIT_UNIT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/SHF_right_28bit.sv
    19       1 (GI=1)                         stage[i+1] = { {SHIFT_AMT{1'b0}}, stage[i][SIZE_DATA-1:SHIFT_AMT] };
    19       1 (GI=2)     
    19       1 (GI=3)     
    19       1 (GI=4)     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         56        13        43    23.21%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/SHF_RIGHT_28BIT_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       o_data[0-2]           0           0        0.00 
                                         o_data[3]           0           1       50.00 
                                         o_data[4]           0           0        0.00 
                                       o_data[5-6]           0           1       50.00 
                                       o_data[7-8]           0           0        0.00 
                                      o_data[9-10]           0           1       50.00 
                                     o_data[11-12]           0           0        0.00 
                                     o_data[13-14]           0           1       50.00 
                                     o_data[15-16]           0           0        0.00 
                                     o_data[17-18]           0           1       50.00 
                                     o_data[19-20]           0           0        0.00 
                                     o_data[21-22]           0           1       50.00 
                                     o_data[23-25]           0           0        0.00 
                                        o_data[26]           0           1       50.00 
                                        o_data[27]           1           0       50.00 

Total Node Count     =         28 
Toggled Node Count   =          0 
Untoggled Node Count =         28 

Toggle Coverage      =      23.21% (13 of 56 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[6]/u_comp4/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[6]/u_comp4/u_low --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[6]/u_comp4/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           1       50.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[6]/u_comp4/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         1         3    25.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[6]/u_comp4/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 1 of 4 input terms covered = 25.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:          1  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:    ***0***  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:          1  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[6]/u_comp4/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           1       50.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[6]/u_comp4
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         3         2    60.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[6]/u_comp4 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          1  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          1  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          1  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          1  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          1  w_equal_high_1        w_equal_low                   
  Row   3:          1  w_equal_low_0         w_equal_high                  
  Row   4:          1  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         6         6    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[6]/u_comp4 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           1       50.00 
                                      w_equal_high           1           0       50.00 
                                       w_equal_low           1           0       50.00 
                                       w_less_high           0           1       50.00 
                                        w_less_low           0           1       50.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =      50.00% (6 of 12 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[5]/u_comp4/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[5]/u_comp4/u_low --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         1         3    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[5]/u_comp4/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      25.00% (1 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[5]/u_comp4/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[5]/u_comp4/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         1         3    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[5]/u_comp4/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      25.00% (1 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[5]/u_comp4
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[5]/u_comp4 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          1  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          1  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          1  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         3         9    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[5]/u_comp4 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           1           0       50.00 
                                       w_equal_low           1           0       50.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =      25.00% (3 of 12 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[4]/u_comp4/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[4]/u_comp4/u_low --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         1         3    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[4]/u_comp4/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      25.00% (1 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[4]/u_comp4/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[4]/u_comp4/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         1         3    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[4]/u_comp4/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      25.00% (1 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[4]/u_comp4
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[4]/u_comp4 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          1  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          1  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          1  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         3         9    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[4]/u_comp4 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           1           0       50.00 
                                       w_equal_low           1           0       50.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =      25.00% (3 of 12 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[3]/u_comp4/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[3]/u_comp4/u_low --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         1         3    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[3]/u_comp4/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      25.00% (1 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[3]/u_comp4/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[3]/u_comp4/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         1         3    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[3]/u_comp4/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      25.00% (1 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[3]/u_comp4
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[3]/u_comp4 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          1  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          1  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          1  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         3         9    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[3]/u_comp4 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           1           0       50.00 
                                       w_equal_low           1           0       50.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =      25.00% (3 of 12 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[2]/u_comp4/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[2]/u_comp4/u_low --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         1         3    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[2]/u_comp4/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      25.00% (1 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[2]/u_comp4/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[2]/u_comp4/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         1         3    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[2]/u_comp4/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      25.00% (1 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[2]/u_comp4
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[2]/u_comp4 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          1  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          1  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          1  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         3         9    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[2]/u_comp4 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           1           0       50.00 
                                       w_equal_low           1           0       50.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =      25.00% (3 of 12 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[1]/u_comp4/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[1]/u_comp4/u_low --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         1         3    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[1]/u_comp4/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      25.00% (1 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[1]/u_comp4/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[1]/u_comp4/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         1         3    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[1]/u_comp4/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      25.00% (1 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[1]/u_comp4
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[1]/u_comp4 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          1  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          1  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          1  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         3         9    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[1]/u_comp4 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           1           0       50.00 
                                       w_equal_low           1           0       50.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =      25.00% (3 of 12 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[0]/u_comp4/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[0]/u_comp4/u_low --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[0]/u_comp4/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[0]/u_comp4/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[0]/u_comp4/u_high --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) | (~w_exponent_a[1] & w_exponent_b[1]))
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  w_exponent_a[1]         N  No hits                  Hit '_0' and '_1'
  w_exponent_a[0]         N  No hits                  Hit '_0' and '_1'
  w_exponent_b[0]         N  '_1' not hit             Hit '_1'
  w_exponent_b[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_exponent_a[1]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   2:    ***0***  w_exponent_a[1]_1     (~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && w_exponent_b[1])
  Row   3:    ***0***  w_exponent_a[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && w_exponent_b[1])
  Row   4:    ***0***  w_exponent_a[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && ~w_exponent_a[1]), (~(~w_exponent_a[1] & w_exponent_b[1]) && w_exponent_b[0] && w_exponent_b[1])
  Row   5:          1  w_exponent_b[0]_0     (~(~w_exponent_a[1] & w_exponent_b[1]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   6:    ***0***  w_exponent_b[0]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0]) && (w_exponent_a[1] ~| w_exponent_a[0])), (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && (~w_exponent_a[0] & w_exponent_b[1]))
  Row   7:          1  w_exponent_b[1]_0     (~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])
  Row   8:    ***0***  w_exponent_b[1]_1     (~(~w_exponent_a[1] & w_exponent_b[1]) && ~((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) && w_exponent_b[0] && ~w_exponent_a[0]), (~(((w_exponent_a[1] ~| w_exponent_a[0]) & w_exponent_b[0]) | ((~w_exponent_a[0] & w_exponent_b[1]) & w_exponent_b[0])) && ~w_exponent_a[1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         1         3    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[0]/u_comp4/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      25.00% (1 of 4 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[0]/u_comp4
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         1         4    20.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[0]/u_comp4 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          1  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_equal_high_0        w_equal_low                   
  Row   2:          1  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          1  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         2        10    16.66%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[0]/u_comp4 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           1           0       50.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =      16.66% (2 of 12 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT
=== Design Unit: work.COMP_28bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     35        15        20    42.85%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_28bit.sv
----------------Focused Expression View-----------------
Line       32 Item    1 (GI=0) (w_less[0] | (w_equal[0] & less_chain[1]))
Expression totals: 1 of 3 input terms covered = 33.33%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      w_less[0]         N  '_1' not hit             Hit '_1'
     w_equal[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less[0]_0           ~(w_equal[0] & less_chain[1]) 
  Row   2:    ***0***  w_less[0]_1           ~(w_equal[0] & less_chain[1]) 
  Row   3:    ***0***  w_equal[0]_0          (~w_less[0] && less_chain[1]) 
  Row   4:          1  w_equal[0]_1          (~w_less[0] && less_chain[1]) 
  Row   5:          1  less_chain[1]_0       (~w_less[0] && w_equal[0])    
  Row   6:          1  less_chain[1]_1       (~w_less[0] && w_equal[0])    

----------------Focused Expression View-----------------
Line       32 Item    1 (GI=1) (w_less[1] | (w_equal[1] & less_chain[2]))
Expression totals: 1 of 3 input terms covered = 33.33%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      w_less[1]         N  '_1' not hit             Hit '_1'
     w_equal[1]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less[1]_0           ~(w_equal[1] & less_chain[2]) 
  Row   2:    ***0***  w_less[1]_1           ~(w_equal[1] & less_chain[2]) 
  Row   3:    ***0***  w_equal[1]_0          (~w_less[1] && less_chain[2]) 
  Row   4:          1  w_equal[1]_1          (~w_less[1] && less_chain[2]) 
  Row   5:          1  less_chain[2]_0       (~w_less[1] && w_equal[1])    
  Row   6:          1  less_chain[2]_1       (~w_less[1] && w_equal[1])    

----------------Focused Expression View-----------------
Line       32 Item    1 (GI=2) (w_less[2] | (w_equal[2] & less_chain[3]))
Expression totals: 1 of 3 input terms covered = 33.33%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      w_less[2]         N  '_1' not hit             Hit '_1'
     w_equal[2]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less[2]_0           ~(w_equal[2] & less_chain[3]) 
  Row   2:    ***0***  w_less[2]_1           ~(w_equal[2] & less_chain[3]) 
  Row   3:    ***0***  w_equal[2]_0          (~w_less[2] && less_chain[3]) 
  Row   4:          1  w_equal[2]_1          (~w_less[2] && less_chain[3]) 
  Row   5:          1  less_chain[3]_0       (~w_less[2] && w_equal[2])    
  Row   6:          1  less_chain[3]_1       (~w_less[2] && w_equal[2])    

----------------Focused Expression View-----------------
Line       32 Item    1 (GI=3) (w_less[3] | (w_equal[3] & less_chain[4]))
Expression totals: 1 of 3 input terms covered = 33.33%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      w_less[3]         N  '_1' not hit             Hit '_1'
     w_equal[3]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less[3]_0           ~(w_equal[3] & less_chain[4]) 
  Row   2:    ***0***  w_less[3]_1           ~(w_equal[3] & less_chain[4]) 
  Row   3:    ***0***  w_equal[3]_0          (~w_less[3] && less_chain[4]) 
  Row   4:          1  w_equal[3]_1          (~w_less[3] && less_chain[4]) 
  Row   5:          1  less_chain[4]_0       (~w_less[3] && w_equal[3])    
  Row   6:          1  less_chain[4]_1       (~w_less[3] && w_equal[3])    

----------------Focused Expression View-----------------
Line       32 Item    1 (GI=4) (w_less[4] | (w_equal[4] & less_chain[5]))
Expression totals: 1 of 3 input terms covered = 33.33%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      w_less[4]         N  '_1' not hit             Hit '_1'
     w_equal[4]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less[4]_0           ~(w_equal[4] & less_chain[5]) 
  Row   2:    ***0***  w_less[4]_1           ~(w_equal[4] & less_chain[5]) 
  Row   3:    ***0***  w_equal[4]_0          (~w_less[4] && less_chain[5]) 
  Row   4:          1  w_equal[4]_1          (~w_less[4] && less_chain[5]) 
  Row   5:          1  less_chain[5]_0       (~w_less[4] && w_equal[4])    
  Row   6:          1  less_chain[5]_1       (~w_less[4] && w_equal[4])    

----------------Focused Expression View-----------------
Line       32 Item    1 (GI=5) (w_less[5] | (w_equal[5] & less_chain[6]))
Expression totals: 2 of 3 input terms covered = 66.66%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      w_less[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less[5]_0           ~(w_equal[5] & less_chain[6]) 
  Row   2:    ***0***  w_less[5]_1           ~(w_equal[5] & less_chain[6]) 
  Row   3:          1  w_equal[5]_0          (~w_less[5] && less_chain[6]) 
  Row   4:          1  w_equal[5]_1          (~w_less[5] && less_chain[6]) 
  Row   5:          1  less_chain[6]_0       (~w_less[5] && w_equal[5])    
  Row   6:          1  less_chain[6]_1       (~w_less[5] && w_equal[5])    

----------------Focused Expression View-----------------
Line       32 Item    1 (GI=6) (w_less[6] | (w_equal[6] & less_chain[7]))
Expression totals: 1 of 3 input terms covered = 33.33%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
     w_equal[6]         N  No hits                  Hit '_0' and '_1'
  less_chain[7]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_less[6]_0           ~(w_equal[6] & less_chain[7]) 
  Row   2:          1  w_less[6]_1           ~(w_equal[6] & less_chain[7]) 
  Row   3:    ***0***  w_equal[6]_0          (~w_less[6] && less_chain[7]) 
  Row   4:    ***0***  w_equal[6]_1          (~w_less[6] && less_chain[7]) 
  Row   5:          1  less_chain[7]_0       (~w_less[6] && w_equal[6])    
  Row   6:    ***0***  less_chain[7]_1       (~w_less[6] && w_equal[6])    

----------------Focused Expression View-----------------
Line       33 Item    1 (GI=0) (w_equal[0] & equal_chain[1])
Expression totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
      w_equal[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal[0]_0          equal_chain[1]                
  Row   2:          1  w_equal[0]_1          equal_chain[1]                
  Row   3:          1  equal_chain[1]_0      w_equal[0]                    
  Row   4:          1  equal_chain[1]_1      w_equal[0]                    

----------------Focused Expression View-----------------
Line       33 Item    1 (GI=1) (w_equal[1] & equal_chain[2])
Expression totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
      w_equal[1]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal[1]_0          equal_chain[2]                
  Row   2:          1  w_equal[1]_1          equal_chain[2]                
  Row   3:          1  equal_chain[2]_0      w_equal[1]                    
  Row   4:          1  equal_chain[2]_1      w_equal[1]                    

----------------Focused Expression View-----------------
Line       33 Item    1 (GI=2) (w_equal[2] & equal_chain[3])
Expression totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
      w_equal[2]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal[2]_0          equal_chain[3]                
  Row   2:          1  w_equal[2]_1          equal_chain[3]                
  Row   3:          1  equal_chain[3]_0      w_equal[2]                    
  Row   4:          1  equal_chain[3]_1      w_equal[2]                    

----------------Focused Expression View-----------------
Line       33 Item    1 (GI=3) (w_equal[3] & equal_chain[4])
Expression totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
      w_equal[3]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal[3]_0          equal_chain[4]                
  Row   2:          1  w_equal[3]_1          equal_chain[4]                
  Row   3:          1  equal_chain[4]_0      w_equal[3]                    
  Row   4:          1  equal_chain[4]_1      w_equal[3]                    

----------------Focused Expression View-----------------
Line       33 Item    1 (GI=4) (w_equal[4] & equal_chain[5])
Expression totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
      w_equal[4]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal[4]_0          equal_chain[5]                
  Row   2:          1  w_equal[4]_1          equal_chain[5]                
  Row   3:          1  equal_chain[5]_0      w_equal[4]                    
  Row   4:          1  equal_chain[5]_1      w_equal[4]                    

----------------Focused Expression View-----------------
Line       33 Item    1 (GI=5) (w_equal[5] & equal_chain[6])
Expression totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
      w_equal[5]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal[5]_0          equal_chain[6]                
  Row   2:          1  w_equal[5]_1          equal_chain[6]                
  Row   3:          1  equal_chain[6]_0      w_equal[5]                    
  Row   4:          1  equal_chain[6]_1      w_equal[5]                    

----------------Focused Expression View-----------------
Line       33 Item    1 (GI=6) (w_equal[6] & equal_chain[7])
Expression totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  equal_chain[7]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_equal[6]_0          equal_chain[7]                
  Row   2:          1  w_equal[6]_1          equal_chain[7]                
  Row   3:    ***0***  equal_chain[7]_0      w_equal[6]                    
  Row   4:          1  equal_chain[7]_1      w_equal[6]                    


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         64        17        47    26.56%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                  equal_chain[0-6]           1           0       50.00 
                                    equal_chain[7]           0           0        0.00 
                                   less_chain[0-5]           0           0        0.00 
                                     less_chain[6]           0           1       50.00 
                                     less_chain[7]           0           0        0.00 
                                           o_equal           1           0       50.00 
                                            o_less           0           0        0.00 
                                      w_equal[0-6]           1           0       50.00 
                                       w_less[0-5]           0           0        0.00 
                                         w_less[6]           0           1       50.00 

Total Node Count     =         32 
Toggled Node Count   =          0 
Untoggled Node Count =         32 

Toggle Coverage      =      26.56% (17 of 64 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_PRE_SWAP_BY_MAN_UNIT
=== Design Unit: work.MAN_swap
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        348        51       297    14.65%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_PRE_SWAP_BY_MAN_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_man_max[0-23]           0           0        0.00 
                                  o_man_max[24-25]           0           1       50.00 
                                  o_man_max[26-27]           0           0        0.00 
                                    o_man_min[0-2]           0           0        0.00 
                                      o_man_min[3]           0           1       50.00 
                                      o_man_min[4]           0           0        0.00 
                                    o_man_min[5-6]           0           1       50.00 
                                    o_man_min[7-8]           0           0        0.00 
                                   o_man_min[9-10]           0           1       50.00 
                                  o_man_min[11-12]           0           0        0.00 
                                  o_man_min[13-14]           0           1       50.00 
                                  o_man_min[15-16]           0           0        0.00 
                                  o_man_min[17-18]           0           1       50.00 
                                  o_man_min[19-20]           0           0        0.00 
                                  o_man_min[21-22]           0           1       50.00 
                                  o_man_min[23-25]           0           0        0.00 
                                     o_man_min[26]           0           1       50.00 
                                     o_man_min[27]           1           0       50.00 
                                        o_sign_max           0           1       50.00 
                                        o_sign_min           0           1       50.00 
                                         w_a[0-23]           0           0        0.00 
                                        w_a[24-25]           0           1       50.00 
                                        w_a[26-27]           0           0        0.00 
                                           w_a[28]           0           1       50.00 
                                          w_b[0-2]           0           0        0.00 
                                            w_b[3]           0           1       50.00 
                                            w_b[4]           0           0        0.00 
                                          w_b[5-6]           0           1       50.00 
                                          w_b[7-8]           0           0        0.00 
                                         w_b[9-10]           0           1       50.00 
                                        w_b[11-12]           0           0        0.00 
                                        w_b[13-14]           0           1       50.00 
                                        w_b[15-16]           0           0        0.00 
                                        w_b[17-18]           0           1       50.00 
                                        w_b[19-20]           0           0        0.00 
                                        w_b[21-22]           0           1       50.00 
                                        w_b[23-25]           0           0        0.00 
                                           w_b[26]           0           1       50.00 
                                           w_b[27]           1           0       50.00 
                                           w_b[28]           0           1       50.00 
                                       w_max[0-23]           0           0        0.00 
                                      w_max[24-25]           0           1       50.00 
                                      w_max[26-27]           0           0        0.00 
                                         w_max[28]           0           1       50.00 
                                        w_min[0-2]           0           0        0.00 
                                          w_min[3]           0           1       50.00 
                                          w_min[4]           0           0        0.00 
                                        w_min[5-6]           0           1       50.00 
                                        w_min[7-8]           0           0        0.00 
                                       w_min[9-10]           0           1       50.00 
                                      w_min[11-12]           0           0        0.00 
                                      w_min[13-14]           0           1       50.00 
                                      w_min[15-16]           0           0        0.00 
                                      w_min[17-18]           0           1       50.00 
                                      w_min[19-20]           0           0        0.00 
                                      w_min[21-22]           0           1       50.00 
                                      w_min[23-25]           0           0        0.00 
                                         w_min[26]           0           1       50.00 
                                         w_min[27]           1           0       50.00 
                                         w_min[28]           0           1       50.00 

Total Node Count     =        174 
Toggled Node Count   =          0 
Untoggled Node Count =        174 

Toggle Coverage      =      14.65% (51 of 348 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[6]/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         3        19    13.63%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[6]/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 1 of 3 input terms covered = 33.33%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:          1  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:    ***0***  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:    ***0***  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          1  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:    ***0***  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 1 of 5 input terms covered = 20.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:          1  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:    ***0***  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          1  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:    ***0***  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:          1  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:    ***0***  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:          1  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:    ***0***  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          1  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:    ***0***  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          1  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:    ***0***  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:          1  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:    ***0***  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 1 of 7 input terms covered = 14.28%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_p[3]         N  No hits                  Hit '_0' and '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:          1  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:    ***0***  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:    ***0***  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:          1  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:    ***0***  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:          1  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        28         8    77.77%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[6]/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           1           1      100.00 
                                               o_p           1           1      100.00 
                                            sum[0]           1           1      100.00 
                                          sum[1-2]           0           1       50.00 
                                            sum[3]           1           1      100.00 
                                            w_c[0]           0           0        0.00 
                                          w_c[1-2]           1           1      100.00 
                                            w_c[3]           0           0        0.00 
                                          w_g[0-1]           1           1      100.00 
                                            w_g[2]           0           0        0.00 
                                            w_g[3]           1           1      100.00 
                                          w_p[0-3]           1           1      100.00 

Total Node Count     =         18 
Toggled Node Count   =         13 
Untoggled Node Count =          5 

Toggle Coverage      =      77.77% (28 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         0        22     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:    ***0***  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:    ***0***  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          1  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:    ***0***  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 0 of 5 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:    ***0***  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          1  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:    ***0***  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:    ***0***  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:    ***0***  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:    ***0***  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          1  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:    ***0***  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          1  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:    ***0***  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:    ***0***  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:    ***0***  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  No hits                  Hit '_0' and '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:    ***0***  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:    ***0***  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:    ***0***  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:    ***0***  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:    ***0***  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        16        20    44.44%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           0           0        0.00 
                                               o_p           0           0        0.00 
                                          sum[0-3]           1           1      100.00 
                                          w_c[0-3]           0           0        0.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           1           1      100.00 

Total Node Count     =         18 
Toggled Node Count   =          8 
Untoggled Node Count =         10 

Toggle Coverage      =      44.44% (16 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         0        22     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:    ***0***  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:    ***0***  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          1  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:    ***0***  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 0 of 5 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:    ***0***  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          1  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:    ***0***  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:    ***0***  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:    ***0***  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:    ***0***  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          1  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:    ***0***  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          1  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:    ***0***  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:    ***0***  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:    ***0***  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  No hits                  Hit '_0' and '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:    ***0***  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:    ***0***  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:    ***0***  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:    ***0***  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:    ***0***  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        16        20    44.44%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           0           0        0.00 
                                               o_p           0           0        0.00 
                                          sum[0-3]           1           1      100.00 
                                          w_c[0-3]           0           0        0.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           1           1      100.00 

Total Node Count     =         18 
Toggled Node Count   =          8 
Untoggled Node Count =         10 

Toggle Coverage      =      44.44% (16 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         0        22     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:    ***0***  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:    ***0***  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          1  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:    ***0***  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 0 of 5 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:    ***0***  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          1  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:    ***0***  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:    ***0***  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:    ***0***  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:    ***0***  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          1  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:    ***0***  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          1  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:    ***0***  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:    ***0***  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:    ***0***  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  No hits                  Hit '_0' and '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:    ***0***  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:    ***0***  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:    ***0***  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:    ***0***  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:    ***0***  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        16        20    44.44%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           0           0        0.00 
                                               o_p           0           0        0.00 
                                          sum[0-3]           1           1      100.00 
                                          w_c[0-3]           0           0        0.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           1           1      100.00 

Total Node Count     =         18 
Toggled Node Count   =          8 
Untoggled Node Count =         10 

Toggle Coverage      =      44.44% (16 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         0        22     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:    ***0***  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:    ***0***  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          1  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:    ***0***  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 0 of 5 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:    ***0***  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          1  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:    ***0***  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:    ***0***  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:    ***0***  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:    ***0***  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          1  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:    ***0***  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          1  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:    ***0***  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:    ***0***  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:    ***0***  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  No hits                  Hit '_0' and '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:    ***0***  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:    ***0***  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:    ***0***  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:    ***0***  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:    ***0***  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        16        20    44.44%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           0           0        0.00 
                                               o_p           0           0        0.00 
                                          sum[0-3]           1           1      100.00 
                                          w_c[0-3]           0           0        0.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           1           1      100.00 

Total Node Count     =         18 
Toggled Node Count   =          8 
Untoggled Node Count =         10 

Toggle Coverage      =      44.44% (16 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         0        22     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:    ***0***  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:    ***0***  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          1  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:    ***0***  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 0 of 5 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:    ***0***  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          1  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:    ***0***  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:    ***0***  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:    ***0***  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  No hits                  Hit '_0' and '_1'
      w_c[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:    ***0***  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          1  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:    ***0***  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          1  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:    ***0***  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:    ***0***  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:    ***0***  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  No hits                  Hit '_0' and '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:    ***0***  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:    ***0***  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:    ***0***  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:    ***0***  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:    ***0***  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        16        20    44.44%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           0           0        0.00 
                                               o_p           0           0        0.00 
                                          sum[0-3]           1           1      100.00 
                                          w_c[0-3]           0           0        0.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           1           1      100.00 

Total Node Count     =         18 
Toggled Node Count   =          8 
Untoggled Node Count =         10 

Toggle Coverage      =      44.44% (16 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_4BIT_UNIT_0
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         0        22     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_4BIT_UNIT_0 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:    ***0***  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          1  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:    ***0***  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          1  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 0 of 5 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  No hits                  Hit '_0' and '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          1  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:    ***0***  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          1  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:    ***0***  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          1  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  No hits                  Hit '_0' and '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          1  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:    ***0***  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          1  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:    ***0***  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          1  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:    ***0***  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          1  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  No hits                  Hit '_0' and '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:    ***0***  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:    ***0***  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:    ***0***  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:    ***0***  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:    ***0***  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        17        19    47.22%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_4BIT_UNIT_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           0           0        0.00 
                                               o_p           0           0        0.00 
                                          sum[0-2]           0           0        0.00 
                                            sum[3]           0           1       50.00 
                                          w_c[0-3]           1           1      100.00 
                                          w_g[0-3]           0           0        0.00 
                                          w_p[0-3]           1           1      100.00 

Total Node Count     =         18 
Toggled Node Count   =          8 
Untoggled Node Count =         10 

Toggle Coverage      =      47.22% (17 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT
=== Design Unit: work.CLA_28bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     21         1        20     4.76%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_28bit.sv
----------------Focused Expression View-----------------
Line       26 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  '_1' not hit             Hit '_1'
      w_c[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:          1  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:    ***0***  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:    ***0***  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:    ***0***  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       36 Item    1 (GI=1) (w_g[1] | (w_p[1] & w_c[1]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_c[1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[1]_0              ~(w_p[1] & w_c[1])            
  Row   2:    ***0***  w_g[1]_1              ~(w_p[1] & w_c[1])            
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_c[1])           
  Row   4:    ***0***  w_p[1]_1              (~w_g[1] && w_c[1])           
  Row   5:    ***0***  w_c[1]_0              (~w_g[1] && w_p[1])           
  Row   6:    ***0***  w_c[1]_1              (~w_g[1] && w_p[1])           

----------------Focused Expression View-----------------
Line       36 Item    1 (GI=2) (w_g[2] | (w_p[2] & w_c[2]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_c[2]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[2]_0              ~(w_p[2] & w_c[2])            
  Row   2:    ***0***  w_g[2]_1              ~(w_p[2] & w_c[2])            
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_c[2])           
  Row   4:    ***0***  w_p[2]_1              (~w_g[2] && w_c[2])           
  Row   5:    ***0***  w_c[2]_0              (~w_g[2] && w_p[2])           
  Row   6:    ***0***  w_c[2]_1              (~w_g[2] && w_p[2])           

----------------Focused Expression View-----------------
Line       36 Item    1 (GI=3) (w_g[3] | (w_p[3] & w_c[3]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  No hits                  Hit '_0' and '_1'
      w_c[3]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              ~(w_p[3] & w_c[3])            
  Row   2:    ***0***  w_g[3]_1              ~(w_p[3] & w_c[3])            
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_c[3])           
  Row   4:    ***0***  w_p[3]_1              (~w_g[3] && w_c[3])           
  Row   5:    ***0***  w_c[3]_0              (~w_g[3] && w_p[3])           
  Row   6:    ***0***  w_c[3]_1              (~w_g[3] && w_p[3])           

----------------Focused Expression View-----------------
Line       36 Item    1 (GI=4) (w_g[4] | (w_p[4] & w_c[4]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[4]         N  '_1' not hit             Hit '_1'
      w_p[4]         N  No hits                  Hit '_0' and '_1'
      w_c[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[4]_0              ~(w_p[4] & w_c[4])            
  Row   2:    ***0***  w_g[4]_1              ~(w_p[4] & w_c[4])            
  Row   3:    ***0***  w_p[4]_0              (~w_g[4] && w_c[4])           
  Row   4:    ***0***  w_p[4]_1              (~w_g[4] && w_c[4])           
  Row   5:    ***0***  w_c[4]_0              (~w_g[4] && w_p[4])           
  Row   6:    ***0***  w_c[4]_1              (~w_g[4] && w_p[4])           

----------------Focused Expression View-----------------
Line       36 Item    1 (GI=5) (w_g[5] | (w_p[5] & w_c[5]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[5]         N  '_1' not hit             Hit '_1'
      w_p[5]         N  No hits                  Hit '_0' and '_1'
      w_c[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[5]_0              ~(w_p[5] & w_c[5])            
  Row   2:    ***0***  w_g[5]_1              ~(w_p[5] & w_c[5])            
  Row   3:    ***0***  w_p[5]_0              (~w_g[5] && w_c[5])           
  Row   4:    ***0***  w_p[5]_1              (~w_g[5] && w_c[5])           
  Row   5:    ***0***  w_c[5]_0              (~w_g[5] && w_p[5])           
  Row   6:    ***0***  w_c[5]_1              (~w_g[5] && w_p[5])           

----------------Focused Expression View-----------------
Line       36 Item    1 (GI=6) (w_g[6] | (w_p[6] & w_c[6]))
Expression totals: 1 of 3 input terms covered = 33.33%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_p[6]         N  No hits                  Hit '_0' and '_1'
      w_c[6]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[6]_0              ~(w_p[6] & w_c[6])            
  Row   2:          1  w_g[6]_1              ~(w_p[6] & w_c[6])            
  Row   3:    ***0***  w_p[6]_0              (~w_g[6] && w_c[6])           
  Row   4:    ***0***  w_p[6]_1              (~w_g[6] && w_c[6])           
  Row   5:          1  w_c[6]_0              (~w_g[6] && w_p[6])           
  Row   6:    ***0***  w_c[6]_1              (~w_g[6] && w_p[6])           


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        102        57        45    55.88%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_carry           1           1      100.00 
                                        o_sum[0-2]           0           0        0.00 
                                          o_sum[3]           0           1       50.00 
                                       o_sum[4-24]           1           1      100.00 
                                      o_sum[25-26]           0           1       50.00 
                                         o_sum[27]           1           1      100.00 
                                            w_c[0]           1           1      100.00 
                                          w_c[1-6]           0           0        0.00 
                                            w_c[7]           1           1      100.00 
                                          w_g[0-5]           0           0        0.00 
                                            w_g[6]           1           1      100.00 
                                          w_p[0-5]           0           0        0.00 
                                            w_p[6]           1           1      100.00 

Total Node Count     =         51 
Toggled Node Count   =         27 
Untoggled Node Count =         24 

Toggle Coverage      =      55.88% (57 of 102 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/MAN_ALU_UNIT
=== Design Unit: work.MAN_ALU
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        174       121        53    69.54%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/MAN_ALU_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    o_man_alu[0-2]           0           0        0.00 
                                      o_man_alu[3]           0           1       50.00 
                                   o_man_alu[4-24]           1           1      100.00 
                                  o_man_alu[25-26]           0           1       50.00 
                                     o_man_alu[27]           1           1      100.00 
                                        o_overflow           1           0       50.00 
                                         w_i_carry           1           1      100.00 
                                   w_i_man_b[0-27]           1           1      100.00 
                                    w_n_man_b[0-2]           0           0        0.00 
                                      w_n_man_b[3]           1           0       50.00 
                                      w_n_man_b[4]           0           0        0.00 
                                    w_n_man_b[5-6]           1           0       50.00 
                                    w_n_man_b[7-8]           0           0        0.00 
                                   w_n_man_b[9-10]           1           0       50.00 
                                  w_n_man_b[11-12]           0           0        0.00 
                                  w_n_man_b[13-14]           1           0       50.00 
                                  w_n_man_b[15-16]           0           0        0.00 
                                  w_n_man_b[17-18]           1           0       50.00 
                                  w_n_man_b[19-20]           0           0        0.00 
                                  w_n_man_b[21-22]           1           0       50.00 
                                  w_n_man_b[23-25]           0           0        0.00 
                                     w_n_man_b[26]           1           0       50.00 
                                     w_n_man_b[27]           0           1       50.00 
                                        w_overflow           1           1      100.00 

Total Node Count     =         87 
Toggled Node Count   =         52 
Untoggled Node Count =         35 

Toggle Coverage      =      69.54% (121 of 174 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_0/LOPD_4bit_unit_0
=== Design Unit: work.LOPD_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      8         3         5    37.50%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_0/LOPD_4bit_unit_0 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/LOPD_4bit.sv
----------------Focused Expression View-----------------
Line       22 Item    1  ((o_pos_one[1] | LOPD16_i_data[1]) ~| LOPD16_i_data[0])
Expression totals: 0 of 3 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
      o_pos_one[1]         N  '_1' not hit             Hit '_1'
  LOPD16_i_data[1]         N  '_1' not hit             Hit '_1'
  LOPD16_i_data[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  o_pos_one[1]_0        (~LOPD16_i_data[0] && ~LOPD16_i_data[1])
  Row   2:    ***0***  o_pos_one[1]_1        (~LOPD16_i_data[0] && ~LOPD16_i_data[1])
  Row   3:          1  LOPD16_i_data[1]_0    (~LOPD16_i_data[0] && ~o_pos_one[1])
  Row   4:    ***0***  LOPD16_i_data[1]_1    (~LOPD16_i_data[0] && ~o_pos_one[1])
  Row   5:          1  LOPD16_i_data[0]_0    ~(o_pos_one[1] | LOPD16_i_data[1])
  Row   6:    ***0***  LOPD16_i_data[0]_1    ~(o_pos_one[1] | LOPD16_i_data[1])


-----------Focused Expression View (Bimodal)------------
Line       24 Item    1  (((LOPD16_i_data[3] ~| LOPD16_i_data[2]) & LOPD16_i_data[1]) | LOPD16_i_data[3])
Expression totals: 1 of 3 input terms covered = 33.33%

          Input Term   Covered  Reason for no coverage                  Hint
         -----------  --------  --------------------------------------  --------------
    LOPD16_i_data[2]         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->1
    LOPD16_i_data[1]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                                                                                  

---------  ----------  ----------  --------------------  -------------------------                                                                                                 
 Row   1:           1           0  LOPD16_i_data[3]_0    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[2]), ~((LOPD16_i_data[3] ~| LOPD16_i_data[2]) & LOPD16_i_data[1])
 Row   2:           0           1  LOPD16_i_data[3]_1    -                                                                                                                         
 Row   3:           0           0  LOPD16_i_data[2]_0    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[3])                                                              
 Row   4:           1           0  LOPD16_i_data[2]_1    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[3])                                                              
 Row   5:           1           0  LOPD16_i_data[1]_0    (~LOPD16_i_data[3] && (LOPD16_i_data[3] ~| LOPD16_i_data[2]))                                                             
 Row   6:           0           0  LOPD16_i_data[1]_1    (~LOPD16_i_data[3] && (LOPD16_i_data[3] ~| LOPD16_i_data[2]))                                                             


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          6         4         2    66.66%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_0/LOPD_4bit_unit_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      o_pos_one[0]           1           1      100.00 
                                      o_pos_one[1]           0           1       50.00 
                                       o_zero_flag           1           0       50.00 

Total Node Count     =          3 
Toggled Node Count   =          1 
Untoggled Node Count =          2 

Toggle Coverage      =      66.66% (4 of 6 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_0/LOPD_4bit_unit_1
=== Design Unit: work.LOPD_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      8         3         5    37.50%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_0/LOPD_4bit_unit_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/LOPD_4bit.sv
----------------Focused Expression View-----------------
Line       22 Item    1  ((o_pos_one[1] | LOPD16_i_data[1]) ~| LOPD16_i_data[0])
Expression totals: 0 of 3 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
      o_pos_one[1]         N  '_1' not hit             Hit '_1'
  LOPD16_i_data[1]         N  '_1' not hit             Hit '_1'
  LOPD16_i_data[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  o_pos_one[1]_0        (~LOPD16_i_data[0] && ~LOPD16_i_data[1])
  Row   2:    ***0***  o_pos_one[1]_1        (~LOPD16_i_data[0] && ~LOPD16_i_data[1])
  Row   3:          1  LOPD16_i_data[1]_0    (~LOPD16_i_data[0] && ~o_pos_one[1])
  Row   4:    ***0***  LOPD16_i_data[1]_1    (~LOPD16_i_data[0] && ~o_pos_one[1])
  Row   5:          1  LOPD16_i_data[0]_0    ~(o_pos_one[1] | LOPD16_i_data[1])
  Row   6:    ***0***  LOPD16_i_data[0]_1    ~(o_pos_one[1] | LOPD16_i_data[1])


-----------Focused Expression View (Bimodal)------------
Line       24 Item    1  (((LOPD16_i_data[3] ~| LOPD16_i_data[2]) & LOPD16_i_data[1]) | LOPD16_i_data[3])
Expression totals: 1 of 3 input terms covered = 33.33%

          Input Term   Covered  Reason for no coverage                  Hint
         -----------  --------  --------------------------------------  --------------
    LOPD16_i_data[2]         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->1
    LOPD16_i_data[1]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                                                                                  

---------  ----------  ----------  --------------------  -------------------------                                                                                                 
 Row   1:           1           0  LOPD16_i_data[3]_0    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[2]), ~((LOPD16_i_data[3] ~| LOPD16_i_data[2]) & LOPD16_i_data[1])
 Row   2:           0           1  LOPD16_i_data[3]_1    -                                                                                                                         
 Row   3:           0           0  LOPD16_i_data[2]_0    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[3])                                                              
 Row   4:           1           0  LOPD16_i_data[2]_1    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[3])                                                              
 Row   5:           1           0  LOPD16_i_data[1]_0    (~LOPD16_i_data[3] && (LOPD16_i_data[3] ~| LOPD16_i_data[2]))                                                             
 Row   6:           0           0  LOPD16_i_data[1]_1    (~LOPD16_i_data[3] && (LOPD16_i_data[3] ~| LOPD16_i_data[2]))                                                             


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          6         4         2    66.66%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_0/LOPD_4bit_unit_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      o_pos_one[0]           1           1      100.00 
                                      o_pos_one[1]           0           1       50.00 
                                       o_zero_flag           1           0       50.00 

Total Node Count     =          3 
Toggled Node Count   =          1 
Untoggled Node Count =          2 

Toggle Coverage      =      66.66% (4 of 6 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_0
=== Design Unit: work.LOPD_8bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      8         3         5    37.50%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_0 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/LOPD_8bit.sv
----------------Focused Expression View-----------------
Line       32 Item    1  (w_zero_flag_0 & w_zero_flag_1)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  w_zero_flag_0         N  '_0' not hit             Hit '_0'
  w_zero_flag_1         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_zero_flag_0_0       w_zero_flag_1                 
  Row   2:          1  w_zero_flag_0_1       w_zero_flag_1                 
  Row   3:    ***0***  w_zero_flag_1_0       w_zero_flag_0                 
  Row   4:          1  w_zero_flag_1_1       w_zero_flag_0                 

-----------Focused Expression View (Bimodal)------------
Line       34 Item    1  (w_zero_flag_1? w_pos_one_0[1]: w_pos_one_1[1])
Expression totals: 1 of 3 input terms covered = 33.33%

        Input Term   Covered  Reason for no coverage                  Hint
       -----------  --------  --------------------------------------  --------------
    w_pos_one_0[1]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    w_pos_one_1[1]         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  w_zero_flag_1_0       -                                  
 Row   2:           1           0  w_zero_flag_1_1       -                                  
 Row   3:           1           0  w_pos_one_0[1]_0      w_zero_flag_1                      
 Row   4:           0           0  w_pos_one_0[1]_1      w_zero_flag_1                      
 Row   5:           0           0  w_pos_one_1[1]_0      ~w_zero_flag_1                     
 Row   6:           0           1  w_pos_one_1[1]_1      ~w_zero_flag_1                     

-----------Focused Expression View (Bimodal)------------
Line       35 Item    1  (w_zero_flag_1? w_pos_one_0[0]: w_pos_one_1[0])
Expression totals: 2 of 3 input terms covered = 66.66%

        Input Term   Covered  Reason for no coverage                  Hint
       -----------  --------  --------------------------------------  --------------
    w_pos_one_0[0]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  w_zero_flag_1_0       -                                  
 Row   2:           1           0  w_zero_flag_1_1       -                                  
 Row   3:           1           0  w_pos_one_0[0]_0      w_zero_flag_1                      
 Row   4:           0           0  w_pos_one_0[0]_1      w_zero_flag_1                      
 Row   5:           1           0  w_pos_one_1[0]_0      ~w_zero_flag_1                     
 Row   6:           0           1  w_pos_one_1[0]_1      ~w_zero_flag_1                     


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        13         7    65.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      o_pos_one[0]           1           1      100.00 
                                    o_pos_one[1-2]           0           1       50.00 
                                       o_zero_flag           1           0       50.00 
                                    w_pos_one_0[0]           1           1      100.00 
                                    w_pos_one_0[1]           0           1       50.00 
                                    w_pos_one_1[0]           1           1      100.00 
                                    w_pos_one_1[1]           0           1       50.00 
                                     w_zero_flag_0           1           0       50.00 
                                     w_zero_flag_1           1           0       50.00 

Total Node Count     =         10 
Toggled Node Count   =          3 
Untoggled Node Count =          7 

Toggle Coverage      =      65.00% (13 of 20 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_1/LOPD_4bit_unit_0
=== Design Unit: work.LOPD_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      8         3         5    37.50%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_1/LOPD_4bit_unit_0 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/LOPD_4bit.sv
----------------Focused Expression View-----------------
Line       22 Item    1  ((o_pos_one[1] | LOPD16_i_data[1]) ~| LOPD16_i_data[0])
Expression totals: 0 of 3 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
      o_pos_one[1]         N  '_1' not hit             Hit '_1'
  LOPD16_i_data[1]         N  '_1' not hit             Hit '_1'
  LOPD16_i_data[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  o_pos_one[1]_0        (~LOPD16_i_data[0] && ~LOPD16_i_data[1])
  Row   2:    ***0***  o_pos_one[1]_1        (~LOPD16_i_data[0] && ~LOPD16_i_data[1])
  Row   3:          1  LOPD16_i_data[1]_0    (~LOPD16_i_data[0] && ~o_pos_one[1])
  Row   4:    ***0***  LOPD16_i_data[1]_1    (~LOPD16_i_data[0] && ~o_pos_one[1])
  Row   5:          1  LOPD16_i_data[0]_0    ~(o_pos_one[1] | LOPD16_i_data[1])
  Row   6:    ***0***  LOPD16_i_data[0]_1    ~(o_pos_one[1] | LOPD16_i_data[1])


-----------Focused Expression View (Bimodal)------------
Line       24 Item    1  (((LOPD16_i_data[3] ~| LOPD16_i_data[2]) & LOPD16_i_data[1]) | LOPD16_i_data[3])
Expression totals: 1 of 3 input terms covered = 33.33%

          Input Term   Covered  Reason for no coverage                  Hint
         -----------  --------  --------------------------------------  --------------
    LOPD16_i_data[2]         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->1
    LOPD16_i_data[1]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                                                                                  

---------  ----------  ----------  --------------------  -------------------------                                                                                                 
 Row   1:           1           0  LOPD16_i_data[3]_0    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[2]), ~((LOPD16_i_data[3] ~| LOPD16_i_data[2]) & LOPD16_i_data[1])
 Row   2:           0           1  LOPD16_i_data[3]_1    -                                                                                                                         
 Row   3:           0           0  LOPD16_i_data[2]_0    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[3])                                                              
 Row   4:           1           0  LOPD16_i_data[2]_1    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[3])                                                              
 Row   5:           1           0  LOPD16_i_data[1]_0    (~LOPD16_i_data[3] && (LOPD16_i_data[3] ~| LOPD16_i_data[2]))                                                             
 Row   6:           0           0  LOPD16_i_data[1]_1    (~LOPD16_i_data[3] && (LOPD16_i_data[3] ~| LOPD16_i_data[2]))                                                             


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          6         4         2    66.66%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_1/LOPD_4bit_unit_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      o_pos_one[0]           1           1      100.00 
                                      o_pos_one[1]           0           1       50.00 
                                       o_zero_flag           1           0       50.00 

Total Node Count     =          3 
Toggled Node Count   =          1 
Untoggled Node Count =          2 

Toggle Coverage      =      66.66% (4 of 6 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_1/LOPD_4bit_unit_1
=== Design Unit: work.LOPD_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      8         3         5    37.50%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_1/LOPD_4bit_unit_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/LOPD_4bit.sv
----------------Focused Expression View-----------------
Line       22 Item    1  ((o_pos_one[1] | LOPD16_i_data[1]) ~| LOPD16_i_data[0])
Expression totals: 0 of 3 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
      o_pos_one[1]         N  '_1' not hit             Hit '_1'
  LOPD16_i_data[1]         N  '_1' not hit             Hit '_1'
  LOPD16_i_data[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  o_pos_one[1]_0        (~LOPD16_i_data[0] && ~LOPD16_i_data[1])
  Row   2:    ***0***  o_pos_one[1]_1        (~LOPD16_i_data[0] && ~LOPD16_i_data[1])
  Row   3:          1  LOPD16_i_data[1]_0    (~LOPD16_i_data[0] && ~o_pos_one[1])
  Row   4:    ***0***  LOPD16_i_data[1]_1    (~LOPD16_i_data[0] && ~o_pos_one[1])
  Row   5:          1  LOPD16_i_data[0]_0    ~(o_pos_one[1] | LOPD16_i_data[1])
  Row   6:    ***0***  LOPD16_i_data[0]_1    ~(o_pos_one[1] | LOPD16_i_data[1])


-----------Focused Expression View (Bimodal)------------
Line       24 Item    1  (((LOPD16_i_data[3] ~| LOPD16_i_data[2]) & LOPD16_i_data[1]) | LOPD16_i_data[3])
Expression totals: 1 of 3 input terms covered = 33.33%

          Input Term   Covered  Reason for no coverage                  Hint
         -----------  --------  --------------------------------------  --------------
    LOPD16_i_data[2]         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->1
    LOPD16_i_data[1]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                                                                                  

---------  ----------  ----------  --------------------  -------------------------                                                                                                 
 Row   1:           1           0  LOPD16_i_data[3]_0    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[2]), ~((LOPD16_i_data[3] ~| LOPD16_i_data[2]) & LOPD16_i_data[1])
 Row   2:           0           1  LOPD16_i_data[3]_1    -                                                                                                                         
 Row   3:           0           0  LOPD16_i_data[2]_0    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[3])                                                              
 Row   4:           1           0  LOPD16_i_data[2]_1    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[3])                                                              
 Row   5:           1           0  LOPD16_i_data[1]_0    (~LOPD16_i_data[3] && (LOPD16_i_data[3] ~| LOPD16_i_data[2]))                                                             
 Row   6:           0           0  LOPD16_i_data[1]_1    (~LOPD16_i_data[3] && (LOPD16_i_data[3] ~| LOPD16_i_data[2]))                                                             


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          6         4         2    66.66%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_1/LOPD_4bit_unit_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      o_pos_one[0]           1           1      100.00 
                                      o_pos_one[1]           0           1       50.00 
                                       o_zero_flag           1           0       50.00 

Total Node Count     =          3 
Toggled Node Count   =          1 
Untoggled Node Count =          2 

Toggle Coverage      =      66.66% (4 of 6 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_1
=== Design Unit: work.LOPD_8bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      8         3         5    37.50%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/LOPD_8bit.sv
----------------Focused Expression View-----------------
Line       32 Item    1  (w_zero_flag_0 & w_zero_flag_1)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  w_zero_flag_0         N  '_0' not hit             Hit '_0'
  w_zero_flag_1         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_zero_flag_0_0       w_zero_flag_1                 
  Row   2:          1  w_zero_flag_0_1       w_zero_flag_1                 
  Row   3:    ***0***  w_zero_flag_1_0       w_zero_flag_0                 
  Row   4:          1  w_zero_flag_1_1       w_zero_flag_0                 

-----------Focused Expression View (Bimodal)------------
Line       34 Item    1  (w_zero_flag_1? w_pos_one_0[1]: w_pos_one_1[1])
Expression totals: 1 of 3 input terms covered = 33.33%

        Input Term   Covered  Reason for no coverage                  Hint
       -----------  --------  --------------------------------------  --------------
    w_pos_one_0[1]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    w_pos_one_1[1]         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  w_zero_flag_1_0       -                                  
 Row   2:           1           0  w_zero_flag_1_1       -                                  
 Row   3:           1           0  w_pos_one_0[1]_0      w_zero_flag_1                      
 Row   4:           0           0  w_pos_one_0[1]_1      w_zero_flag_1                      
 Row   5:           0           0  w_pos_one_1[1]_0      ~w_zero_flag_1                     
 Row   6:           0           1  w_pos_one_1[1]_1      ~w_zero_flag_1                     

-----------Focused Expression View (Bimodal)------------
Line       35 Item    1  (w_zero_flag_1? w_pos_one_0[0]: w_pos_one_1[0])
Expression totals: 2 of 3 input terms covered = 66.66%

        Input Term   Covered  Reason for no coverage                  Hint
       -----------  --------  --------------------------------------  --------------
    w_pos_one_0[0]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  w_zero_flag_1_0       -                                  
 Row   2:           1           0  w_zero_flag_1_1       -                                  
 Row   3:           1           0  w_pos_one_0[0]_0      w_zero_flag_1                      
 Row   4:           0           0  w_pos_one_0[0]_1      w_zero_flag_1                      
 Row   5:           1           0  w_pos_one_1[0]_0      ~w_zero_flag_1                     
 Row   6:           0           1  w_pos_one_1[0]_1      ~w_zero_flag_1                     


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        13         7    65.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      o_pos_one[0]           1           1      100.00 
                                    o_pos_one[1-2]           0           1       50.00 
                                       o_zero_flag           1           0       50.00 
                                    w_pos_one_0[0]           1           1      100.00 
                                    w_pos_one_0[1]           0           1       50.00 
                                    w_pos_one_1[0]           1           1      100.00 
                                    w_pos_one_1[1]           0           1       50.00 
                                     w_zero_flag_0           1           0       50.00 
                                     w_zero_flag_1           1           0       50.00 

Total Node Count     =         10 
Toggled Node Count   =          3 
Untoggled Node Count =          7 

Toggle Coverage      =      65.00% (13 of 20 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB
=== Design Unit: work.LOPD_16bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     11         4         7    36.36%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/LOPD_16bit.sv
----------------Focused Expression View-----------------
Line       32 Item    1  (w_zero_flag_0 & w_zero_flag_1)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  w_zero_flag_0         N  '_0' not hit             Hit '_0'
  w_zero_flag_1         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_zero_flag_0_0       w_zero_flag_1                 
  Row   2:          1  w_zero_flag_0_1       w_zero_flag_1                 
  Row   3:    ***0***  w_zero_flag_1_0       w_zero_flag_0                 
  Row   4:          1  w_zero_flag_1_1       w_zero_flag_0                 

-----------Focused Expression View (Bimodal)------------
Line       34 Item    1  (w_zero_flag_1? w_pos_one_0[2]: w_pos_one_1[2])
Expression totals: 1 of 3 input terms covered = 33.33%

        Input Term   Covered  Reason for no coverage                  Hint
       -----------  --------  --------------------------------------  --------------
    w_pos_one_0[2]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    w_pos_one_1[2]         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  w_zero_flag_1_0       -                                  
 Row   2:           1           0  w_zero_flag_1_1       -                                  
 Row   3:           1           0  w_pos_one_0[2]_0      w_zero_flag_1                      
 Row   4:           0           0  w_pos_one_0[2]_1      w_zero_flag_1                      
 Row   5:           0           0  w_pos_one_1[2]_0      ~w_zero_flag_1                     
 Row   6:           0           1  w_pos_one_1[2]_1      ~w_zero_flag_1                     

-----------Focused Expression View (Bimodal)------------
Line       35 Item    1  (w_zero_flag_1? w_pos_one_0[1]: w_pos_one_1[1])
Expression totals: 1 of 3 input terms covered = 33.33%

        Input Term   Covered  Reason for no coverage                  Hint
       -----------  --------  --------------------------------------  --------------
    w_pos_one_0[1]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    w_pos_one_1[1]         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  w_zero_flag_1_0       -                                  
 Row   2:           1           0  w_zero_flag_1_1       -                                  
 Row   3:           1           0  w_pos_one_0[1]_0      w_zero_flag_1                      
 Row   4:           0           0  w_pos_one_0[1]_1      w_zero_flag_1                      
 Row   5:           0           0  w_pos_one_1[1]_0      ~w_zero_flag_1                     
 Row   6:           0           1  w_pos_one_1[1]_1      ~w_zero_flag_1                     

-----------Focused Expression View (Bimodal)------------
Line       36 Item    1  (w_zero_flag_1? w_pos_one_0[0]: w_pos_one_1[0])
Expression totals: 2 of 3 input terms covered = 66.66%

        Input Term   Covered  Reason for no coverage                  Hint
       -----------  --------  --------------------------------------  --------------
    w_pos_one_0[0]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  w_zero_flag_1_0       -                                  
 Row   2:           1           0  w_zero_flag_1_1       -                                  
 Row   3:           1           0  w_pos_one_0[0]_0      w_zero_flag_1                      
 Row   4:           0           0  w_pos_one_0[0]_1      w_zero_flag_1                      
 Row   5:           1           0  w_pos_one_1[0]_0      ~w_zero_flag_1                     
 Row   6:           0           1  w_pos_one_1[0]_1      ~w_zero_flag_1                     


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        16        10    61.53%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      o_pos_one[0]           1           1      100.00 
                                    o_pos_one[1-3]           0           1       50.00 
                                       o_zero_flag           1           0       50.00 
                                    w_pos_one_0[0]           1           1      100.00 
                                  w_pos_one_0[1-2]           0           1       50.00 
                                    w_pos_one_1[0]           1           1      100.00 
                                  w_pos_one_1[1-2]           0           1       50.00 
                                     w_zero_flag_0           1           0       50.00 
                                     w_zero_flag_1           1           0       50.00 

Total Node Count     =         13 
Toggled Node Count   =          3 
Untoggled Node Count =         10 

Toggle Coverage      =      61.53% (16 of 26 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_8bit_UNIT_MSB/LOPD_4bit_unit_0
=== Design Unit: work.LOPD_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      8         3         5    37.50%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_8bit_UNIT_MSB/LOPD_4bit_unit_0 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/LOPD_4bit.sv
----------------Focused Expression View-----------------
Line       22 Item    1  ((o_pos_one[1] | LOPD16_i_data[1]) ~| LOPD16_i_data[0])
Expression totals: 0 of 3 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
      o_pos_one[1]         N  '_1' not hit             Hit '_1'
  LOPD16_i_data[1]         N  '_1' not hit             Hit '_1'
  LOPD16_i_data[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  o_pos_one[1]_0        (~LOPD16_i_data[0] && ~LOPD16_i_data[1])
  Row   2:    ***0***  o_pos_one[1]_1        (~LOPD16_i_data[0] && ~LOPD16_i_data[1])
  Row   3:          1  LOPD16_i_data[1]_0    (~LOPD16_i_data[0] && ~o_pos_one[1])
  Row   4:    ***0***  LOPD16_i_data[1]_1    (~LOPD16_i_data[0] && ~o_pos_one[1])
  Row   5:          1  LOPD16_i_data[0]_0    ~(o_pos_one[1] | LOPD16_i_data[1])
  Row   6:    ***0***  LOPD16_i_data[0]_1    ~(o_pos_one[1] | LOPD16_i_data[1])


-----------Focused Expression View (Bimodal)------------
Line       24 Item    1  (((LOPD16_i_data[3] ~| LOPD16_i_data[2]) & LOPD16_i_data[1]) | LOPD16_i_data[3])
Expression totals: 1 of 3 input terms covered = 33.33%

          Input Term   Covered  Reason for no coverage                  Hint
         -----------  --------  --------------------------------------  --------------
    LOPD16_i_data[2]         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->1
    LOPD16_i_data[1]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                                                                                  

---------  ----------  ----------  --------------------  -------------------------                                                                                                 
 Row   1:           1           0  LOPD16_i_data[3]_0    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[2]), ~((LOPD16_i_data[3] ~| LOPD16_i_data[2]) & LOPD16_i_data[1])
 Row   2:           0           1  LOPD16_i_data[3]_1    -                                                                                                                         
 Row   3:           0           0  LOPD16_i_data[2]_0    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[3])                                                              
 Row   4:           1           0  LOPD16_i_data[2]_1    (~LOPD16_i_data[3] && LOPD16_i_data[1] && ~LOPD16_i_data[3])                                                              
 Row   5:           1           0  LOPD16_i_data[1]_0    (~LOPD16_i_data[3] && (LOPD16_i_data[3] ~| LOPD16_i_data[2]))                                                             
 Row   6:           0           0  LOPD16_i_data[1]_1    (~LOPD16_i_data[3] && (LOPD16_i_data[3] ~| LOPD16_i_data[2]))                                                             


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          6         4         2    66.66%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_8bit_UNIT_MSB/LOPD_4bit_unit_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      o_pos_one[0]           1           1      100.00 
                                      o_pos_one[1]           0           1       50.00 
                                       o_zero_flag           1           0       50.00 

Total Node Count     =          3 
Toggled Node Count   =          1 
Untoggled Node Count =          2 

Toggle Coverage      =      66.66% (4 of 6 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_8bit_UNIT_MSB/LOPD_4bit_unit_1
=== Design Unit: work.LOPD_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      8         5         3    62.50%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_8bit_UNIT_MSB/LOPD_4bit_unit_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/LOPD_4bit.sv
----------------Focused Expression View-----------------
Line       22 Item    1  ((o_pos_one[1] | LOPD16_i_data[1]) ~| LOPD16_i_data[0])
Expression totals: 0 of 3 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
      o_pos_one[1]         N  '_1' not hit             Hit '_1'
  LOPD16_i_data[1]         N  '_1' not hit             Hit '_1'
  LOPD16_i_data[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  o_pos_one[1]_0        (~LOPD16_i_data[0] && ~LOPD16_i_data[1])
  Row   2:    ***0***  o_pos_one[1]_1        (~LOPD16_i_data[0] && ~LOPD16_i_data[1])
  Row   3:          1  LOPD16_i_data[1]_0    (~LOPD16_i_data[0] && ~o_pos_one[1])
  Row   4:    ***0***  LOPD16_i_data[1]_1    (~LOPD16_i_data[0] && ~o_pos_one[1])
  Row   5:          1  LOPD16_i_data[0]_0    ~(o_pos_one[1] | LOPD16_i_data[1])
  Row   6:    ***0***  LOPD16_i_data[0]_1    ~(o_pos_one[1] | LOPD16_i_data[1])




Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          6         4         2    66.66%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_8bit_UNIT_MSB/LOPD_4bit_unit_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      o_pos_one[0]           1           1      100.00 
                                      o_pos_one[1]           0           1       50.00 
                                       o_zero_flag           1           0       50.00 

Total Node Count     =          3 
Toggled Node Count   =          1 
Untoggled Node Count =          2 

Toggle Coverage      =      66.66% (4 of 6 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_8bit_UNIT_MSB
=== Design Unit: work.LOPD_8bit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        13         7    65.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_8bit_UNIT_MSB --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      o_pos_one[0]           1           1      100.00 
                                    o_pos_one[1-2]           0           1       50.00 
                                       o_zero_flag           1           0       50.00 
                                    w_pos_one_0[0]           1           1      100.00 
                                    w_pos_one_0[1]           0           1       50.00 
                                    w_pos_one_1[0]           1           1      100.00 
                                    w_pos_one_1[1]           0           1       50.00 
                                     w_zero_flag_0           1           0       50.00 
                                     w_zero_flag_1           1           0       50.00 

Total Node Count     =         10 
Toggled Node Count   =          3 
Untoggled Node Count =          7 

Toggle Coverage      =      65.00% (13 of 20 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_SUB/CLA_4BIT_UNIT_0
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         3        19    13.63%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_SUB/CLA_4BIT_UNIT_0 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:          1  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:    ***0***  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          1  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:    ***0***  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          1  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 0 of 5 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_0' not hit             Hit '_0'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:          1  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          1  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:    ***0***  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:          1  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          1  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:    ***0***  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          1  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_0' not hit             Hit '_0'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_g[1]         N  '_0' not hit             Hit '_0'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:          1  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          1  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:    ***0***  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:          1  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          1  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:    ***0***  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:          1  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          1  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:    ***0***  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          1  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 3 of 7 input terms covered = 42.85%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  '_0' not hit             Hit '_0'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_p[1]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:          1  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:          1  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:          1  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:          1  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:          1  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:          1  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:          1  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:          1  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        16        20    44.44%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_SUB/CLA_4BIT_UNIT_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           1           1      100.00 
                                               o_p           1           1      100.00 
                                            sum[0]           1           1      100.00 
                                          sum[1-2]           1           0       50.00 
                                            sum[3]           0           0        0.00 
                                          w_c[0-3]           0           0        0.00 
                                            w_g[0]           1           1      100.00 
                                          w_g[1-2]           1           0       50.00 
                                            w_g[3]           0           0        0.00 
                                            w_p[0]           1           1      100.00 
                                          w_p[1-2]           0           1       50.00 
                                            w_p[3]           0           0        0.00 

Total Node Count     =         18 
Toggled Node Count   =          5 
Untoggled Node Count =         13 

Toggle Coverage      =      44.44% (16 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_SUB/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         1        21     4.54%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_SUB/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:          1  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:    ***0***  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          1  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:    ***0***  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          1  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 0 of 5 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          1  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:    ***0***  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:          1  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          1  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:    ***0***  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          1  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 0 of 7 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  No hits                  Hit '_0' and '_1'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          1  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:    ***0***  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          1  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:    ***0***  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:          1  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          1  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:    ***0***  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          1  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 1 of 7 input terms covered = 14.28%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  '_0' not hit             Hit '_0'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:          1  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:          1  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:          1  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:          1  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:          1  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:          1  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36         5        31    13.88%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_SUB/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           1           0       50.00 
                                               o_p           0           1       50.00 
                                            sum[0]           1           0       50.00 
                                          sum[1-3]           0           0        0.00 
                                          w_c[0-3]           0           0        0.00 
                                            w_g[0]           1           0       50.00 
                                          w_g[1-3]           0           0        0.00 
                                            w_p[0]           0           1       50.00 
                                          w_p[1-3]           0           0        0.00 

Total Node Count     =         18 
Toggled Node Count   =          0 
Untoggled Node Count =         18 

Toggle Coverage      =      13.88% (5 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_SUB
=== Design Unit: work.CLA_8bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      6         0         6     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_SUB --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_8bit.sv
----------------Focused Expression View-----------------
Line       77 Item    1  (w_G[0] | w_P[0])
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_G[0]         N  '_0' not hit             Hit '_0'
      w_P[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_G[0]_0              ~w_P[0]                       
  Row   2:          1  w_G[0]_1              ~w_P[0]                       
  Row   3:    ***0***  w_P[0]_0              ~w_G[0]                       
  Row   4:          1  w_P[0]_1              ~w_G[0]                       

----------------Focused Expression View-----------------
Line       80 Item    1  (w_G[1] | (w_P[1] & (w_G[0] | w_P[0])))
Expression totals: 0 of 4 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_G[1]         N  '_0' not hit             Hit '_0'
      w_P[1]         N  '_0' not hit             Hit '_0'
      w_G[0]         N  '_0' not hit             Hit '_0'
      w_P[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_G[1]_0              ~(w_P[1] & (w_G[0] | w_P[0])) 
  Row   2:          1  w_G[1]_1              ~(w_P[1] & (w_G[0] | w_P[0])) 
  Row   3:    ***0***  w_P[1]_0              (~w_G[1] && (w_G[0] | w_P[0]))
  Row   4:          1  w_P[1]_1              (~w_G[1] && (w_G[0] | w_P[0]))
  Row   5:    ***0***  w_G[0]_0              (~w_G[1] && w_P[1] && ~w_P[0])
  Row   6:          1  w_G[0]_1              (~w_G[1] && w_P[1] && ~w_P[0])
  Row   7:    ***0***  w_P[0]_0              (~w_G[1] && w_P[1] && ~w_G[0])
  Row   8:          1  w_P[0]_1              (~w_G[1] && w_P[1] && ~w_G[0])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         28        11        17    39.28%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_SUB --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_carry           0           0        0.00 
                                          o_sum[0]           1           1      100.00 
                                        o_sum[1-2]           1           0       50.00 
                                          o_sum[3]           0           0        0.00 
                                          o_sum[4]           1           0       50.00 
                                        o_sum[5-7]           0           0        0.00 
                                               w_C           0           0        0.00 
                                            w_G[0]           1           1      100.00 
                                            w_G[1]           1           0       50.00 
                                            w_P[0]           1           1      100.00 
                                            w_P[1]           0           1       50.00 

Total Node Count     =         14 
Toggled Node Count   =          3 
Untoggled Node Count =         11 

Toggle Coverage      =      39.28% (11 of 28 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/LOPD_24BIT_UNIT
=== Design Unit: work.LOPD_24bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     13         7         6    53.84%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/LOPD_24bit.sv
----------------Focused Expression View-----------------
Line       31 Item    1  (LOPD16_o_zero_flag & LOPD8_o_zero_flag)
Expression totals: 1 of 2 input terms covered = 50.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  LOPD16_o_zero_flag         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  LOPD16_o_zero_flag_0  LOPD8_o_zero_flag             
  Row   2:          1  LOPD16_o_zero_flag_1  LOPD8_o_zero_flag             
  Row   3:          1  LOPD8_o_zero_flag_0   LOPD16_o_zero_flag            
  Row   4:          1  LOPD8_o_zero_flag_1   LOPD16_o_zero_flag            

-----------Focused Expression View (Bimodal)------------
Line       32 Item    1  (LOPD8_o_zero_flag? LOPD16_o_pos_one[0]: LOPD8_o_pos_one[0])
Expression totals: 2 of 3 input terms covered = 66.66%

             Input Term   Covered  Reason for no coverage                  Hint
            -----------  --------  --------------------------------------  --------------
    LOPD16_o_pos_one[0]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target               Non-masking condition(s)           

---------  ----------  ----------  --------------------     -------------------------          
 Row   1:           0           1  LOPD8_o_zero_flag_0      -                                  
 Row   2:           1           0  LOPD8_o_zero_flag_1      -                                  
 Row   3:           1           0  LOPD16_o_pos_one[0]_0    LOPD8_o_zero_flag                  
 Row   4:           0           0  LOPD16_o_pos_one[0]_1    LOPD8_o_zero_flag                  
 Row   5:           1           0  LOPD8_o_pos_one[0]_0     ~LOPD8_o_zero_flag                 
 Row   6:           0           1  LOPD8_o_pos_one[0]_1     ~LOPD8_o_zero_flag                 

-----------Focused Expression View (Bimodal)------------
Line       33 Item    1  (LOPD8_o_zero_flag? LOPD16_o_pos_one[1]: LOPD8_o_pos_one[1])
Expression totals: 2 of 3 input terms covered = 66.66%

             Input Term   Covered  Reason for no coverage                  Hint
            -----------  --------  --------------------------------------  --------------
    LOPD16_o_pos_one[1]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target               Non-masking condition(s)           

---------  ----------  ----------  --------------------     -------------------------          
 Row   1:           1           1  LOPD8_o_zero_flag_0      -                                  
 Row   2:           1           0  LOPD8_o_zero_flag_1      -                                  
 Row   3:           1           0  LOPD16_o_pos_one[1]_0    LOPD8_o_zero_flag                  
 Row   4:           0           0  LOPD16_o_pos_one[1]_1    LOPD8_o_zero_flag                  
 Row   5:           1           0  LOPD8_o_pos_one[1]_0     ~LOPD8_o_zero_flag                 
 Row   6:           0           1  LOPD8_o_pos_one[1]_1     ~LOPD8_o_zero_flag                 

-----------Focused Expression View (Bimodal)------------
Line       34 Item    1  (LOPD8_o_zero_flag? LOPD16_o_pos_one[2]: LOPD8_o_pos_one[2])
Expression totals: 2 of 3 input terms covered = 66.66%

             Input Term   Covered  Reason for no coverage                  Hint
            -----------  --------  --------------------------------------  --------------
    LOPD16_o_pos_one[2]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target               Non-masking condition(s)           

---------  ----------  ----------  --------------------     -------------------------          
 Row   1:           0           1  LOPD8_o_zero_flag_0      -                                  
 Row   2:           1           0  LOPD8_o_zero_flag_1      -                                  
 Row   3:           1           0  LOPD16_o_pos_one[2]_0    LOPD8_o_zero_flag                  
 Row   4:           0           0  LOPD16_o_pos_one[2]_1    LOPD8_o_zero_flag                  
 Row   5:           1           0  LOPD8_o_pos_one[2]_0     ~LOPD8_o_zero_flag                 
 Row   6:           0           1  LOPD8_o_pos_one[2]_1     ~LOPD8_o_zero_flag                 

----------------Focused Expression View-----------------
Line       35 Item    1  (LOPD8_o_zero_flag? LOPD16_o_pos_one[3]: 1'b0)
Expression totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    LOPD8_o_zero_flag         N  '_1' not hit             Hit '_1'
  LOPD16_o_pos_one[3]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  LOPD8_o_zero_flag_0    -                             
  Row   2:    ***0***  LOPD8_o_zero_flag_1    LOPD16_o_pos_one[3]           
  Row   3:          1  LOPD16_o_pos_one[3]_0  LOPD8_o_zero_flag             
  Row   4:    ***0***  LOPD16_o_pos_one[3]_1  LOPD8_o_zero_flag             


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        104        73        31    70.19%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/LOPD_24BIT_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                 LOPD8_i_data[0-4]           1           1      100.00 
                                 LOPD8_i_data[5-6]           0           1       50.00 
                                   LOPD8_i_data[7]           1           1      100.00 
                                LOPD8_o_pos_one[0]           1           1      100.00 
                              LOPD8_o_pos_one[1-2]           0           1       50.00 
                                 LOPD8_o_zero_flag           1           0       50.00 
                               LOPD16_i_data[0-15]           1           1      100.00 
                               LOPD16_o_pos_one[0]           1           1      100.00 
                             LOPD16_o_pos_one[1-3]           0           1       50.00 
                                LOPD16_o_zero_flag           1           0       50.00 
                                 o_one_position[0]           1           1      100.00 
                               o_one_position[1-2]           1           0       50.00 
                                 o_one_position[3]           0           0        0.00 
                                 o_one_position[4]           1           0       50.00 
                                       o_zero_flag           1           0       50.00 
                               w_o_one_position[0]           1           1      100.00 
                             w_o_one_position[1-2]           0           1       50.00 
                               w_o_one_position[3]           0           0        0.00 
                               w_o_one_position[4]           0           1       50.00 
                                          w_sub[0]           1           1      100.00 
                                        w_sub[1-2]           1           0       50.00 
                                          w_sub[3]           0           0        0.00 
                                          w_sub[4]           1           0       50.00 
                                        w_sub[5-7]           0           0        0.00 

Total Node Count     =         52 
Toggled Node Count   =         27 
Untoggled Node Count =         25 

Toggle Coverage      =      70.19% (73 of 104 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_ADJUST_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_0
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         6        16    27.27%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_ADJUST_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_0 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_p[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:          1  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:    ***0***  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          1  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          1  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          1  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 1 of 5 input terms covered = 20.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_g[0]         N  '_0' not hit             Hit '_0'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:          1  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          1  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:    ***0***  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:          1  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          1  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:    ***0***  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          1  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 1 of 7 input terms covered = 14.28%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  No hits                  Hit '_0' and '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'
      w_c[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:          1  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          1  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:    ***0***  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          1  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:    ***0***  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          1  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:    ***0***  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          1  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 2 of 7 input terms covered = 28.57%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[3]         N  '_1' not hit             Hit '_1'
      w_p[3]         N  '_0' not hit             Hit '_0'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:    ***0***  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:          1  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:          1  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:          1  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:          1  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:          1  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:          1  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:          1  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        18        18    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_ADJUST_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           0           0        0.00 
                                               o_p           1           1      100.00 
                                            sum[0]           1           1      100.00 
                                          sum[1-3]           0           0        0.00 
                                          w_c[0-3]           1           1      100.00 
                                          w_g[0-3]           0           0        0.00 
                                            w_p[0]           0           0        0.00 
                                          w_p[1-3]           1           1      100.00 

Total Node Count     =         18 
Toggled Node Count   =          9 
Untoggled Node Count =          9 

Toggle Coverage      =      50.00% (18 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_ADJUST_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1
=== Design Unit: work.CLA_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         5        17    22.72%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_ADJUST_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1 --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_4bit.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (w_g[0] | (w_p[0] & w_c[0]))
Expression totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[0]_0              ~(w_p[0] & w_c[0])            
  Row   2:    ***0***  w_g[0]_1              ~(w_p[0] & w_c[0])            
  Row   3:          1  w_p[0]_0              (~w_g[0] && w_c[0])           
  Row   4:          1  w_p[0]_1              (~w_g[0] && w_c[0])           
  Row   5:          1  w_c[0]_0              (~w_g[0] && w_p[0])           
  Row   6:          1  w_c[0]_1              (~w_g[0] && w_p[0])           

----------------Focused Expression View-----------------
Line       18 Item    1  ((w_g[1] | (w_p[1] & w_g[0])) | ((w_p[1] & w_p[0]) & w_c[0]))
Expression totals: 1 of 5 input terms covered = 20.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[1]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   2:    ***0***  w_g[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~(w_p[1] & w_g[0]))
  Row   3:    ***0***  w_p[1]_0              (~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   4:          1  w_p[1]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_g[0]), (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[0])
  Row   5:          1  w_g[0]_0              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   6:    ***0***  w_g[0]_1              (~((w_p[1] & w_p[0]) & w_c[0]) && ~w_g[1] && w_p[1])
  Row   7:    ***0***  w_p[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   8:          1  w_p[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && w_c[0] && w_p[1])
  Row   9:          1  w_c[0]_0              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))
 Row   10:          1  w_c[0]_1              (~(w_g[1] | (w_p[1] & w_g[0])) && (w_p[1] & w_p[0]))

----------------Focused Expression View-----------------
Line       19 Item    1  (((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) | (((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]))
Expression totals: 1 of 7 input terms covered = 14.28%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  '_0' not hit             Hit '_0'
      w_g[1]         N  '_1' not hit             Hit '_1'
      w_p[1]         N  '_0' not hit             Hit '_0'
      w_g[0]         N  '_1' not hit             Hit '_1'
      w_p[0]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[2]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   2:    ***0***  w_g[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~(w_p[2] & w_g[1]))
  Row   3:    ***0***  w_p[2]_0              (~w_g[2] && w_g[1]), (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   4:          1  w_p[2]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_g[1]), (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[1]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[1])
  Row   5:          1  w_g[1]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   6:    ***0***  w_g[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~((w_p[2] & w_p[1]) & w_g[0]) && ~w_g[2] && w_p[2])
  Row   7:    ***0***  w_p[1]_0              (~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   8:          1  w_p[1]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && w_g[0] && w_p[2]), (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && w_p[0] && w_p[2])
  Row   9:          1  w_g[0]_0              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   10:    ***0***  w_g[0]_1              (~(((w_p[2] & w_p[1]) & w_p[0]) & w_c[0]) && ~(w_g[2] | (w_p[2] & w_g[1])) && (w_p[2] & w_p[1]))
 Row   11:    ***0***  w_p[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   12:          1  w_p[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && w_c[0] && (w_p[2] & w_p[1]))
 Row   13:          1  w_c[0]_0              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))
 Row   14:          1  w_c[0]_1              (~((w_g[2] | (w_p[2] & w_g[1])) | ((w_p[2] & w_p[1]) & w_g[0])) && ((w_p[2] & w_p[1]) & w_p[0]))

----------------Focused Expression View-----------------
Line       26 Item    1  (((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) | (((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]))
Expression totals: 1 of 7 input terms covered = 14.28%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_p[3]         N  No hits                  Hit '_0' and '_1'
      w_g[2]         N  '_1' not hit             Hit '_1'
      w_p[2]         N  No hits                  Hit '_0' and '_1'
      w_g[1]         N  No hits                  Hit '_0' and '_1'
      w_p[1]         N  No hits                  Hit '_0' and '_1'
      w_g[0]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_g[3]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   2:          1  w_g[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~(w_p[3] & w_g[2]))
  Row   3:    ***0***  w_p[3]_0              (~w_g[3] && w_g[2]), (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   4:    ***0***  w_p[3]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_g[2]), (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[2]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[2])
  Row   5:          1  w_g[2]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   6:    ***0***  w_g[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~((w_p[3] & w_p[2]) & w_g[1]) && ~w_g[3] && w_p[3])
  Row   7:    ***0***  w_p[2]_0              (~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   8:    ***0***  w_p[2]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && w_g[1] && w_p[3]), (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && w_p[1] && w_p[3])
  Row   9:    ***0***  w_g[1]_0              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   10:    ***0***  w_g[1]_1              (~(((w_p[3] & w_p[2]) & w_p[1]) & w_g[0]) && ~(w_g[3] | (w_p[3] & w_g[2])) && (w_p[3] & w_p[2]))
 Row   11:    ***0***  w_p[1]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   12:    ***0***  w_p[1]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && w_g[0] && (w_p[3] & w_p[2]))
 Row   13:    ***0***  w_g[0]_0              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))
 Row   14:    ***0***  w_g[0]_1              (~((w_g[3] | (w_p[3] & w_g[2])) | ((w_p[3] & w_p[2]) & w_g[1])) && ((w_p[3] & w_p[2]) & w_p[1]))


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        21        15    58.33%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_ADJUST_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               o_g           1           1      100.00 
                                               o_p           0           0        0.00 
                                          sum[0-2]           0           0        0.00 
                                            sum[3]           0           1       50.00 
                                          w_c[0-3]           1           1      100.00 
                                          w_g[0-2]           0           0        0.00 
                                            w_g[3]           1           1      100.00 
                                          w_p[0-3]           1           1      100.00 

Total Node Count     =         18 
Toggled Node Count   =         10 
Untoggled Node Count =          8 

Toggle Coverage      =      58.33% (21 of 36 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_ADJUST_UNIT/CLA_8BIT_UNIT
=== Design Unit: work.CLA_8bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      8         2         6    25.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut/EXP_ADJUST_UNIT/CLA_8BIT_UNIT --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/CLA_8bit.sv
----------------Focused Expression View-----------------
Line       77 Item    1  (w_G[0] | (w_P[0] & i_carry))
Expression totals: 1 of 3 input terms covered = 33.33%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_G[0]         N  '_1' not hit             Hit '_1'
     i_carry         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_G[0]_0              ~(w_P[0] & i_carry)           
  Row   2:    ***0***  w_G[0]_1              ~(w_P[0] & i_carry)           
  Row   3:          1  w_P[0]_0              (~w_G[0] && i_carry)          
  Row   4:          1  w_P[0]_1              (~w_G[0] && i_carry)          
  Row   5:    ***0***  i_carry_0             (~w_G[0] && w_P[0])           
  Row   6:          1  i_carry_1             (~w_G[0] && w_P[0])           

----------------Focused Expression View-----------------
Line       80 Item    1  (w_G[1] | (w_P[1] & (w_G[0] | (w_P[0] & i_carry))))
Expression totals: 1 of 5 input terms covered = 20.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      w_P[1]         N  No hits                  Hit '_0' and '_1'
      w_G[0]         N  No hits                  Hit '_0' and '_1'
      w_P[0]         N  No hits                  Hit '_0' and '_1'
     i_carry         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  w_G[1]_0              ~(w_P[1] & (w_G[0] | (w_P[0] & i_carry)))
  Row   2:          1  w_G[1]_1              ~(w_P[1] & (w_G[0] | (w_P[0] & i_carry)))
  Row   3:    ***0***  w_P[1]_0              (~w_G[1] && (w_G[0] | (w_P[0] & i_carry)))
  Row   4:    ***0***  w_P[1]_1              (~w_G[1] && (w_G[0] | (w_P[0] & i_carry)))
  Row   5:    ***0***  w_G[0]_0              (~w_G[1] && w_P[1] && ~(w_P[0] & i_carry))
  Row   6:    ***0***  w_G[0]_1              (~w_G[1] && w_P[1] && ~(w_P[0] & i_carry))
  Row   7:    ***0***  w_P[0]_0              (~w_G[1] && w_P[1] && ~w_G[0] && i_carry)
  Row   8:    ***0***  w_P[0]_1              (~w_G[1] && w_P[1] && ~w_G[0] && i_carry)
  Row   9:    ***0***  i_carry_0             (~w_G[1] && w_P[1] && ~w_G[0] && w_P[0])
 Row   10:    ***0***  i_carry_1             (~w_G[1] && w_P[1] && ~w_G[0] && w_P[0])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         28        11        17    39.28%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_ADJUST_UNIT/CLA_8BIT_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_carry           1           1      100.00 
                                          o_sum[0]           1           1      100.00 
                                        o_sum[1-6]           0           0        0.00 
                                          o_sum[7]           0           1       50.00 
                                               w_C           1           1      100.00 
                                            w_G[0]           0           0        0.00 
                                            w_G[1]           1           1      100.00 
                                            w_P[0]           1           1      100.00 
                                            w_P[1]           0           0        0.00 

Total Node Count     =         14 
Toggled Node Count   =          5 
Untoggled Node Count =          9 

Toggle Coverage      =      39.28% (11 of 28 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/EXP_ADJUST_UNIT
=== Design Unit: work.EXP_adjust
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        23        27    46.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/EXP_ADJUST_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_exp_result[0]           1           1      100.00 
                                 o_exp_result[1-6]           0           0        0.00 
                                   o_exp_result[7]           0           1       50.00 
                                       w_data_b[0]           1           0       50.00 
                                     w_data_b[1-7]           1           1      100.00 
                                   w_exp_result[0]           1           1      100.00 
                                 w_exp_result[1-6]           0           0        0.00 
                                   w_exp_result[7]           0           1       50.00 
                                         w_i_carry           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         10 
Untoggled Node Count =         15 

Toggle Coverage      =      46.00% (23 of 50 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/NORMALIZATION_UNIT/SHF_left_28bit_unit
=== Design Unit: work.SHF_left_28bit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         9         1    90.00%

================================Branch Details================================

Branch Coverage for instance /tb_FPU_unit/dut/NORMALIZATION_UNIT/SHF_left_28bit_unit

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/SHF_left_28bit.sv
------------------------------------IF Branch------------------------------------
    18                                         8     Count coming in to IF
    18       1 (GI=3)                    ***0***                     if (i_shift_number[i])
    20       1 (GI=3)                          8                     else
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        15         1    93.75%

================================Statement Details================================

Statement Coverage for instance /tb_FPU_unit/dut/NORMALIZATION_UNIT/SHF_left_28bit_unit --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/SHF_left_28bit.sv
    19       1 (GI=3)                         stage[i+1] = { stage[i][SIZE_DATA-1-SHIFT_AMT:0], {SHIFT_AMT{1'b0}} };
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         56        32        24    57.14%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/NORMALIZATION_UNIT/SHF_left_28bit_unit --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       o_data[0-2]           0           0        0.00 
                                       o_data[3-4]           1           1      100.00 
                                         o_data[5]           0           1       50.00 
                                         o_data[6]           1           1      100.00 
                                         o_data[7]           0           0        0.00 
                                         o_data[8]           1           1      100.00 
                                         o_data[9]           0           1       50.00 
                                        o_data[10]           1           1      100.00 
                                        o_data[11]           0           0        0.00 
                                        o_data[12]           1           1      100.00 
                                        o_data[13]           0           1       50.00 
                                        o_data[14]           1           1      100.00 
                                        o_data[15]           0           0        0.00 
                                        o_data[16]           1           1      100.00 
                                        o_data[17]           0           1       50.00 
                                        o_data[18]           1           1      100.00 
                                        o_data[19]           0           0        0.00 
                                        o_data[20]           1           1      100.00 
                                        o_data[21]           0           1       50.00 
                                        o_data[22]           1           1      100.00 
                                        o_data[23]           0           0        0.00 
                                        o_data[24]           0           1       50.00 
                                        o_data[25]           1           1      100.00 
                                     o_data[26-27]           0           1       50.00 

Total Node Count     =         28 
Toggled Node Count   =         12 
Untoggled Node Count =         16 

Toggle Coverage      =      57.14% (32 of 56 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/NORMALIZATION_UNIT
=== Design Unit: work.NORMALIZATION_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        112        64        48    57.14%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/NORMALIZATION_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_mantissa[0-2]           0           0        0.00 
                                   o_mantissa[3-4]           1           1      100.00 
                                     o_mantissa[5]           0           1       50.00 
                                     o_mantissa[6]           1           1      100.00 
                                     o_mantissa[7]           0           0        0.00 
                                     o_mantissa[8]           1           1      100.00 
                                     o_mantissa[9]           0           1       50.00 
                                    o_mantissa[10]           1           1      100.00 
                                    o_mantissa[11]           0           0        0.00 
                                    o_mantissa[12]           1           1      100.00 
                                    o_mantissa[13]           0           1       50.00 
                                    o_mantissa[14]           1           1      100.00 
                                    o_mantissa[15]           0           0        0.00 
                                    o_mantissa[16]           1           1      100.00 
                                    o_mantissa[17]           0           1       50.00 
                                    o_mantissa[18]           1           1      100.00 
                                    o_mantissa[19]           0           0        0.00 
                                    o_mantissa[20]           1           1      100.00 
                                    o_mantissa[21]           0           1       50.00 
                                    o_mantissa[22]           1           1      100.00 
                                    o_mantissa[23]           0           0        0.00 
                                    o_mantissa[24]           0           1       50.00 
                                    o_mantissa[25]           1           1      100.00 
                                 o_mantissa[26-27]           0           1       50.00 
                                 w_shift_left[0-2]           0           0        0.00 
                                 w_shift_left[3-4]           1           1      100.00 
                                   w_shift_left[5]           0           1       50.00 
                                   w_shift_left[6]           1           1      100.00 
                                   w_shift_left[7]           0           0        0.00 
                                   w_shift_left[8]           1           1      100.00 
                                   w_shift_left[9]           0           1       50.00 
                                  w_shift_left[10]           1           1      100.00 
                                  w_shift_left[11]           0           0        0.00 
                                  w_shift_left[12]           1           1      100.00 
                                  w_shift_left[13]           0           1       50.00 
                                  w_shift_left[14]           1           1      100.00 
                                  w_shift_left[15]           0           0        0.00 
                                  w_shift_left[16]           1           1      100.00 
                                  w_shift_left[17]           0           1       50.00 
                                  w_shift_left[18]           1           1      100.00 
                                  w_shift_left[19]           0           0        0.00 
                                  w_shift_left[20]           1           1      100.00 
                                  w_shift_left[21]           0           1       50.00 
                                  w_shift_left[22]           1           1      100.00 
                                  w_shift_left[23]           0           0        0.00 
                                  w_shift_left[24]           0           1       50.00 
                                  w_shift_left[25]           1           1      100.00 
                               w_shift_left[26-27]           0           1       50.00 

Total Node Count     =         56 
Toggled Node Count   =         24 
Untoggled Node Count =         32 

Toggle Coverage      =      57.14% (64 of 112 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut/ROUNDING_UNIT
=== Design Unit: work.ROUNDING_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         96        60        36    62.50%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut/ROUNDING_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_man_result[0]           1           1      100.00 
                                   o_man_result[1]           0           1       50.00 
                                   o_man_result[2]           1           1      100.00 
                                   o_man_result[3]           0           0        0.00 
                                   o_man_result[4]           1           1      100.00 
                                   o_man_result[5]           0           1       50.00 
                                   o_man_result[6]           1           1      100.00 
                                   o_man_result[7]           0           0        0.00 
                                   o_man_result[8]           1           1      100.00 
                                   o_man_result[9]           0           1       50.00 
                                  o_man_result[10]           1           1      100.00 
                                  o_man_result[11]           0           0        0.00 
                                  o_man_result[12]           1           1      100.00 
                                  o_man_result[13]           0           1       50.00 
                                  o_man_result[14]           1           1      100.00 
                                  o_man_result[15]           0           0        0.00 
                                  o_man_result[16]           1           1      100.00 
                                  o_man_result[17]           0           1       50.00 
                                  o_man_result[18]           1           1      100.00 
                                  o_man_result[19]           0           0        0.00 
                                  o_man_result[20]           0           1       50.00 
                                  o_man_result[21]           1           1      100.00 
                               o_man_result[22-23]           0           1       50.00 
                                     w_man_temp[0]           1           1      100.00 
                                     w_man_temp[1]           0           1       50.00 
                                     w_man_temp[2]           1           1      100.00 
                                     w_man_temp[3]           0           0        0.00 
                                     w_man_temp[4]           1           1      100.00 
                                     w_man_temp[5]           0           1       50.00 
                                     w_man_temp[6]           1           1      100.00 
                                     w_man_temp[7]           0           0        0.00 
                                     w_man_temp[8]           1           1      100.00 
                                     w_man_temp[9]           0           1       50.00 
                                    w_man_temp[10]           1           1      100.00 
                                    w_man_temp[11]           0           0        0.00 
                                    w_man_temp[12]           1           1      100.00 
                                    w_man_temp[13]           0           1       50.00 
                                    w_man_temp[14]           1           1      100.00 
                                    w_man_temp[15]           0           0        0.00 
                                    w_man_temp[16]           1           1      100.00 
                                    w_man_temp[17]           0           1       50.00 
                                    w_man_temp[18]           1           1      100.00 
                                    w_man_temp[19]           0           0        0.00 
                                    w_man_temp[20]           0           1       50.00 
                                    w_man_temp[21]           1           1      100.00 
                                 w_man_temp[22-23]           0           1       50.00 

Total Node Count     =         48 
Toggled Node Count   =         22 
Untoggled Node Count =         26 

Toggle Coverage      =      62.50% (60 of 96 bins)

=================================================================================
=== Instance: /tb_FPU_unit/dut
=== Design Unit: work.FPU_unit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         1         1    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_FPU_unit/dut --

  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/FPU_unit.sv
----------------Focused Expression View-----------------
Line       111 Item    1  (w_EXPSWAP_compare | w_MAN_COMP_28BIT_less)
Expression totals: 1 of 2 input terms covered = 50.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
      w_EXPSWAP_compare         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  w_EXPSWAP_compare_0      ~w_MAN_COMP_28BIT_less        
  Row   2:    ***0***  w_EXPSWAP_compare_1      ~w_MAN_COMP_28BIT_less        
  Row   3:          1  w_MAN_COMP_28BIT_less_0  ~w_EXPSWAP_compare            
  Row   4:          1  w_MAN_COMP_28BIT_less_1  ~w_EXPSWAP_compare            


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        834       255       579    30.57%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit/dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                              o_floating_result[0]           1           1      100.00 
                              o_floating_result[1]           0           1       50.00 
                              o_floating_result[2]           1           1      100.00 
                              o_floating_result[3]           0           0        0.00 
                              o_floating_result[4]           1           1      100.00 
                              o_floating_result[5]           0           1       50.00 
                              o_floating_result[6]           1           1      100.00 
                              o_floating_result[7]           0           0        0.00 
                              o_floating_result[8]           1           1      100.00 
                              o_floating_result[9]           0           1       50.00 
                             o_floating_result[10]           1           1      100.00 
                             o_floating_result[11]           0           0        0.00 
                             o_floating_result[12]           1           1      100.00 
                             o_floating_result[13]           0           1       50.00 
                             o_floating_result[14]           1           1      100.00 
                             o_floating_result[15]           0           0        0.00 
                             o_floating_result[16]           1           1      100.00 
                             o_floating_result[17]           0           1       50.00 
                             o_floating_result[18]           1           1      100.00 
                             o_floating_result[19]           0           0        0.00 
                             o_floating_result[20]           0           1       50.00 
                             o_floating_result[21]           1           1      100.00 
                             o_floating_result[22]           0           1       50.00 
                             o_floating_result[23]           1           1      100.00 
                          o_floating_result[24-29]           0           0        0.00 
                          o_floating_result[30-31]           0           1       50.00 
                            w_EXPSUB_diff_value[0]           0           1       50.00 
                          w_EXPSUB_diff_value[1-7]           0           0        0.00 
                                 w_EXPSWAP_compare           0           0        0.00 
                                  w_EXPSWAP_max[0]           0           1       50.00 
                                w_EXPSWAP_max[1-6]           0           0        0.00 
                                  w_EXPSWAP_max[7]           0           1       50.00 
                                w_EXPSWAP_min[0-6]           0           0        0.00 
                                  w_EXPSWAP_min[7]           0           1       50.00 
                            w_EXP_ADJUST_result[0]           1           1      100.00 
                          w_EXP_ADJUST_result[1-6]           0           0        0.00 
                            w_EXP_ADJUST_result[7]           0           1       50.00 
                      w_LOPD_24BIT_one_position[0]           1           1      100.00 
                    w_LOPD_24BIT_one_position[1-2]           1           0       50.00 
                      w_LOPD_24BIT_one_position[3]           0           0        0.00 
                      w_LOPD_24BIT_one_position[4]           1           0       50.00 
                            w_LOPD_24BIT_zero_flag           1           0       50.00 
                                w_MAN_ALU_man[0-2]           0           0        0.00 
                                  w_MAN_ALU_man[3]           0           1       50.00 
                               w_MAN_ALU_man[4-24]           1           1      100.00 
                              w_MAN_ALU_man[25-26]           0           1       50.00 
                                 w_MAN_ALU_man[27]           1           1      100.00 
                                w_MAN_ALU_overflow           1           0       50.00 
                             w_MAN_COMP_28BIT_less           0           0        0.00 
                     w_MAN_PRE_SWAP_BY_MAN_compara           0           0        0.00 
                   w_MAN_PRE_SWAP_BY_MAN_max[0-23]           0           0        0.00 
                  w_MAN_PRE_SWAP_BY_MAN_max[24-25]           0           1       50.00 
                  w_MAN_PRE_SWAP_BY_MAN_max[26-27]           0           0        0.00 
                    w_MAN_PRE_SWAP_BY_MAN_min[0-2]           0           0        0.00 
                      w_MAN_PRE_SWAP_BY_MAN_min[3]           0           1       50.00 
                      w_MAN_PRE_SWAP_BY_MAN_min[4]           0           0        0.00 
                    w_MAN_PRE_SWAP_BY_MAN_min[5-6]           0           1       50.00 
                    w_MAN_PRE_SWAP_BY_MAN_min[7-8]           0           0        0.00 
                   w_MAN_PRE_SWAP_BY_MAN_min[9-10]           0           1       50.00 
                  w_MAN_PRE_SWAP_BY_MAN_min[11-12]           0           0        0.00 
                  w_MAN_PRE_SWAP_BY_MAN_min[13-14]           0           1       50.00 
                  w_MAN_PRE_SWAP_BY_MAN_min[15-16]           0           0        0.00 
                  w_MAN_PRE_SWAP_BY_MAN_min[17-18]           0           1       50.00 
                  w_MAN_PRE_SWAP_BY_MAN_min[19-20]           0           0        0.00 
                  w_MAN_PRE_SWAP_BY_MAN_min[21-22]           0           1       50.00 
                  w_MAN_PRE_SWAP_BY_MAN_min[23-25]           0           0        0.00 
                     w_MAN_PRE_SWAP_BY_MAN_min[26]           0           1       50.00 
                     w_MAN_PRE_SWAP_BY_MAN_min[27]           1           0       50.00 
                    w_MAN_PRE_SWAP_BY_MAN_sign_max           0           1       50.00 
                    w_MAN_PRE_SWAP_BY_MAN_sign_min           0           1       50.00 
                         w_MAN_SHF_RIGHT_max[0-23]           0           0        0.00 
                        w_MAN_SHF_RIGHT_max[24-25]           0           1       50.00 
                        w_MAN_SHF_RIGHT_max[26-27]           0           0        0.00 
                          w_MAN_SHF_RIGHT_min[0-2]           0           0        0.00 
                            w_MAN_SHF_RIGHT_min[3]           0           1       50.00 
                            w_MAN_SHF_RIGHT_min[4]           0           0        0.00 
                          w_MAN_SHF_RIGHT_min[5-6]           0           1       50.00 
                          w_MAN_SHF_RIGHT_min[7-8]           0           0        0.00 
                         w_MAN_SHF_RIGHT_min[9-10]           0           1       50.00 
                        w_MAN_SHF_RIGHT_min[11-12]           0           0        0.00 
                        w_MAN_SHF_RIGHT_min[13-14]           0           1       50.00 
                        w_MAN_SHF_RIGHT_min[15-16]           0           0        0.00 
                        w_MAN_SHF_RIGHT_min[17-18]           0           1       50.00 
                        w_MAN_SHF_RIGHT_min[19-20]           0           0        0.00 
                        w_MAN_SHF_RIGHT_min[21-22]           0           1       50.00 
                        w_MAN_SHF_RIGHT_min[23-25]           0           0        0.00 
                           w_MAN_SHF_RIGHT_min[26]           0           1       50.00 
                           w_MAN_SHF_RIGHT_min[27]           1           0       50.00 
                             w_MAN_SWAP1_max[0-19]           0           0        0.00 
                            w_MAN_SWAP1_max[20-21]           0           1       50.00 
                            w_MAN_SWAP1_max[22-23]           0           0        0.00 
                                w_MAN_SWAP1_min[0]           0           1       50.00 
                                w_MAN_SWAP1_min[1]           0           0        0.00 
                              w_MAN_SWAP1_min[2-3]           0           1       50.00 
                              w_MAN_SWAP1_min[4-5]           0           0        0.00 
                              w_MAN_SWAP1_min[6-7]           0           1       50.00 
                              w_MAN_SWAP1_min[8-9]           0           0        0.00 
                            w_MAN_SWAP1_min[10-11]           0           1       50.00 
                            w_MAN_SWAP1_min[12-13]           0           0        0.00 
                            w_MAN_SWAP1_min[14-15]           0           1       50.00 
                            w_MAN_SWAP1_min[16-17]           0           0        0.00 
                            w_MAN_SWAP1_min[18-19]           0           1       50.00 
                            w_MAN_SWAP1_min[20-23]           0           0        0.00 
                              w_MAN_SWAP1_sign_max           0           1       50.00 
                              w_MAN_SWAP1_sign_min           0           1       50.00 
                          w_NORMALIZATION_man[0-2]           0           0        0.00 
                          w_NORMALIZATION_man[3-4]           1           1      100.00 
                            w_NORMALIZATION_man[5]           0           1       50.00 
                            w_NORMALIZATION_man[6]           1           1      100.00 
                            w_NORMALIZATION_man[7]           0           0        0.00 
                            w_NORMALIZATION_man[8]           1           1      100.00 
                            w_NORMALIZATION_man[9]           0           1       50.00 
                           w_NORMALIZATION_man[10]           1           1      100.00 
                           w_NORMALIZATION_man[11]           0           0        0.00 
                           w_NORMALIZATION_man[12]           1           1      100.00 
                           w_NORMALIZATION_man[13]           0           1       50.00 
                           w_NORMALIZATION_man[14]           1           1      100.00 
                           w_NORMALIZATION_man[15]           0           0        0.00 
                           w_NORMALIZATION_man[16]           1           1      100.00 
                           w_NORMALIZATION_man[17]           0           1       50.00 
                           w_NORMALIZATION_man[18]           1           1      100.00 
                           w_NORMALIZATION_man[19]           0           0        0.00 
                           w_NORMALIZATION_man[20]           1           1      100.00 
                           w_NORMALIZATION_man[21]           0           1       50.00 
                           w_NORMALIZATION_man[22]           1           1      100.00 
                           w_NORMALIZATION_man[23]           0           0        0.00 
                           w_NORMALIZATION_man[24]           0           1       50.00 
                           w_NORMALIZATION_man[25]           1           1      100.00 
                        w_NORMALIZATION_man[26-27]           0           1       50.00 
                                 w_ROUNDING_man[0]           1           1      100.00 
                                 w_ROUNDING_man[1]           0           1       50.00 
                                 w_ROUNDING_man[2]           1           1      100.00 
                                 w_ROUNDING_man[3]           0           0        0.00 
                                 w_ROUNDING_man[4]           1           1      100.00 
                                 w_ROUNDING_man[5]           0           1       50.00 
                                 w_ROUNDING_man[6]           1           1      100.00 
                                 w_ROUNDING_man[7]           0           0        0.00 
                                 w_ROUNDING_man[8]           1           1      100.00 
                                 w_ROUNDING_man[9]           0           1       50.00 
                                w_ROUNDING_man[10]           1           1      100.00 
                                w_ROUNDING_man[11]           0           0        0.00 
                                w_ROUNDING_man[12]           1           1      100.00 
                                w_ROUNDING_man[13]           0           1       50.00 
                                w_ROUNDING_man[14]           1           1      100.00 
                                w_ROUNDING_man[15]           0           0        0.00 
                                w_ROUNDING_man[16]           1           1      100.00 
                                w_ROUNDING_man[17]           0           1       50.00 
                                w_ROUNDING_man[18]           1           1      100.00 
                                w_ROUNDING_man[19]           0           0        0.00 
                                w_ROUNDING_man[20]           0           1       50.00 
                                w_ROUNDING_man[21]           1           1      100.00 
                             w_ROUNDING_man[22-23]           0           1       50.00 
                                   w_exponent_a[0]           0           1       50.00 
                                 w_exponent_a[1-6]           0           0        0.00 
                                   w_exponent_a[7]           0           1       50.00 
                                 w_exponent_b[0-6]           0           0        0.00 
                                   w_exponent_b[7]           0           1       50.00 
                              w_exponent_result[0]           1           1      100.00 
                            w_exponent_result[1-6]           0           0        0.00 
                              w_exponent_result[7]           0           1       50.00 
                                w_mantissa_a[0-19]           0           0        0.00 
                               w_mantissa_a[20-21]           0           1       50.00 
                               w_mantissa_a[22-23]           0           0        0.00 
                                   w_mantissa_b[0]           0           1       50.00 
                                   w_mantissa_b[1]           0           0        0.00 
                                 w_mantissa_b[2-3]           0           1       50.00 
                                 w_mantissa_b[4-5]           0           0        0.00 
                                 w_mantissa_b[6-7]           0           1       50.00 
                                 w_mantissa_b[8-9]           0           0        0.00 
                               w_mantissa_b[10-11]           0           1       50.00 
                               w_mantissa_b[12-13]           0           0        0.00 
                               w_mantissa_b[14-15]           0           1       50.00 
                               w_mantissa_b[16-17]           0           0        0.00 
                               w_mantissa_b[18-19]           0           1       50.00 
                               w_mantissa_b[20-23]           0           0        0.00 
                              w_mantissa_result[0]           1           1      100.00 
                              w_mantissa_result[1]           0           1       50.00 
                              w_mantissa_result[2]           1           1      100.00 
                              w_mantissa_result[3]           0           0        0.00 
                              w_mantissa_result[4]           1           1      100.00 
                              w_mantissa_result[5]           0           1       50.00 
                              w_mantissa_result[6]           1           1      100.00 
                              w_mantissa_result[7]           0           0        0.00 
                              w_mantissa_result[8]           1           1      100.00 
                              w_mantissa_result[9]           0           1       50.00 
                             w_mantissa_result[10]           1           1      100.00 
                             w_mantissa_result[11]           0           0        0.00 
                             w_mantissa_result[12]           1           1      100.00 
                             w_mantissa_result[13]           0           1       50.00 
                             w_mantissa_result[14]           1           1      100.00 
                             w_mantissa_result[15]           0           0        0.00 
                             w_mantissa_result[16]           1           1      100.00 
                             w_mantissa_result[17]           0           1       50.00 
                             w_mantissa_result[18]           1           1      100.00 
                             w_mantissa_result[19]           0           0        0.00 
                             w_mantissa_result[20]           0           1       50.00 
                             w_mantissa_result[21]           1           1      100.00 
                          w_mantissa_result[22-23]           0           1       50.00 
                                          w_sign_a           0           1       50.00 
                                          w_sign_b           0           1       50.00 
                                     w_sign_result           0           1       50.00 

Total Node Count     =        417 
Toggled Node Count   =         71 
Untoggled Node Count =        346 

Toggle Coverage      =      30.57% (255 of 834 bins)

=================================================================================
=== Instance: /tb_FPU_unit
=== Design Unit: work.tb_FPU_unit
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      51        50         1    98.03%

================================Statement Details================================

Statement Coverage for instance /tb_FPU_unit --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Floating_point/Temp_Code/03_verif/Topmodule/tb_FPU_unit.sv
    35              1             return $realtobits(r);
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        198        56       142    28.28%

================================Toggle Details================================

Toggle Coverage for instance /tb_FPU_unit --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                             i_clk           1           1      100.00 
                                i_floating_a[0-19]           0           0        0.00 
                               i_floating_a[20-21]           0           1       50.00 
                                  i_floating_a[22]           0           0        0.00 
                                  i_floating_a[23]           0           1       50.00 
                               i_floating_a[24-29]           0           0        0.00 
                               i_floating_a[30-31]           0           1       50.00 
                                   i_floating_b[0]           0           1       50.00 
                                   i_floating_b[1]           0           0        0.00 
                                 i_floating_b[2-3]           0           1       50.00 
                                 i_floating_b[4-5]           0           0        0.00 
                                 i_floating_b[6-7]           0           1       50.00 
                                 i_floating_b[8-9]           0           0        0.00 
                               i_floating_b[10-11]           0           1       50.00 
                               i_floating_b[12-13]           0           0        0.00 
                               i_floating_b[14-15]           0           1       50.00 
                               i_floating_b[16-17]           0           0        0.00 
                               i_floating_b[18-19]           0           1       50.00 
                               i_floating_b[20-29]           0           0        0.00 
                               i_floating_b[30-31]           0           1       50.00 
                                       i_fpu_op[0]           1           1      100.00 
                                           i_rst_n           0           1       50.00 
                              o_floating_result[0]           1           1      100.00 
                              o_floating_result[1]           0           1       50.00 
                              o_floating_result[2]           1           1      100.00 
                              o_floating_result[3]           0           0        0.00 
                              o_floating_result[4]           1           1      100.00 
                              o_floating_result[5]           0           1       50.00 
                              o_floating_result[6]           1           1      100.00 
                              o_floating_result[7]           0           0        0.00 
                              o_floating_result[8]           1           1      100.00 
                              o_floating_result[9]           0           1       50.00 
                             o_floating_result[10]           1           1      100.00 
                             o_floating_result[11]           0           0        0.00 
                             o_floating_result[12]           1           1      100.00 
                             o_floating_result[13]           0           1       50.00 
                             o_floating_result[14]           1           1      100.00 
                             o_floating_result[15]           0           0        0.00 
                             o_floating_result[16]           1           1      100.00 
                             o_floating_result[17]           0           1       50.00 
                             o_floating_result[18]           1           1      100.00 
                             o_floating_result[19]           0           0        0.00 
                             o_floating_result[20]           0           1       50.00 
                             o_floating_result[21]           1           1      100.00 
                             o_floating_result[22]           0           1       50.00 
                             o_floating_result[23]           1           1      100.00 
                          o_floating_result[24-29]           0           0        0.00 
                          o_floating_result[30-31]           0           1       50.00 

Total Node Count     =         99 
Toggled Node Count   =         14 
Untoggled Node Count =         85 

Toggle Coverage      =      28.28% (56 of 198 bins)


Total Coverage By Instance (filtered view): 52.53%

