Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 16:16:03 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.992ns (29.871%)  route 2.329ns (70.129%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 5.831 - 4.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.466ns (routing 0.338ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.309ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19555, routed)       1.466     2.417    Delay1No11_instance/clk_IBUF_BUFG
    SLICE_X116Y458       FDCE                                         r  Delay1No11_instance/Y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y458       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.496 r  Delay1No11_instance/Y_reg[13]/Q
                         net (fo=4, routed)           0.673     3.169    Delay1No10_instance/Y_reg[33]_0[13]
    SLICE_X127Y458       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.266 r  Delay1No10_instance/geqOp_carry_i_10__1/O
                         net (fo=1, routed)           0.008     3.274    Sum13_0_impl_instance/FPAddSubOp_instance/S[6]
    SLICE_X127Y458       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.389 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.415    Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y459       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.430 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.456    Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.508 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.274     3.782    Delay1No11_instance/CO[0]
    SLICE_X129Y461       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     3.919 r  Delay1No11_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.205     4.124    Delay1No10_instance/Y_reg[23]_0[0]
    SLICE_X128Y462       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     4.246 r  Delay1No10_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.088     4.334    Delay1No10_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X128Y463       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     4.424 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=33, routed)          0.453     4.877    Delay1No11_instance/shiftVal__5[0]
    SLICE_X120Y459       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.965 r  Delay1No11_instance/shiftedFracY_d1[34]_i_2__1/O
                         net (fo=4, routed)           0.286     5.251    Delay1No11_instance/Sum13_0_impl_instance/level2[11]
    SLICE_X118Y456       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.352 r  Delay1No11_instance/shiftedFracY_d1[10]_i_2__1/O
                         net (fo=2, routed)           0.240     5.592    Delay1No11_instance/level4__0[6]
    SLICE_X120Y455       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     5.688 r  Delay1No11_instance/shiftedFracY_d1[26]_i_1__1/O
                         net (fo=1, routed)           0.050     5.738    Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY[15]
    SLICE_X120Y455       FDRE                                         r  Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19555, routed)       1.171     5.831    Sum13_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X120Y455       FDRE                                         r  Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.373     6.204    
                         clock uncertainty           -0.035     6.168    
    SLICE_X120Y455       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.193    Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          6.193    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  0.456    




