module InstructionsMemory(
	input logic A,
	output logic RD)