

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Wed Apr 12 19:36:19 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        blur_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.42|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  1090220|    1|  1090220|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1090182|  1090182|       131|        131|          1|  8322|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     383|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|     576|     640|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1646|
|Register         |        -|      -|    2661|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      4|    3237|    2669|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |blur_kernel_mul_16ns_18ns_34_3_U8        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U9        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U10       |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U11       |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_sdiv_32ns_32ns_32_36_seq_U7  |blur_kernel_sdiv_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    |blur_kernel_srem_32ns_32ns_32_36_seq_U6  |blur_kernel_srem_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|      4|  576|  640|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |stencil_buf_U  |compute_stencil_buf  |        1|  0|   0|   131|   16|     1|         2096|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                     |        1|  0|   0|   131|   16|     1|         2096|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |input_index_1_fu_1422_p2  |     +    |      0|  0|  14|          14|           1|
    |p_fu_1530_p2              |     +    |      0|  0|  32|          32|          32|
    |q_fu_1525_p2              |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_1591_p2           |     +    |      0|  0|   8|          16|          16|
    |tmp4_fu_1581_p2           |     +    |      0|  0|   8|          16|          16|
    |tmp5_fu_1620_p2           |     +    |      0|  0|   8|          16|          16|
    |tmp6_fu_1669_p2           |     +    |      0|  0|   8|          16|          16|
    |tmp_12_fu_1596_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp_14_fu_1585_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp_15_fu_1625_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp_16_fu_1673_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp_4_cast7_fu_1438_p2    |     +    |      0|  0|   6|           3|           6|
    |tmp_4_fu_1473_p2          |     +    |      0|  0|  14|           9|          14|
    |tmp_5_fu_1408_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp_6_fu_1412_p2          |     +    |      0|  0|  32|          32|          32|
    |p_neg_fu_1444_p2          |     -    |      0|  0|  14|           8|          14|
    |p_neg_t_fu_1493_p2        |     -    |      0|  0|   9|           1|           9|
    |tmp_fu_1386_p2            |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_1402_p2          |     -    |      0|  0|  32|          32|          32|
    |or_cond9_fu_1575_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_1564_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_1570_p2           |    and   |      0|  0|   1|           1|           1|
    |exitcond6_fu_1416_p2      |   icmp   |      0|  0|   5|          14|          14|
    |slt1_fu_1550_p2           |   icmp   |      0|  0|  11|          32|          32|
    |slt_fu_1535_p2            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_10_fu_1540_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_11_fu_1560_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_9_fu_1428_p2          |   icmp   |      0|  0|   5|          14|           8|
    |tmp_3_fu_1513_p3          |  select  |      0|  0|   9|           1|           9|
    |rev1_fu_1554_p2           |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_1545_p2            |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 383|         517|         530|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  432|        170|    1|        170|
    |input_index_reg_1334             |   14|          2|   14|         28|
    |reg_1357                         |   16|          2|   16|         32|
    |stencil_buf_addr_1_loc_reg_1346  |   16|          2|   16|         32|
    |stencil_buf_address0             |  248|         97|    8|        776|
    |stencil_buf_address1             |  248|         97|    8|        776|
    |stencil_buf_d0                   |  336|         67|   16|       1072|
    |stencil_buf_d1                   |  336|         66|   16|       1056|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1646|        503|   95|       3942|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |  169|   0|  169|          0|
    |div1_reg_2630                    |   16|   0|   16|          0|
    |div2_reg_2665                    |   16|   0|   16|          0|
    |div3_reg_2720                    |   16|   0|   16|          0|
    |div_reg_2650                     |   16|   0|   16|          0|
    |exitcond6_reg_2487               |    1|   0|    1|          0|
    |input_index_1_reg_2491           |   14|   0|   14|          0|
    |input_index_reg_1334             |   14|   0|   14|          0|
    |input_load_reg_2551              |   16|   0|   16|          0|
    |or_cond9_reg_2569                |    1|   0|    1|          0|
    |q_reg_2535                       |   32|   0|   32|          0|
    |reg_1357                         |   16|   0|   16|          0|
    |slt_reg_2541                     |    1|   0|    1|          0|
    |stencil_buf_addr_1_loc_reg_1346  |   16|   0|   16|          0|
    |stencil_buf_load_100_reg_3105    |   16|   0|   16|          0|
    |stencil_buf_load_101_reg_3110    |   16|   0|   16|          0|
    |stencil_buf_load_102_reg_3115    |   16|   0|   16|          0|
    |stencil_buf_load_103_reg_3120    |   16|   0|   16|          0|
    |stencil_buf_load_104_reg_3125    |   16|   0|   16|          0|
    |stencil_buf_load_105_reg_3130    |   16|   0|   16|          0|
    |stencil_buf_load_106_reg_3135    |   16|   0|   16|          0|
    |stencil_buf_load_107_reg_3140    |   16|   0|   16|          0|
    |stencil_buf_load_108_reg_3145    |   16|   0|   16|          0|
    |stencil_buf_load_109_reg_3150    |   16|   0|   16|          0|
    |stencil_buf_load_10_reg_2620     |   16|   0|   16|          0|
    |stencil_buf_load_110_reg_3155    |   16|   0|   16|          0|
    |stencil_buf_load_111_reg_3160    |   16|   0|   16|          0|
    |stencil_buf_load_112_reg_3165    |   16|   0|   16|          0|
    |stencil_buf_load_113_reg_3170    |   16|   0|   16|          0|
    |stencil_buf_load_114_reg_3175    |   16|   0|   16|          0|
    |stencil_buf_load_115_reg_3180    |   16|   0|   16|          0|
    |stencil_buf_load_116_reg_3185    |   16|   0|   16|          0|
    |stencil_buf_load_117_reg_3190    |   16|   0|   16|          0|
    |stencil_buf_load_118_reg_3195    |   16|   0|   16|          0|
    |stencil_buf_load_119_reg_3200    |   16|   0|   16|          0|
    |stencil_buf_load_11_reg_2625     |   16|   0|   16|          0|
    |stencil_buf_load_120_reg_3205    |   16|   0|   16|          0|
    |stencil_buf_load_121_reg_3210    |   16|   0|   16|          0|
    |stencil_buf_load_122_reg_3215    |   16|   0|   16|          0|
    |stencil_buf_load_123_reg_3220    |   16|   0|   16|          0|
    |stencil_buf_load_124_reg_3225    |   16|   0|   16|          0|
    |stencil_buf_load_125_reg_3230    |   16|   0|   16|          0|
    |stencil_buf_load_126_reg_3235    |   16|   0|   16|          0|
    |stencil_buf_load_127_reg_3240    |   16|   0|   16|          0|
    |stencil_buf_load_128_reg_3245    |   16|   0|   16|          0|
    |stencil_buf_load_129_reg_3250    |   16|   0|   16|          0|
    |stencil_buf_load_12_reg_2640     |   16|   0|   16|          0|
    |stencil_buf_load_13_reg_2645     |   16|   0|   16|          0|
    |stencil_buf_load_14_reg_2655     |   16|   0|   16|          0|
    |stencil_buf_load_15_reg_2660     |   16|   0|   16|          0|
    |stencil_buf_load_16_reg_2670     |   16|   0|   16|          0|
    |stencil_buf_load_17_reg_2675     |   16|   0|   16|          0|
    |stencil_buf_load_18_reg_2685     |   16|   0|   16|          0|
    |stencil_buf_load_19_reg_2690     |   16|   0|   16|          0|
    |stencil_buf_load_20_reg_2700     |   16|   0|   16|          0|
    |stencil_buf_load_21_reg_2705     |   16|   0|   16|          0|
    |stencil_buf_load_22_reg_2710     |   16|   0|   16|          0|
    |stencil_buf_load_23_reg_2715     |   16|   0|   16|          0|
    |stencil_buf_load_24_reg_2725     |   16|   0|   16|          0|
    |stencil_buf_load_25_reg_2730     |   16|   0|   16|          0|
    |stencil_buf_load_26_reg_2735     |   16|   0|   16|          0|
    |stencil_buf_load_27_reg_2740     |   16|   0|   16|          0|
    |stencil_buf_load_28_reg_2745     |   16|   0|   16|          0|
    |stencil_buf_load_29_reg_2750     |   16|   0|   16|          0|
    |stencil_buf_load_2_reg_2524      |   16|   0|   16|          0|
    |stencil_buf_load_30_reg_2755     |   16|   0|   16|          0|
    |stencil_buf_load_31_reg_2760     |   16|   0|   16|          0|
    |stencil_buf_load_32_reg_2765     |   16|   0|   16|          0|
    |stencil_buf_load_33_reg_2770     |   16|   0|   16|          0|
    |stencil_buf_load_34_reg_2775     |   16|   0|   16|          0|
    |stencil_buf_load_35_reg_2780     |   16|   0|   16|          0|
    |stencil_buf_load_36_reg_2785     |   16|   0|   16|          0|
    |stencil_buf_load_37_reg_2790     |   16|   0|   16|          0|
    |stencil_buf_load_38_reg_2795     |   16|   0|   16|          0|
    |stencil_buf_load_39_reg_2800     |   16|   0|   16|          0|
    |stencil_buf_load_3_reg_2579      |   16|   0|   16|          0|
    |stencil_buf_load_40_reg_2805     |   16|   0|   16|          0|
    |stencil_buf_load_41_reg_2810     |   16|   0|   16|          0|
    |stencil_buf_load_42_reg_2815     |   16|   0|   16|          0|
    |stencil_buf_load_43_reg_2820     |   16|   0|   16|          0|
    |stencil_buf_load_44_reg_2825     |   16|   0|   16|          0|
    |stencil_buf_load_45_reg_2830     |   16|   0|   16|          0|
    |stencil_buf_load_46_reg_2835     |   16|   0|   16|          0|
    |stencil_buf_load_47_reg_2840     |   16|   0|   16|          0|
    |stencil_buf_load_48_reg_2845     |   16|   0|   16|          0|
    |stencil_buf_load_49_reg_2850     |   16|   0|   16|          0|
    |stencil_buf_load_4_reg_2557      |   16|   0|   16|          0|
    |stencil_buf_load_50_reg_2855     |   16|   0|   16|          0|
    |stencil_buf_load_51_reg_2860     |   16|   0|   16|          0|
    |stencil_buf_load_52_reg_2865     |   16|   0|   16|          0|
    |stencil_buf_load_53_reg_2870     |   16|   0|   16|          0|
    |stencil_buf_load_54_reg_2875     |   16|   0|   16|          0|
    |stencil_buf_load_55_reg_2880     |   16|   0|   16|          0|
    |stencil_buf_load_56_reg_2885     |   16|   0|   16|          0|
    |stencil_buf_load_57_reg_2890     |   16|   0|   16|          0|
    |stencil_buf_load_58_reg_2895     |   16|   0|   16|          0|
    |stencil_buf_load_59_reg_2900     |   16|   0|   16|          0|
    |stencil_buf_load_5_reg_2563      |   16|   0|   16|          0|
    |stencil_buf_load_60_reg_2905     |   16|   0|   16|          0|
    |stencil_buf_load_61_reg_2910     |   16|   0|   16|          0|
    |stencil_buf_load_62_reg_2915     |   16|   0|   16|          0|
    |stencil_buf_load_63_reg_2920     |   16|   0|   16|          0|
    |stencil_buf_load_64_reg_2925     |   16|   0|   16|          0|
    |stencil_buf_load_65_reg_2930     |   16|   0|   16|          0|
    |stencil_buf_load_66_reg_2935     |   16|   0|   16|          0|
    |stencil_buf_load_67_reg_2940     |   16|   0|   16|          0|
    |stencil_buf_load_68_reg_2945     |   16|   0|   16|          0|
    |stencil_buf_load_69_reg_2950     |   16|   0|   16|          0|
    |stencil_buf_load_6_reg_2585      |   16|   0|   16|          0|
    |stencil_buf_load_70_reg_2955     |   16|   0|   16|          0|
    |stencil_buf_load_71_reg_2960     |   16|   0|   16|          0|
    |stencil_buf_load_72_reg_2965     |   16|   0|   16|          0|
    |stencil_buf_load_73_reg_2970     |   16|   0|   16|          0|
    |stencil_buf_load_74_reg_2975     |   16|   0|   16|          0|
    |stencil_buf_load_75_reg_2980     |   16|   0|   16|          0|
    |stencil_buf_load_76_reg_2985     |   16|   0|   16|          0|
    |stencil_buf_load_77_reg_2990     |   16|   0|   16|          0|
    |stencil_buf_load_78_reg_2995     |   16|   0|   16|          0|
    |stencil_buf_load_79_reg_3000     |   16|   0|   16|          0|
    |stencil_buf_load_80_reg_3005     |   16|   0|   16|          0|
    |stencil_buf_load_81_reg_3010     |   16|   0|   16|          0|
    |stencil_buf_load_82_reg_3015     |   16|   0|   16|          0|
    |stencil_buf_load_83_reg_3020     |   16|   0|   16|          0|
    |stencil_buf_load_84_reg_3025     |   16|   0|   16|          0|
    |stencil_buf_load_85_reg_3030     |   16|   0|   16|          0|
    |stencil_buf_load_86_reg_3035     |   16|   0|   16|          0|
    |stencil_buf_load_87_reg_3040     |   16|   0|   16|          0|
    |stencil_buf_load_88_reg_3045     |   16|   0|   16|          0|
    |stencil_buf_load_89_reg_3050     |   16|   0|   16|          0|
    |stencil_buf_load_8_reg_2573      |   16|   0|   16|          0|
    |stencil_buf_load_90_reg_3055     |   16|   0|   16|          0|
    |stencil_buf_load_91_reg_3060     |   16|   0|   16|          0|
    |stencil_buf_load_92_reg_3065     |   16|   0|   16|          0|
    |stencil_buf_load_93_reg_3070     |   16|   0|   16|          0|
    |stencil_buf_load_94_reg_3075     |   16|   0|   16|          0|
    |stencil_buf_load_95_reg_3080     |   16|   0|   16|          0|
    |stencil_buf_load_96_reg_3085     |   16|   0|   16|          0|
    |stencil_buf_load_97_reg_3090     |   16|   0|   16|          0|
    |stencil_buf_load_98_reg_3095     |   16|   0|   16|          0|
    |stencil_buf_load_99_reg_3100     |   16|   0|   16|          0|
    |stencil_buf_load_9_reg_2605      |   16|   0|   16|          0|
    |tile_index_dim0_reg_1739         |   32|   0|   32|          0|
    |tile_index_dim1_reg_1745         |   32|   0|   32|          0|
    |tmp_10_reg_2546                  |    1|   0|    1|          0|
    |tmp_12_reg_2595                  |   16|   0|   16|          0|
    |tmp_14_reg_2590                  |   16|   0|   16|          0|
    |tmp_15_reg_2615                  |   16|   0|   16|          0|
    |tmp_16_reg_2680                  |   16|   0|   16|          0|
    |tmp_20_reg_2510                  |    1|   0|    1|          0|
    |tmp_22_reg_2505                  |    8|   0|    8|          0|
    |tmp_4_cast7_reg_2500             |    6|   0|    6|          0|
    |tmp_4_reg_2530                   |   14|   0|   14|          0|
    |tmp_5_reg_1807                   |   32|   0|   32|          0|
    |tmp_6_reg_1812                   |   32|   0|   32|          0|
    |tmp_9_reg_2496                   |    1|   0|    1|          0|
    |tmp_reg_1761                     |   31|   0|   32|          1|
    |tmp_s_reg_1766                   |   31|   0|   32|          1|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 2661|   0| 2663|          2|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_start             |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_done              | out |    1| ap_ctrl_hs |       compute       | return value |
|ap_idle              | out |    1| ap_ctrl_hs |       compute       | return value |
|ap_ready             | out |    1| ap_ctrl_hs |       compute       | return value |
|compute_flag         |  in |    1|   ap_none  |     compute_flag    |    scalar    |
|output_r_address0    | out |   13|  ap_memory |       output_r      |     array    |
|output_r_ce0         | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0         | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0          | out |   16|  ap_memory |       output_r      |     array    |
|input_r_address0     | out |   13|  ap_memory |       input_r       |     array    |
|input_r_ce0          | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0           |  in |   16|  ap_memory |       input_r       |     array    |
|tile_index           |  in |   32|   ap_none  |      tile_index     |    scalar    |
|tile_num_dim0        |  in |   32|   ap_none  |    tile_num_dim0    |    scalar    |
|var_blur_y_extent_0  |  in |   32|   ap_none  | var_blur_y_extent_0 |    scalar    |
|var_blur_y_extent_1  |  in |   32|   ap_none  | var_blur_y_extent_1 |    scalar    |
|var_blur_y_min_0     |  in |   32|   ap_none  |   var_blur_y_min_0  |    scalar    |
|var_blur_y_min_1     |  in |   32|   ap_none  |   var_blur_y_min_1  |    scalar    |
+---------------------+-----+-----+------------+---------------------+--------------+

