/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2014 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Wednesday 4/8/15 09:35:34
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -H -cf=Green -cl=Green -C -output=/p/slx/pvesv/wfr_autogen/wfr -l=0 /p/slx/pvesv/wfr_autogen/SL1_fixed_xml/WFR/240_TXE_Registers.xml /p/slx/pvesv/wfr_autogen/SL1_fixed_xml/WFR_DBG/790_TXE_SDMA_Debug_Registers.xml /p/slx/pvesv/wfr_autogen/SL1_fixed_xml/WFR_DBG/800_TXE_PIO_Debug_Registers.xml /p/slx/pvesv/wfr_autogen/SL1_fixed_xml/WFR_DBG/810_TXE_Launch_Debug_Registers.xml /p/slx/pvesv/wfr_autogen/SL1_fixed_xml/WFR_DBG/820_TXE_Send_Buffer_Debug_Registers.xml /p/slx/pvesv/wfr_autogen/SL1_fixed_xml/WFR_DBG/830_TXE_Debug_Registers.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_WFR_TXE_SW_DEF
#define DEF_WFR_TXE_SW_DEF

#ifndef WFR_TXE
#define WFR_TXE											0x000000000000
#endif
#define TXE_KERNEL_OFFSET									0x0000000
#define TXE_PER_CONTEXT_KERNEL_OFFSET								0x0100000
#define TXE_PER_SDMA_ENGINE_KERNEL_OFFSET							0x0200000
#define TXE_PIO_SEND_OFFSET									0x0800000
#define TXE_NUM_CONTEXTS									160
#define TXE_MAX_CONTEXT										159
#define TXE_NUM_SDMA_ENGINES									16
#define TXE_MAX_SDMA_ENGINE									15
#define TXE_NUM_DATA_VLS									8
#define TXE_MAX_DATA_VL										7
#define TXE_NUM_CONTEXT_SETS									20
#define TXE_MAX_CONTEXT_SET									19
#define TXE_NUM_32_BIT_COUNTERS									7
#define TXE_MAX_32_BIT_COUNTER									6
#define TXE_NUM_64_BIT_COUNTERS									30
#define TXE_MAX_64_BIT_COUNTER									29
#define TXE_PIO_MEMORY_BYTES									1048576
#define TXE_SDMA_MEMORY_BYTES									401408
#define SEND_UNSUP_VL_ERR_CNT									0
#define SEND_LEN_ERR_CNT									1
#define SEND_MAX_MIN_LEN_ERR_CNT								2
#define SEND_UNDERRUN_CNT									3
#define SEND_FLOW_STALL_CNT									4
#define SEND_DROPPED_PKT_CNT									5
#define SEND_HEADERS_ERR_CNT									6
#define SEND_DATA_PKT_CNT									0
#define SEND_DWORD_CNT										1
#define SEND_WAIT_CNT										2
#define SEND_DATA_VL0_CNT									3
#define SEND_DATA_VL1_CNT									4
#define SEND_DATA_VL2_CNT									5
#define SEND_DATA_VL3_CNT									6
#define SEND_DATA_VL4_CNT									7
#define SEND_DATA_VL5_CNT									8
#define SEND_DATA_VL6_CNT									9
#define SEND_DATA_VL7_CNT									10
#define SEND_DATA_VL15_CNT									11
#define SEND_DATA_PKT_VL0_CNT									12
#define SEND_DATA_PKT_VL1_CNT									13
#define SEND_DATA_PKT_VL2_CNT									14
#define SEND_DATA_PKT_VL3_CNT									15
#define SEND_DATA_PKT_VL4_CNT									16
#define SEND_DATA_PKT_VL5_CNT									17
#define SEND_DATA_PKT_VL6_CNT									18
#define SEND_DATA_PKT_VL7_CNT									19
#define SEND_DATA_PKT_VL15_CNT									20
#define SEND_WAIT_VL0_CNT									21
#define SEND_WAIT_VL1_CNT									22
#define SEND_WAIT_VL2_CNT									23
#define SEND_WAIT_VL3_CNT									24
#define SEND_WAIT_VL4_CNT									25
#define SEND_WAIT_VL5_CNT									26
#define SEND_WAIT_VL6_CNT									27
#define SEND_WAIT_VL7_CNT									28
#define SEND_WAIT_VL15_CNT									29
#define TXE_SDMA_SEND_BUFFER_DEBUG_OFFSET							0X0300000
#define TXE_SDMA_DEBUG_OFFSET									0X0380000
#define TXE_NUM_SDMA_SEND_BUFFER_QWORD								50176
#define TXE_MAX_SDMA_SEND_BUFFER_QWORD								50175
#define TXE_PIO_DEBUG_OFFSET									0X0400000
#define TXE_LAUNCH_DEBUG_OFFSET									0X480000
#define TXE_PIO_SEND_BUFFER_DEBUG_OFFSET							0X500000
#define TXE_NUM_PIO_SEND_BUFFER_QWORD								131072
#define TXE_MAX_PIO_SEND_BUFFER_QWORD								131071
#define TXE_DEBUG_OFFSET									0X4C0000
/*
* Table #4 of 240_TXE_Registers.xml - SendCtrl
* This CSR is used for control and configuration of the transmit 
* engine.
*/
#define WFR_SEND_CTRL										(WFR_TXE + 0x000000000000)
#define WFR_SEND_CTRL_RESETCSR									0x0000000000000000ull
#define WFR_SEND_CTRL_UNSUPPORTED_VL_SHIFT							3
#define WFR_SEND_CTRL_UNSUPPORTED_VL_MASK							0xFFull
#define WFR_SEND_CTRL_UNSUPPORTED_VL_SMASK							0x7F8ull
#define WFR_SEND_CTRL_CM_RESET_SHIFT								2
#define WFR_SEND_CTRL_CM_RESET_MASK								0x1ull
#define WFR_SEND_CTRL_CM_RESET_SMASK								0x4ull
#define WFR_SEND_CTRL_VL_ARBITER_ENABLE_SHIFT							1
#define WFR_SEND_CTRL_VL_ARBITER_ENABLE_MASK							0x1ull
#define WFR_SEND_CTRL_VL_ARBITER_ENABLE_SMASK							0x2ull
#define WFR_SEND_CTRL_SEND_ENABLE_SHIFT								0
#define WFR_SEND_CTRL_SEND_ENABLE_MASK								0x1ull
#define WFR_SEND_CTRL_SEND_ENABLE_SMASK								0x1ull
/*
* Table #5 of 240_TXE_Registers.xml - SendContexts
* This CSR is used by software for determining the number of send 
* contexts.
*/
#define WFR_SEND_CONTEXTS									(WFR_TXE + 0x000000000010)
#define WFR_SEND_CONTEXTS_RESETCSR								0x00000000000000A0ull
#define WFR_SEND_CONTEXTS_CNT_SHIFT								0
#define WFR_SEND_CONTEXTS_CNT_MASK								0xFFull
#define WFR_SEND_CONTEXTS_CNT_SMASK								0xFFull
/*
* Table #6 of 240_TXE_Registers.xml - SendDmaEngines
* This CSR is used by software for determining the number of SDMA 
* engines.
*/
#define WFR_SEND_DMA_ENGINES									(WFR_TXE + 0x000000000018)
#define WFR_SEND_DMA_ENGINES_RESETCSR								0x0000000000000010ull
#define WFR_SEND_DMA_ENGINES_CNT_SHIFT								0
#define WFR_SEND_DMA_ENGINES_CNT_MASK								0xFFull
#define WFR_SEND_DMA_ENGINES_CNT_SMASK								0xFFull
/*
* Table #7 of 240_TXE_Registers.xml - SendPioMemSize
* This CSR is used by software for determining the size of the PIO send 
* memory.
*/
#define WFR_SEND_PIO_MEM_SIZE									(WFR_TXE + 0x000000000020)
#define WFR_SEND_PIO_MEM_SIZE_RESETCSR								0x0000000000100000ull
#define WFR_SEND_PIO_MEM_SIZE_CNT_SHIFT								0
#define WFR_SEND_PIO_MEM_SIZE_CNT_MASK								0xFFFFFFull
#define WFR_SEND_PIO_MEM_SIZE_CNT_SMASK								0xFFFFFFull
/*
* Table #8 of 240_TXE_Registers.xml - SendDmaMemSize
* This CSR is used by software for determining the size of the SDMA 
* memory.
*/
#define WFR_SEND_DMA_MEM_SIZE									(WFR_TXE + 0x000000000028)
#define WFR_SEND_DMA_MEM_SIZE_RESETCSR								0x0000000000062000ull
#define WFR_SEND_DMA_MEM_SIZE_CNT_SHIFT								0
#define WFR_SEND_DMA_MEM_SIZE_CNT_MASK								0xFFFFFFull
#define WFR_SEND_DMA_MEM_SIZE_CNT_SMASK								0xFFFFFFull
/*
* Table #9 of 240_TXE_Registers.xml - SendHighPriorityLimit
* This CSR specifies the high priority limit for the VL arbitration 
* algorithm.
*/
#define WFR_SEND_HIGH_PRIORITY_LIMIT								(WFR_TXE + 0x000000000030)
#define WFR_SEND_HIGH_PRIORITY_LIMIT_RESETCSR							0x0000000000000000ull
#define WFR_SEND_HIGH_PRIORITY_LIMIT_LIMIT_SHIFT						0
#define WFR_SEND_HIGH_PRIORITY_LIMIT_LIMIT_MASK							0x3FFFull
#define WFR_SEND_HIGH_PRIORITY_LIMIT_LIMIT_SMASK						0x3FFFull
/*
* Table #10 of 240_TXE_Registers.xml - SendPioInitCtxt
* This CSR is used to initialize one or all PIO send contexts using the context 
* initialization engine.
*/
#define WFR_SEND_PIO_INIT_CTXT									(WFR_TXE + 0x000000000038)
#define WFR_SEND_PIO_INIT_CTXT_RESETCSR								0x0000000000000000ull
#define WFR_SEND_PIO_INIT_CTXT_PIO_CTXT_NUM_SHIFT						8
#define WFR_SEND_PIO_INIT_CTXT_PIO_CTXT_NUM_MASK						0xFFull
#define WFR_SEND_PIO_INIT_CTXT_PIO_CTXT_NUM_SMASK						0xFF00ull
#define WFR_SEND_PIO_INIT_CTXT_PIO_INIT_ERR_SHIFT						3
#define WFR_SEND_PIO_INIT_CTXT_PIO_INIT_ERR_MASK						0x1ull
#define WFR_SEND_PIO_INIT_CTXT_PIO_INIT_ERR_SMASK						0x8ull
#define WFR_SEND_PIO_INIT_CTXT_PIO_INIT_IN_PROGRESS_SHIFT					2
#define WFR_SEND_PIO_INIT_CTXT_PIO_INIT_IN_PROGRESS_MASK					0x1ull
#define WFR_SEND_PIO_INIT_CTXT_PIO_INIT_IN_PROGRESS_SMASK					0x4ull
#define WFR_SEND_PIO_INIT_CTXT_PIO_SINGLE_CTXT_INIT_SHIFT					1
#define WFR_SEND_PIO_INIT_CTXT_PIO_SINGLE_CTXT_INIT_MASK					0x1ull
#define WFR_SEND_PIO_INIT_CTXT_PIO_SINGLE_CTXT_INIT_SMASK					0x2ull
#define WFR_SEND_PIO_INIT_CTXT_PIO_ALL_CTXT_INIT_SHIFT						0
#define WFR_SEND_PIO_INIT_CTXT_PIO_ALL_CTXT_INIT_MASK						0x1ull
#define WFR_SEND_PIO_INIT_CTXT_PIO_ALL_CTXT_INIT_SMASK						0x1ull
/*
* Table #11 of 240_TXE_Registers.xml - SendPioErrStatus
* This CSR reports error status for the PIO Send mechanism.
*/
#define WFR_SEND_PIO_ERR_STATUS									(WFR_TXE + 0x000000000040)
#define WFR_SEND_PIO_ERR_STATUS_RESETCSR							0x0000000000000000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PEC_SOP_HEAD_PARITY_ERR_SHIFT				35
#define WFR_SEND_PIO_ERR_STATUS_PIO_PEC_SOP_HEAD_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PEC_SOP_HEAD_PARITY_ERR_SMASK				0x800000000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PCC_SOP_HEAD_PARITY_ERR_SHIFT				34
#define WFR_SEND_PIO_ERR_STATUS_PIO_PCC_SOP_HEAD_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PCC_SOP_HEAD_PARITY_ERR_SMASK				0x400000000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_LAST_RETURNED_CNT_PARITY_ERR_SHIFT				33
#define WFR_SEND_PIO_ERR_STATUS_PIO_LAST_RETURNED_CNT_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_LAST_RETURNED_CNT_PARITY_ERR_SMASK				0x200000000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_CURRENT_FREE_CNT_PARITY_ERR_SHIFT				32
#define WFR_SEND_PIO_ERR_STATUS_PIO_CURRENT_FREE_CNT_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_CURRENT_FREE_CNT_PARITY_ERR_SMASK				0x100000000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PPMC_SOP_LEN_ERR_SHIFT					29
#define WFR_SEND_PIO_ERR_STATUS_PIO_PPMC_SOP_LEN_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PPMC_SOP_LEN_ERR_SMASK					0x20000000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PPMC_BQC_MEM_PARITY_ERR_SHIFT				28
#define WFR_SEND_PIO_ERR_STATUS_PIO_PPMC_BQC_MEM_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PPMC_BQC_MEM_PARITY_ERR_SMASK				0x10000000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_FIFO_PARITY_ERR_SHIFT					27
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_FIFO_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_FIFO_PARITY_ERR_SMASK					0x8000000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VLF_SOP_PARITY_ERR_SHIFT					26
#define WFR_SEND_PIO_ERR_STATUS_PIO_VLF_SOP_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VLF_SOP_PARITY_ERR_SMASK					0x4000000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VLF_VL_LEN_PARITY_ERR_SHIFT					25
#define WFR_SEND_PIO_ERR_STATUS_PIO_VLF_VL_LEN_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VLF_VL_LEN_PARITY_ERR_SMASK					0x2000000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_BLOCK_QW_COUNT_PARITY_ERR_SHIFT				24
#define WFR_SEND_PIO_ERR_STATUS_PIO_BLOCK_QW_COUNT_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_BLOCK_QW_COUNT_PARITY_ERR_SMASK				0x1000000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_QW_VALID_PARITY_ERR_SHIFT				23
#define WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_QW_VALID_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_QW_VALID_PARITY_ERR_SMASK				0x800000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_STATE_MACHINE_ERR_SHIFT					22
#define WFR_SEND_PIO_ERR_STATUS_PIO_STATE_MACHINE_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_STATE_MACHINE_ERR_SMASK					0x400000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_DATA_PARITY_ERR_SHIFT					21
#define WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_DATA_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_DATA_PARITY_ERR_SMASK					0x200000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_HOST_ADDR_MEM_COR_ERR_SHIFT					20
#define WFR_SEND_PIO_ERR_STATUS_PIO_HOST_ADDR_MEM_COR_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_HOST_ADDR_MEM_COR_ERR_SMASK					0x100000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_HOST_ADDR_MEM_UNC_ERR_SHIFT					19
#define WFR_SEND_PIO_ERR_STATUS_PIO_HOST_ADDR_MEM_UNC_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_HOST_ADDR_MEM_UNC_ERR_SMASK					0x80000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_SHIFT				18
#define WFR_SEND_PIO_ERR_STATUS_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_SMASK				0x40000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_INIT_SM_IN_ERR_SHIFT					17
#define WFR_SEND_PIO_ERR_STATUS_PIO_INIT_SM_IN_ERR_MASK						0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_INIT_SM_IN_ERR_SMASK					0x20000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PPMC_PBL_FIFO_ERR_SHIFT					16
#define WFR_SEND_PIO_ERR_STATUS_PIO_PPMC_PBL_FIFO_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PPMC_PBL_FIFO_ERR_SMASK					0x10000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_CREDIT_RET_FIFO_PARITY_ERR_SHIFT				15
#define WFR_SEND_PIO_ERR_STATUS_PIO_CREDIT_RET_FIFO_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_CREDIT_RET_FIFO_PARITY_ERR_SMASK				0x8000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK1_COR_ERR_SHIFT				14
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK1_COR_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK1_COR_ERR_SMASK				0x4000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK0_COR_ERR_SHIFT				13
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK0_COR_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK0_COR_ERR_SMASK				0x2000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK1_UNC_ERR_SHIFT				12
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK1_UNC_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK1_UNC_ERR_SMASK				0x1000ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK0_UNC_ERR_SHIFT				11
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK0_UNC_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK0_UNC_ERR_SMASK				0x800ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_SM_PKT_RESET_PARITY_ERR_SHIFT				10
#define WFR_SEND_PIO_ERR_STATUS_PIO_SM_PKT_RESET_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_SM_PKT_RESET_PARITY_ERR_SMASK				0x400ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PKT_EVICT_FIFO_PARITY_ERR_SHIFT				9
#define WFR_SEND_PIO_ERR_STATUS_PIO_PKT_EVICT_FIFO_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PKT_EVICT_FIFO_PARITY_ERR_SMASK				0x200ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_SHIFT			8
#define WFR_SEND_PIO_ERR_STATUS_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_SMASK			0x100ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_SBRDCTL_CRREL_PARITY_ERR_SHIFT				7
#define WFR_SEND_PIO_ERR_STATUS_PIO_SBRDCTL_CRREL_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_SBRDCTL_CRREL_PARITY_ERR_SMASK				0x80ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PEC_FIFO_PARITY_ERR_SHIFT					6
#define WFR_SEND_PIO_ERR_STATUS_PIO_PEC_FIFO_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PEC_FIFO_PARITY_ERR_SMASK					0x40ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PCC_FIFO_PARITY_ERR_SHIFT					5
#define WFR_SEND_PIO_ERR_STATUS_PIO_PCC_FIFO_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_PCC_FIFO_PARITY_ERR_SMASK					0x20ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_SB_MEM_FIFO1_ERR_SHIFT					4
#define WFR_SEND_PIO_ERR_STATUS_PIO_SB_MEM_FIFO1_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_SB_MEM_FIFO1_ERR_SMASK					0x10ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_SB_MEM_FIFO0_ERR_SHIFT					3
#define WFR_SEND_PIO_ERR_STATUS_PIO_SB_MEM_FIFO0_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_SB_MEM_FIFO0_ERR_SMASK					0x8ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_CSR_PARITY_ERR_SHIFT					2
#define WFR_SEND_PIO_ERR_STATUS_PIO_CSR_PARITY_ERR_MASK						0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_CSR_PARITY_ERR_SMASK					0x4ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_ADDR_PARITY_ERR_SHIFT					1
#define WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_ADDR_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_ADDR_PARITY_ERR_SMASK					0x2ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_BAD_CTXT_ERR_SHIFT					0
#define WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_BAD_CTXT_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_BAD_CTXT_ERR_SMASK					0x1ull
/*
* Table #12 of 240_TXE_Registers.xml - SendPioErrMask
* This CSR is used to set the error mask for the PIO Send mechanism.
*/
#define WFR_SEND_PIO_ERR_MASK									(WFR_TXE + 0x000000000048)
#define WFR_SEND_PIO_ERR_MASK_RESETCSR								0x0000000000000000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PEC_SOP_HEAD_PARITY_ERR_SHIFT					35
#define WFR_SEND_PIO_ERR_MASK_PIO_PEC_SOP_HEAD_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PEC_SOP_HEAD_PARITY_ERR_SMASK					0x800000000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PCC_SOP_HEAD_PARITY_ERR_SHIFT					34
#define WFR_SEND_PIO_ERR_MASK_PIO_PCC_SOP_HEAD_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PCC_SOP_HEAD_PARITY_ERR_SMASK					0x400000000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_LAST_RETURNED_CNT_PARITY_ERR_SHIFT				33
#define WFR_SEND_PIO_ERR_MASK_PIO_LAST_RETURNED_CNT_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_LAST_RETURNED_CNT_PARITY_ERR_SMASK				0x200000000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_CURRENT_FREE_CNT_PARITY_ERR_SHIFT				32
#define WFR_SEND_PIO_ERR_MASK_PIO_CURRENT_FREE_CNT_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_CURRENT_FREE_CNT_PARITY_ERR_SMASK				0x100000000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PPMC_SOP_LEN_ERR_SHIFT					29
#define WFR_SEND_PIO_ERR_MASK_PIO_PPMC_SOP_LEN_ERR_MASK						0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PPMC_SOP_LEN_ERR_SMASK					0x20000000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PPMC_BQC_MEM_PARITY_ERR_SHIFT					28
#define WFR_SEND_PIO_ERR_MASK_PIO_PPMC_BQC_MEM_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PPMC_BQC_MEM_PARITY_ERR_SMASK					0x10000000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_FIFO_PARITY_ERR_SHIFT					27
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_FIFO_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_FIFO_PARITY_ERR_SMASK					0x8000000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VLF_SOP_PARITY_ERR_SHIFT					26
#define WFR_SEND_PIO_ERR_MASK_PIO_VLF_SOP_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VLF_SOP_PARITY_ERR_SMASK					0x4000000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VLF_VL_LEN_PARITY_ERR_SHIFT					25
#define WFR_SEND_PIO_ERR_MASK_PIO_VLF_VL_LEN_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VLF_VL_LEN_PARITY_ERR_SMASK					0x2000000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_BLOCK_QW_COUNT_PARITY_ERR_SHIFT				24
#define WFR_SEND_PIO_ERR_MASK_PIO_BLOCK_QW_COUNT_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_BLOCK_QW_COUNT_PARITY_ERR_SMASK				0x1000000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_WRITE_QW_VALID_PARITY_ERR_SHIFT				23
#define WFR_SEND_PIO_ERR_MASK_PIO_WRITE_QW_VALID_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_WRITE_QW_VALID_PARITY_ERR_SMASK				0x800000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_STATE_MACHINE_ERR_SHIFT					22
#define WFR_SEND_PIO_ERR_MASK_PIO_STATE_MACHINE_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_STATE_MACHINE_ERR_SMASK					0x400000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_WRITE_DATA_PARITY_ERR_SHIFT					21
#define WFR_SEND_PIO_ERR_MASK_PIO_WRITE_DATA_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_WRITE_DATA_PARITY_ERR_SMASK					0x200000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_HOST_ADDR_MEM_COR_ERR_SHIFT					20
#define WFR_SEND_PIO_ERR_MASK_PIO_HOST_ADDR_MEM_COR_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_HOST_ADDR_MEM_COR_ERR_SMASK					0x100000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_HOST_ADDR_MEM_UNC_ERR_SHIFT					19
#define WFR_SEND_PIO_ERR_MASK_PIO_HOST_ADDR_MEM_UNC_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_HOST_ADDR_MEM_UNC_ERR_SMASK					0x80000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_SHIFT				18
#define WFR_SEND_PIO_ERR_MASK_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_SMASK				0x40000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_INIT_SM_IN_ERR_SHIFT						17
#define WFR_SEND_PIO_ERR_MASK_PIO_INIT_SM_IN_ERR_MASK						0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_INIT_SM_IN_ERR_SMASK						0x20000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PPMC_PBL_FIFO_ERR_SHIFT					16
#define WFR_SEND_PIO_ERR_MASK_PIO_PPMC_PBL_FIFO_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PPMC_PBL_FIFO_ERR_SMASK					0x10000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_CREDIT_RET_FIFO_PARITY_ERR_SHIFT				15
#define WFR_SEND_PIO_ERR_MASK_PIO_CREDIT_RET_FIFO_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_CREDIT_RET_FIFO_PARITY_ERR_SMASK				0x8000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_LEN_MEM_BANK1_COR_ERR_SHIFT				14
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_LEN_MEM_BANK1_COR_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_LEN_MEM_BANK1_COR_ERR_SMASK				0x4000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_LEN_MEM_BANK0_COR_ERR_SHIFT				13
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_LEN_MEM_BANK0_COR_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_LEN_MEM_BANK0_COR_ERR_SMASK				0x2000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_LEN_MEM_BANK1_UNC_ERR_SHIFT				12
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_LEN_MEM_BANK1_UNC_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_LEN_MEM_BANK1_UNC_ERR_SMASK				0x1000ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_LEN_MEM_BANK0_UNC_ERR_SHIFT				11
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_LEN_MEM_BANK0_UNC_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_VL_LEN_MEM_BANK0_UNC_ERR_SMASK				0x800ull
#define WFR_SEND_PIO_ERR_MASK_PIO_SM_PKT_RESET_PARITY_ERR_SHIFT					10
#define WFR_SEND_PIO_ERR_MASK_PIO_SM_PKT_RESET_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_SM_PKT_RESET_PARITY_ERR_SMASK					0x400ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PKT_EVICT_FIFO_PARITY_ERR_SHIFT				9
#define WFR_SEND_PIO_ERR_MASK_PIO_PKT_EVICT_FIFO_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PKT_EVICT_FIFO_PARITY_ERR_SMASK				0x200ull
#define WFR_SEND_PIO_ERR_MASK_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_SHIFT				8
#define WFR_SEND_PIO_ERR_MASK_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_SMASK				0x100ull
#define WFR_SEND_PIO_ERR_MASK_PIO_SBRDCTL_CRREL_PARITY_ERR_SHIFT				7
#define WFR_SEND_PIO_ERR_MASK_PIO_SBRDCTL_CRREL_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_SBRDCTL_CRREL_PARITY_ERR_SMASK				0x80ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PEC_FIFO_PARITY_ERR_SHIFT					6
#define WFR_SEND_PIO_ERR_MASK_PIO_PEC_FIFO_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PEC_FIFO_PARITY_ERR_SMASK					0x40ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PCC_FIFO_PARITY_ERR_SHIFT					5
#define WFR_SEND_PIO_ERR_MASK_PIO_PCC_FIFO_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_PCC_FIFO_PARITY_ERR_SMASK					0x20ull
#define WFR_SEND_PIO_ERR_MASK_PIO_SB_MEM_FIFO1_ERR_SHIFT					4
#define WFR_SEND_PIO_ERR_MASK_PIO_SB_MEM_FIFO1_ERR_MASK						0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_SB_MEM_FIFO1_ERR_SMASK					0x10ull
#define WFR_SEND_PIO_ERR_MASK_PIO_SB_MEM_FIFO0_ERR_SHIFT					3
#define WFR_SEND_PIO_ERR_MASK_PIO_SB_MEM_FIFO0_ERR_MASK						0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_SB_MEM_FIFO0_ERR_SMASK					0x8ull
#define WFR_SEND_PIO_ERR_MASK_PIO_CSR_PARITY_ERR_SHIFT						2
#define WFR_SEND_PIO_ERR_MASK_PIO_CSR_PARITY_ERR_MASK						0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_CSR_PARITY_ERR_SMASK						0x4ull
#define WFR_SEND_PIO_ERR_MASK_PIO_WRITE_ADDR_PARITY_ERR_SHIFT					1
#define WFR_SEND_PIO_ERR_MASK_PIO_WRITE_ADDR_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_WRITE_ADDR_PARITY_ERR_SMASK					0x2ull
#define WFR_SEND_PIO_ERR_MASK_PIO_WRITE_BAD_CTXT_ERR_SHIFT					0
#define WFR_SEND_PIO_ERR_MASK_PIO_WRITE_BAD_CTXT_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_MASK_PIO_WRITE_BAD_CTXT_ERR_SMASK					0x1ull
/*
* Table #13 of 240_TXE_Registers.xml - SendPioErrClear
* This CSR is used to clear an error or errors for the PIO Send mechanism. Each 
* bit that is written as 1 will clear down the corresponding error 
* case.
*/
#define WFR_SEND_PIO_ERR_CLEAR									(WFR_TXE + 0x000000000050)
#define WFR_SEND_PIO_ERR_CLEAR_RESETCSR								0x0000000000000000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PEC_SOP_HEAD_PARITY_ERR_SHIFT				35
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PEC_SOP_HEAD_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PEC_SOP_HEAD_PARITY_ERR_SMASK				0x800000000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PCC_SOP_HEAD_PARITY_ERR_SHIFT				34
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PCC_SOP_HEAD_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PCC_SOP_HEAD_PARITY_ERR_SMASK				0x400000000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_LAST_RETURNED_CNT_PARITY_ERR_SHIFT				33
#define WFR_SEND_PIO_ERR_CLEAR_PIO_LAST_RETURNED_CNT_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_LAST_RETURNED_CNT_PARITY_ERR_SMASK				0x200000000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_CURRENT_FREE_CNT_PARITY_ERR_SHIFT				32
#define WFR_SEND_PIO_ERR_CLEAR_PIO_CURRENT_FREE_CNT_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_CURRENT_FREE_CNT_PARITY_ERR_SMASK				0x100000000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PPMC_SOP_LEN_ERR_SHIFT					29
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PPMC_SOP_LEN_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PPMC_SOP_LEN_ERR_SMASK					0x20000000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PPMC_BQC_MEM_PARITY_ERR_SHIFT				28
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PPMC_BQC_MEM_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PPMC_BQC_MEM_PARITY_ERR_SMASK				0x10000000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_FIFO_PARITY_ERR_SHIFT					27
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_FIFO_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_FIFO_PARITY_ERR_SMASK					0x8000000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VLF_SOP_PARITY_ERR_SHIFT					26
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VLF_SOP_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VLF_SOP_PARITY_ERR_SMASK					0x4000000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VLF_VL_LEN_PARITY_ERR_SHIFT					25
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VLF_VL_LEN_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VLF_VL_LEN_PARITY_ERR_SMASK					0x2000000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_BLOCK_QW_COUNT_PARITY_ERR_SHIFT				24
#define WFR_SEND_PIO_ERR_CLEAR_PIO_BLOCK_QW_COUNT_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_BLOCK_QW_COUNT_PARITY_ERR_SMASK				0x1000000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_WRITE_QW_VALID_PARITY_ERR_SHIFT				23
#define WFR_SEND_PIO_ERR_CLEAR_PIO_WRITE_QW_VALID_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_WRITE_QW_VALID_PARITY_ERR_SMASK				0x800000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_STATE_MACHINE_ERR_SHIFT					22
#define WFR_SEND_PIO_ERR_CLEAR_PIO_STATE_MACHINE_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_STATE_MACHINE_ERR_SMASK					0x400000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_WRITE_DATA_PARITY_ERR_SHIFT					21
#define WFR_SEND_PIO_ERR_CLEAR_PIO_WRITE_DATA_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_WRITE_DATA_PARITY_ERR_SMASK					0x200000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_HOST_ADDR_MEM_COR_ERR_SHIFT					20
#define WFR_SEND_PIO_ERR_CLEAR_PIO_HOST_ADDR_MEM_COR_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_HOST_ADDR_MEM_COR_ERR_SMASK					0x100000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_HOST_ADDR_MEM_UNC_ERR_SHIFT					19
#define WFR_SEND_PIO_ERR_CLEAR_PIO_HOST_ADDR_MEM_UNC_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_HOST_ADDR_MEM_UNC_ERR_SMASK					0x80000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_SHIFT				18
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_SMASK				0x40000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_INIT_SM_IN_ERR_SHIFT						17
#define WFR_SEND_PIO_ERR_CLEAR_PIO_INIT_SM_IN_ERR_MASK						0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_INIT_SM_IN_ERR_SMASK						0x20000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PPMC_PBL_FIFO_ERR_SHIFT					16
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PPMC_PBL_FIFO_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PPMC_PBL_FIFO_ERR_SMASK					0x10000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_CREDIT_RET_FIFO_PARITY_ERR_SHIFT				15
#define WFR_SEND_PIO_ERR_CLEAR_PIO_CREDIT_RET_FIFO_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_CREDIT_RET_FIFO_PARITY_ERR_SMASK				0x8000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_LEN_MEM_BANK1_COR_ERR_SHIFT				14
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_LEN_MEM_BANK1_COR_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_LEN_MEM_BANK1_COR_ERR_SMASK				0x4000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_LEN_MEM_BANK0_COR_ERR_SHIFT				13
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_LEN_MEM_BANK0_COR_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_LEN_MEM_BANK0_COR_ERR_SMASK				0x2000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_LEN_MEM_BANK1_UNC_ERR_SHIFT				12
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_LEN_MEM_BANK1_UNC_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_LEN_MEM_BANK1_UNC_ERR_SMASK				0x1000ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_LEN_MEM_BANK0_UNC_ERR_SHIFT				11
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_LEN_MEM_BANK0_UNC_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_VL_LEN_MEM_BANK0_UNC_ERR_SMASK				0x800ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SM_PKT_RESET_PARITY_ERR_SHIFT				10
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SM_PKT_RESET_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SM_PKT_RESET_PARITY_ERR_SMASK				0x400ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PKT_EVICT_FIFO_PARITY_ERR_SHIFT				9
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PKT_EVICT_FIFO_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PKT_EVICT_FIFO_PARITY_ERR_SMASK				0x200ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_SHIFT				8
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_SMASK				0x100ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SBRDCTL_CRREL_PARITY_ERR_SHIFT				7
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SBRDCTL_CRREL_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SBRDCTL_CRREL_PARITY_ERR_SMASK				0x80ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PEC_FIFO_PARITY_ERR_SHIFT					6
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PEC_FIFO_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PEC_FIFO_PARITY_ERR_SMASK					0x40ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PCC_FIFO_PARITY_ERR_SHIFT					5
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PCC_FIFO_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_PCC_FIFO_PARITY_ERR_SMASK					0x20ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SB_MEM_FIFO1_ERR_SHIFT					4
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SB_MEM_FIFO1_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SB_MEM_FIFO1_ERR_SMASK					0x10ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SB_MEM_FIFO0_ERR_SHIFT					3
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SB_MEM_FIFO0_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_SB_MEM_FIFO0_ERR_SMASK					0x8ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_CSR_PARITY_ERR_SHIFT						2
#define WFR_SEND_PIO_ERR_CLEAR_PIO_CSR_PARITY_ERR_MASK						0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_CSR_PARITY_ERR_SMASK						0x4ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_WRITE_ADDR_PARITY_ERR_SHIFT					1
#define WFR_SEND_PIO_ERR_CLEAR_PIO_WRITE_ADDR_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_WRITE_ADDR_PARITY_ERR_SMASK					0x2ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_WRITE_BAD_CTXT_ERR_SHIFT					0
#define WFR_SEND_PIO_ERR_CLEAR_PIO_WRITE_BAD_CTXT_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_CLEAR_PIO_WRITE_BAD_CTXT_ERR_SMASK					0x1ull
/*
* Table #14 of 240_TXE_Registers.xml - SendPioErrForce
* This CSR is used to force the setting of an error or errors for the PIO Send 
* mechanism. Each bit that is written as 1 will set the corresponding error 
* case. This feature is for testing purposes.
*/
#define WFR_SEND_PIO_ERR_FORCE									(WFR_TXE + 0x000000000058)
#define WFR_SEND_PIO_ERR_FORCE_RESETCSR								0x0000000000000000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PEC_SOP_HEAD_PARITY_ERR_SHIFT				35
#define WFR_SEND_PIO_ERR_FORCE_PIO_PEC_SOP_HEAD_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PEC_SOP_HEAD_PARITY_ERR_SMASK				0x800000000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PCC_SOP_HEAD_PARITY_ERR_SHIFT				34
#define WFR_SEND_PIO_ERR_FORCE_PIO_PCC_SOP_HEAD_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PCC_SOP_HEAD_PARITY_ERR_SMASK				0x400000000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_LAST_RETURNED_CNT_PARITY_ERR_SHIFT				33
#define WFR_SEND_PIO_ERR_FORCE_PIO_LAST_RETURNED_CNT_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_LAST_RETURNED_CNT_PARITY_ERR_SMASK				0x200000000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_CURRENT_FREE_CNT_PARITY_ERR_SHIFT				32
#define WFR_SEND_PIO_ERR_FORCE_PIO_CURRENT_FREE_CNT_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_CURRENT_FREE_CNT_PARITY_ERR_SMASK				0x100000000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PPMC_SOP_LEN_ERR_SHIFT					29
#define WFR_SEND_PIO_ERR_FORCE_PIO_PPMC_SOP_LEN_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PPMC_SOP_LEN_ERR_SMASK					0x20000000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PPMC_BQC_MEM_PARITY_ERR_SHIFT				28
#define WFR_SEND_PIO_ERR_FORCE_PIO_PPMC_BQC_MEM_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PPMC_BQC_MEM_PARITY_ERR_SMASK				0x10000000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_FIFO_PARITY_ERR_SHIFT					27
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_FIFO_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_FIFO_PARITY_ERR_SMASK					0x8000000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VLF_SOP_PARITY_ERR_SHIFT					26
#define WFR_SEND_PIO_ERR_FORCE_PIO_VLF_SOP_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VLF_SOP_PARITY_ERR_SMASK					0x4000000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VLF_VL_LEN_PARITY_ERR_SHIFT					25
#define WFR_SEND_PIO_ERR_FORCE_PIO_VLF_VL_LEN_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VLF_VL_LEN_PARITY_ERR_SMASK					0x2000000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_BLOCK_QW_COUNT_PARITY_ERR_SHIFT				24
#define WFR_SEND_PIO_ERR_FORCE_PIO_BLOCK_QW_COUNT_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_BLOCK_QW_COUNT_PARITY_ERR_SMASK				0x1000000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_WRITE_QW_VALID_PARITY_ERR_SHIFT				23
#define WFR_SEND_PIO_ERR_FORCE_PIO_WRITE_QW_VALID_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_WRITE_QW_VALID_PARITY_ERR_SMASK				0x800000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_STATE_MACHINE_ERR_SHIFT					22
#define WFR_SEND_PIO_ERR_FORCE_PIO_STATE_MACHINE_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_STATE_MACHINE_ERR_SMASK					0x400000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_WRITE_DATA_PARITY_ERR_SHIFT					21
#define WFR_SEND_PIO_ERR_FORCE_PIO_WRITE_DATA_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_WRITE_DATA_PARITY_ERR_SMASK					0x200000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_HOST_ADDR_MEM_COR_ERR_SHIFT					20
#define WFR_SEND_PIO_ERR_FORCE_PIO_HOST_ADDR_MEM_COR_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_HOST_ADDR_MEM_COR_ERR_SMASK					0x100000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_HOST_ADDR_MEM_UNC_ERR_SHIFT					19
#define WFR_SEND_PIO_ERR_FORCE_PIO_HOST_ADDR_MEM_UNC_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_HOST_ADDR_MEM_UNC_ERR_SMASK					0x80000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_SHIFT				18
#define WFR_SEND_PIO_ERR_FORCE_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_SMASK				0x40000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_INIT_SM_IN_ERR_SHIFT						17
#define WFR_SEND_PIO_ERR_FORCE_PIO_INIT_SM_IN_ERR_MASK						0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_INIT_SM_IN_ERR_SMASK						0x20000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PPMC_PBL_FIFO_ERR_SHIFT					16
#define WFR_SEND_PIO_ERR_FORCE_PIO_PPMC_PBL_FIFO_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PPMC_PBL_FIFO_ERR_SMASK					0x10000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_CREDIT_RET_FIFO_PARITY_ERR_SHIFT				15
#define WFR_SEND_PIO_ERR_FORCE_PIO_CREDIT_RET_FIFO_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_CREDIT_RET_FIFO_PARITY_ERR_SMASK				0x8000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_LEN_MEM_BANK1_COR_ERR_SHIFT				14
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_LEN_MEM_BANK1_COR_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_LEN_MEM_BANK1_COR_ERR_SMASK				0x4000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_LEN_MEM_BANK0_COR_ERR_SHIFT				13
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_LEN_MEM_BANK0_COR_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_LEN_MEM_BANK0_COR_ERR_SMASK				0x2000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_LEN_MEM_BANK1_UNC_ERR_SHIFT				12
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_LEN_MEM_BANK1_UNC_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_LEN_MEM_BANK1_UNC_ERR_SMASK				0x1000ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_LEN_MEM_BANK0_UNC_ERR_SHIFT				11
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_LEN_MEM_BANK0_UNC_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_VL_LEN_MEM_BANK0_UNC_ERR_SMASK				0x800ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_SM_PKT_RESET_PARITY_ERR_SHIFT				10
#define WFR_SEND_PIO_ERR_FORCE_PIO_SM_PKT_RESET_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_SM_PKT_RESET_PARITY_ERR_SMASK				0x400ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PKT_EVICT_FIFO_PARITY_ERR_SHIFT				9
#define WFR_SEND_PIO_ERR_FORCE_PIO_PKT_EVICT_FIFO_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PKT_EVICT_FIFO_PARITY_ERR_SMASK				0x200ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_SHIFT				8
#define WFR_SEND_PIO_ERR_FORCE_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_SMASK				0x100ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_SBRDCTL_CRREL_PARITY_ERR_SHIFT				7
#define WFR_SEND_PIO_ERR_FORCE_PIO_SBRDCTL_CRREL_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_SBRDCTL_CRREL_PARITY_ERR_SMASK				0x80ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PEC_FIFO_PARITY_ERR_SHIFT					6
#define WFR_SEND_PIO_ERR_FORCE_PIO_PEC_FIFO_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PEC_FIFO_PARITY_ERR_SMASK					0x40ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PCC_FIFO_PARITY_ERR_SHIFT					5
#define WFR_SEND_PIO_ERR_FORCE_PIO_PCC_FIFO_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_PCC_FIFO_PARITY_ERR_SMASK					0x20ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_SB_MEM_FIFO1_ERR_SHIFT					4
#define WFR_SEND_PIO_ERR_FORCE_PIO_SB_MEM_FIFO1_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_SB_MEM_FIFO1_ERR_SMASK					0x10ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_SB_MEM_FIFO0_ERR_SHIFT					3
#define WFR_SEND_PIO_ERR_FORCE_PIO_SB_MEM_FIFO0_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_SB_MEM_FIFO0_ERR_SMASK					0x8ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_CSR_PARITY_ERR_SHIFT						2
#define WFR_SEND_PIO_ERR_FORCE_PIO_CSR_PARITY_ERR_MASK						0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_CSR_PARITY_ERR_SMASK						0x4ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_WRITE_ADDR_PARITY_ERR_SHIFT					1
#define WFR_SEND_PIO_ERR_FORCE_PIO_WRITE_ADDR_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_WRITE_ADDR_PARITY_ERR_SMASK					0x2ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_WRITE_BAD_CTXT_ERR_SHIFT					0
#define WFR_SEND_PIO_ERR_FORCE_PIO_WRITE_BAD_CTXT_ERR_MASK					0x1ull
#define WFR_SEND_PIO_ERR_FORCE_PIO_WRITE_BAD_CTXT_ERR_SMASK					0x1ull
/*
* Table #15 of 240_TXE_Registers.xml - SendDmaErrStatus
* This CSR reports error status for the SDMA mechanism.
*/
#define WFR_SEND_DMA_ERR_STATUS									(WFR_TXE + 0x000000000060)
#define WFR_SEND_DMA_ERR_STATUS_RESETCSR							0x0000000000000000ull
#define WFR_SEND_DMA_ERR_STATUS_SDMA_PCIE_REQ_TRACKING_COR_ERR_SHIFT				3
#define WFR_SEND_DMA_ERR_STATUS_SDMA_PCIE_REQ_TRACKING_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ERR_STATUS_SDMA_PCIE_REQ_TRACKING_COR_ERR_SMASK				0x8ull
#define WFR_SEND_DMA_ERR_STATUS_SDMA_PCIE_REQ_TRACKING_UNC_ERR_SHIFT				2
#define WFR_SEND_DMA_ERR_STATUS_SDMA_PCIE_REQ_TRACKING_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ERR_STATUS_SDMA_PCIE_REQ_TRACKING_UNC_ERR_SMASK				0x4ull
#define WFR_SEND_DMA_ERR_STATUS_SDMA_CSR_PARITY_ERR_SHIFT					1
#define WFR_SEND_DMA_ERR_STATUS_SDMA_CSR_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ERR_STATUS_SDMA_CSR_PARITY_ERR_SMASK					0x2ull
#define WFR_SEND_DMA_ERR_STATUS_SDMA_RPY_TAG_ERR_SHIFT						0
#define WFR_SEND_DMA_ERR_STATUS_SDMA_RPY_TAG_ERR_MASK						0x1ull
#define WFR_SEND_DMA_ERR_STATUS_SDMA_RPY_TAG_ERR_SMASK						0x1ull
/*
* Table #16 of 240_TXE_Registers.xml - SendDmaErrMask
* This CSR is used to set the error mask for the SDMA mechanism.
*/
#define WFR_SEND_DMA_ERR_MASK									(WFR_TXE + 0x000000000068)
#define WFR_SEND_DMA_ERR_MASK_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_ERR_MASK_SDMA_PCIE_REQ_TRACKING_COR_ERR_SHIFT				3
#define WFR_SEND_DMA_ERR_MASK_SDMA_PCIE_REQ_TRACKING_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ERR_MASK_SDMA_PCIE_REQ_TRACKING_COR_ERR_SMASK				0x8ull
#define WFR_SEND_DMA_ERR_MASK_SDMA_PCIE_REQ_TRACKING_UNC_ERR_SHIFT				2
#define WFR_SEND_DMA_ERR_MASK_SDMA_PCIE_REQ_TRACKING_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ERR_MASK_SDMA_PCIE_REQ_TRACKING_UNC_ERR_SMASK				0x4ull
#define WFR_SEND_DMA_ERR_MASK_SDMA_CSR_PARITY_ERR_SHIFT						1
#define WFR_SEND_DMA_ERR_MASK_SDMA_CSR_PARITY_ERR_MASK						0x1ull
#define WFR_SEND_DMA_ERR_MASK_SDMA_CSR_PARITY_ERR_SMASK						0x2ull
#define WFR_SEND_DMA_ERR_MASK_SDMA_RPY_TAG_ERR_SHIFT						0
#define WFR_SEND_DMA_ERR_MASK_SDMA_RPY_TAG_ERR_MASK						0x1ull
#define WFR_SEND_DMA_ERR_MASK_SDMA_RPY_TAG_ERR_SMASK						0x1ull
/*
* Table #17 of 240_TXE_Registers.xml - SendDmaErrClear
* This CSR is used to clear an error or errors for the SDMA mechanism. Each bit 
* that is written as 1 will clear down the corresponding error 
* case.
*/
#define WFR_SEND_DMA_ERR_CLEAR									(WFR_TXE + 0x000000000070)
#define WFR_SEND_DMA_ERR_CLEAR_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_ERR_CLEAR_SDMA_PCIE_REQ_TRACKING_COR_ERR_SHIFT				3
#define WFR_SEND_DMA_ERR_CLEAR_SDMA_PCIE_REQ_TRACKING_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ERR_CLEAR_SDMA_PCIE_REQ_TRACKING_COR_ERR_SMASK				0x8ull
#define WFR_SEND_DMA_ERR_CLEAR_SDMA_PCIE_REQ_TRACKING_UNC_ERR_SHIFT				2
#define WFR_SEND_DMA_ERR_CLEAR_SDMA_PCIE_REQ_TRACKING_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ERR_CLEAR_SDMA_PCIE_REQ_TRACKING_UNC_ERR_SMASK				0x4ull
#define WFR_SEND_DMA_ERR_CLEAR_SDMA_CSR_PARITY_ERR_SHIFT					1
#define WFR_SEND_DMA_ERR_CLEAR_SDMA_CSR_PARITY_ERR_MASK						0x1ull
#define WFR_SEND_DMA_ERR_CLEAR_SDMA_CSR_PARITY_ERR_SMASK					0x2ull
#define WFR_SEND_DMA_ERR_CLEAR_SDMA_RPY_TAG_ERR_SHIFT						0
#define WFR_SEND_DMA_ERR_CLEAR_SDMA_RPY_TAG_ERR_MASK						0x1ull
#define WFR_SEND_DMA_ERR_CLEAR_SDMA_RPY_TAG_ERR_SMASK						0x1ull
/*
* Table #18 of 240_TXE_Registers.xml - SendDmaErrForce
* This CSR is used to force the setting of an error or errors for the SDMA 
* mechanism. Each bit that is written as 1 will set the corresponding error 
* case. This feature is for testing purposes.
*/
#define WFR_SEND_DMA_ERR_FORCE									(WFR_TXE + 0x000000000078)
#define WFR_SEND_DMA_ERR_FORCE_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_ERR_FORCE_SDMA_PCIE_REQ_TRACKING_COR_ERR_SHIFT				3
#define WFR_SEND_DMA_ERR_FORCE_SDMA_PCIE_REQ_TRACKING_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ERR_FORCE_SDMA_PCIE_REQ_TRACKING_COR_ERR_SMASK				0x8ull
#define WFR_SEND_DMA_ERR_FORCE_SDMA_PCIE_REQ_TRACKING_UNC_ERR_SHIFT				2
#define WFR_SEND_DMA_ERR_FORCE_SDMA_PCIE_REQ_TRACKING_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ERR_FORCE_SDMA_PCIE_REQ_TRACKING_UNC_ERR_SMASK				0x4ull
#define WFR_SEND_DMA_ERR_FORCE_SDMA_CSR_PARITY_ERR_SHIFT					1
#define WFR_SEND_DMA_ERR_FORCE_SDMA_CSR_PARITY_ERR_MASK						0x1ull
#define WFR_SEND_DMA_ERR_FORCE_SDMA_CSR_PARITY_ERR_SMASK					0x2ull
#define WFR_SEND_DMA_ERR_FORCE_SDMA_RPY_TAG_ERR_SHIFT						0
#define WFR_SEND_DMA_ERR_FORCE_SDMA_RPY_TAG_ERR_MASK						0x1ull
#define WFR_SEND_DMA_ERR_FORCE_SDMA_RPY_TAG_ERR_SMASK						0x1ull
/*
* Table #19 of 240_TXE_Registers.xml - SendEgressErrStatus
* This CSR reports error status for the send egress mechanism.
*/
#define WFR_SEND_EGRESS_ERR_STATUS								(WFR_TXE + 0x000000000080)
#define WFR_SEND_EGRESS_ERR_STATUS_RESETCSR							0x0000000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_PIO_MEMORY_CSR_UNC_ERR_SHIFT				63
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_PIO_MEMORY_CSR_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_PIO_MEMORY_CSR_UNC_ERR_SMASK				0x8000000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_SHIFT			62
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_SMASK			0x4000000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_EGRESS_FIFO_COR_ERR_SHIFT					61
#define WFR_SEND_EGRESS_ERR_STATUS_TX_EGRESS_FIFO_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_EGRESS_FIFO_COR_ERR_SMASK					0x2000000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_PIO_MEMORY_COR_ERR_SHIFT				60
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_PIO_MEMORY_COR_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_PIO_MEMORY_COR_ERR_SMASK				0x1000000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_SDMA_MEMORY_COR_ERR_SHIFT				59
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_SDMA_MEMORY_COR_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_SDMA_MEMORY_COR_ERR_SMASK				0x800000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SB_HDR_COR_ERR_SHIFT					58
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SB_HDR_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SB_HDR_COR_ERR_SMASK					0x400000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_CREDIT_OVERRUN_ERR_SHIFT					57
#define WFR_SEND_EGRESS_ERR_STATUS_TX_CREDIT_OVERRUN_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_CREDIT_OVERRUN_ERR_SMASK					0x200000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO8_COR_ERR_SHIFT				56
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO8_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO8_COR_ERR_SMASK				0x100000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO7_COR_ERR_SHIFT				55
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO7_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO7_COR_ERR_SMASK				0x80000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO6_COR_ERR_SHIFT				54
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO6_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO6_COR_ERR_SMASK				0x40000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO5_COR_ERR_SHIFT				53
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO5_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO5_COR_ERR_SMASK				0x20000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO4_COR_ERR_SHIFT				52
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO4_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO4_COR_ERR_SMASK				0x10000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO3_COR_ERR_SHIFT				51
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO3_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO3_COR_ERR_SMASK				0x8000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO2_COR_ERR_SHIFT				50
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO2_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO2_COR_ERR_SMASK				0x4000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO1_COR_ERR_SHIFT				49
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO1_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO1_COR_ERR_SMASK				0x2000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO0_COR_ERR_SHIFT				48
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO0_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO0_COR_ERR_SMASK				0x1000000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_CREDIT_RETURN_VL_ERR_SHIFT				47
#define WFR_SEND_EGRESS_ERR_STATUS_TX_CREDIT_RETURN_VL_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_CREDIT_RETURN_VL_ERR_SMASK				0x800000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_HCRC_INSERTION_ERR_SHIFT					46
#define WFR_SEND_EGRESS_ERR_STATUS_TX_HCRC_INSERTION_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_HCRC_INSERTION_ERR_SMASK					0x400000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_EGRESS_FIFO_UNC_ERR_SHIFT					45
#define WFR_SEND_EGRESS_ERR_STATUS_TX_EGRESS_FIFO_UNC_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_EGRESS_FIFO_UNC_ERR_SMASK					0x200000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_PIO_MEMORY_UNC_ERR_SHIFT				44
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_PIO_MEMORY_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_PIO_MEMORY_UNC_ERR_SMASK				0x100000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_SDMA_MEMORY_UNC_ERR_SHIFT				43
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_SDMA_MEMORY_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_READ_SDMA_MEMORY_UNC_ERR_SMASK				0x80000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SB_HDR_UNC_ERR_SHIFT					42
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SB_HDR_UNC_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SB_HDR_UNC_ERR_SMASK					0x40000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_CREDIT_RETURN_PARITY_ERR_SHIFT				41
#define WFR_SEND_EGRESS_ERR_STATUS_TX_CREDIT_RETURN_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_CREDIT_RETURN_PARITY_ERR_SMASK				0x20000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_SHIFT			40
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_SMASK			0x10000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_SHIFT			39
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_SMASK			0x8000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_SHIFT			38
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_SMASK			0x4000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_SHIFT			37
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_SMASK			0x2000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_SHIFT			36
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_SMASK			0x1000000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_SHIFT			35
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_SMASK			0x800000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_SHIFT			34
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_SMASK			0x400000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_SHIFT			33
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_SMASK			0x200000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_SHIFT			32
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_SMASK			0x100000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA15_DISALLOWED_PACKET_ERR_SHIFT			31
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA15_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA15_DISALLOWED_PACKET_ERR_SMASK			0x80000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA14_DISALLOWED_PACKET_ERR_SHIFT			30
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA14_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA14_DISALLOWED_PACKET_ERR_SMASK			0x40000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA13_DISALLOWED_PACKET_ERR_SHIFT			29
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA13_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA13_DISALLOWED_PACKET_ERR_SMASK			0x20000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA12_DISALLOWED_PACKET_ERR_SHIFT			28
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA12_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA12_DISALLOWED_PACKET_ERR_SMASK			0x10000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA11_DISALLOWED_PACKET_ERR_SHIFT			27
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA11_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA11_DISALLOWED_PACKET_ERR_SMASK			0x8000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA10_DISALLOWED_PACKET_ERR_SHIFT			26
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA10_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA10_DISALLOWED_PACKET_ERR_SMASK			0x4000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA9_DISALLOWED_PACKET_ERR_SHIFT				25
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA9_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA9_DISALLOWED_PACKET_ERR_SMASK				0x2000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA8_DISALLOWED_PACKET_ERR_SHIFT				24
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA8_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA8_DISALLOWED_PACKET_ERR_SMASK				0x1000000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA7_DISALLOWED_PACKET_ERR_SHIFT				23
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA7_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA7_DISALLOWED_PACKET_ERR_SMASK				0x800000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA6_DISALLOWED_PACKET_ERR_SHIFT				22
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA6_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA6_DISALLOWED_PACKET_ERR_SMASK				0x400000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA5_DISALLOWED_PACKET_ERR_SHIFT				21
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA5_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA5_DISALLOWED_PACKET_ERR_SMASK				0x200000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA4_DISALLOWED_PACKET_ERR_SHIFT				20
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA4_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA4_DISALLOWED_PACKET_ERR_SMASK				0x100000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA3_DISALLOWED_PACKET_ERR_SHIFT				19
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA3_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA3_DISALLOWED_PACKET_ERR_SMASK				0x80000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA2_DISALLOWED_PACKET_ERR_SHIFT				18
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA2_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA2_DISALLOWED_PACKET_ERR_SMASK				0x40000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA1_DISALLOWED_PACKET_ERR_SHIFT				17
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA1_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA1_DISALLOWED_PACKET_ERR_SMASK				0x20000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA0_DISALLOWED_PACKET_ERR_SHIFT				16
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA0_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA0_DISALLOWED_PACKET_ERR_SMASK				0x10000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_CONFIG_PARITY_ERR_SHIFT					15
#define WFR_SEND_EGRESS_ERR_STATUS_TX_CONFIG_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_CONFIG_PARITY_ERR_SMASK					0x8000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SBRD_CTL_CSR_PARITY_ERR_SHIFT				14
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SBRD_CTL_CSR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SBRD_CTL_CSR_PARITY_ERR_SMASK				0x4000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_CSR_PARITY_ERR_SHIFT				13
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_CSR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_CSR_PARITY_ERR_SMASK				0x2000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_ILLEGAL_VL_ERR_SHIFT					12
#define WFR_SEND_EGRESS_ERR_STATUS_TX_ILLEGAL_VL_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_ILLEGAL_VL_ERR_SMASK					0x1000ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_SHIFT			11
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_SMASK			0x800ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA_LAUNCH_INTF_PARITY_ERR_SHIFT				8
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA_LAUNCH_INTF_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA_LAUNCH_INTF_PARITY_ERR_SMASK				0x100ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_PIO_LAUNCH_INTF_PARITY_ERR_SHIFT				7
#define WFR_SEND_EGRESS_ERR_STATUS_TX_PIO_LAUNCH_INTF_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_PIO_LAUNCH_INTF_PARITY_ERR_SMASK				0x80ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_INCORRECT_LINK_STATE_ERR_SHIFT				5
#define WFR_SEND_EGRESS_ERR_STATUS_TX_INCORRECT_LINK_STATE_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_INCORRECT_LINK_STATE_ERR_SMASK				0x20ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LINKDOWN_ERR_SHIFT					4
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LINKDOWN_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_LINKDOWN_ERR_SMASK					0x10ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_SHIFT			3
#define WFR_SEND_EGRESS_ERR_STATUS_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_SMASK			0x8ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_PKT_INTEGRITY_MEM_UNC_ERR_SHIFT				1
#define WFR_SEND_EGRESS_ERR_STATUS_TX_PKT_INTEGRITY_MEM_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_PKT_INTEGRITY_MEM_UNC_ERR_SMASK				0x2ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_PKT_INTEGRITY_MEM_COR_ERR_SHIFT				0
#define WFR_SEND_EGRESS_ERR_STATUS_TX_PKT_INTEGRITY_MEM_COR_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_STATUS_TX_PKT_INTEGRITY_MEM_COR_ERR_SMASK				0x1ull
/*
* Table #20 of 240_TXE_Registers.xml - SendEgressErrMask
* This CSR is used to set the error mask for the send egress mechanism.
*/
#define WFR_SEND_EGRESS_ERR_MASK								(WFR_TXE + 0x000000000088)
#define WFR_SEND_EGRESS_ERR_MASK_RESETCSR							0x0000000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_PIO_MEMORY_CSR_UNC_ERR_SHIFT				63
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_PIO_MEMORY_CSR_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_PIO_MEMORY_CSR_UNC_ERR_SMASK				0x8000000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_SHIFT				62
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_SMASK				0x4000000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_EGRESS_FIFO_COR_ERR_SHIFT					61
#define WFR_SEND_EGRESS_ERR_MASK_TX_EGRESS_FIFO_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_EGRESS_FIFO_COR_ERR_SMASK					0x2000000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_PIO_MEMORY_COR_ERR_SHIFT				60
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_PIO_MEMORY_COR_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_PIO_MEMORY_COR_ERR_SMASK				0x1000000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_SDMA_MEMORY_COR_ERR_SHIFT				59
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_SDMA_MEMORY_COR_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_SDMA_MEMORY_COR_ERR_SMASK				0x800000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SB_HDR_COR_ERR_SHIFT					58
#define WFR_SEND_EGRESS_ERR_MASK_TX_SB_HDR_COR_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SB_HDR_COR_ERR_SMASK					0x400000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_CREDIT_OVERRUN_ERR_SHIFT					57
#define WFR_SEND_EGRESS_ERR_MASK_TX_CREDIT_OVERRUN_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_CREDIT_OVERRUN_ERR_SMASK					0x200000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO8_COR_ERR_SHIFT					56
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO8_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO8_COR_ERR_SMASK					0x100000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO7_COR_ERR_SHIFT					55
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO7_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO7_COR_ERR_SMASK					0x80000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO6_COR_ERR_SHIFT					54
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO6_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO6_COR_ERR_SMASK					0x40000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO5_COR_ERR_SHIFT					53
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO5_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO5_COR_ERR_SMASK					0x20000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO4_COR_ERR_SHIFT					52
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO4_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO4_COR_ERR_SMASK					0x10000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO3_COR_ERR_SHIFT					51
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO3_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO3_COR_ERR_SMASK					0x8000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO2_COR_ERR_SHIFT					50
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO2_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO2_COR_ERR_SMASK					0x4000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO1_COR_ERR_SHIFT					49
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO1_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO1_COR_ERR_SMASK					0x2000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO0_COR_ERR_SHIFT					48
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO0_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO0_COR_ERR_SMASK					0x1000000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_CREDIT_RETURN_VL_ERR_SHIFT					47
#define WFR_SEND_EGRESS_ERR_MASK_TX_CREDIT_RETURN_VL_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_CREDIT_RETURN_VL_ERR_SMASK					0x800000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_HCRC_INSERTION_ERR_SHIFT					46
#define WFR_SEND_EGRESS_ERR_MASK_TX_HCRC_INSERTION_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_HCRC_INSERTION_ERR_SMASK					0x400000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_EGRESS_FIFO_UNC_ERR_SHIFT					45
#define WFR_SEND_EGRESS_ERR_MASK_TX_EGRESS_FIFO_UNC_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_EGRESS_FIFO_UNC_ERR_SMASK					0x200000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_PIO_MEMORY_UNC_ERR_SHIFT				44
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_PIO_MEMORY_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_PIO_MEMORY_UNC_ERR_SMASK				0x100000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_SDMA_MEMORY_UNC_ERR_SHIFT				43
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_SDMA_MEMORY_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_READ_SDMA_MEMORY_UNC_ERR_SMASK				0x80000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SB_HDR_UNC_ERR_SHIFT					42
#define WFR_SEND_EGRESS_ERR_MASK_TX_SB_HDR_UNC_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SB_HDR_UNC_ERR_SMASK					0x40000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_CREDIT_RETURN_PARITY_ERR_SHIFT				41
#define WFR_SEND_EGRESS_ERR_MASK_TX_CREDIT_RETURN_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_CREDIT_RETURN_PARITY_ERR_SMASK				0x20000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_SHIFT			40
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_SMASK			0x10000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_SHIFT			39
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_SMASK			0x8000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_SHIFT			38
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_SMASK			0x4000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_SHIFT			37
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_SMASK			0x2000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_SHIFT			36
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_SMASK			0x1000000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_SHIFT			35
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_SMASK			0x800000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_SHIFT			34
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_SMASK			0x400000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_SHIFT			33
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_SMASK			0x200000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_SHIFT			32
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_SMASK			0x100000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA15_DISALLOWED_PACKET_ERR_SHIFT				31
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA15_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA15_DISALLOWED_PACKET_ERR_SMASK				0x80000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA14_DISALLOWED_PACKET_ERR_SHIFT				30
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA14_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA14_DISALLOWED_PACKET_ERR_SMASK				0x40000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA13_DISALLOWED_PACKET_ERR_SHIFT				29
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA13_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA13_DISALLOWED_PACKET_ERR_SMASK				0x20000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA12_DISALLOWED_PACKET_ERR_SHIFT				28
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA12_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA12_DISALLOWED_PACKET_ERR_SMASK				0x10000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA11_DISALLOWED_PACKET_ERR_SHIFT				27
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA11_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA11_DISALLOWED_PACKET_ERR_SMASK				0x8000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA10_DISALLOWED_PACKET_ERR_SHIFT				26
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA10_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA10_DISALLOWED_PACKET_ERR_SMASK				0x4000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA9_DISALLOWED_PACKET_ERR_SHIFT				25
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA9_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA9_DISALLOWED_PACKET_ERR_SMASK				0x2000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA8_DISALLOWED_PACKET_ERR_SHIFT				24
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA8_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA8_DISALLOWED_PACKET_ERR_SMASK				0x1000000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA7_DISALLOWED_PACKET_ERR_SHIFT				23
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA7_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA7_DISALLOWED_PACKET_ERR_SMASK				0x800000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA6_DISALLOWED_PACKET_ERR_SHIFT				22
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA6_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA6_DISALLOWED_PACKET_ERR_SMASK				0x400000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA5_DISALLOWED_PACKET_ERR_SHIFT				21
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA5_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA5_DISALLOWED_PACKET_ERR_SMASK				0x200000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA4_DISALLOWED_PACKET_ERR_SHIFT				20
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA4_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA4_DISALLOWED_PACKET_ERR_SMASK				0x100000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA3_DISALLOWED_PACKET_ERR_SHIFT				19
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA3_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA3_DISALLOWED_PACKET_ERR_SMASK				0x80000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA2_DISALLOWED_PACKET_ERR_SHIFT				18
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA2_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA2_DISALLOWED_PACKET_ERR_SMASK				0x40000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA1_DISALLOWED_PACKET_ERR_SHIFT				17
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA1_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA1_DISALLOWED_PACKET_ERR_SMASK				0x20000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA0_DISALLOWED_PACKET_ERR_SHIFT				16
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA0_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA0_DISALLOWED_PACKET_ERR_SMASK				0x10000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_CONFIG_PARITY_ERR_SHIFT					15
#define WFR_SEND_EGRESS_ERR_MASK_TX_CONFIG_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_CONFIG_PARITY_ERR_SMASK					0x8000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SBRD_CTL_CSR_PARITY_ERR_SHIFT				14
#define WFR_SEND_EGRESS_ERR_MASK_TX_SBRD_CTL_CSR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SBRD_CTL_CSR_PARITY_ERR_SMASK				0x4000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_CSR_PARITY_ERR_SHIFT					13
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_CSR_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LAUNCH_CSR_PARITY_ERR_SMASK					0x2000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_ILLEGAL_VL_ERR_SHIFT					12
#define WFR_SEND_EGRESS_ERR_MASK_TX_ILLEGAL_VL_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_ILLEGAL_VL_ERR_SMASK					0x1000ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_SHIFT			11
#define WFR_SEND_EGRESS_ERR_MASK_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_SMASK			0x800ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA_LAUNCH_INTF_PARITY_ERR_SHIFT				8
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA_LAUNCH_INTF_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_SDMA_LAUNCH_INTF_PARITY_ERR_SMASK				0x100ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_PIO_LAUNCH_INTF_PARITY_ERR_SHIFT				7
#define WFR_SEND_EGRESS_ERR_MASK_TX_PIO_LAUNCH_INTF_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_PIO_LAUNCH_INTF_PARITY_ERR_SMASK				0x80ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_INCORRECT_LINK_STATE_ERR_SHIFT				5
#define WFR_SEND_EGRESS_ERR_MASK_TX_INCORRECT_LINK_STATE_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_INCORRECT_LINK_STATE_ERR_SMASK				0x20ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LINKDOWN_ERR_SHIFT						4
#define WFR_SEND_EGRESS_ERR_MASK_TX_LINKDOWN_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_LINKDOWN_ERR_SMASK						0x10ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_SHIFT			3
#define WFR_SEND_EGRESS_ERR_MASK_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_SMASK			0x8ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_PKT_INTEGRITY_MEM_UNC_ERR_SHIFT				1
#define WFR_SEND_EGRESS_ERR_MASK_TX_PKT_INTEGRITY_MEM_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_PKT_INTEGRITY_MEM_UNC_ERR_SMASK				0x2ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_PKT_INTEGRITY_MEM_COR_ERR_SHIFT				0
#define WFR_SEND_EGRESS_ERR_MASK_TX_PKT_INTEGRITY_MEM_COR_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_MASK_TX_PKT_INTEGRITY_MEM_COR_ERR_SMASK				0x1ull
/*
* Table #21 of 240_TXE_Registers.xml - SendEgressErrClear
* This CSR is used to clear an error or errors for the send egress mechanism. 
* Each bit that is written as 1 will clear down the corresponding error 
* case.
*/
#define WFR_SEND_EGRESS_ERR_CLEAR								(WFR_TXE + 0x000000000090)
#define WFR_SEND_EGRESS_ERR_CLEAR_RESETCSR							0x0000000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_PIO_MEMORY_CSR_UNC_ERR_SHIFT				63
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_PIO_MEMORY_CSR_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_PIO_MEMORY_CSR_UNC_ERR_SMASK				0x8000000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_SHIFT				62
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_SMASK				0x4000000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_EGRESS_FIFO_COR_ERR_SHIFT					61
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_EGRESS_FIFO_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_EGRESS_FIFO_COR_ERR_SMASK					0x2000000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_PIO_MEMORY_COR_ERR_SHIFT				60
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_PIO_MEMORY_COR_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_PIO_MEMORY_COR_ERR_SMASK				0x1000000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_SDMA_MEMORY_COR_ERR_SHIFT				59
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_SDMA_MEMORY_COR_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_SDMA_MEMORY_COR_ERR_SMASK				0x800000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SB_HDR_COR_ERR_SHIFT					58
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SB_HDR_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SB_HDR_COR_ERR_SMASK					0x400000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_CREDIT_OVERRUN_ERR_SHIFT					57
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_CREDIT_OVERRUN_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_CREDIT_OVERRUN_ERR_SMASK					0x200000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO8_COR_ERR_SHIFT					56
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO8_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO8_COR_ERR_SMASK					0x100000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO7_COR_ERR_SHIFT					55
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO7_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO7_COR_ERR_SMASK					0x80000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO6_COR_ERR_SHIFT					54
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO6_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO6_COR_ERR_SMASK					0x40000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO5_COR_ERR_SHIFT					53
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO5_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO5_COR_ERR_SMASK					0x20000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO4_COR_ERR_SHIFT					52
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO4_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO4_COR_ERR_SMASK					0x10000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO3_COR_ERR_SHIFT					51
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO3_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO3_COR_ERR_SMASK					0x8000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO2_COR_ERR_SHIFT					50
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO2_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO2_COR_ERR_SMASK					0x4000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO1_COR_ERR_SHIFT					49
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO1_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO1_COR_ERR_SMASK					0x2000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO0_COR_ERR_SHIFT					48
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO0_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO0_COR_ERR_SMASK					0x1000000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_CREDIT_RETURN_VL_ERR_SHIFT					47
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_CREDIT_RETURN_VL_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_CREDIT_RETURN_VL_ERR_SMASK					0x800000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_HCRC_INSERTION_ERR_SHIFT					46
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_HCRC_INSERTION_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_HCRC_INSERTION_ERR_SMASK					0x400000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_EGRESS_FIFO_UNC_ERR_SHIFT					45
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_EGRESS_FIFO_UNC_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_EGRESS_FIFO_UNC_ERR_SMASK					0x200000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_PIO_MEMORY_UNC_ERR_SHIFT				44
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_PIO_MEMORY_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_PIO_MEMORY_UNC_ERR_SMASK				0x100000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_SDMA_MEMORY_UNC_ERR_SHIFT				43
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_SDMA_MEMORY_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_READ_SDMA_MEMORY_UNC_ERR_SMASK				0x80000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SB_HDR_UNC_ERR_SHIFT					42
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SB_HDR_UNC_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SB_HDR_UNC_ERR_SMASK					0x40000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_CREDIT_RETURN_PARITY_ERR_SHIFT				41
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_CREDIT_RETURN_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_CREDIT_RETURN_PARITY_ERR_SMASK				0x20000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_SHIFT			40
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_SMASK			0x10000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_SHIFT			39
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_SMASK			0x8000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_SHIFT			38
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_SMASK			0x4000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_SHIFT			37
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_SMASK			0x2000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_SHIFT			36
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_SMASK			0x1000000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_SHIFT			35
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_SMASK			0x800000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_SHIFT			34
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_SMASK			0x400000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_SHIFT			33
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_SMASK			0x200000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_SHIFT			32
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_SMASK			0x100000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA15_DISALLOWED_PACKET_ERR_SHIFT				31
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA15_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA15_DISALLOWED_PACKET_ERR_SMASK				0x80000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA14_DISALLOWED_PACKET_ERR_SHIFT				30
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA14_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA14_DISALLOWED_PACKET_ERR_SMASK				0x40000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA13_DISALLOWED_PACKET_ERR_SHIFT				29
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA13_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA13_DISALLOWED_PACKET_ERR_SMASK				0x20000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA12_DISALLOWED_PACKET_ERR_SHIFT				28
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA12_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA12_DISALLOWED_PACKET_ERR_SMASK				0x10000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA11_DISALLOWED_PACKET_ERR_SHIFT				27
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA11_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA11_DISALLOWED_PACKET_ERR_SMASK				0x8000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA10_DISALLOWED_PACKET_ERR_SHIFT				26
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA10_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA10_DISALLOWED_PACKET_ERR_SMASK				0x4000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA9_DISALLOWED_PACKET_ERR_SHIFT				25
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA9_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA9_DISALLOWED_PACKET_ERR_SMASK				0x2000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA8_DISALLOWED_PACKET_ERR_SHIFT				24
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA8_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA8_DISALLOWED_PACKET_ERR_SMASK				0x1000000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA7_DISALLOWED_PACKET_ERR_SHIFT				23
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA7_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA7_DISALLOWED_PACKET_ERR_SMASK				0x800000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA6_DISALLOWED_PACKET_ERR_SHIFT				22
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA6_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA6_DISALLOWED_PACKET_ERR_SMASK				0x400000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA5_DISALLOWED_PACKET_ERR_SHIFT				21
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA5_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA5_DISALLOWED_PACKET_ERR_SMASK				0x200000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA4_DISALLOWED_PACKET_ERR_SHIFT				20
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA4_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA4_DISALLOWED_PACKET_ERR_SMASK				0x100000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA3_DISALLOWED_PACKET_ERR_SHIFT				19
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA3_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA3_DISALLOWED_PACKET_ERR_SMASK				0x80000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA2_DISALLOWED_PACKET_ERR_SHIFT				18
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA2_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA2_DISALLOWED_PACKET_ERR_SMASK				0x40000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA1_DISALLOWED_PACKET_ERR_SHIFT				17
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA1_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA1_DISALLOWED_PACKET_ERR_SMASK				0x20000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA0_DISALLOWED_PACKET_ERR_SHIFT				16
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA0_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA0_DISALLOWED_PACKET_ERR_SMASK				0x10000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_CONFIG_PARITY_ERR_SHIFT					15
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_CONFIG_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_CONFIG_PARITY_ERR_SMASK					0x8000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SBRD_CTL_CSR_PARITY_ERR_SHIFT				14
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SBRD_CTL_CSR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SBRD_CTL_CSR_PARITY_ERR_SMASK				0x4000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_CSR_PARITY_ERR_SHIFT				13
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_CSR_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LAUNCH_CSR_PARITY_ERR_SMASK				0x2000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_ILLEGAL_VL_ERR_SHIFT					12
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_ILLEGAL_VL_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_ILLEGAL_VL_ERR_SMASK					0x1000ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_SHIFT			11
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_SMASK			0x800ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA_LAUNCH_INTF_PARITY_ERR_SHIFT				8
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA_LAUNCH_INTF_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_SDMA_LAUNCH_INTF_PARITY_ERR_SMASK				0x100ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_PIO_LAUNCH_INTF_PARITY_ERR_SHIFT				7
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_PIO_LAUNCH_INTF_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_PIO_LAUNCH_INTF_PARITY_ERR_SMASK				0x80ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_INCORRECT_LINK_STATE_ERR_SHIFT				5
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_INCORRECT_LINK_STATE_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_INCORRECT_LINK_STATE_ERR_SMASK				0x20ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LINKDOWN_ERR_SHIFT						4
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LINKDOWN_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_LINKDOWN_ERR_SMASK						0x10ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_SHIFT			3
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_SMASK			0x8ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_PKT_INTEGRITY_MEM_UNC_ERR_SHIFT				1
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_PKT_INTEGRITY_MEM_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_PKT_INTEGRITY_MEM_UNC_ERR_SMASK				0x2ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_PKT_INTEGRITY_MEM_COR_ERR_SHIFT				0
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_PKT_INTEGRITY_MEM_COR_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_CLEAR_TX_PKT_INTEGRITY_MEM_COR_ERR_SMASK				0x1ull
/*
* Table #22 of 240_TXE_Registers.xml - SendEgressErrForce
* This CSR is used to force the setting of an error or errors for the send 
* egress mechanism. Each bit that is written as 1 will set the corresponding 
* error case. This feature is for testing purposes.
*/
#define WFR_SEND_EGRESS_ERR_FORCE								(WFR_TXE + 0x000000000098)
#define WFR_SEND_EGRESS_ERR_FORCE_RESETCSR							0x0000000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_PIO_MEMORY_CSR_UNC_ERR_SHIFT				63
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_PIO_MEMORY_CSR_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_PIO_MEMORY_CSR_UNC_ERR_SMASK				0x8000000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_SHIFT				62
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_SMASK				0x4000000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_EGRESS_FIFO_COR_ERR_SHIFT					61
#define WFR_SEND_EGRESS_ERR_FORCE_TX_EGRESS_FIFO_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_EGRESS_FIFO_COR_ERR_SMASK					0x2000000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_PIO_MEMORY_COR_ERR_SHIFT				60
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_PIO_MEMORY_COR_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_PIO_MEMORY_COR_ERR_SMASK				0x1000000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_SDMA_MEMORY_COR_ERR_SHIFT				59
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_SDMA_MEMORY_COR_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_SDMA_MEMORY_COR_ERR_SMASK				0x800000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SB_HDR_COR_ERR_SHIFT					58
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SB_HDR_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SB_HDR_COR_ERR_SMASK					0x400000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_CREDIT_OVERRUN_ERR_SHIFT					57
#define WFR_SEND_EGRESS_ERR_FORCE_TX_CREDIT_OVERRUN_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_CREDIT_OVERRUN_ERR_SMASK					0x200000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO8_COR_ERR_SHIFT					56
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO8_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO8_COR_ERR_SMASK					0x100000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO7_COR_ERR_SHIFT					55
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO7_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO7_COR_ERR_SMASK					0x80000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO6_COR_ERR_SHIFT					54
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO6_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO6_COR_ERR_SMASK					0x40000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO5_COR_ERR_SHIFT					53
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO5_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO5_COR_ERR_SMASK					0x20000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO4_COR_ERR_SHIFT					52
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO4_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO4_COR_ERR_SMASK					0x10000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO3_COR_ERR_SHIFT					51
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO3_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO3_COR_ERR_SMASK					0x8000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO2_COR_ERR_SHIFT					50
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO2_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO2_COR_ERR_SMASK					0x4000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO1_COR_ERR_SHIFT					49
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO1_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO1_COR_ERR_SMASK					0x2000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO0_COR_ERR_SHIFT					48
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO0_COR_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO0_COR_ERR_SMASK					0x1000000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_CREDIT_RETURN_VL_ERR_SHIFT					47
#define WFR_SEND_EGRESS_ERR_FORCE_TX_CREDIT_RETURN_VL_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_CREDIT_RETURN_VL_ERR_SMASK					0x800000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_HCRC_INSERTION_ERR_SHIFT					46
#define WFR_SEND_EGRESS_ERR_FORCE_TX_HCRC_INSERTION_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_HCRC_INSERTION_ERR_SMASK					0x400000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_EGRESS_FIFO_UNC_ERR_SHIFT					45
#define WFR_SEND_EGRESS_ERR_FORCE_TX_EGRESS_FIFO_UNC_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_EGRESS_FIFO_UNC_ERR_SMASK					0x200000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_PIO_MEMORY_UNC_ERR_SHIFT				44
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_PIO_MEMORY_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_PIO_MEMORY_UNC_ERR_SMASK				0x100000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_SDMA_MEMORY_UNC_ERR_SHIFT				43
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_SDMA_MEMORY_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_READ_SDMA_MEMORY_UNC_ERR_SMASK				0x80000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SB_HDR_UNC_ERR_SHIFT					42
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SB_HDR_UNC_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SB_HDR_UNC_ERR_SMASK					0x40000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_CREDIT_RETURN_PARITY_ERR_SHIFT				41
#define WFR_SEND_EGRESS_ERR_FORCE_TX_CREDIT_RETURN_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_CREDIT_RETURN_PARITY_ERR_SMASK				0x20000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_SHIFT			40
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_SMASK			0x10000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_SHIFT			39
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_SMASK			0x8000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_SHIFT			38
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_SMASK			0x4000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_SHIFT			37
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_SMASK			0x2000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_SHIFT			36
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_SMASK			0x1000000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_SHIFT			35
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_SMASK			0x800000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_SHIFT			34
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_SMASK			0x400000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_SHIFT			33
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_SMASK			0x200000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_SHIFT			32
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_SMASK			0x100000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA15_DISALLOWED_PACKET_ERR_SHIFT				31
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA15_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA15_DISALLOWED_PACKET_ERR_SMASK				0x80000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA14_DISALLOWED_PACKET_ERR_SHIFT				30
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA14_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA14_DISALLOWED_PACKET_ERR_SMASK				0x40000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA13_DISALLOWED_PACKET_ERR_SHIFT				29
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA13_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA13_DISALLOWED_PACKET_ERR_SMASK				0x20000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA12_DISALLOWED_PACKET_ERR_SHIFT				28
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA12_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA12_DISALLOWED_PACKET_ERR_SMASK				0x10000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA11_DISALLOWED_PACKET_ERR_SHIFT				27
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA11_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA11_DISALLOWED_PACKET_ERR_SMASK				0x8000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA10_DISALLOWED_PACKET_ERR_SHIFT				26
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA10_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA10_DISALLOWED_PACKET_ERR_SMASK				0x4000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA9_DISALLOWED_PACKET_ERR_SHIFT				25
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA9_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA9_DISALLOWED_PACKET_ERR_SMASK				0x2000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA8_DISALLOWED_PACKET_ERR_SHIFT				24
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA8_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA8_DISALLOWED_PACKET_ERR_SMASK				0x1000000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA7_DISALLOWED_PACKET_ERR_SHIFT				23
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA7_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA7_DISALLOWED_PACKET_ERR_SMASK				0x800000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA6_DISALLOWED_PACKET_ERR_SHIFT				22
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA6_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA6_DISALLOWED_PACKET_ERR_SMASK				0x400000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA5_DISALLOWED_PACKET_ERR_SHIFT				21
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA5_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA5_DISALLOWED_PACKET_ERR_SMASK				0x200000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA4_DISALLOWED_PACKET_ERR_SHIFT				20
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA4_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA4_DISALLOWED_PACKET_ERR_SMASK				0x100000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA3_DISALLOWED_PACKET_ERR_SHIFT				19
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA3_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA3_DISALLOWED_PACKET_ERR_SMASK				0x80000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA2_DISALLOWED_PACKET_ERR_SHIFT				18
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA2_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA2_DISALLOWED_PACKET_ERR_SMASK				0x40000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA1_DISALLOWED_PACKET_ERR_SHIFT				17
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA1_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA1_DISALLOWED_PACKET_ERR_SMASK				0x20000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA0_DISALLOWED_PACKET_ERR_SHIFT				16
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA0_DISALLOWED_PACKET_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA0_DISALLOWED_PACKET_ERR_SMASK				0x10000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_CONFIG_PARITY_ERR_SHIFT					15
#define WFR_SEND_EGRESS_ERR_FORCE_TX_CONFIG_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_CONFIG_PARITY_ERR_SMASK					0x8000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SBRD_CTL_CSR_PARITY_ERR_SHIFT				14
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SBRD_CTL_CSR_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SBRD_CTL_CSR_PARITY_ERR_SMASK				0x4000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_CSR_PARITY_ERR_SHIFT				13
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_CSR_PARITY_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LAUNCH_CSR_PARITY_ERR_SMASK				0x2000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_ILLEGAL_VL_ERR_SHIFT					12
#define WFR_SEND_EGRESS_ERR_FORCE_TX_ILLEGAL_VL_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_ILLEGAL_VL_ERR_SMASK					0x1000ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_SHIFT			11
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_SMASK			0x800ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA_LAUNCH_INTF_PARITY_ERR_SHIFT				8
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA_LAUNCH_INTF_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_SDMA_LAUNCH_INTF_PARITY_ERR_SMASK				0x100ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_PIO_LAUNCH_INTF_PARITY_ERR_SHIFT				7
#define WFR_SEND_EGRESS_ERR_FORCE_TX_PIO_LAUNCH_INTF_PARITY_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_PIO_LAUNCH_INTF_PARITY_ERR_SMASK				0x80ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_INCORRECT_LINK_STATE_ERR_SHIFT				5
#define WFR_SEND_EGRESS_ERR_FORCE_TX_INCORRECT_LINK_STATE_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_INCORRECT_LINK_STATE_ERR_SMASK				0x20ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LINKDOWN_ERR_SHIFT						4
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LINKDOWN_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_LINKDOWN_ERR_SMASK						0x10ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_SHIFT			3
#define WFR_SEND_EGRESS_ERR_FORCE_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_MASK			0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_SMASK			0x8ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_PKT_INTEGRITY_MEM_UNC_ERR_SHIFT				1
#define WFR_SEND_EGRESS_ERR_FORCE_TX_PKT_INTEGRITY_MEM_UNC_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_PKT_INTEGRITY_MEM_UNC_ERR_SMASK				0x2ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_PKT_INTEGRITY_MEM_COR_ERR_SHIFT				0
#define WFR_SEND_EGRESS_ERR_FORCE_TX_PKT_INTEGRITY_MEM_COR_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_FORCE_TX_PKT_INTEGRITY_MEM_COR_ERR_SMASK				0x1ull
/*
* Table #23 of 240_TXE_Registers.xml - SendBthQP
* This CSR is used to specify the QP value used for identifying KDETH packets 
* for the send-side packet integrity checks. In normal use, software should 
* program this to the same value as RcvBthQP. The reason for having two CSRs for 
* the same value is to separate TX and RX implementation.
*/
#define WFR_SEND_BTH_QP										(WFR_TXE + 0x0000000000A0)
#define WFR_SEND_BTH_QP_RESETCSR								0x0000000000000000ull
#define WFR_SEND_BTH_QP_KDETH_QP_SHIFT								16
#define WFR_SEND_BTH_QP_KDETH_QP_MASK								0xFFull
#define WFR_SEND_BTH_QP_KDETH_QP_SMASK								0xFF0000ull
/*
* Table #24 of 240_TXE_Registers.xml - SendStaticRateControl
* This CSR controls the static rate control mechanism for the egress 
* port.
*/
#define WFR_SEND_STATIC_RATE_CONTROL								(WFR_TXE + 0x0000000000A8)
#define WFR_SEND_STATIC_RATE_CONTROL_RESETCSR							0x0000000000000000ull
#define WFR_SEND_STATIC_RATE_CONTROL_PBC_SRC_COUNT_SHIFT					32
#define WFR_SEND_STATIC_RATE_CONTROL_PBC_SRC_COUNT_MASK						0xFFFFull
#define WFR_SEND_STATIC_RATE_CONTROL_PBC_SRC_COUNT_SMASK					0xFFFF00000000ull
#define WFR_SEND_STATIC_RATE_CONTROL_CSR_SRC_COUNT_SHIFT					16
#define WFR_SEND_STATIC_RATE_CONTROL_CSR_SRC_COUNT_MASK						0xFFFFull
#define WFR_SEND_STATIC_RATE_CONTROL_CSR_SRC_COUNT_SMASK					0xFFFF0000ull
#define WFR_SEND_STATIC_RATE_CONTROL_CSR_SRC_RELOAD_SHIFT					0
#define WFR_SEND_STATIC_RATE_CONTROL_CSR_SRC_RELOAD_MASK					0xFFFFull
#define WFR_SEND_STATIC_RATE_CONTROL_CSR_SRC_RELOAD_SMASK					0xFFFFull
/*
* Table #25 of 240_TXE_Registers.xml - SendSC2VLt0
* This CSR specifies entries in the SC2VL_t mapping table. This is used for the 
* CheckVLMapping and CheckBypassVLMapping packet integrity checks during packet 
* egress.
*/
#define WFR_SEND_SC2VLT0									(WFR_TXE + 0x0000000000B0)
#define WFR_SEND_SC2VLT0_RESETCSR								0x0000000000000000ull
#define WFR_SEND_SC2VLT0_SC7_SHIFT								56
#define WFR_SEND_SC2VLT0_SC7_MASK								0xFull
#define WFR_SEND_SC2VLT0_SC7_SMASK								0xF00000000000000ull
#define WFR_SEND_SC2VLT0_SC6_SHIFT								48
#define WFR_SEND_SC2VLT0_SC6_MASK								0xFull
#define WFR_SEND_SC2VLT0_SC6_SMASK								0xF000000000000ull
#define WFR_SEND_SC2VLT0_SC5_SHIFT								40
#define WFR_SEND_SC2VLT0_SC5_MASK								0xFull
#define WFR_SEND_SC2VLT0_SC5_SMASK								0xF0000000000ull
#define WFR_SEND_SC2VLT0_SC4_SHIFT								32
#define WFR_SEND_SC2VLT0_SC4_MASK								0xFull
#define WFR_SEND_SC2VLT0_SC4_SMASK								0xF00000000ull
#define WFR_SEND_SC2VLT0_SC3_SHIFT								24
#define WFR_SEND_SC2VLT0_SC3_MASK								0xFull
#define WFR_SEND_SC2VLT0_SC3_SMASK								0xF000000ull
#define WFR_SEND_SC2VLT0_SC2_SHIFT								16
#define WFR_SEND_SC2VLT0_SC2_MASK								0xFull
#define WFR_SEND_SC2VLT0_SC2_SMASK								0xF0000ull
#define WFR_SEND_SC2VLT0_SC1_SHIFT								8
#define WFR_SEND_SC2VLT0_SC1_MASK								0xFull
#define WFR_SEND_SC2VLT0_SC1_SMASK								0xF00ull
#define WFR_SEND_SC2VLT0_SC0_SHIFT								0
#define WFR_SEND_SC2VLT0_SC0_MASK								0xFull
#define WFR_SEND_SC2VLT0_SC0_SMASK								0xFull
/*
* Table #26 of 240_TXE_Registers.xml - SendSC2VLt1
* This CSR specifies entries in the SC2VL_t mapping table. This is used for the 
* CheckVLMapping and CheckBypassVLMapping packet integrity checks during packet 
* egress.
*/
#define WFR_SEND_SC2VLT1									(WFR_TXE + 0x0000000000B8)
#define WFR_SEND_SC2VLT1_RESETCSR								0x0000000000000000ull
#define WFR_SEND_SC2VLT1_SC15_SHIFT								56
#define WFR_SEND_SC2VLT1_SC15_MASK								0xFull
#define WFR_SEND_SC2VLT1_SC15_SMASK								0xF00000000000000ull
#define WFR_SEND_SC2VLT1_SC14_SHIFT								48
#define WFR_SEND_SC2VLT1_SC14_MASK								0xFull
#define WFR_SEND_SC2VLT1_SC14_SMASK								0xF000000000000ull
#define WFR_SEND_SC2VLT1_SC13_SHIFT								40
#define WFR_SEND_SC2VLT1_SC13_MASK								0xFull
#define WFR_SEND_SC2VLT1_SC13_SMASK								0xF0000000000ull
#define WFR_SEND_SC2VLT1_SC12_SHIFT								32
#define WFR_SEND_SC2VLT1_SC12_MASK								0xFull
#define WFR_SEND_SC2VLT1_SC12_SMASK								0xF00000000ull
#define WFR_SEND_SC2VLT1_SC11_SHIFT								24
#define WFR_SEND_SC2VLT1_SC11_MASK								0xFull
#define WFR_SEND_SC2VLT1_SC11_SMASK								0xF000000ull
#define WFR_SEND_SC2VLT1_SC10_SHIFT								16
#define WFR_SEND_SC2VLT1_SC10_MASK								0xFull
#define WFR_SEND_SC2VLT1_SC10_SMASK								0xF0000ull
#define WFR_SEND_SC2VLT1_SC9_SHIFT								8
#define WFR_SEND_SC2VLT1_SC9_MASK								0xFull
#define WFR_SEND_SC2VLT1_SC9_SMASK								0xF00ull
#define WFR_SEND_SC2VLT1_SC8_SHIFT								0
#define WFR_SEND_SC2VLT1_SC8_MASK								0xFull
#define WFR_SEND_SC2VLT1_SC8_SMASK								0xFull
/*
* Table #27 of 240_TXE_Registers.xml - SendSC2VLt2
* This CSR specifies entries in the SC2VL_t mapping table. This is used for the 
* CheckVLMapping and CheckBypassVLMapping packet integrity checks during packet 
* egress.
*/
#define WFR_SEND_SC2VLT2									(WFR_TXE + 0x0000000000C0)
#define WFR_SEND_SC2VLT2_RESETCSR								0x0000000000000000ull
#define WFR_SEND_SC2VLT2_SC23_SHIFT								56
#define WFR_SEND_SC2VLT2_SC23_MASK								0xFull
#define WFR_SEND_SC2VLT2_SC23_SMASK								0xF00000000000000ull
#define WFR_SEND_SC2VLT2_SC22_SHIFT								48
#define WFR_SEND_SC2VLT2_SC22_MASK								0xFull
#define WFR_SEND_SC2VLT2_SC22_SMASK								0xF000000000000ull
#define WFR_SEND_SC2VLT2_SC21_SHIFT								40
#define WFR_SEND_SC2VLT2_SC21_MASK								0xFull
#define WFR_SEND_SC2VLT2_SC21_SMASK								0xF0000000000ull
#define WFR_SEND_SC2VLT2_SC20_SHIFT								32
#define WFR_SEND_SC2VLT2_SC20_MASK								0xFull
#define WFR_SEND_SC2VLT2_SC20_SMASK								0xF00000000ull
#define WFR_SEND_SC2VLT2_SC19_SHIFT								24
#define WFR_SEND_SC2VLT2_SC19_MASK								0xFull
#define WFR_SEND_SC2VLT2_SC19_SMASK								0xF000000ull
#define WFR_SEND_SC2VLT2_SC18_SHIFT								16
#define WFR_SEND_SC2VLT2_SC18_MASK								0xFull
#define WFR_SEND_SC2VLT2_SC18_SMASK								0xF0000ull
#define WFR_SEND_SC2VLT2_SC17_SHIFT								8
#define WFR_SEND_SC2VLT2_SC17_MASK								0xFull
#define WFR_SEND_SC2VLT2_SC17_SMASK								0xF00ull
#define WFR_SEND_SC2VLT2_SC16_SHIFT								0
#define WFR_SEND_SC2VLT2_SC16_MASK								0xFull
#define WFR_SEND_SC2VLT2_SC16_SMASK								0xFull
/*
* Table #28 of 240_TXE_Registers.xml - SendSC2VLt3
* This CSR specifies entries in the SC2VL_t mapping table. This is used for the 
* CheckVLMapping and CheckBypassVLMapping packet integrity checks during packet 
* egress.
*/
#define WFR_SEND_SC2VLT3									(WFR_TXE + 0x0000000000C8)
#define WFR_SEND_SC2VLT3_RESETCSR								0x0000000000000000ull
#define WFR_SEND_SC2VLT3_SC31_SHIFT								56
#define WFR_SEND_SC2VLT3_SC31_MASK								0xFull
#define WFR_SEND_SC2VLT3_SC31_SMASK								0xF00000000000000ull
#define WFR_SEND_SC2VLT3_SC30_SHIFT								48
#define WFR_SEND_SC2VLT3_SC30_MASK								0xFull
#define WFR_SEND_SC2VLT3_SC30_SMASK								0xF000000000000ull
#define WFR_SEND_SC2VLT3_SC29_SHIFT								40
#define WFR_SEND_SC2VLT3_SC29_MASK								0xFull
#define WFR_SEND_SC2VLT3_SC29_SMASK								0xF0000000000ull
#define WFR_SEND_SC2VLT3_SC28_SHIFT								32
#define WFR_SEND_SC2VLT3_SC28_MASK								0xFull
#define WFR_SEND_SC2VLT3_SC28_SMASK								0xF00000000ull
#define WFR_SEND_SC2VLT3_SC27_SHIFT								24
#define WFR_SEND_SC2VLT3_SC27_MASK								0xFull
#define WFR_SEND_SC2VLT3_SC27_SMASK								0xF000000ull
#define WFR_SEND_SC2VLT3_SC26_SHIFT								16
#define WFR_SEND_SC2VLT3_SC26_MASK								0xFull
#define WFR_SEND_SC2VLT3_SC26_SMASK								0xF0000ull
#define WFR_SEND_SC2VLT3_SC25_SHIFT								8
#define WFR_SEND_SC2VLT3_SC25_MASK								0xFull
#define WFR_SEND_SC2VLT3_SC25_SMASK								0xF00ull
#define WFR_SEND_SC2VLT3_SC24_SHIFT								0
#define WFR_SEND_SC2VLT3_SC24_MASK								0xFull
#define WFR_SEND_SC2VLT3_SC24_SMASK								0xFull
/*
* Table #29 of 240_TXE_Registers.xml - SendLenCheck0
* This CSR specifies a packet length limit per VL. This is used for the 
* DisallowTooLongIBPackets packet integrity check during packet 
* egress.
*/
#define WFR_SEND_LEN_CHECK0									(WFR_TXE + 0x0000000000D0)
#define WFR_SEND_LEN_CHECK0_RESETCSR								0x0000000000000000ull
#define WFR_SEND_LEN_CHECK0_LEN_VL3_SHIFT							36
#define WFR_SEND_LEN_CHECK0_LEN_VL3_MASK							0xFFFull
#define WFR_SEND_LEN_CHECK0_LEN_VL3_SMASK							0xFFF000000000ull
#define WFR_SEND_LEN_CHECK0_LEN_VL2_SHIFT							24
#define WFR_SEND_LEN_CHECK0_LEN_VL2_MASK							0xFFFull
#define WFR_SEND_LEN_CHECK0_LEN_VL2_SMASK							0xFFF000000ull
#define WFR_SEND_LEN_CHECK0_LEN_VL1_SHIFT							12
#define WFR_SEND_LEN_CHECK0_LEN_VL1_MASK							0xFFFull
#define WFR_SEND_LEN_CHECK0_LEN_VL1_SMASK							0xFFF000ull
#define WFR_SEND_LEN_CHECK0_LEN_VL0_SHIFT							0
#define WFR_SEND_LEN_CHECK0_LEN_VL0_MASK							0xFFFull
#define WFR_SEND_LEN_CHECK0_LEN_VL0_SMASK							0xFFFull
/*
* Table #30 of 240_TXE_Registers.xml - SendLenCheck1
* This CSR specifies a packet length limit per VL. This is used for the 
* DisallowTooLongIBPackets packet integrity check during packet 
* egress.
*/
#define WFR_SEND_LEN_CHECK1									(WFR_TXE + 0x0000000000D8)
#define WFR_SEND_LEN_CHECK1_RESETCSR								0x0000000000000000ull
#define WFR_SEND_LEN_CHECK1_LEN_VL15_SHIFT							48
#define WFR_SEND_LEN_CHECK1_LEN_VL15_MASK							0xFFFull
#define WFR_SEND_LEN_CHECK1_LEN_VL15_SMASK							0xFFF000000000000ull
#define WFR_SEND_LEN_CHECK1_LEN_VL7_SHIFT							36
#define WFR_SEND_LEN_CHECK1_LEN_VL7_MASK							0xFFFull
#define WFR_SEND_LEN_CHECK1_LEN_VL7_SMASK							0xFFF000000000ull
#define WFR_SEND_LEN_CHECK1_LEN_VL6_SHIFT							24
#define WFR_SEND_LEN_CHECK1_LEN_VL6_MASK							0xFFFull
#define WFR_SEND_LEN_CHECK1_LEN_VL6_SMASK							0xFFF000000ull
#define WFR_SEND_LEN_CHECK1_LEN_VL5_SHIFT							12
#define WFR_SEND_LEN_CHECK1_LEN_VL5_MASK							0xFFFull
#define WFR_SEND_LEN_CHECK1_LEN_VL5_SMASK							0xFFF000ull
#define WFR_SEND_LEN_CHECK1_LEN_VL4_SHIFT							0
#define WFR_SEND_LEN_CHECK1_LEN_VL4_MASK							0xFFFull
#define WFR_SEND_LEN_CHECK1_LEN_VL4_SMASK							0xFFFull
/*
* Table #31 of 240_TXE_Registers.xml - SendErrStatus
* This CSR reports error status for the send mechanism.
*/
#define WFR_SEND_ERR_STATUS									(WFR_TXE + 0x0000000000E0)
#define WFR_SEND_ERR_STATUS_RESETCSR								0x0000000000000000ull
#define WFR_SEND_ERR_STATUS_SEND_CSR_WRITE_BAD_ADDR_ERR_SHIFT					2
#define WFR_SEND_ERR_STATUS_SEND_CSR_WRITE_BAD_ADDR_ERR_MASK					0x1ull
#define WFR_SEND_ERR_STATUS_SEND_CSR_WRITE_BAD_ADDR_ERR_SMASK					0x4ull
#define WFR_SEND_ERR_STATUS_SEND_CSR_READ_BAD_ADDR_ERR_SHIFT					1
#define WFR_SEND_ERR_STATUS_SEND_CSR_READ_BAD_ADDR_ERR_MASK					0x1ull
#define WFR_SEND_ERR_STATUS_SEND_CSR_READ_BAD_ADDR_ERR_SMASK					0x2ull
#define WFR_SEND_ERR_STATUS_SEND_CSR_PARITY_ERR_SHIFT						0
#define WFR_SEND_ERR_STATUS_SEND_CSR_PARITY_ERR_MASK						0x1ull
#define WFR_SEND_ERR_STATUS_SEND_CSR_PARITY_ERR_SMASK						0x1ull
/*
* Table #32 of 240_TXE_Registers.xml - SendErrMask
* This CSR is used to set the error mask for the send mechanism.
*/
#define WFR_SEND_ERR_MASK									(WFR_TXE + 0x0000000000E8)
#define WFR_SEND_ERR_MASK_RESETCSR								0x0000000000000000ull
#define WFR_SEND_ERR_MASK_SEND_CSR_WRITE_BAD_ADDR_ERR_SHIFT					2
#define WFR_SEND_ERR_MASK_SEND_CSR_WRITE_BAD_ADDR_ERR_MASK					0x1ull
#define WFR_SEND_ERR_MASK_SEND_CSR_WRITE_BAD_ADDR_ERR_SMASK					0x4ull
#define WFR_SEND_ERR_MASK_SEND_CSR_READ_BAD_ADDR_ERR_SHIFT					1
#define WFR_SEND_ERR_MASK_SEND_CSR_READ_BAD_ADDR_ERR_MASK					0x1ull
#define WFR_SEND_ERR_MASK_SEND_CSR_READ_BAD_ADDR_ERR_SMASK					0x2ull
#define WFR_SEND_ERR_MASK_SEND_CSR_PARITY_ERR_SHIFT						0
#define WFR_SEND_ERR_MASK_SEND_CSR_PARITY_ERR_MASK						0x1ull
#define WFR_SEND_ERR_MASK_SEND_CSR_PARITY_ERR_SMASK						0x1ull
/*
* Table #33 of 240_TXE_Registers.xml - SendErrClear
* This CSR is used to clear an error or errors for the send mechanism. Each bit 
* that is written as 1 will clear down the corresponding error 
* case.
*/
#define WFR_SEND_ERR_CLEAR									(WFR_TXE + 0x0000000000F0)
#define WFR_SEND_ERR_CLEAR_RESETCSR								0x0000000000000000ull
#define WFR_SEND_ERR_CLEAR_SEND_CSR_WRITE_BAD_ADDR_ERR_SHIFT					2
#define WFR_SEND_ERR_CLEAR_SEND_CSR_WRITE_BAD_ADDR_ERR_MASK					0x1ull
#define WFR_SEND_ERR_CLEAR_SEND_CSR_WRITE_BAD_ADDR_ERR_SMASK					0x4ull
#define WFR_SEND_ERR_CLEAR_SEND_CSR_READ_BAD_ADDR_ERR_SHIFT					1
#define WFR_SEND_ERR_CLEAR_SEND_CSR_READ_BAD_ADDR_ERR_MASK					0x1ull
#define WFR_SEND_ERR_CLEAR_SEND_CSR_READ_BAD_ADDR_ERR_SMASK					0x2ull
#define WFR_SEND_ERR_CLEAR_SEND_CSR_PARITY_ERR_SHIFT						0
#define WFR_SEND_ERR_CLEAR_SEND_CSR_PARITY_ERR_MASK						0x1ull
#define WFR_SEND_ERR_CLEAR_SEND_CSR_PARITY_ERR_SMASK						0x1ull
/*
* Table #34 of 240_TXE_Registers.xml - SendErrForce
* This CSR is used to force the setting of an error or errors for the send 
* mechanism. Each bit that is written as 1 will set the corresponding error 
* case. This feature is for testing purposes.
*/
#define WFR_SEND_ERR_FORCE									(WFR_TXE + 0x0000000000F8)
#define WFR_SEND_ERR_FORCE_RESETCSR								0x0000000000000000ull
#define WFR_SEND_ERR_FORCE_SEND_CSR_WRITE_BAD_ADDR_ERR_SHIFT					2
#define WFR_SEND_ERR_FORCE_SEND_CSR_WRITE_BAD_ADDR_ERR_MASK					0x1ull
#define WFR_SEND_ERR_FORCE_SEND_CSR_WRITE_BAD_ADDR_ERR_SMASK					0x4ull
#define WFR_SEND_ERR_FORCE_SEND_CSR_READ_BAD_ADDR_ERR_SHIFT					1
#define WFR_SEND_ERR_FORCE_SEND_CSR_READ_BAD_ADDR_ERR_MASK					0x1ull
#define WFR_SEND_ERR_FORCE_SEND_CSR_READ_BAD_ADDR_ERR_SMASK					0x2ull
#define WFR_SEND_ERR_FORCE_SEND_CSR_PARITY_ERR_SHIFT						0
#define WFR_SEND_ERR_FORCE_SEND_CSR_PARITY_ERR_MASK						0x1ull
#define WFR_SEND_ERR_FORCE_SEND_CSR_PARITY_ERR_SMASK						0x1ull
/*
* Table #35 of 240_TXE_Registers.xml - SendLowPriorityList
* This array of CSRs is used to specify the low priority list for VL 
* arbitration. Each list entry contains a VL and a weight used by the VL 
* arbitration algorithm. Note that this forms a list of 16 entries, and each 
* entry can be an arbitration slot entry for any of the 8 data VLs. The 16 
* elements in the list do not correspond to the 16 different values for the 
* 4-bit VL field (16 is a coincidence).
*/
#define WFR_SEND_LOW_PRIORITY_LIST								(WFR_TXE + 0x000000000100)
#define WFR_SEND_LOW_PRIORITY_LIST_RESETCSR							0x0000000000000000ull
#define WFR_SEND_LOW_PRIORITY_LIST_VL_SHIFT							16
#define WFR_SEND_LOW_PRIORITY_LIST_VL_MASK							0x7ull
#define WFR_SEND_LOW_PRIORITY_LIST_VL_SMASK							0x70000ull
#define WFR_SEND_LOW_PRIORITY_LIST_WEIGHT_SHIFT							0
#define WFR_SEND_LOW_PRIORITY_LIST_WEIGHT_MASK							0xFFull
#define WFR_SEND_LOW_PRIORITY_LIST_WEIGHT_SMASK							0xFFull
/*
* Table #36 of 240_TXE_Registers.xml - SendHighPriorityList
* This array of CSRs is used to specify the high priority list for VL 
* arbitration. Each list entry contains a VL and a weight used by the VL 
* arbitration algorithm. Note that this forms a list of 16 entries, and each 
* entry can be an arbitration slot entry for any of the 8 data VLs. The 16 
* elements in the list do not correspond to the 16 different values for the 
* 4-bit VL field (16 is a coincidence).
*/
#define WFR_SEND_HIGH_PRIORITY_LIST								(WFR_TXE + 0x000000000180)
#define WFR_SEND_HIGH_PRIORITY_LIST_RESETCSR							0x0000000000000000ull
#define WFR_SEND_HIGH_PRIORITY_LIST_VL_SHIFT							16
#define WFR_SEND_HIGH_PRIORITY_LIST_VL_MASK							0x7ull
#define WFR_SEND_HIGH_PRIORITY_LIST_VL_SMASK							0x70000ull
#define WFR_SEND_HIGH_PRIORITY_LIST_WEIGHT_SHIFT						0
#define WFR_SEND_HIGH_PRIORITY_LIST_WEIGHT_MASK							0xFFull
#define WFR_SEND_HIGH_PRIORITY_LIST_WEIGHT_SMASK						0xFFull
/*
* Table #37 of 240_TXE_Registers.xml - SendContextSetCtrl
* This CSR array is used to configure context sets. Each context set consists of 
* 8 consecutive send contexts, and allows those send contexts to be aggregated 
* into groups of 1, 2, 4 or 8 contexts for the purpose of grouped credit 
* return.
*/
#define WFR_SEND_CONTEXT_SET_CTRL								(WFR_TXE + 0x000000000200)
#define WFR_SEND_CONTEXT_SET_CTRL_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CONTEXT_SET_CTRL_GROUP_SIZE_SHIFT						0
#define WFR_SEND_CONTEXT_SET_CTRL_GROUP_SIZE_MASK						0x3ull
#define WFR_SEND_CONTEXT_SET_CTRL_GROUP_SIZE_SMASK						0x3ull
/*
* Table #38 of 240_TXE_Registers.xml - SendCounterArray32
* This CSR array is used to access 32-bit send counters.
*/
#define WFR_SEND_COUNTER_ARRAY32								(WFR_TXE + 0x000000000300)
#define WFR_SEND_COUNTER_ARRAY32_RESETCSR							0x0000000000000000ull
#define WFR_SEND_COUNTER_ARRAY32_CNT_SHIFT							0
#define WFR_SEND_COUNTER_ARRAY32_CNT_MASK							0xFFFFFFFFull
#define WFR_SEND_COUNTER_ARRAY32_CNT_SMASK							0xFFFFFFFFull
/*
* Table #39 of 240_TXE_Registers.xml - SendCounterArray64
* This CSR array is used to access 64-bit send counters.
*/
#define WFR_SEND_COUNTER_ARRAY64								(WFR_TXE + 0x000000000400)
#define WFR_SEND_COUNTER_ARRAY64_RESETCSR							0x0000000000000000ull
#define WFR_SEND_COUNTER_ARRAY64_CNT_SHIFT							0
#define WFR_SEND_COUNTER_ARRAY64_CNT_MASK							0xFFFFFFFFFFFFFFFFull
#define WFR_SEND_COUNTER_ARRAY64_CNT_SMASK							0xFFFFFFFFFFFFFFFFull
/*
* Table #40 of 240_TXE_Registers.xml - SendCmCtrl
* Credit merge - control of the packet receive side of CM.
*/
#define WFR_SEND_CM_CTRL									(WFR_TXE + 0x000000000500)
#define WFR_SEND_CM_CTRL_RESETCSR								0x0000000000000020ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL15_SHIFT					31
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL15_MASK					0x1ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL15_SMASK					0x80000000ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL7_SHIFT					23
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL7_MASK					0x1ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL7_SMASK					0x800000ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL6_SHIFT					22
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL6_MASK					0x1ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL6_SMASK					0x400000ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL5_SHIFT					21
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL5_MASK					0x1ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL5_SMASK					0x200000ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL4_SHIFT					20
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL4_MASK					0x1ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL4_SMASK					0x100000ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL3_SHIFT					19
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL3_MASK					0x1ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL3_SMASK					0x80000ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL2_SHIFT					18
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL2_MASK					0x1ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL2_SMASK					0x40000ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL1_SHIFT					17
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL1_MASK					0x1ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL1_SMASK					0x20000ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL0_SHIFT					16
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL0_MASK					0x1ull
#define WFR_SEND_CM_CTRL_CLEAR_CREDIT_ACCUMULATOR_VL0_SMASK					0x10000ull
#define WFR_SEND_CM_CTRL_SIDEBAND_LIMIT_SHIFT							4
#define WFR_SEND_CM_CTRL_SIDEBAND_LIMIT_MASK							0x3ull
#define WFR_SEND_CM_CTRL_SIDEBAND_LIMIT_SMASK							0x30ull
#define WFR_SEND_CM_CTRL_FORCE_CREDIT_MODE_SHIFT						3
#define WFR_SEND_CM_CTRL_FORCE_CREDIT_MODE_MASK							0x1ull
#define WFR_SEND_CM_CTRL_FORCE_CREDIT_MODE_SMASK						0x8ull
#define WFR_SEND_CM_CTRL_INDEX_CTRL_SHIFT							0
#define WFR_SEND_CM_CTRL_INDEX_CTRL_MASK							0x7ull
#define WFR_SEND_CM_CTRL_INDEX_CTRL_SMASK							0x7ull
/*
* Table #41 of 240_TXE_Registers.xml - SendCmGlobalCredit
* Credit merge - defines global credit information for the packet transmit side 
* of CM.
*/
#define WFR_SEND_CM_GLOBAL_CREDIT								(WFR_TXE + 0x000000000508)
#define WFR_SEND_CM_GLOBAL_CREDIT_RESETCSR							0x0000094000030000ull
#define WFR_SEND_CM_GLOBAL_CREDIT_TOTAL_CREDIT_LIMIT_SHIFT					32
#define WFR_SEND_CM_GLOBAL_CREDIT_TOTAL_CREDIT_LIMIT_MASK					0xFFFFull
#define WFR_SEND_CM_GLOBAL_CREDIT_TOTAL_CREDIT_LIMIT_SMASK					0xFFFF00000000ull
#define WFR_SEND_CM_GLOBAL_CREDIT_AU_SHIFT							16
#define WFR_SEND_CM_GLOBAL_CREDIT_AU_MASK							0x7ull
#define WFR_SEND_CM_GLOBAL_CREDIT_AU_SMASK							0x70000ull
#define WFR_SEND_CM_GLOBAL_CREDIT_SHARED_LIMIT_SHIFT						0
#define WFR_SEND_CM_GLOBAL_CREDIT_SHARED_LIMIT_MASK						0xFFFFull
#define WFR_SEND_CM_GLOBAL_CREDIT_SHARED_LIMIT_SMASK						0xFFFFull
/*
* Table #42 of 240_TXE_Registers.xml - SendCmCreditUsedStatus
* Credit merge - provides credit used status for the packet transmit side of 
* CM.
*/
#define WFR_SEND_CM_CREDIT_USED_STATUS								(WFR_TXE + 0x000000000510)
#define WFR_SEND_CM_CREDIT_USED_STATUS_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL15_RETURN_CREDIT_STATUS_SHIFT				63
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL15_RETURN_CREDIT_STATUS_MASK				0x1ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL15_RETURN_CREDIT_STATUS_SMASK				0x8000000000000000ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL7_RETURN_CREDIT_STATUS_SHIFT				55
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL7_RETURN_CREDIT_STATUS_MASK				0x1ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL7_RETURN_CREDIT_STATUS_SMASK				0x80000000000000ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL6_RETURN_CREDIT_STATUS_SHIFT				54
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL6_RETURN_CREDIT_STATUS_MASK				0x1ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL6_RETURN_CREDIT_STATUS_SMASK				0x40000000000000ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL5_RETURN_CREDIT_STATUS_SHIFT				53
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL5_RETURN_CREDIT_STATUS_MASK				0x1ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL5_RETURN_CREDIT_STATUS_SMASK				0x20000000000000ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL4_RETURN_CREDIT_STATUS_SHIFT				52
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL4_RETURN_CREDIT_STATUS_MASK				0x1ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL4_RETURN_CREDIT_STATUS_SMASK				0x10000000000000ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL3_RETURN_CREDIT_STATUS_SHIFT				51
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL3_RETURN_CREDIT_STATUS_MASK				0x1ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL3_RETURN_CREDIT_STATUS_SMASK				0x8000000000000ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL2_RETURN_CREDIT_STATUS_SHIFT				50
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL2_RETURN_CREDIT_STATUS_MASK				0x1ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL2_RETURN_CREDIT_STATUS_SMASK				0x4000000000000ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL1_RETURN_CREDIT_STATUS_SHIFT				49
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL1_RETURN_CREDIT_STATUS_MASK				0x1ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL1_RETURN_CREDIT_STATUS_SMASK				0x2000000000000ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL0_RETURN_CREDIT_STATUS_SHIFT				48
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL0_RETURN_CREDIT_STATUS_MASK				0x1ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_VL0_RETURN_CREDIT_STATUS_SMASK				0x1000000000000ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_TOTAL_GLOBAL_CREDIT_USED_SHIFT				32
#define WFR_SEND_CM_CREDIT_USED_STATUS_TOTAL_GLOBAL_CREDIT_USED_MASK				0xFFFFull
#define WFR_SEND_CM_CREDIT_USED_STATUS_TOTAL_GLOBAL_CREDIT_USED_SMASK				0xFFFF00000000ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_TOTAL_SHARED_CREDIT_USED_SHIFT				16
#define WFR_SEND_CM_CREDIT_USED_STATUS_TOTAL_SHARED_CREDIT_USED_MASK				0xFFFFull
#define WFR_SEND_CM_CREDIT_USED_STATUS_TOTAL_SHARED_CREDIT_USED_SMASK				0xFFFF0000ull
#define WFR_SEND_CM_CREDIT_USED_STATUS_TOTAL_DEDICATED_CREDIT_USED_SHIFT			0
#define WFR_SEND_CM_CREDIT_USED_STATUS_TOTAL_DEDICATED_CREDIT_USED_MASK				0xFFFFull
#define WFR_SEND_CM_CREDIT_USED_STATUS_TOTAL_DEDICATED_CREDIT_USED_SMASK			0xFFFFull
/*
* Table #43 of 240_TXE_Registers.xml - SendCmTimerCtrl
* Credit merge - provides timer control for credit return from the packet 
* receive side of CM.
*/
#define WFR_SEND_CM_TIMER_CTRL									(WFR_TXE + 0x000000000518)
#define WFR_SEND_CM_TIMER_CTRL_RESETCSR								0x0000000000000000ull
#define WFR_SEND_CM_TIMER_CTRL_VL15_DOS_TIMER_SHIFT						32
#define WFR_SEND_CM_TIMER_CTRL_VL15_DOS_TIMER_MASK						0xFFFFFFFFull
#define WFR_SEND_CM_TIMER_CTRL_VL15_DOS_TIMER_SMASK						0xFFFFFFFF00000000ull
#define WFR_SEND_CM_TIMER_CTRL_CREDIT_RETURN_TIMER_SHIFT					0
#define WFR_SEND_CM_TIMER_CTRL_CREDIT_RETURN_TIMER_MASK						0xFFFFFFFFull
#define WFR_SEND_CM_TIMER_CTRL_CREDIT_RETURN_TIMER_SMASK					0xFFFFFFFFull
/*
* Table #44 of 240_TXE_Registers.xml - SendCmLocalAuTable0To3
* Credit merge - this is local AU table, entries 0-3, and is for the packet 
* receive side of CM (i.e. the side that sends credit returns).
*/
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3								(WFR_TXE + 0x000000000520)
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_RESETCSR						0x0000000000000000ull
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE3_SHIFT					48
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE3_MASK					0x3FFFull
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE3_SMASK					0x3FFF000000000000ull
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE2_SHIFT					32
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE2_MASK					0x3FFFull
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE2_SMASK					0x3FFF00000000ull
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE1_SHIFT					16
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE1_MASK					0x3FFFull
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE1_SMASK					0x3FFF0000ull
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE0_SHIFT					0
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE0_MASK					0x3FFFull
#define WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE0_SMASK					0x3FFFull
/*
* Table #45 of 240_TXE_Registers.xml - SendCmLocalAuTable4To7
* Credit merge - this is the local AU table, entries 4-7, for the packet receive 
* side of CM (i.e. the side that sends credit returns).
*/
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7								(WFR_TXE + 0x000000000528)
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_RESETCSR						0x0000000000000000ull
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE7_SHIFT					48
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE7_MASK					0x3FFFull
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE7_SMASK					0x3FFF000000000000ull
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE6_SHIFT					32
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE6_MASK					0x3FFFull
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE6_SMASK					0x3FFF00000000ull
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE5_SHIFT					16
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE5_MASK					0x3FFFull
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE5_SMASK					0x3FFF0000ull
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE4_SHIFT					0
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE4_MASK					0x3FFFull
#define WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE4_SMASK					0x3FFFull
/*
* Table #46 of 240_TXE_Registers.xml - SendCmRemoteAuTable0To3
* Credit merge - this is the remote AU table, entries 0-3, for the packet send 
* side of CM (i.e. the side that receives credit returns).
*/
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3							(WFR_TXE + 0x000000000530)
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_RESETCSR						0x0000000000000000ull
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_REMOTE_AU_TABLE3_SHIFT					48
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_REMOTE_AU_TABLE3_MASK					0x3FFFull
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_REMOTE_AU_TABLE3_SMASK					0x3FFF000000000000ull
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_REMOTE_AU_TABLE2_SHIFT					32
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_REMOTE_AU_TABLE2_MASK					0x3FFFull
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_REMOTE_AU_TABLE2_SMASK					0x3FFF00000000ull
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_REMOTE_AU_TABLE1_SHIFT					16
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_REMOTE_AU_TABLE1_MASK					0x3FFFull
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_REMOTE_AU_TABLE1_SMASK					0x3FFF0000ull
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_REMOTE_AU_TABLE0_SHIFT					0
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_REMOTE_AU_TABLE0_MASK					0x3FFFull
#define WFR_SEND_CM_REMOTE_AU_TABLE0_TO3_REMOTE_AU_TABLE0_SMASK					0x3FFFull
/*
* Table #47 of 240_TXE_Registers.xml - SendCmRemoteAuTable4To7
* Credit merge - this is the remote AU table, entries 4-7, for the packet send 
* side of CM (i.e. the side that receives credit returns).
*/
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7							(WFR_TXE + 0x000000000538)
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_RESETCSR						0x0000000000000000ull
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_REMOTE_AU_TABLE7_SHIFT					48
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_REMOTE_AU_TABLE7_MASK					0x3FFFull
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_REMOTE_AU_TABLE7_SMASK					0x3FFF000000000000ull
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_REMOTE_AU_TABLE6_SHIFT					32
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_REMOTE_AU_TABLE6_MASK					0x3FFFull
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_REMOTE_AU_TABLE6_SMASK					0x3FFF00000000ull
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_REMOTE_AU_TABLE5_SHIFT					16
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_REMOTE_AU_TABLE5_MASK					0x3FFFull
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_REMOTE_AU_TABLE5_SMASK					0x3FFF0000ull
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_REMOTE_AU_TABLE4_SHIFT					0
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_REMOTE_AU_TABLE4_MASK					0x3FFFull
#define WFR_SEND_CM_REMOTE_AU_TABLE4_TO7_REMOTE_AU_TABLE4_SMASK					0x3FFFull
/*
* Table #48 of 240_TXE_Registers.xml - SendCmCreditVL
* Credit merge - specifies per-VL credit limits for the packet send side of 
* CM.
*/
#define WFR_SEND_CM_CREDIT_VL									(WFR_TXE + 0x000000000600)
#define WFR_SEND_CM_CREDIT_VL_RESETCSR								0x0000000000000000ull
#define WFR_SEND_CM_CREDIT_VL_SHARED_LIMIT_VL_SHIFT						16
#define WFR_SEND_CM_CREDIT_VL_SHARED_LIMIT_VL_MASK						0xFFFFull
#define WFR_SEND_CM_CREDIT_VL_SHARED_LIMIT_VL_SMASK						0xFFFF0000ull
#define WFR_SEND_CM_CREDIT_VL_DEDICATED_LIMIT_VL_SHIFT						0
#define WFR_SEND_CM_CREDIT_VL_DEDICATED_LIMIT_VL_MASK						0xFFFFull
#define WFR_SEND_CM_CREDIT_VL_DEDICATED_LIMIT_VL_SMASK						0xFFFFull
/*
* Table #49 of 240_TXE_Registers.xml - SendCmCreditVL15
* Credit merge - specifies the VL15 credit limit for the packet send side of 
* CM.
*/
#define WFR_SEND_CM_CREDIT_VL15									(WFR_TXE + 0x000000000678)
#define WFR_SEND_CM_CREDIT_VL15_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CM_CREDIT_VL15_SHARED_LIMIT_VL_SHIFT						16
#define WFR_SEND_CM_CREDIT_VL15_SHARED_LIMIT_VL_MASK						0xFFFFull
#define WFR_SEND_CM_CREDIT_VL15_SHARED_LIMIT_VL_SMASK						0xFFFF0000ull
#define WFR_SEND_CM_CREDIT_VL15_DEDICATED_LIMIT_VL_SHIFT					0
#define WFR_SEND_CM_CREDIT_VL15_DEDICATED_LIMIT_VL_MASK						0xFFFFull
#define WFR_SEND_CM_CREDIT_VL15_DEDICATED_LIMIT_VL_SMASK					0xFFFFull
/*
* Table #50 of 240_TXE_Registers.xml - SendCmCreditUsedVL
* Credit merge - specifies per-VL credit usage for the packet send side of 
* CM.
*/
#define WFR_SEND_CM_CREDIT_USED_VL								(WFR_TXE + 0x000000000700)
#define WFR_SEND_CM_CREDIT_USED_VL_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CM_CREDIT_USED_VL_SHARED_CREDIT_USED_VL_SHIFT					16
#define WFR_SEND_CM_CREDIT_USED_VL_SHARED_CREDIT_USED_VL_MASK					0xFFFFull
#define WFR_SEND_CM_CREDIT_USED_VL_SHARED_CREDIT_USED_VL_SMASK					0xFFFF0000ull
#define WFR_SEND_CM_CREDIT_USED_VL_DEDICATED_CREDIT_USED_VL_SHIFT				0
#define WFR_SEND_CM_CREDIT_USED_VL_DEDICATED_CREDIT_USED_VL_MASK				0xFFFFull
#define WFR_SEND_CM_CREDIT_USED_VL_DEDICATED_CREDIT_USED_VL_SMASK				0xFFFFull
/*
* Table #51 of 240_TXE_Registers.xml - SendCmCreditUsedVL15
* Credit merge - specifies VL15 credit usage for the packet send side of 
* CM.
*/
#define WFR_SEND_CM_CREDIT_USED_VL15								(WFR_TXE + 0x000000000778)
#define WFR_SEND_CM_CREDIT_USED_VL15_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CM_CREDIT_USED_VL15_SHARED_CREDIT_USED_VL_SHIFT				16
#define WFR_SEND_CM_CREDIT_USED_VL15_SHARED_CREDIT_USED_VL_MASK					0xFFFFull
#define WFR_SEND_CM_CREDIT_USED_VL15_SHARED_CREDIT_USED_VL_SMASK				0xFFFF0000ull
#define WFR_SEND_CM_CREDIT_USED_VL15_DEDICATED_CREDIT_USED_VL_SHIFT				0
#define WFR_SEND_CM_CREDIT_USED_VL15_DEDICATED_CREDIT_USED_VL_MASK				0xFFFFull
#define WFR_SEND_CM_CREDIT_USED_VL15_DEDICATED_CREDIT_USED_VL_SMASK				0xFFFFull
/*
* Table #52 of 240_TXE_Registers.xml - SendEgressCtxtStatus
* This CSR is used for observing the status of the send context and the number 
* of packets present for the send context in the Packet Egress 
* Block.
*/
#define WFR_SEND_EGRESS_CTXT_STATUS								(WFR_TXE + 0x000000000800)
#define WFR_SEND_EGRESS_CTXT_STATUS_RESETCSR							0x0000000000000000ull
#define WFR_SEND_EGRESS_CTXT_STATUS_CTXT_EGRESS_HALT_STATUS_SHIFT				16
#define WFR_SEND_EGRESS_CTXT_STATUS_CTXT_EGRESS_HALT_STATUS_MASK				0x1ull
#define WFR_SEND_EGRESS_CTXT_STATUS_CTXT_EGRESS_HALT_STATUS_SMASK				0x10000ull
#define WFR_SEND_EGRESS_CTXT_STATUS_CTXT_EGRESS_PACKET_OCCUPANCY_SHIFT				0
#define WFR_SEND_EGRESS_CTXT_STATUS_CTXT_EGRESS_PACKET_OCCUPANCY_MASK				0x3FFFull
#define WFR_SEND_EGRESS_CTXT_STATUS_CTXT_EGRESS_PACKET_OCCUPANCY_SMASK				0x3FFFull
/*
* Table #53 of 240_TXE_Registers.xml - SendEgressSendDmaStatus
* This CSR is used for observing the number of packets present for the SDMA 
* engine in the Packet Egress Block.
*/
#define WFR_SEND_EGRESS_SEND_DMA_STATUS								(WFR_TXE + 0x000000000E00)
#define WFR_SEND_EGRESS_SEND_DMA_STATUS_RESETCSR						0x0000000000000000ull
#define WFR_SEND_EGRESS_SEND_DMA_STATUS_SDMA_EGRESS_PACKET_OCCUPANCY_SHIFT			0
#define WFR_SEND_EGRESS_SEND_DMA_STATUS_SDMA_EGRESS_PACKET_OCCUPANCY_MASK			0x3FFFull
#define WFR_SEND_EGRESS_SEND_DMA_STATUS_SDMA_EGRESS_PACKET_OCCUPANCY_SMASK			0x3FFFull
/*
* Table #54 of 240_TXE_Registers.xml - SendEgressErrInfo
* This CSR reports additional error information for the integrity checks 
* performed by packet egress. This information assists diagnosis of packet 
* integrity check failures.
*/
#define WFR_SEND_EGRESS_ERR_INFO								(WFR_TXE + 0x000000000F00)
#define WFR_SEND_EGRESS_ERR_INFO_RESETCSR							0x0000000000000000ull
#define WFR_SEND_EGRESS_ERR_INFO_BYPASS_BAD_PKT_LEN_ERR_SHIFT					21
#define WFR_SEND_EGRESS_ERR_INFO_BYPASS_BAD_PKT_LEN_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_BYPASS_BAD_PKT_LEN_ERR_SMASK					0x200000ull
#define WFR_SEND_EGRESS_ERR_INFO_PBC_STATIC_RATE_CONTROL_ERR_SHIFT				20
#define WFR_SEND_EGRESS_ERR_INFO_PBC_STATIC_RATE_CONTROL_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_PBC_STATIC_RATE_CONTROL_ERR_SMASK				0x100000ull
#define WFR_SEND_EGRESS_ERR_INFO_TOO_LONG_BYPASS_PACKETS_ERR_SHIFT				19
#define WFR_SEND_EGRESS_ERR_INFO_TOO_LONG_BYPASS_PACKETS_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_TOO_LONG_BYPASS_PACKETS_ERR_SMASK				0x80000ull
#define WFR_SEND_EGRESS_ERR_INFO_TOO_LONG_IB_PACKET_ERR_SHIFT					18
#define WFR_SEND_EGRESS_ERR_INFO_TOO_LONG_IB_PACKET_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_TOO_LONG_IB_PACKET_ERR_SMASK					0x40000ull
#define WFR_SEND_EGRESS_ERR_INFO_BAD_PKT_LEN_ERR_SHIFT						17
#define WFR_SEND_EGRESS_ERR_INFO_BAD_PKT_LEN_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_BAD_PKT_LEN_ERR_SMASK						0x20000ull
#define WFR_SEND_EGRESS_ERR_INFO_PBC_TEST_ERR_SHIFT						16
#define WFR_SEND_EGRESS_ERR_INFO_PBC_TEST_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_PBC_TEST_ERR_SMASK						0x10000ull
#define WFR_SEND_EGRESS_ERR_INFO_TOO_SMALL_BYPASS_PACKETS_ERR_SHIFT				15
#define WFR_SEND_EGRESS_ERR_INFO_TOO_SMALL_BYPASS_PACKETS_ERR_MASK				0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_TOO_SMALL_BYPASS_PACKETS_ERR_SMASK				0x8000ull
#define WFR_SEND_EGRESS_ERR_INFO_TOO_SMALL_IB_PACKETS_ERR_SHIFT					14
#define WFR_SEND_EGRESS_ERR_INFO_TOO_SMALL_IB_PACKETS_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_TOO_SMALL_IB_PACKETS_ERR_SMASK					0x4000ull
#define WFR_SEND_EGRESS_ERR_INFO_NON_KDETH_PACKETS_ERR_SHIFT					13
#define WFR_SEND_EGRESS_ERR_INFO_NON_KDETH_PACKETS_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_NON_KDETH_PACKETS_ERR_SMASK					0x2000ull
#define WFR_SEND_EGRESS_ERR_INFO_KDETH_PACKETS_ERR_SHIFT					12
#define WFR_SEND_EGRESS_ERR_INFO_KDETH_PACKETS_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_KDETH_PACKETS_ERR_SMASK					0x1000ull
#define WFR_SEND_EGRESS_ERR_INFO_BYPASS_ERR_SHIFT						11
#define WFR_SEND_EGRESS_ERR_INFO_BYPASS_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_BYPASS_ERR_SMASK						0x800ull
#define WFR_SEND_EGRESS_ERR_INFO_GRH_ERR_SHIFT							10
#define WFR_SEND_EGRESS_ERR_INFO_GRH_ERR_MASK							0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_GRH_ERR_SMASK							0x400ull
#define WFR_SEND_EGRESS_ERR_INFO_RAW_IPV6_ERR_SHIFT						9
#define WFR_SEND_EGRESS_ERR_INFO_RAW_IPV6_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_RAW_IPV6_ERR_SMASK						0x200ull
#define WFR_SEND_EGRESS_ERR_INFO_RAW_ERR_SHIFT							8
#define WFR_SEND_EGRESS_ERR_INFO_RAW_ERR_MASK							0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_RAW_ERR_SMASK							0x100ull
#define WFR_SEND_EGRESS_ERR_INFO_BYPASS_VL_MAPPING_ERR_SHIFT					7
#define WFR_SEND_EGRESS_ERR_INFO_BYPASS_VL_MAPPING_ERR_MASK					0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_BYPASS_VL_MAPPING_ERR_SMASK					0x80ull
#define WFR_SEND_EGRESS_ERR_INFO_VL_MAPPING_ERR_SHIFT						6
#define WFR_SEND_EGRESS_ERR_INFO_VL_MAPPING_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_VL_MAPPING_ERR_SMASK						0x40ull
#define WFR_SEND_EGRESS_ERR_INFO_OPCODE_ERR_SHIFT						5
#define WFR_SEND_EGRESS_ERR_INFO_OPCODE_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_OPCODE_ERR_SMASK						0x20ull
#define WFR_SEND_EGRESS_ERR_INFO_SLID_ERR_SHIFT							4
#define WFR_SEND_EGRESS_ERR_INFO_SLID_ERR_MASK							0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_SLID_ERR_SMASK							0x10ull
#define WFR_SEND_EGRESS_ERR_INFO_PARTITION_KEY_ERR_SHIFT					3
#define WFR_SEND_EGRESS_ERR_INFO_PARTITION_KEY_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_PARTITION_KEY_ERR_SMASK					0x8ull
#define WFR_SEND_EGRESS_ERR_INFO_JOB_KEY_ERR_SHIFT						2
#define WFR_SEND_EGRESS_ERR_INFO_JOB_KEY_ERR_MASK						0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_JOB_KEY_ERR_SMASK						0x4ull
#define WFR_SEND_EGRESS_ERR_INFO_VL_ERR_SHIFT							1
#define WFR_SEND_EGRESS_ERR_INFO_VL_ERR_MASK							0x1ull
#define WFR_SEND_EGRESS_ERR_INFO_VL_ERR_SMASK							0x2ull
/*
* Table #55 of 240_TXE_Registers.xml - SendEgressErrSource
* This CSR reports additional error source information for the packet egress 
* mechanism. This information assists diagnosis of failures resulting from 
* packet integrity or unsupported VL checks.
*/
#define WFR_SEND_EGRESS_ERR_SOURCE								(WFR_TXE + 0x000000000F08)
#define WFR_SEND_EGRESS_ERR_SOURCE_RESETCSR							0x0000000000000000ull
#define WFR_SEND_EGRESS_ERR_SOURCE_LAST_SOURCE_SHIFT						0
#define WFR_SEND_EGRESS_ERR_SOURCE_LAST_SOURCE_MASK						0xFFull
#define WFR_SEND_EGRESS_ERR_SOURCE_LAST_SOURCE_SMASK						0xFFull
/*
* Table #57 of 240_TXE_Registers.xml - SendCtxtCtrl
* This CSR is used for control and configuration of a send context.
*/
#define WFR_SEND_CTXT_CTRL									(WFR_TXE + 0x000000100000)
#define WFR_SEND_CTXT_CTRL_RESETCSR								0x0000000000000000ull
#define WFR_SEND_CTXT_CTRL_CTXT_DEPTH_SHIFT							48
#define WFR_SEND_CTXT_CTRL_CTXT_DEPTH_MASK							0x7FFull
#define WFR_SEND_CTXT_CTRL_CTXT_DEPTH_SMASK							0x7FF000000000000ull
#define WFR_SEND_CTXT_CTRL_CTXT_BASE_SHIFT							32
#define WFR_SEND_CTXT_CTRL_CTXT_BASE_MASK							0x3FFFull
#define WFR_SEND_CTXT_CTRL_CTXT_BASE_SMASK							0x3FFF00000000ull
#define WFR_SEND_CTXT_CTRL_CTXT_ENABLE_SHIFT							0
#define WFR_SEND_CTXT_CTRL_CTXT_ENABLE_MASK							0x1ull
#define WFR_SEND_CTXT_CTRL_CTXT_ENABLE_SMASK							0x1ull
/*
* Table #58 of 240_TXE_Registers.xml - SendCtxtStatus
* This CSR is used for observing the status of a send context.
*/
#define WFR_SEND_CTXT_STATUS									(WFR_TXE + 0x000000100008)
#define WFR_SEND_CTXT_STATUS_RESETCSR								0x0000000000000000ull
#define WFR_SEND_CTXT_STATUS_CTXT_HALTED_SHIFT							0
#define WFR_SEND_CTXT_STATUS_CTXT_HALTED_MASK							0x1ull
#define WFR_SEND_CTXT_STATUS_CTXT_HALTED_SMASK							0x1ull
/*
* Table #59 of 240_TXE_Registers.xml - SendCtxtCreditCtrl
* This CSR is used for control and configuration of the credit mechanism for a 
* send context.
*/
#define WFR_SEND_CTXT_CREDIT_CTRL								(WFR_TXE + 0x000000100010)
#define WFR_SEND_CTXT_CREDIT_CTRL_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CTXT_CREDIT_CTRL_CREDIT_INTR_SHIFT						17
#define WFR_SEND_CTXT_CREDIT_CTRL_CREDIT_INTR_MASK						0x1ull
#define WFR_SEND_CTXT_CREDIT_CTRL_CREDIT_INTR_SMASK						0x20000ull
#define WFR_SEND_CTXT_CREDIT_CTRL_EARLY_RETURN_SHIFT						16
#define WFR_SEND_CTXT_CREDIT_CTRL_EARLY_RETURN_MASK						0x1ull
#define WFR_SEND_CTXT_CREDIT_CTRL_EARLY_RETURN_SMASK						0x10000ull
#define WFR_SEND_CTXT_CREDIT_CTRL_THRESHOLD_SHIFT						0
#define WFR_SEND_CTXT_CREDIT_CTRL_THRESHOLD_MASK						0x7FFull
#define WFR_SEND_CTXT_CREDIT_CTRL_THRESHOLD_SMASK						0x7FFull
/*
* Table #60 of 240_TXE_Registers.xml - SendCtxtCreditStatus
* This CSR is used for reading the status of the credit mechanism for a send 
* context. The value of CurrentFreeCounter - LastReturnedCounter (modulo 2^11) 
* is the number of credits that have not yet been returned.
*/
#define WFR_SEND_CTXT_CREDIT_STATUS								(WFR_TXE + 0x000000100018)
#define WFR_SEND_CTXT_CREDIT_STATUS_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CTXT_CREDIT_STATUS_CURRENT_FREE_COUNTER_SHIFT					32
#define WFR_SEND_CTXT_CREDIT_STATUS_CURRENT_FREE_COUNTER_MASK					0x7FFull
#define WFR_SEND_CTXT_CREDIT_STATUS_CURRENT_FREE_COUNTER_SMASK					0x7FF00000000ull
#define WFR_SEND_CTXT_CREDIT_STATUS_LAST_RETURNED_COUNTER_SHIFT					0
#define WFR_SEND_CTXT_CREDIT_STATUS_LAST_RETURNED_COUNTER_MASK					0x7FFull
#define WFR_SEND_CTXT_CREDIT_STATUS_LAST_RETURNED_COUNTER_SMASK					0x7FFull
/*
* Table #61 of 240_TXE_Registers.xml - SendCtxtCreditReturnAddr
* This CSR specifies the host memory address that a send context uses to write 
* the current credit value back to host memory using a 64B write. It also 
* contains the PCIe TH bit used for the credit return write to that 
* address.
*/
#define WFR_SEND_CTXT_CREDIT_RETURN_ADDR							(WFR_TXE + 0x000000100020)
#define WFR_SEND_CTXT_CREDIT_RETURN_ADDR_RESETCSR						0x0000000000000000ull
#define WFR_SEND_CTXT_CREDIT_RETURN_ADDR_TH_CREDIT_WRITE_SHIFT					63
#define WFR_SEND_CTXT_CREDIT_RETURN_ADDR_TH_CREDIT_WRITE_MASK					0x1ull
#define WFR_SEND_CTXT_CREDIT_RETURN_ADDR_TH_CREDIT_WRITE_SMASK					0x8000000000000000ull
#define WFR_SEND_CTXT_CREDIT_RETURN_ADDR_ADDRESS_SHIFT						6
#define WFR_SEND_CTXT_CREDIT_RETURN_ADDR_ADDRESS_MASK						0x3FFFFFFFFFFull
#define WFR_SEND_CTXT_CREDIT_RETURN_ADDR_ADDRESS_SMASK						0xFFFFFFFFFFC0ull
/*
* Table #62 of 240_TXE_Registers.xml - SendCtxtCreditForce
* This CSR is used to force a credit return.
*/
#define WFR_SEND_CTXT_CREDIT_FORCE								(WFR_TXE + 0x000000100028)
#define WFR_SEND_CTXT_CREDIT_FORCE_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CTXT_CREDIT_FORCE_FORCE_RETURN_SHIFT						0
#define WFR_SEND_CTXT_CREDIT_FORCE_FORCE_RETURN_MASK						0x1ull
#define WFR_SEND_CTXT_CREDIT_FORCE_FORCE_RETURN_SMASK						0x1ull
/*
* Table #63 of 240_TXE_Registers.xml - SendCtxtErrStatus
* This CSR reports error status for a send context.
*/
#define WFR_SEND_CTXT_ERR_STATUS								(WFR_TXE + 0x000000100040)
#define WFR_SEND_CTXT_ERR_STATUS_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CTXT_ERR_STATUS_PIO_WRITE_OUT_OF_BOUNDS_ERR_SHIFT				4
#define WFR_SEND_CTXT_ERR_STATUS_PIO_WRITE_OUT_OF_BOUNDS_ERR_MASK				0x1ull
#define WFR_SEND_CTXT_ERR_STATUS_PIO_WRITE_OUT_OF_BOUNDS_ERR_SMASK				0x10ull
#define WFR_SEND_CTXT_ERR_STATUS_PIO_WRITE_OVERFLOW_ERR_SHIFT					3
#define WFR_SEND_CTXT_ERR_STATUS_PIO_WRITE_OVERFLOW_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_STATUS_PIO_WRITE_OVERFLOW_ERR_SMASK					0x8ull
#define WFR_SEND_CTXT_ERR_STATUS_PIO_WRITE_CROSSES_BOUNDARY_ERR_SHIFT				2
#define WFR_SEND_CTXT_ERR_STATUS_PIO_WRITE_CROSSES_BOUNDARY_ERR_MASK				0x1ull
#define WFR_SEND_CTXT_ERR_STATUS_PIO_WRITE_CROSSES_BOUNDARY_ERR_SMASK				0x4ull
#define WFR_SEND_CTXT_ERR_STATUS_PIO_DISALLOWED_PACKET_ERR_SHIFT				1
#define WFR_SEND_CTXT_ERR_STATUS_PIO_DISALLOWED_PACKET_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_STATUS_PIO_DISALLOWED_PACKET_ERR_SMASK				0x2ull
#define WFR_SEND_CTXT_ERR_STATUS_PIO_INCONSISTENT_SOP_ERR_SHIFT					0
#define WFR_SEND_CTXT_ERR_STATUS_PIO_INCONSISTENT_SOP_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_STATUS_PIO_INCONSISTENT_SOP_ERR_SMASK					0x1ull
/*
* Table #64 of 240_TXE_Registers.xml - SendCtxtErrMask
* This CSR is used to set the error mask for a send context.
*/
#define WFR_SEND_CTXT_ERR_MASK									(WFR_TXE + 0x000000100048)
#define WFR_SEND_CTXT_ERR_MASK_RESETCSR								0x0000000000000000ull
#define WFR_SEND_CTXT_ERR_MASK_PIO_WRITE_OUT_OF_BOUNDS_ERR_SHIFT				4
#define WFR_SEND_CTXT_ERR_MASK_PIO_WRITE_OUT_OF_BOUNDS_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_MASK_PIO_WRITE_OUT_OF_BOUNDS_ERR_SMASK				0x10ull
#define WFR_SEND_CTXT_ERR_MASK_PIO_WRITE_OVERFLOW_ERR_SHIFT					3
#define WFR_SEND_CTXT_ERR_MASK_PIO_WRITE_OVERFLOW_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_MASK_PIO_WRITE_OVERFLOW_ERR_SMASK					0x8ull
#define WFR_SEND_CTXT_ERR_MASK_PIO_WRITE_CROSSES_BOUNDARY_ERR_SHIFT				2
#define WFR_SEND_CTXT_ERR_MASK_PIO_WRITE_CROSSES_BOUNDARY_ERR_MASK				0x1ull
#define WFR_SEND_CTXT_ERR_MASK_PIO_WRITE_CROSSES_BOUNDARY_ERR_SMASK				0x4ull
#define WFR_SEND_CTXT_ERR_MASK_PIO_DISALLOWED_PACKET_ERR_SHIFT					1
#define WFR_SEND_CTXT_ERR_MASK_PIO_DISALLOWED_PACKET_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_MASK_PIO_DISALLOWED_PACKET_ERR_SMASK					0x2ull
#define WFR_SEND_CTXT_ERR_MASK_PIO_INCONSISTENT_SOP_ERR_SHIFT					0
#define WFR_SEND_CTXT_ERR_MASK_PIO_INCONSISTENT_SOP_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_MASK_PIO_INCONSISTENT_SOP_ERR_SMASK					0x1ull
/*
* Table #65 of 240_TXE_Registers.xml - SendCtxtErrClear
* This CSR is used to clear an error or errors for a send context. Each bit that 
* is written as 1 will clear down the corresponding error case.
*/
#define WFR_SEND_CTXT_ERR_CLEAR									(WFR_TXE + 0x000000100050)
#define WFR_SEND_CTXT_ERR_CLEAR_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_WRITE_OUT_OF_BOUNDS_ERR_SHIFT				4
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_WRITE_OUT_OF_BOUNDS_ERR_MASK				0x1ull
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_WRITE_OUT_OF_BOUNDS_ERR_SMASK				0x10ull
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_WRITE_OVERFLOW_ERR_SHIFT					3
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_WRITE_OVERFLOW_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_WRITE_OVERFLOW_ERR_SMASK					0x8ull
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_WRITE_CROSSES_BOUNDARY_ERR_SHIFT				2
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_WRITE_CROSSES_BOUNDARY_ERR_MASK				0x1ull
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_WRITE_CROSSES_BOUNDARY_ERR_SMASK				0x4ull
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_DISALLOWED_PACKET_ERR_SHIFT					1
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_DISALLOWED_PACKET_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_DISALLOWED_PACKET_ERR_SMASK					0x2ull
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_INCONSISTENT_SOP_ERR_SHIFT					0
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_INCONSISTENT_SOP_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_CLEAR_PIO_INCONSISTENT_SOP_ERR_SMASK					0x1ull
/*
* Table #66 of 240_TXE_Registers.xml - SendCtxtErrForce
* This CSR is used to force the setting of an error or errors for a send 
* context. Each bit that is written as 1 will set the corresponding error case. 
* This feature is for testing purposes.
*/
#define WFR_SEND_CTXT_ERR_FORCE									(WFR_TXE + 0x000000100058)
#define WFR_SEND_CTXT_ERR_FORCE_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CTXT_ERR_FORCE_PIO_WRITE_OUT_OF_BOUNDS_ERR_SHIFT				4
#define WFR_SEND_CTXT_ERR_FORCE_PIO_WRITE_OUT_OF_BOUNDS_ERR_MASK				0x1ull
#define WFR_SEND_CTXT_ERR_FORCE_PIO_WRITE_OUT_OF_BOUNDS_ERR_SMASK				0x10ull
#define WFR_SEND_CTXT_ERR_FORCE_PIO_WRITE_OVERFLOW_ERR_SHIFT					3
#define WFR_SEND_CTXT_ERR_FORCE_PIO_WRITE_OVERFLOW_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_FORCE_PIO_WRITE_OVERFLOW_ERR_SMASK					0x8ull
#define WFR_SEND_CTXT_ERR_FORCE_PIO_WRITE_CROSSES_BOUNDARY_ERR_SHIFT				2
#define WFR_SEND_CTXT_ERR_FORCE_PIO_WRITE_CROSSES_BOUNDARY_ERR_MASK				0x1ull
#define WFR_SEND_CTXT_ERR_FORCE_PIO_WRITE_CROSSES_BOUNDARY_ERR_SMASK				0x4ull
#define WFR_SEND_CTXT_ERR_FORCE_PIO_DISALLOWED_PACKET_ERR_SHIFT					1
#define WFR_SEND_CTXT_ERR_FORCE_PIO_DISALLOWED_PACKET_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_FORCE_PIO_DISALLOWED_PACKET_ERR_SMASK					0x2ull
#define WFR_SEND_CTXT_ERR_FORCE_PIO_INCONSISTENT_SOP_ERR_SHIFT					0
#define WFR_SEND_CTXT_ERR_FORCE_PIO_INCONSISTENT_SOP_ERR_MASK					0x1ull
#define WFR_SEND_CTXT_ERR_FORCE_PIO_INCONSISTENT_SOP_ERR_SMASK					0x1ull
/*
* Table #67 of 240_TXE_Registers.xml - SendCtxtCheckEnable
* This CSR is used to enable/configure packet integrity checks for a send 
* context.
*/
#define WFR_SEND_CTXT_CHECK_ENABLE								(WFR_TXE + 0x000000100080)
#define WFR_SEND_CTXT_CHECK_ENABLE_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_SHIFT				21
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_MASK				0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_SMASK				0x200000ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_SHIFT			20
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_MASK			0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_SMASK			0x100000ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_SHIFT			19
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_MASK			0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_SMASK			0x80000ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_SHIFT				18
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_MASK				0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_SMASK				0x40000ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_SHIFT					17
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_MASK					0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_SMASK					0x20000ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_TEST_SHIFT					16
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_TEST_MASK					0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_TEST_SMASK					0x10000ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_SHIFT			15
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_MASK			0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_SMASK			0x8000ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_SHIFT				14
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_MASK				0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_SMASK				0x4000ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_NON_KDETH_PACKETS_SHIFT				13
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_NON_KDETH_PACKETS_MASK				0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_NON_KDETH_PACKETS_SMASK				0x2000ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_KDETH_PACKETS_SHIFT					12
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_KDETH_PACKETS_MASK					0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_KDETH_PACKETS_SMASK					0x1000ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_SHIFT					11
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_SMASK					0x800ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_GRH_SHIFT						10
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_GRH_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_GRH_SMASK						0x400ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_IPV6_SHIFT					9
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_IPV6_MASK					0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_IPV6_SMASK					0x200ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_SHIFT						8
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_SMASK						0x100ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_SHIFT				7
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_MASK					0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_SMASK				0x80ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_VL_MAPPING_SHIFT					6
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_VL_MAPPING_MASK					0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_VL_MAPPING_SMASK					0x40ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_OPCODE_SHIFT						5
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_OPCODE_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_OPCODE_SMASK						0x20ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_SLID_SHIFT						4
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_SLID_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_SLID_SMASK						0x10ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_PARTITION_KEY_SHIFT					3
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_PARTITION_KEY_MASK					0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_PARTITION_KEY_SMASK					0x8ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_JOB_KEY_SHIFT						2
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_JOB_KEY_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_JOB_KEY_SMASK						0x4ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_VL_SHIFT						1
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_VL_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_VL_SMASK						0x2ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_ENABLE_SHIFT						0
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_ENABLE_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_ENABLE_CHECK_ENABLE_SMASK						0x1ull
/*
* Table #68 of 240_TXE_Registers.xml - SendCtxtCheckVL
* This CSR is used to configure VL integrity checks for a send context. Note 
* that VL8 to VL14 are not supported and are always disallowed.
*/
#define WFR_SEND_CTXT_CHECK_VL									(WFR_TXE + 0x000000100088)
#define WFR_SEND_CTXT_CHECK_VL_RESETCSR								0x0000000000000000ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL15_SHIFT						15
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL15_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL15_SMASK						0x8000ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL7_SHIFT						7
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL7_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL7_SMASK						0x80ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL6_SHIFT						6
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL6_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL6_SMASK						0x40ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL5_SHIFT						5
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL5_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL5_SMASK						0x20ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL4_SHIFT						4
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL4_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL4_SMASK						0x10ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL3_SHIFT						3
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL3_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL3_SMASK						0x8ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL2_SHIFT						2
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL2_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL2_SMASK						0x4ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL1_SHIFT						1
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL1_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL1_SMASK						0x2ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL0_SHIFT						0
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL0_MASK						0x1ull
#define WFR_SEND_CTXT_CHECK_VL_DISALLOW_VL0_SMASK						0x1ull
/*
* Table #69 of 240_TXE_Registers.xml - SendCtxtCheckJobKey
* This CSR is used to configure J_KEY integrity checks for a send 
* context.
*/
#define WFR_SEND_CTXT_CHECK_JOB_KEY								(WFR_TXE + 0x000000100090)
#define WFR_SEND_CTXT_CHECK_JOB_KEY_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CTXT_CHECK_JOB_KEY_ALLOW_PERMISSIVE_SHIFT					32
#define WFR_SEND_CTXT_CHECK_JOB_KEY_ALLOW_PERMISSIVE_MASK					0x1ull
#define WFR_SEND_CTXT_CHECK_JOB_KEY_ALLOW_PERMISSIVE_SMASK					0x100000000ull
#define WFR_SEND_CTXT_CHECK_JOB_KEY_MASK_SHIFT							16
#define WFR_SEND_CTXT_CHECK_JOB_KEY_MASK_MASK							0xFFFFull
#define WFR_SEND_CTXT_CHECK_JOB_KEY_MASK_SMASK							0xFFFF0000ull
#define WFR_SEND_CTXT_CHECK_JOB_KEY_VALUE_SHIFT							0
#define WFR_SEND_CTXT_CHECK_JOB_KEY_VALUE_MASK							0xFFFFull
#define WFR_SEND_CTXT_CHECK_JOB_KEY_VALUE_SMASK							0xFFFFull
/*
* Table #70 of 240_TXE_Registers.xml - SendCtxtCheckPartitionKey
* This CSR is used to configure P_KEY integrity checks for a send 
* context.
*/
#define WFR_SEND_CTXT_CHECK_PARTITION_KEY							(WFR_TXE + 0x000000100098)
#define WFR_SEND_CTXT_CHECK_PARTITION_KEY_RESETCSR						0x0000000000000000ull
#define WFR_SEND_CTXT_CHECK_PARTITION_KEY_VALUE_SHIFT						0
#define WFR_SEND_CTXT_CHECK_PARTITION_KEY_VALUE_MASK						0xFFFFull
#define WFR_SEND_CTXT_CHECK_PARTITION_KEY_VALUE_SMASK						0xFFFFull
/*
* Table #71 of 240_TXE_Registers.xml - SendCtxtCheckSLID
* This CSR is used to configure SLID integrity checks for a send 
* context.
*/
#define WFR_SEND_CTXT_CHECK_SLID								(WFR_TXE + 0x0000001000A0)
#define WFR_SEND_CTXT_CHECK_SLID_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CTXT_CHECK_SLID_MASK_SHIFT							16
#define WFR_SEND_CTXT_CHECK_SLID_MASK_MASK							0xFFFFull
#define WFR_SEND_CTXT_CHECK_SLID_MASK_SMASK							0xFFFF0000ull
#define WFR_SEND_CTXT_CHECK_SLID_VALUE_SHIFT							0
#define WFR_SEND_CTXT_CHECK_SLID_VALUE_MASK							0xFFFFull
#define WFR_SEND_CTXT_CHECK_SLID_VALUE_SMASK							0xFFFFull
/*
* Table #72 of 240_TXE_Registers.xml - SendCtxtCheckOpcode
* This CSR is used to configure opcode integrity checks for a send 
* context.
*/
#define WFR_SEND_CTXT_CHECK_OPCODE								(WFR_TXE + 0x0000001000A8)
#define WFR_SEND_CTXT_CHECK_OPCODE_RESETCSR							0x0000000000000000ull
#define WFR_SEND_CTXT_CHECK_OPCODE_MASK_SHIFT							8
#define WFR_SEND_CTXT_CHECK_OPCODE_MASK_MASK							0xFFull
#define WFR_SEND_CTXT_CHECK_OPCODE_MASK_SMASK							0xFF00ull
#define WFR_SEND_CTXT_CHECK_OPCODE_VALUE_SHIFT							0
#define WFR_SEND_CTXT_CHECK_OPCODE_VALUE_MASK							0xFFull
#define WFR_SEND_CTXT_CHECK_OPCODE_VALUE_SMASK							0xFFull
/*
* Table #74 of 240_TXE_Registers.xml - SendDmaCtrl
* This CSR is used for control and configuration of an SDMA engine.
*/
#define WFR_SEND_DMA_CTRL									(WFR_TXE + 0x000000200000)
#define WFR_SEND_DMA_CTRL_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_CTRL_TH_SDMA_HEAD_WRITE_SHIFT						6
#define WFR_SEND_DMA_CTRL_TH_SDMA_HEAD_WRITE_MASK						0x1ull
#define WFR_SEND_DMA_CTRL_TH_SDMA_HEAD_WRITE_SMASK						0x40ull
#define WFR_SEND_DMA_CTRL_SDMA_SINGLE_DESCRIPTOR_SHIFT						5
#define WFR_SEND_DMA_CTRL_SDMA_SINGLE_DESCRIPTOR_MASK						0x1ull
#define WFR_SEND_DMA_CTRL_SDMA_SINGLE_DESCRIPTOR_SMASK						0x20ull
#define WFR_SEND_DMA_CTRL_SDMA_THRESHOLD_ENABLE_SHIFT						4
#define WFR_SEND_DMA_CTRL_SDMA_THRESHOLD_ENABLE_MASK						0x1ull
#define WFR_SEND_DMA_CTRL_SDMA_THRESHOLD_ENABLE_SMASK						0x10ull
#define WFR_SEND_DMA_CTRL_SDMA_INT_ENABLE_SHIFT							3
#define WFR_SEND_DMA_CTRL_SDMA_INT_ENABLE_MASK							0x1ull
#define WFR_SEND_DMA_CTRL_SDMA_INT_ENABLE_SMASK							0x8ull
#define WFR_SEND_DMA_CTRL_SDMA_CLEANUP_SHIFT							2
#define WFR_SEND_DMA_CTRL_SDMA_CLEANUP_MASK							0x1ull
#define WFR_SEND_DMA_CTRL_SDMA_CLEANUP_SMASK							0x4ull
#define WFR_SEND_DMA_CTRL_SDMA_HALT_SHIFT							1
#define WFR_SEND_DMA_CTRL_SDMA_HALT_MASK							0x1ull
#define WFR_SEND_DMA_CTRL_SDMA_HALT_SMASK							0x2ull
#define WFR_SEND_DMA_CTRL_SDMA_ENABLE_SHIFT							0
#define WFR_SEND_DMA_CTRL_SDMA_ENABLE_MASK							0x1ull
#define WFR_SEND_DMA_CTRL_SDMA_ENABLE_SMASK							0x1ull
/*
* Table #75 of 240_TXE_Registers.xml - SendDmaStatus
* This CSR is used for observing the status of an SDMA engine.
*/
#define WFR_SEND_DMA_STATUS									(WFR_TXE + 0x000000200008)
#define WFR_SEND_DMA_STATUS_RESETCSR								0x0420000000000000ull
#define WFR_SEND_DMA_STATUS_ENG_IDLE_SHIFT							58
#define WFR_SEND_DMA_STATUS_ENG_IDLE_MASK							0x1ull
#define WFR_SEND_DMA_STATUS_ENG_IDLE_SMASK							0x400000000000000ull
#define WFR_SEND_DMA_STATUS_ENG_CLEANED_UP_SHIFT						57
#define WFR_SEND_DMA_STATUS_ENG_CLEANED_UP_MASK							0x1ull
#define WFR_SEND_DMA_STATUS_ENG_CLEANED_UP_SMASK						0x200000000000000ull
#define WFR_SEND_DMA_STATUS_ENG_HALTED_SHIFT							56
#define WFR_SEND_DMA_STATUS_ENG_HALTED_MASK							0x1ull
#define WFR_SEND_DMA_STATUS_ENG_HALTED_SMASK							0x100000000000000ull
#define WFR_SEND_DMA_STATUS_ENG_HALT_IN_PROC_SHIFT						55
#define WFR_SEND_DMA_STATUS_ENG_HALT_IN_PROC_MASK						0x1ull
#define WFR_SEND_DMA_STATUS_ENG_HALT_IN_PROC_SMASK						0x80000000000000ull
#define WFR_SEND_DMA_STATUS_HDR_REQ_IN_PROC_SHIFT						54
#define WFR_SEND_DMA_STATUS_HDR_REQ_IN_PROC_MASK						0x1ull
#define WFR_SEND_DMA_STATUS_HDR_REQ_IN_PROC_SMASK						0x40000000000000ull
#define WFR_SEND_DMA_STATUS_HDR_REQ_FIFO_EMPTY_SHIFT						53
#define WFR_SEND_DMA_STATUS_HDR_REQ_FIFO_EMPTY_MASK						0x1ull
#define WFR_SEND_DMA_STATUS_HDR_REQ_FIFO_EMPTY_SMASK						0x20000000000000ull
#define WFR_SEND_DMA_STATUS_PKT_EGR_IN_PROC_SHIFT						52
#define WFR_SEND_DMA_STATUS_PKT_EGR_IN_PROC_MASK						0x1ull
#define WFR_SEND_DMA_STATUS_PKT_EGR_IN_PROC_SMASK						0x10000000000000ull
#define WFR_SEND_DMA_STATUS_PKT_EGR_PTR_SHIFT							46
#define WFR_SEND_DMA_STATUS_PKT_EGR_PTR_MASK							0x3Full
#define WFR_SEND_DMA_STATUS_PKT_EGR_PTR_SMASK							0xFC00000000000ull
#define WFR_SEND_DMA_STATUS_PKT_LNCH_IN_PROC_SHIFT						45
#define WFR_SEND_DMA_STATUS_PKT_LNCH_IN_PROC_MASK						0x1ull
#define WFR_SEND_DMA_STATUS_PKT_LNCH_IN_PROC_SMASK						0x200000000000ull
#define WFR_SEND_DMA_STATUS_PKT_LNCH_PTR_SHIFT							39
#define WFR_SEND_DMA_STATUS_PKT_LNCH_PTR_MASK							0x3Full
#define WFR_SEND_DMA_STATUS_PKT_LNCH_PTR_SMASK							0x1F8000000000ull
#define WFR_SEND_DMA_STATUS_PKT_FILL_PTR_SHIFT							33
#define WFR_SEND_DMA_STATUS_PKT_FILL_PTR_MASK							0x3Full
#define WFR_SEND_DMA_STATUS_PKT_FILL_PTR_SMASK							0x7E00000000ull
#define WFR_SEND_DMA_STATUS_REQ_PTR_SHIFT							27
#define WFR_SEND_DMA_STATUS_REQ_PTR_MASK							0x3Full
#define WFR_SEND_DMA_STATUS_REQ_PTR_SMASK							0x1F8000000ull
#define WFR_SEND_DMA_STATUS_FREE_CREDITS_SHIFT							14
#define WFR_SEND_DMA_STATUS_FREE_CREDITS_MASK							0x1FFFull
#define WFR_SEND_DMA_STATUS_FREE_CREDITS_SMASK							0x7FFC000ull
#define WFR_SEND_DMA_STATUS_DESC_IN_PROC_SHIFT							13
#define WFR_SEND_DMA_STATUS_DESC_IN_PROC_MASK							0x1ull
#define WFR_SEND_DMA_STATUS_DESC_IN_PROC_SMASK							0x2000ull
#define WFR_SEND_DMA_STATUS_DESC_TBL_FULL_SHIFT							12
#define WFR_SEND_DMA_STATUS_DESC_TBL_FULL_MASK							0x1ull
#define WFR_SEND_DMA_STATUS_DESC_TBL_FULL_SMASK							0x1000ull
#define WFR_SEND_DMA_STATUS_DESC_TBL_TL_PTR_SHIFT						6
#define WFR_SEND_DMA_STATUS_DESC_TBL_TL_PTR_MASK						0x3Full
#define WFR_SEND_DMA_STATUS_DESC_TBL_TL_PTR_SMASK						0xFC0ull
#define WFR_SEND_DMA_STATUS_DESC_TBL_HD_PTR_SHIFT						0
#define WFR_SEND_DMA_STATUS_DESC_TBL_HD_PTR_MASK						0x3Full
#define WFR_SEND_DMA_STATUS_DESC_TBL_HD_PTR_SMASK						0x3Full
/*
* Table #76 of 240_TXE_Registers.xml - SendDmaBaseAddr
* This CSR specifies the base host memory address that an SDMA engine uses to 
* fetch descriptors.
*/
#define WFR_SEND_DMA_BASE_ADDR									(WFR_TXE + 0x000000200010)
#define WFR_SEND_DMA_BASE_ADDR_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_BASE_ADDR_ADDRESS_SHIFT							12
#define WFR_SEND_DMA_BASE_ADDR_ADDRESS_MASK							0xFFFFFFFFFull
#define WFR_SEND_DMA_BASE_ADDR_ADDRESS_SMASK							0xFFFFFFFFF000ull
/*
* Table #77 of 240_TXE_Registers.xml - SendDmaLenGen
* This CSR is used for setting the length and generation bits for an SDMA 
* engine.
*/
#define WFR_SEND_DMA_LEN_GEN									(WFR_TXE + 0x000000200018)
#define WFR_SEND_DMA_LEN_GEN_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_LEN_GEN_GENERATION_SHIFT							16
#define WFR_SEND_DMA_LEN_GEN_GENERATION_MASK							0x7ull
#define WFR_SEND_DMA_LEN_GEN_GENERATION_SMASK							0x70000ull
#define WFR_SEND_DMA_LEN_GEN_LENGTH_SHIFT							6
#define WFR_SEND_DMA_LEN_GEN_LENGTH_MASK							0x3FFull
#define WFR_SEND_DMA_LEN_GEN_LENGTH_SMASK							0xFFC0ull
/*
* Table #78 of 240_TXE_Registers.xml - SendDmaTail
* This CSR is used to read and write the tail index of an SDMA engine's 
* descriptor queue.
*/
#define WFR_SEND_DMA_TAIL									(WFR_TXE + 0x000000200020)
#define WFR_SEND_DMA_TAIL_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_TAIL_TAIL_SHIFT								0
#define WFR_SEND_DMA_TAIL_TAIL_MASK								0xFFFFull
#define WFR_SEND_DMA_TAIL_TAIL_SMASK								0xFFFFull
/*
* Table #79 of 240_TXE_Registers.xml - SendDmaHead
* This CSR is used to read the current head index of an SDMA engine's descriptor 
* queue.
*/
#define WFR_SEND_DMA_HEAD									(WFR_TXE + 0x000000200028)
#define WFR_SEND_DMA_HEAD_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_HEAD_INTERNAL_HEAD_SHIFT							32
#define WFR_SEND_DMA_HEAD_INTERNAL_HEAD_MASK							0xFFFFull
#define WFR_SEND_DMA_HEAD_INTERNAL_HEAD_SMASK							0xFFFF00000000ull
#define WFR_SEND_DMA_HEAD_COMPLETED_HEAD_SHIFT							0
#define WFR_SEND_DMA_HEAD_COMPLETED_HEAD_MASK							0xFFFFull
#define WFR_SEND_DMA_HEAD_COMPLETED_HEAD_SMASK							0xFFFFull
/*
* Table #80 of 240_TXE_Registers.xml - SendDmaHeadAddr
* This CSR specifies the host memory address that an SDMA engine uses to write 
* the current head index into the SDMA descriptor queue.
*/
#define WFR_SEND_DMA_HEAD_ADDR									(WFR_TXE + 0x000000200030)
#define WFR_SEND_DMA_HEAD_ADDR_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_HEAD_ADDR_ADDRESS_SHIFT							2
#define WFR_SEND_DMA_HEAD_ADDR_ADDRESS_MASK							0x3FFFFFFFFFFFull
#define WFR_SEND_DMA_HEAD_ADDR_ADDRESS_SMASK							0xFFFFFFFFFFFCull
/*
* Table #81 of 240_TXE_Registers.xml - SendDmaPriorityThld
* This CSR contains a threshold value used for determining when to fetch 
* descriptors.
*/
#define WFR_SEND_DMA_PRIORITY_THLD								(WFR_TXE + 0x000000200038)
#define WFR_SEND_DMA_PRIORITY_THLD_RESETCSR							0x0000000000000000ull
#define WFR_SEND_DMA_PRIORITY_THLD_PRIORITY_THRESHOLD_SHIFT					0
#define WFR_SEND_DMA_PRIORITY_THLD_PRIORITY_THRESHOLD_MASK					0x3Full
#define WFR_SEND_DMA_PRIORITY_THLD_PRIORITY_THRESHOLD_SMASK					0x3Full
/*
* Table #82 of 240_TXE_Registers.xml - SendDmaIdleCnt
* This CSR is used to read an SDMA engine's idle counter.
*/
#define WFR_SEND_DMA_IDLE_CNT									(WFR_TXE + 0x000000200040)
#define WFR_SEND_DMA_IDLE_CNT_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_IDLE_CNT_CNT_SHIFT								0
#define WFR_SEND_DMA_IDLE_CNT_CNT_MASK								0xFFFFull
#define WFR_SEND_DMA_IDLE_CNT_CNT_SMASK								0xFFFFull
/*
* Table #83 of 240_TXE_Registers.xml - SendDmaReloadCnt
* This CSR is used to read and write an SDMA engine's reload counter.
*/
#define WFR_SEND_DMA_RELOAD_CNT									(WFR_TXE + 0x000000200048)
#define WFR_SEND_DMA_RELOAD_CNT_RESETCSR							0x0000000000000000ull
#define WFR_SEND_DMA_RELOAD_CNT_CNT_SHIFT							0
#define WFR_SEND_DMA_RELOAD_CNT_CNT_MASK							0xFFFFull
#define WFR_SEND_DMA_RELOAD_CNT_CNT_SMASK							0xFFFFull
/*
* Table #84 of 240_TXE_Registers.xml - SendDmaDescCnt
* This CSR is used to read and write an SDMA engine's descriptor 
* counter.
*/
#define WFR_SEND_DMA_DESC_CNT									(WFR_TXE + 0x000000200050)
#define WFR_SEND_DMA_DESC_CNT_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_DESC_CNT_CNT_SHIFT								0
#define WFR_SEND_DMA_DESC_CNT_CNT_MASK								0xFFFFull
#define WFR_SEND_DMA_DESC_CNT_CNT_SMASK								0xFFFFull
/*
* Table #85 of 240_TXE_Registers.xml - SendDmaDescFetchedCnt
* This CSR is a 32-bit counter of the number of SDMA descriptors fetched by an 
* SDMA engine.
*/
#define WFR_SEND_DMA_DESC_FETCHED_CNT								(WFR_TXE + 0x000000200058)
#define WFR_SEND_DMA_DESC_FETCHED_CNT_RESETCSR							0x0000000000000000ull
#define WFR_SEND_DMA_DESC_FETCHED_CNT_CNT_SHIFT							0
#define WFR_SEND_DMA_DESC_FETCHED_CNT_CNT_MASK							0xFFFFFFFFull
#define WFR_SEND_DMA_DESC_FETCHED_CNT_CNT_SMASK							0xFFFFFFFFull
/*
* Table #86 of 240_TXE_Registers.xml - SendDmaEngErrStatus
* This CSR reports error status for an SDMA engine.
*/
#define WFR_SEND_DMA_ENG_ERR_STATUS								(WFR_TXE + 0x000000200060)
#define WFR_SEND_DMA_ENG_ERR_STATUS_RESETCSR							0x0000000000000000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_REQUEST_FIFO_COR_ERR_SHIFT			23
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_REQUEST_FIFO_COR_ERR_MASK			0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_REQUEST_FIFO_COR_ERR_SMASK			0x800000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_STORAGE_COR_ERR_SHIFT				22
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_STORAGE_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_STORAGE_COR_ERR_SMASK				0x400000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_PACKET_TRACKING_COR_ERR_SHIFT				21
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_PACKET_TRACKING_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_PACKET_TRACKING_COR_ERR_SMASK				0x200000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_ASSEMBLY_COR_ERR_SHIFT					20
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_ASSEMBLY_COR_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_ASSEMBLY_COR_ERR_SMASK					0x100000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_DESC_TABLE_COR_ERR_SHIFT				19
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_DESC_TABLE_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_DESC_TABLE_COR_ERR_SMASK				0x80000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_SHIFT			18
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_MASK			0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_SMASK			0x40000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_STORAGE_UNC_ERR_SHIFT				17
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_STORAGE_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_STORAGE_UNC_ERR_SMASK				0x20000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_PACKET_TRACKING_UNC_ERR_SHIFT				16
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_PACKET_TRACKING_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_PACKET_TRACKING_UNC_ERR_SMASK				0x10000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_ASSEMBLY_UNC_ERR_SHIFT					15
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_ASSEMBLY_UNC_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_ASSEMBLY_UNC_ERR_SMASK					0x8000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_DESC_TABLE_UNC_ERR_SHIFT				14
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_DESC_TABLE_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_DESC_TABLE_UNC_ERR_SMASK				0x4000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_TIMEOUT_ERR_SHIFT					13
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_TIMEOUT_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_TIMEOUT_ERR_SMASK					0x2000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_LENGTH_ERR_SHIFT				12
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_LENGTH_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_LENGTH_ERR_SMASK				0x1000ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_ADDRESS_ERR_SHIFT				11
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_ADDRESS_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_ADDRESS_ERR_SMASK				0x800ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_SELECT_ERR_SHIFT				10
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_SELECT_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_SELECT_ERR_SMASK				0x400ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_PACKET_DESC_OVERFLOW_ERR_SHIFT				8
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_PACKET_DESC_OVERFLOW_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_PACKET_DESC_OVERFLOW_ERR_SMASK				0x100ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_LENGTH_MISMATCH_ERR_SHIFT				7
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_LENGTH_MISMATCH_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_LENGTH_MISMATCH_ERR_SMASK				0x80ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HALT_ERR_SHIFT						6
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HALT_ERR_MASK						0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HALT_ERR_SMASK						0x40ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_MEM_READ_ERR_SHIFT					5
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_MEM_READ_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_MEM_READ_ERR_SMASK					0x20ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_FIRST_DESC_ERR_SHIFT					4
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_FIRST_DESC_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_FIRST_DESC_ERR_SMASK					0x10ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_TAIL_OUT_OF_BOUNDS_ERR_SHIFT				3
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_TAIL_OUT_OF_BOUNDS_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_TAIL_OUT_OF_BOUNDS_ERR_SMASK				0x8ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_TOO_LONG_ERR_SHIFT					2
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_TOO_LONG_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_TOO_LONG_ERR_SMASK					0x4ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_GEN_MISMATCH_ERR_SHIFT					1
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_GEN_MISMATCH_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_GEN_MISMATCH_ERR_SMASK					0x2ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_WRONG_DW_ERR_SHIFT					0
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_WRONG_DW_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_WRONG_DW_ERR_SMASK					0x1ull
/*
* Table #87 of 240_TXE_Registers.xml - SendDmaEngErrMask
* This CSR is used to set the error mask for an SDMA engine.
*/
#define WFR_SEND_DMA_ENG_ERR_MASK								(WFR_TXE + 0x000000200068)
#define WFR_SEND_DMA_ENG_ERR_MASK_RESETCSR							0x0000000000000000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_REQUEST_FIFO_COR_ERR_SHIFT			23
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_REQUEST_FIFO_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_REQUEST_FIFO_COR_ERR_SMASK			0x800000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_STORAGE_COR_ERR_SHIFT				22
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_STORAGE_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_STORAGE_COR_ERR_SMASK				0x400000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_PACKET_TRACKING_COR_ERR_SHIFT				21
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_PACKET_TRACKING_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_PACKET_TRACKING_COR_ERR_SMASK				0x200000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_ASSEMBLY_COR_ERR_SHIFT					20
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_ASSEMBLY_COR_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_ASSEMBLY_COR_ERR_SMASK					0x100000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_DESC_TABLE_COR_ERR_SHIFT					19
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_DESC_TABLE_COR_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_DESC_TABLE_COR_ERR_SMASK					0x80000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_SHIFT			18
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_SMASK			0x40000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_STORAGE_UNC_ERR_SHIFT				17
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_STORAGE_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_STORAGE_UNC_ERR_SMASK				0x20000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_PACKET_TRACKING_UNC_ERR_SHIFT				16
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_PACKET_TRACKING_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_PACKET_TRACKING_UNC_ERR_SMASK				0x10000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_ASSEMBLY_UNC_ERR_SHIFT					15
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_ASSEMBLY_UNC_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_ASSEMBLY_UNC_ERR_SMASK					0x8000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_DESC_TABLE_UNC_ERR_SHIFT					14
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_DESC_TABLE_UNC_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_DESC_TABLE_UNC_ERR_SMASK					0x4000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_TIMEOUT_ERR_SHIFT					13
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_TIMEOUT_ERR_MASK						0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_TIMEOUT_ERR_SMASK					0x2000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_LENGTH_ERR_SHIFT					12
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_LENGTH_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_LENGTH_ERR_SMASK					0x1000ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_ADDRESS_ERR_SHIFT					11
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_ADDRESS_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_ADDRESS_ERR_SMASK					0x800ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_SELECT_ERR_SHIFT					10
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_SELECT_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HEADER_SELECT_ERR_SMASK					0x400ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_PACKET_DESC_OVERFLOW_ERR_SHIFT				8
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_PACKET_DESC_OVERFLOW_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_PACKET_DESC_OVERFLOW_ERR_SMASK				0x100ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_LENGTH_MISMATCH_ERR_SHIFT				7
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_LENGTH_MISMATCH_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_LENGTH_MISMATCH_ERR_SMASK				0x80ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HALT_ERR_SHIFT						6
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HALT_ERR_MASK						0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_HALT_ERR_SMASK						0x40ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_MEM_READ_ERR_SHIFT					5
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_MEM_READ_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_MEM_READ_ERR_SMASK					0x20ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_FIRST_DESC_ERR_SHIFT					4
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_FIRST_DESC_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_FIRST_DESC_ERR_SMASK					0x10ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_TAIL_OUT_OF_BOUNDS_ERR_SHIFT				3
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_TAIL_OUT_OF_BOUNDS_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_TAIL_OUT_OF_BOUNDS_ERR_SMASK				0x8ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_TOO_LONG_ERR_SHIFT					2
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_TOO_LONG_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_TOO_LONG_ERR_SMASK					0x4ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_GEN_MISMATCH_ERR_SHIFT					1
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_GEN_MISMATCH_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_GEN_MISMATCH_ERR_SMASK					0x2ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_WRONG_DW_ERR_SHIFT					0
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_WRONG_DW_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_MASK_SDMA_WRONG_DW_ERR_SMASK					0x1ull
/*
* Table #88 of 240_TXE_Registers.xml - SendDmaEngErrClear
* This CSR is used to clear an error or errors for an SDMA engine. Each bit that 
* is written as 1 will clear down the corresponding error case.
*/
#define WFR_SEND_DMA_ENG_ERR_CLEAR								(WFR_TXE + 0x000000200070)
#define WFR_SEND_DMA_ENG_ERR_CLEAR_RESETCSR							0x0000000000000000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_REQUEST_FIFO_COR_ERR_SHIFT			23
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_REQUEST_FIFO_COR_ERR_MASK			0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_REQUEST_FIFO_COR_ERR_SMASK			0x800000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_STORAGE_COR_ERR_SHIFT				22
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_STORAGE_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_STORAGE_COR_ERR_SMASK				0x400000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_PACKET_TRACKING_COR_ERR_SHIFT				21
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_PACKET_TRACKING_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_PACKET_TRACKING_COR_ERR_SMASK				0x200000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_ASSEMBLY_COR_ERR_SHIFT					20
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_ASSEMBLY_COR_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_ASSEMBLY_COR_ERR_SMASK					0x100000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_DESC_TABLE_COR_ERR_SHIFT				19
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_DESC_TABLE_COR_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_DESC_TABLE_COR_ERR_SMASK				0x80000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_SHIFT			18
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_MASK			0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_SMASK			0x40000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_STORAGE_UNC_ERR_SHIFT				17
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_STORAGE_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_STORAGE_UNC_ERR_SMASK				0x20000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_PACKET_TRACKING_UNC_ERR_SHIFT				16
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_PACKET_TRACKING_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_PACKET_TRACKING_UNC_ERR_SMASK				0x10000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_ASSEMBLY_UNC_ERR_SHIFT					15
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_ASSEMBLY_UNC_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_ASSEMBLY_UNC_ERR_SMASK					0x8000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_DESC_TABLE_UNC_ERR_SHIFT				14
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_DESC_TABLE_UNC_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_DESC_TABLE_UNC_ERR_SMASK				0x4000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_TIMEOUT_ERR_SHIFT					13
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_TIMEOUT_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_TIMEOUT_ERR_SMASK					0x2000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_LENGTH_ERR_SHIFT					12
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_LENGTH_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_LENGTH_ERR_SMASK					0x1000ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_ADDRESS_ERR_SHIFT				11
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_ADDRESS_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_ADDRESS_ERR_SMASK				0x800ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_SELECT_ERR_SHIFT					10
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_SELECT_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_SELECT_ERR_SMASK					0x400ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_PACKET_DESC_OVERFLOW_ERR_SHIFT				8
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_PACKET_DESC_OVERFLOW_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_PACKET_DESC_OVERFLOW_ERR_SMASK				0x100ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_LENGTH_MISMATCH_ERR_SHIFT				7
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_LENGTH_MISMATCH_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_LENGTH_MISMATCH_ERR_SMASK				0x80ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HALT_ERR_SHIFT						6
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HALT_ERR_MASK						0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HALT_ERR_SMASK						0x40ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_MEM_READ_ERR_SHIFT					5
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_MEM_READ_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_MEM_READ_ERR_SMASK					0x20ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_FIRST_DESC_ERR_SHIFT					4
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_FIRST_DESC_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_FIRST_DESC_ERR_SMASK					0x10ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_TAIL_OUT_OF_BOUNDS_ERR_SHIFT				3
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_TAIL_OUT_OF_BOUNDS_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_TAIL_OUT_OF_BOUNDS_ERR_SMASK				0x8ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_TOO_LONG_ERR_SHIFT					2
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_TOO_LONG_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_TOO_LONG_ERR_SMASK					0x4ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_GEN_MISMATCH_ERR_SHIFT					1
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_GEN_MISMATCH_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_GEN_MISMATCH_ERR_SMASK					0x2ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_WRONG_DW_ERR_SHIFT					0
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_WRONG_DW_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_WRONG_DW_ERR_SMASK					0x1ull
/*
* Table #89 of 240_TXE_Registers.xml - SendDmaEngErrForce
* This CSR is used to force the setting of an error or errors for an SDMA 
* engine. Each bit that is written as 1 will set the corresponding error case. 
* This feature is for testing purposes.
*/
#define WFR_SEND_DMA_ENG_ERR_FORCE								(WFR_TXE + 0x000000200078)
#define WFR_SEND_DMA_ENG_ERR_FORCE_RESETCSR							0x0000000000000000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_REQUEST_FIFO_COR_ERR_SHIFT			23
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_REQUEST_FIFO_COR_ERR_MASK			0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_REQUEST_FIFO_COR_ERR_SMASK			0x800000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_STORAGE_COR_ERR_SHIFT				22
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_STORAGE_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_STORAGE_COR_ERR_SMASK				0x400000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_PACKET_TRACKING_COR_ERR_SHIFT				21
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_PACKET_TRACKING_COR_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_PACKET_TRACKING_COR_ERR_SMASK				0x200000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_ASSEMBLY_COR_ERR_SHIFT					20
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_ASSEMBLY_COR_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_ASSEMBLY_COR_ERR_SMASK					0x100000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_DESC_TABLE_COR_ERR_SHIFT				19
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_DESC_TABLE_COR_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_DESC_TABLE_COR_ERR_SMASK				0x80000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_SHIFT			18
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_MASK			0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_SMASK			0x40000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_STORAGE_UNC_ERR_SHIFT				17
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_STORAGE_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_STORAGE_UNC_ERR_SMASK				0x20000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_PACKET_TRACKING_UNC_ERR_SHIFT				16
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_PACKET_TRACKING_UNC_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_PACKET_TRACKING_UNC_ERR_SMASK				0x10000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_ASSEMBLY_UNC_ERR_SHIFT					15
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_ASSEMBLY_UNC_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_ASSEMBLY_UNC_ERR_SMASK					0x8000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_DESC_TABLE_UNC_ERR_SHIFT				14
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_DESC_TABLE_UNC_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_DESC_TABLE_UNC_ERR_SMASK				0x4000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_TIMEOUT_ERR_SHIFT					13
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_TIMEOUT_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_TIMEOUT_ERR_SMASK					0x2000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_LENGTH_ERR_SHIFT					12
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_LENGTH_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_LENGTH_ERR_SMASK					0x1000ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_ADDRESS_ERR_SHIFT				11
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_ADDRESS_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_ADDRESS_ERR_SMASK				0x800ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_SELECT_ERR_SHIFT					10
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_SELECT_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HEADER_SELECT_ERR_SMASK					0x400ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_PACKET_DESC_OVERFLOW_ERR_SHIFT				8
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_PACKET_DESC_OVERFLOW_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_PACKET_DESC_OVERFLOW_ERR_SMASK				0x100ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_LENGTH_MISMATCH_ERR_SHIFT				7
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_LENGTH_MISMATCH_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_LENGTH_MISMATCH_ERR_SMASK				0x80ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HALT_ERR_SHIFT						6
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HALT_ERR_MASK						0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_HALT_ERR_SMASK						0x40ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_MEM_READ_ERR_SHIFT					5
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_MEM_READ_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_MEM_READ_ERR_SMASK					0x20ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_FIRST_DESC_ERR_SHIFT					4
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_FIRST_DESC_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_FIRST_DESC_ERR_SMASK					0x10ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_TAIL_OUT_OF_BOUNDS_ERR_SHIFT				3
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_TAIL_OUT_OF_BOUNDS_ERR_MASK				0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_TAIL_OUT_OF_BOUNDS_ERR_SMASK				0x8ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_TOO_LONG_ERR_SHIFT					2
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_TOO_LONG_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_TOO_LONG_ERR_SMASK					0x4ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_GEN_MISMATCH_ERR_SHIFT					1
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_GEN_MISMATCH_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_GEN_MISMATCH_ERR_SMASK					0x2ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_WRONG_DW_ERR_SHIFT					0
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_WRONG_DW_ERR_MASK					0x1ull
#define WFR_SEND_DMA_ENG_ERR_FORCE_SDMA_WRONG_DW_ERR_SMASK					0x1ull
/*
* Table #90 of 240_TXE_Registers.xml - SendDmaCheckEnable
* This CSR is used to enable/configure packet integrity checks for an SDMA 
* engine.
*/
#define WFR_SEND_DMA_CHECK_ENABLE								(WFR_TXE + 0x000000200080)
#define WFR_SEND_DMA_CHECK_ENABLE_RESETCSR							0x0000000000000000ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_SHIFT				21
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_MASK				0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_SMASK				0x200000ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_SHIFT			20
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_MASK				0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_SMASK			0x100000ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_SHIFT			19
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_MASK				0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_SMASK			0x80000ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_SHIFT				18
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_MASK				0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_SMASK				0x40000ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_SHIFT					17
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_MASK					0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_SMASK					0x20000ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_PBC_TEST_SHIFT					16
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_PBC_TEST_MASK					0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_PBC_TEST_SMASK					0x10000ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_SHIFT			15
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_MASK			0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_SMASK			0x8000ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_SHIFT				14
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_MASK				0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_SMASK				0x4000ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_NON_KDETH_PACKETS_SHIFT				13
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_NON_KDETH_PACKETS_MASK				0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_NON_KDETH_PACKETS_SMASK				0x2000ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_KDETH_PACKETS_SHIFT					12
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_KDETH_PACKETS_MASK					0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_KDETH_PACKETS_SMASK					0x1000ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_BYPASS_SHIFT						11
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_BYPASS_MASK						0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_BYPASS_SMASK						0x800ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_GRH_SHIFT						10
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_GRH_MASK						0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_GRH_SMASK						0x400ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_IPV6_SHIFT					9
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_IPV6_MASK					0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_IPV6_SMASK					0x200ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_SHIFT						8
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_MASK						0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_SMASK						0x100ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_SHIFT					7
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_MASK					0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_SMASK					0x80ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_VL_MAPPING_SHIFT					6
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_VL_MAPPING_MASK						0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_VL_MAPPING_SMASK					0x40ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_OPCODE_SHIFT						5
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_OPCODE_MASK						0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_OPCODE_SMASK						0x20ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_SLID_SHIFT						4
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_SLID_MASK						0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_SLID_SMASK						0x10ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_PARTITION_KEY_SHIFT					3
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_PARTITION_KEY_MASK					0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_PARTITION_KEY_SMASK					0x8ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_JOB_KEY_SHIFT						2
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_JOB_KEY_MASK						0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_JOB_KEY_SMASK						0x4ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_VL_SHIFT						1
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_VL_MASK							0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_VL_SMASK						0x2ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_ENABLE_SHIFT						0
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_ENABLE_MASK						0x1ull
#define WFR_SEND_DMA_CHECK_ENABLE_CHECK_ENABLE_SMASK						0x1ull
/*
* Table #91 of 240_TXE_Registers.xml - SendDmaCheckVL
* This CSR is used to configure VL integrity checks for an SDMA engine. Note 
* that VL8 to VL14 are not supported and are always disallowed.
*/
#define WFR_SEND_DMA_CHECK_VL									(WFR_TXE + 0x000000200088)
#define WFR_SEND_DMA_CHECK_VL_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL15_SHIFT						15
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL15_MASK						0x1ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL15_SMASK						0x8000ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL7_SHIFT						7
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL7_MASK							0x1ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL7_SMASK						0x80ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL6_SHIFT						6
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL6_MASK							0x1ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL6_SMASK						0x40ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL5_SHIFT						5
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL5_MASK							0x1ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL5_SMASK						0x20ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL4_SHIFT						4
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL4_MASK							0x1ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL4_SMASK						0x10ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL3_SHIFT						3
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL3_MASK							0x1ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL3_SMASK						0x8ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL2_SHIFT						2
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL2_MASK							0x1ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL2_SMASK						0x4ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL1_SHIFT						1
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL1_MASK							0x1ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL1_SMASK						0x2ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL0_SHIFT						0
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL0_MASK							0x1ull
#define WFR_SEND_DMA_CHECK_VL_DISALLOW_VL0_SMASK						0x1ull
/*
* Table #92 of 240_TXE_Registers.xml - SendDmaCheckJobKey
* This CSR is used to configure J_KEY integrity checks for an SDMA 
* engine.
*/
#define WFR_SEND_DMA_CHECK_JOB_KEY								(WFR_TXE + 0x000000200090)
#define WFR_SEND_DMA_CHECK_JOB_KEY_RESETCSR							0x0000000000000000ull
#define WFR_SEND_DMA_CHECK_JOB_KEY_ALLOW_PERMISSIVE_SHIFT					32
#define WFR_SEND_DMA_CHECK_JOB_KEY_ALLOW_PERMISSIVE_MASK					0x1ull
#define WFR_SEND_DMA_CHECK_JOB_KEY_ALLOW_PERMISSIVE_SMASK					0x100000000ull
#define WFR_SEND_DMA_CHECK_JOB_KEY_MASK_SHIFT							16
#define WFR_SEND_DMA_CHECK_JOB_KEY_MASK_MASK							0xFFFFull
#define WFR_SEND_DMA_CHECK_JOB_KEY_MASK_SMASK							0xFFFF0000ull
#define WFR_SEND_DMA_CHECK_JOB_KEY_VALUE_SHIFT							0
#define WFR_SEND_DMA_CHECK_JOB_KEY_VALUE_MASK							0xFFFFull
#define WFR_SEND_DMA_CHECK_JOB_KEY_VALUE_SMASK							0xFFFFull
/*
* Table #93 of 240_TXE_Registers.xml - SendDmaCheckPartitionKey
* This CSR is used to configure P_KEY integrity checks for an SDMA 
* engine.
*/
#define WFR_SEND_DMA_CHECK_PARTITION_KEY							(WFR_TXE + 0x000000200098)
#define WFR_SEND_DMA_CHECK_PARTITION_KEY_RESETCSR						0x0000000000000000ull
#define WFR_SEND_DMA_CHECK_PARTITION_KEY_VALUE_SHIFT						0
#define WFR_SEND_DMA_CHECK_PARTITION_KEY_VALUE_MASK						0xFFFFull
#define WFR_SEND_DMA_CHECK_PARTITION_KEY_VALUE_SMASK						0xFFFFull
/*
* Table #94 of 240_TXE_Registers.xml - SendDmaCheckSLID
* This CSR is used to configure SLID integrity checks for an SDMA 
* engine.
*/
#define WFR_SEND_DMA_CHECK_SLID									(WFR_TXE + 0x0000002000A0)
#define WFR_SEND_DMA_CHECK_SLID_RESETCSR							0x0000000000000000ull
#define WFR_SEND_DMA_CHECK_SLID_MASK_SHIFT							16
#define WFR_SEND_DMA_CHECK_SLID_MASK_MASK							0xFFFFull
#define WFR_SEND_DMA_CHECK_SLID_MASK_SMASK							0xFFFF0000ull
#define WFR_SEND_DMA_CHECK_SLID_VALUE_SHIFT							0
#define WFR_SEND_DMA_CHECK_SLID_VALUE_MASK							0xFFFFull
#define WFR_SEND_DMA_CHECK_SLID_VALUE_SMASK							0xFFFFull
/*
* Table #95 of 240_TXE_Registers.xml - SendDmaCheckOpcode
* This CSR is used to configure opcode integrity checks for an SDMA 
* engine.
*/
#define WFR_SEND_DMA_CHECK_OPCODE								(WFR_TXE + 0x0000002000A8)
#define WFR_SEND_DMA_CHECK_OPCODE_RESETCSR							0x0000000000000000ull
#define WFR_SEND_DMA_CHECK_OPCODE_MASK_SHIFT							8
#define WFR_SEND_DMA_CHECK_OPCODE_MASK_MASK							0xFFull
#define WFR_SEND_DMA_CHECK_OPCODE_MASK_SMASK							0xFF00ull
#define WFR_SEND_DMA_CHECK_OPCODE_VALUE_SHIFT							0
#define WFR_SEND_DMA_CHECK_OPCODE_VALUE_MASK							0xFFull
#define WFR_SEND_DMA_CHECK_OPCODE_VALUE_SMASK							0xFFull
/*
* Table #96 of 240_TXE_Registers.xml - SendDmaMemory
* This CSR is used for specifying the portion of the SDMA memory that is used by 
* this SDMA engine.
*/
#define WFR_SEND_DMA_MEMORY									(WFR_TXE + 0x0000002000B0)
#define WFR_SEND_DMA_MEMORY_RESETCSR								0x0000000000000000ull
#define WFR_SEND_DMA_MEMORY_SDMA_MEMORY_CNT_SHIFT						16
#define WFR_SEND_DMA_MEMORY_SDMA_MEMORY_CNT_MASK						0x1FFFull
#define WFR_SEND_DMA_MEMORY_SDMA_MEMORY_CNT_SMASK						0x1FFF0000ull
#define WFR_SEND_DMA_MEMORY_SDMA_MEMORY_INDEX_SHIFT						0
#define WFR_SEND_DMA_MEMORY_SDMA_MEMORY_INDEX_MASK						0x1FFFull
#define WFR_SEND_DMA_MEMORY_SDMA_MEMORY_INDEX_SMASK						0x1FFFull

#endif 		/* DEF_WFR_TXE_SW_DEF */
