# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/pwm/starfive,jh7100-pwm.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: StarFive JH7100 and JH7110 PWM controller

maintainers:
  - William Qiu <william.qiu@starfivetech.com>

description:
  StarFive SoCs contain PWM and when operating in PWM mode, the PTC core generates
  binary signal with user-programmable low and high periods. Clock source for the
  PWM can be either system clock or external clock. Each PWM timer block provides 8
  PWM channels.

allOf:
  - $ref: pwm.yaml#

properties:
  compatible:
    enum:
      - starfive,jh7100-pwm
      - starfive,jh7110-pwm

  reg:
    maxItems: 1

  clocks:
    maxItems: 1

  resets:
    maxItems: 1

  "#pwm-cells":
    const: 3

required:
  - compatible
  - reg
  - clocks
  - resets

additionalProperties: false

examples:
  - |
    pwm@12490000 {
        compatible = "starfive,jh7100-pwm";
        reg = <0x12490000 0x10000>;
        clocks = <&clkgen 181>;
        resets = <&rstgen 109>;
        #pwm-cells = <3>;
    };
