[2025-09-18 09:45:33] START suite=qualcomm_srv trace=srv531_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv531_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2611501 heartbeat IPC: 3.829 cumulative IPC: 3.829 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5052329 heartbeat IPC: 4.097 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5052329 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5052329 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14075005 heartbeat IPC: 1.108 cumulative IPC: 1.108 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23248870 heartbeat IPC: 1.09 cumulative IPC: 1.099 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 32305368 heartbeat IPC: 1.104 cumulative IPC: 1.101 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41447613 heartbeat IPC: 1.094 cumulative IPC: 1.099 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 50483028 heartbeat IPC: 1.107 cumulative IPC: 1.101 (Simulation time: 00 hr 07 min 07 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 59520900 heartbeat IPC: 1.106 cumulative IPC: 1.102 (Simulation time: 00 hr 08 min 19 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 68639300 heartbeat IPC: 1.097 cumulative IPC: 1.101 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 77649802 heartbeat IPC: 1.11 cumulative IPC: 1.102 (Simulation time: 00 hr 10 min 42 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv531_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 86741031 heartbeat IPC: 1.1 cumulative IPC: 1.102 (Simulation time: 00 hr 11 min 54 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 90812398 cumulative IPC: 1.101 (Simulation time: 00 hr 13 min 08 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 90812398 cumulative IPC: 1.101 (Simulation time: 00 hr 13 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv531_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.101 instructions: 100000001 cycles: 90812398
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 15.95 Average ROB Occupancy at Mispredict: 26.03
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3769
BRANCH_INDIRECT: 0.4158
BRANCH_CONDITIONAL: 13.02
BRANCH_DIRECT_CALL: 0.9152
BRANCH_INDIRECT_CALL: 0.6028
BRANCH_RETURN: 0.6152


====Backend Stall Breakdown====
ROB_STALL: 83389
LQ_STALL: 0
SQ_STALL: 560479


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 124.89831
REPLAY_LOAD: 95.6875
NON_REPLAY_LOAD: 24.234314

== Total ==
ADDR_TRANS: 7369
REPLAY_LOAD: 7655
NON_REPLAY_LOAD: 68365

== Counts ==
ADDR_TRANS: 59
REPLAY_LOAD: 80
NON_REPLAY_LOAD: 2821

cpu0->cpu0_STLB TOTAL        ACCESS:    1870109 HIT:    1865962 MISS:       4147 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1870109 HIT:    1865962 MISS:       4147 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 251.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8597294 HIT:    7452166 MISS:    1145128 MSHR_MERGE:      56429
cpu0->cpu0_L2C LOAD         ACCESS:    6771213 HIT:    5890985 MISS:     880228 MSHR_MERGE:       6842
cpu0->cpu0_L2C RFO          ACCESS:     558197 HIT:     415307 MISS:     142890 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     258994 HIT:     160859 MISS:      98135 MSHR_MERGE:      49587
cpu0->cpu0_L2C WRITE        ACCESS:    1001391 HIT:     984441 MISS:      16950 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7499 HIT:        574 MISS:       6925 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     195287 ISSUED:     176034 USEFUL:       9892 USELESS:      11717
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.14 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15033487 HIT:    8032894 MISS:    7000593 MSHR_MERGE:    1663452
cpu0->cpu0_L1I LOAD         ACCESS:   15033487 HIT:    8032894 MISS:    7000593 MSHR_MERGE:    1663452
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.91 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30918952 HIT:   27257245 MISS:    3661707 MSHR_MERGE:    1572730
cpu0->cpu0_L1D LOAD         ACCESS:   17094690 HIT:   15277567 MISS:    1817123 MSHR_MERGE:     383051
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     466377 HIT:     301668 MISS:     164709 MSHR_MERGE:      75500
cpu0->cpu0_L1D WRITE        ACCESS:   13349451 HIT:   11677167 MISS:    1672284 MSHR_MERGE:    1114087
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8434 HIT:        843 MISS:       7591 MSHR_MERGE:         92
cpu0->cpu0_L1D PREFETCH REQUESTED:     677206 ISSUED:     466374 USEFUL:      24123 USELESS:      43110
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12473545 HIT:   10553715 MISS:    1919830 MSHR_MERGE:     964445
cpu0->cpu0_ITLB LOAD         ACCESS:   12473545 HIT:   10553715 MISS:    1919830 MSHR_MERGE:     964445
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.082 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28877806 HIT:   27651989 MISS:    1225817 MSHR_MERGE:     311093
cpu0->cpu0_DTLB LOAD         ACCESS:   28877806 HIT:   27651989 MISS:    1225817 MSHR_MERGE:     311093
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.057 cycles
cpu0->LLC TOTAL        ACCESS:    1287177 HIT:    1226470 MISS:      60707 MSHR_MERGE:       1789
cpu0->LLC LOAD         ACCESS:     873386 HIT:     855689 MISS:      17697 MSHR_MERGE:        172
cpu0->LLC RFO          ACCESS:     142890 HIT:     115931 MISS:      26959 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      48548 HIT:      36862 MISS:      11686 MSHR_MERGE:       1617
cpu0->LLC WRITE        ACCESS:     215428 HIT:     215125 MISS:        303 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6925 HIT:       2863 MISS:       4062 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3508
  ROW_BUFFER_MISS:      55098
  AVG DBUS CONGESTED CYCLE: 3.416
Channel 0 WQ ROW_BUFFER_HIT:        909
  ROW_BUFFER_MISS:      21157
  FULL:          0
Channel 0 REFRESHES ISSUED:       7567

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       510324       443113        79582         2335
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          173          341          294
  STLB miss resolved @ L2C                0           86          171          189           71
  STLB miss resolved @ LLC                0          118          239         1441          558
  STLB miss resolved @ MEM                0            1          309         2143         2223

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             166437        49116      1264885       143024          456
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           74           86           19
  STLB miss resolved @ L2C                0           34           83           59            7
  STLB miss resolved @ LLC                0           62          223          401           55
  STLB miss resolved @ MEM                0            0           76          237           84
[2025-09-18 09:58:42] END   suite=qualcomm_srv trace=srv531_ap (rc=0)
