{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623090686238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623090686238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 21:31:25 2021 " "Processing started: Mon Jun 07 21:31:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623090686238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1623090686238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SaleTerminal -c SaleTerminal " "Command: quartus_sta SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1623090686238 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1623090686389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1623090687201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1623090687201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090687251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090687251 ""}
{ "Info" "ISTA_SDC_FOUND" "SaleTerminal.sdc " "Reading SDC File: 'SaleTerminal.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1623090687865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 10 CLOCK2_50 port " "Ignored filter at SaleTerminal.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687867 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 11 CLOCK3_50 port " "Ignored filter at SaleTerminal.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687867 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 12 CLOCK4_50 port " "Ignored filter at SaleTerminal.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687867 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 14 TD_CLK27 port " "Ignored filter at SaleTerminal.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687868 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 15 DRAM_CLK port " "Ignored filter at SaleTerminal.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SaleTerminal.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at SaleTerminal.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687868 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687868 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623090687869 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623090687869 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623090687869 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1623090687869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 53 DRAM_DQ* port " "Ignored filter at SaleTerminal.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 53 clk_dram clock " "Ignored filter at SaleTerminal.sdc(53): clk_dram could not be matched with a clock" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687869 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(53): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687869 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(54): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 56 TD_DATA* port " "Ignored filter at SaleTerminal.sdc(56): TD_DATA* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 56 tv_27m clock " "Ignored filter at SaleTerminal.sdc(56): tv_27m could not be matched with a clock" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687870 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(56): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687870 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(57): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 58 TD_HS port " "Ignored filter at SaleTerminal.sdc(58): TD_HS could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687871 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(58): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687871 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(59): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687871 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 60 TD_VS port " "Ignored filter at SaleTerminal.sdc(60): TD_VS could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687871 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(60): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at SaleTerminal.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687871 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SaleTerminal.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at SaleTerminal.sdc(61): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687872 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(68): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687872 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(69): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687872 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 70 DRAM_ADDR* port " "Ignored filter at SaleTerminal.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687872 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(70): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687872 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(71): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687872 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 72 DRAM_*DQM port " "Ignored filter at SaleTerminal.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687873 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(72): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687873 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(73): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 74 DRAM_BA* port " "Ignored filter at SaleTerminal.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687873 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(74): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687873 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(75): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 76 DRAM_RAS_N port " "Ignored filter at SaleTerminal.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687874 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(76): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687874 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(77): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687874 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 78 DRAM_CAS_N port " "Ignored filter at SaleTerminal.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687874 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(78): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687875 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(79): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 80 DRAM_WE_N port " "Ignored filter at SaleTerminal.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687875 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(80): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687875 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(81): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 82 DRAM_CKE port " "Ignored filter at SaleTerminal.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687876 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(82): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687876 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(83): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 84 DRAM_CS_N port " "Ignored filter at SaleTerminal.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687876 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(84): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687876 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at SaleTerminal.sdc(85): Argument -clock is not an object ID" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 87 VGA_R* port " "Ignored filter at SaleTerminal.sdc(87): VGA_R* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687877 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687877 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 89 VGA_G* port " "Ignored filter at SaleTerminal.sdc(89): VGA_G* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687877 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687877 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 91 VGA_B* port " "Ignored filter at SaleTerminal.sdc(91): VGA_B* could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687877 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687878 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SaleTerminal.sdc 93 VGA_BLANK port " "Ignored filter at SaleTerminal.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687878 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at SaleTerminal.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623090687878 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623090687878 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623090687881 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623090687881 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623090687881 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623090687881 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623090687882 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1623090687883 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623090687895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.330 " "Worst-case setup slack is 18.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090687906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090687906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.330               0.000 CLOCK_50  " "   18.330               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090687906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090687906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090687909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090687909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 CLOCK_50  " "    0.160               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090687909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090687909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623090687912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623090687915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090687918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090687918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090687918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.448               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.448               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090687918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.984               0.000 CLOCK_50  " "    8.984               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090687918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090687918 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623090687922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623090687957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623090688863 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623090688910 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623090688910 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623090688910 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623090688910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623090688911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.373 " "Worst-case setup slack is 18.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090688919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090688919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.373               0.000 CLOCK_50  " "   18.373               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090688919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090688919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090688922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090688922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 CLOCK_50  " "    0.138               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090688922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090688922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623090688924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623090688927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090688929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090688929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090688929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.421               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.421               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090688929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.959               0.000 CLOCK_50  " "    8.959               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090688929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090688929 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623090688933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623090689112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623090689875 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623090689919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623090689919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623090689919 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623090689919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623090689919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.883 " "Worst-case setup slack is 18.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090689922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090689922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.883               0.000 CLOCK_50  " "   18.883               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090689922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090689922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090689924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090689924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 CLOCK_50  " "    0.049               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090689924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090689924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623090689927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623090689931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090689934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090689934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090689934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.531               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.531               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090689934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.896               0.000 CLOCK_50  " "    8.896               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090689934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090689934 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623090689938 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623090690103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623090690103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623090690103 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623090690103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623090690103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.928 " "Worst-case setup slack is 18.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090690107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090690107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.928               0.000 CLOCK_50  " "   18.928               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090690107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090690107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090690111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090690111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 CLOCK_50  " "    0.020               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090690111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090690111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623090690114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623090690118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090690119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090690119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090690119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.523               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.523               0.000 inst2\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090690119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.846               0.000 CLOCK_50  " "    8.846               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623090690119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623090690119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623090691917 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623090691917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 89 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5136 " "Peak virtual memory: 5136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623090691972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 07 21:31:31 2021 " "Processing ended: Mon Jun 07 21:31:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623090691972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623090691972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623090691972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623090691972 ""}
