
/home/vaillant/ppc2/perf/malardalen/ppc-eabi/gcc-4.4.2/ludcmp/ludcmp.elf:     file format elf32-powerpc


Disassembly of section .init:

01800094 <__init>:
 1800094:	94 21 ff f0 	stwu    r1,-16(r1)
 1800098:	7c 08 02 a6 	mflr    r0
 180009c:	90 01 00 14 	stw     r0,20(r1)
 18000a0:	48 00 00 f9 	bl      1800198 <frame_dummy>
 18000a4:	48 00 0a 95 	bl      1800b38 <__do_global_ctors_aux>
 18000a8:	80 01 00 14 	lwz     r0,20(r1)
 18000ac:	7c 08 03 a6 	mtlr    r0
 18000b0:	38 21 00 10 	addi    r1,r1,16
 18000b4:	4e 80 00 20 	blr

Disassembly of section .text:

018000b8 <__do_global_dtors_aux>:
 18000b8:	94 21 ff e8 	stwu    r1,-24(r1)
 18000bc:	7c 08 02 a6 	mflr    r0
 18000c0:	93 e1 00 14 	stw     r31,20(r1)
 18000c4:	3f e0 01 81 	lis     r31,385
 18000c8:	90 01 00 1c 	stw     r0,28(r1)
 18000cc:	88 1f 0d 00 	lbz     r0,3328(r31)
 18000d0:	93 81 00 08 	stw     r28,8(r1)
 18000d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18000d8:	93 a1 00 0c 	stw     r29,12(r1)
 18000dc:	93 c1 00 10 	stw     r30,16(r1)
 18000e0:	40 9e 00 7c 	bne-    cr7,180015c <__do_global_dtors_aux+0xa4>
 18000e4:	3f 80 01 81 	lis     r28,385
 18000e8:	3f a0 01 81 	lis     r29,385
 18000ec:	3b 9c 0c d0 	addi    r28,r28,3280
 18000f0:	3b bd 0c d4 	addi    r29,r29,3284
 18000f4:	7f bc e8 50 	subf    r29,r28,r29
 18000f8:	3f c0 01 81 	lis     r30,385
 18000fc:	7f bd 16 70 	srawi   r29,r29,2
 1800100:	81 3e 0d 04 	lwz     r9,3332(r30)
 1800104:	3b bd ff ff 	addi    r29,r29,-1
 1800108:	7f 89 e8 40 	cmplw   cr7,r9,r29
 180010c:	40 9c 00 2c 	bge-    cr7,1800138 <__do_global_dtors_aux+0x80>
 1800110:	3b de 0d 04 	addi    r30,r30,3332
 1800114:	39 29 00 01 	addi    r9,r9,1
 1800118:	55 20 10 3a 	rlwinm  r0,r9,2,0,29
 180011c:	91 3e 00 00 	stw     r9,0(r30)
 1800120:	7c 1c 00 2e 	lwzx    r0,r28,r0
 1800124:	7c 09 03 a6 	mtctr   r0
 1800128:	4e 80 04 21 	bctrl
 180012c:	81 3e 00 00 	lwz     r9,0(r30)
 1800130:	7f 89 e8 40 	cmplw   cr7,r9,r29
 1800134:	41 9c ff e0 	blt+    cr7,1800114 <__do_global_dtors_aux+0x5c>
 1800138:	3d 20 00 00 	lis     r9,0
 180013c:	38 09 00 00 	addi    r0,r9,0
 1800140:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800144:	41 9e 00 10 	beq-    cr7,1800154 <__do_global_dtors_aux+0x9c>
 1800148:	3c 60 01 81 	lis     r3,385
 180014c:	38 63 0c 1c 	addi    r3,r3,3100
 1800150:	4a 7f fe b1 	bl      0 <__init-0x1800094>
 1800154:	38 00 00 01 	li      r0,1
 1800158:	98 1f 0d 00 	stb     r0,3328(r31)
 180015c:	80 01 00 1c 	lwz     r0,28(r1)
 1800160:	83 81 00 08 	lwz     r28,8(r1)
 1800164:	7c 08 03 a6 	mtlr    r0
 1800168:	83 a1 00 0c 	lwz     r29,12(r1)
 180016c:	83 c1 00 10 	lwz     r30,16(r1)
 1800170:	83 e1 00 14 	lwz     r31,20(r1)
 1800174:	38 21 00 18 	addi    r1,r1,24
 1800178:	4e 80 00 20 	blr

0180017c <call___do_global_dtors_aux>:
 180017c:	7c 08 02 a6 	mflr    r0
 1800180:	94 21 ff f8 	stwu    r1,-8(r1)
 1800184:	90 01 00 0c 	stw     r0,12(r1)
 1800188:	80 01 00 0c 	lwz     r0,12(r1)
 180018c:	38 21 00 08 	addi    r1,r1,8
 1800190:	7c 08 03 a6 	mtlr    r0
 1800194:	4e 80 00 20 	blr

01800198 <frame_dummy>:
 1800198:	7c 08 02 a6 	mflr    r0
 180019c:	94 21 ff f8 	stwu    r1,-8(r1)
 18001a0:	3d 20 00 00 	lis     r9,0
 18001a4:	90 01 00 0c 	stw     r0,12(r1)
 18001a8:	38 09 00 00 	addi    r0,r9,0
 18001ac:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001b0:	41 9e 00 18 	beq-    cr7,18001c8 <frame_dummy+0x30>
 18001b4:	3c 60 01 81 	lis     r3,385
 18001b8:	3c 80 01 81 	lis     r4,385
 18001bc:	38 63 0c 1c 	addi    r3,r3,3100
 18001c0:	38 84 0d 08 	addi    r4,r4,3336
 18001c4:	4a 7f fe 3d 	bl      0 <__init-0x1800094>
 18001c8:	3c 60 01 81 	lis     r3,385
 18001cc:	80 03 0c d8 	lwz     r0,3288(r3)
 18001d0:	38 63 0c d8 	addi    r3,r3,3288
 18001d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001d8:	41 9e 00 1c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001dc:	3d 20 00 00 	lis     r9,0
 18001e0:	38 09 00 00 	addi    r0,r9,0
 18001e4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001e8:	41 9e 00 0c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001ec:	7c 09 03 a6 	mtctr   r0
 18001f0:	4e 80 04 21 	bctrl
 18001f4:	80 01 00 0c 	lwz     r0,12(r1)
 18001f8:	38 21 00 08 	addi    r1,r1,8
 18001fc:	7c 08 03 a6 	mtlr    r0
 1800200:	4e 80 00 20 	blr

01800204 <call_frame_dummy>:
 1800204:	7c 08 02 a6 	mflr    r0
 1800208:	94 21 ff f8 	stwu    r1,-8(r1)
 180020c:	90 01 00 0c 	stw     r0,12(r1)
 1800210:	80 01 00 0c 	lwz     r0,12(r1)
 1800214:	38 21 00 08 	addi    r1,r1,8
 1800218:	7c 08 03 a6 	mtlr    r0
 180021c:	4e 80 00 20 	blr

01800220 <fabs>:
 1800220:	94 21 ff d8 	stwu    r1,-40(r1)
 1800224:	93 e1 00 24 	stw     r31,36(r1)
 1800228:	7c 3f 0b 78 	mr      r31,r1
 180022c:	d8 3f 00 18 	stfd    f1,24(r31)
 1800230:	c9 bf 00 18 	lfd     f13,24(r31)
 1800234:	3c 00 01 80 	lis     r0,384
 1800238:	7c 09 03 78 	mr      r9,r0
 180023c:	c8 09 0b c8 	lfd     f0,3016(r9)
 1800240:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 1800244:	4f dd f3 82 	cror    4*cr7+eq,4*cr7+gt,4*cr7+eq
 1800248:	7c 00 00 26 	mfcr    r0
 180024c:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 1800250:	54 00 06 3e 	clrlwi  r0,r0,24
 1800254:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800258:	41 9e 00 10 	beq-    cr7,1800268 <fabs+0x48>
 180025c:	c8 1f 00 18 	lfd     f0,24(r31)
 1800260:	d8 1f 00 08 	stfd    f0,8(r31)
 1800264:	48 00 00 10 	b       1800274 <fabs+0x54>
 1800268:	c8 1f 00 18 	lfd     f0,24(r31)
 180026c:	fc 00 00 50 	fneg    f0,f0
 1800270:	d8 1f 00 08 	stfd    f0,8(r31)
 1800274:	c8 1f 00 08 	lfd     f0,8(r31)
 1800278:	fc 20 00 90 	fmr     f1,f0
 180027c:	39 7f 00 28 	addi    r11,r31,40
 1800280:	83 eb ff fc 	lwz     r31,-4(r11)
 1800284:	7d 61 5b 78 	mr      r1,r11
 1800288:	4e 80 00 20 	blr

0180028c <main>:
 180028c:	94 21 ff b8 	stwu    r1,-72(r1)
 1800290:	7c 08 02 a6 	mflr    r0
 1800294:	90 01 00 4c 	stw     r0,76(r1)
 1800298:	93 e1 00 44 	stw     r31,68(r1)
 180029c:	7c 3f 0b 78 	mr      r31,r1
 18002a0:	48 00 07 e5 	bl      1800a84 <__eabi>
 18002a4:	38 00 03 20 	li      r0,800
 18002a8:	90 1f 00 28 	stw     r0,40(r31)
 18002ac:	48 00 01 b4 	b       1800460 <main+0x1d4>
 18002b0:	38 00 00 05 	li      r0,5
 18002b4:	90 1f 00 1c 	stw     r0,28(r31)
 18002b8:	3c 00 01 80 	lis     r0,384
 18002bc:	7c 09 03 78 	mr      r9,r0
 18002c0:	c8 09 0b d0 	lfd     f0,3024(r9)
 18002c4:	d8 1f 00 10 	stfd    f0,16(r31)
 18002c8:	38 00 00 00 	li      r0,0
 18002cc:	90 1f 00 24 	stw     r0,36(r31)
 18002d0:	48 00 01 60 	b       1800430 <main+0x1a4>
 18002d4:	3c 00 01 80 	lis     r0,384
 18002d8:	7c 09 03 78 	mr      r9,r0
 18002dc:	c8 09 0b c8 	lfd     f0,3016(r9)
 18002e0:	d8 1f 00 08 	stfd    f0,8(r31)
 18002e4:	38 00 00 00 	li      r0,0
 18002e8:	90 1f 00 20 	stw     r0,32(r31)
 18002ec:	48 00 01 08 	b       18003f4 <main+0x168>
 18002f0:	81 7f 00 24 	lwz     r11,36(r31)
 18002f4:	80 1f 00 20 	lwz     r0,32(r31)
 18002f8:	81 3f 00 24 	lwz     r9,36(r31)
 18002fc:	39 49 00 01 	addi    r10,r9,1
 1800300:	81 3f 00 20 	lwz     r9,32(r31)
 1800304:	39 29 00 01 	addi    r9,r9,1
 1800308:	7d 4a 4a 14 	add     r10,r10,r9
 180030c:	3d 20 43 30 	lis     r9,17200
 1800310:	3d 00 01 80 	lis     r8,384
 1800314:	c8 08 0b d8 	lfd     f0,3032(r8)
 1800318:	6d 4a 80 00 	xoris   r10,r10,32768
 180031c:	91 5f 00 3c 	stw     r10,60(r31)
 1800320:	91 3f 00 38 	stw     r9,56(r31)
 1800324:	c9 bf 00 38 	lfd     f13,56(r31)
 1800328:	fc 0d 00 28 	fsub    f0,f13,f0
 180032c:	3d 20 01 81 	lis     r9,385
 1800330:	39 29 10 40 	addi    r9,r9,4160
 1800334:	1d 6b 00 32 	mulli   r11,r11,50
 1800338:	7c 0b 02 14 	add     r0,r11,r0
 180033c:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800340:	7c 09 02 14 	add     r0,r9,r0
 1800344:	7c 09 03 78 	mr      r9,r0
 1800348:	d8 09 00 00 	stfd    f0,0(r9)
 180034c:	81 3f 00 24 	lwz     r9,36(r31)
 1800350:	80 1f 00 20 	lwz     r0,32(r31)
 1800354:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800358:	40 9e 00 5c 	bne-    cr7,18003b4 <main+0x128>
 180035c:	81 7f 00 24 	lwz     r11,36(r31)
 1800360:	80 1f 00 20 	lwz     r0,32(r31)
 1800364:	81 1f 00 24 	lwz     r8,36(r31)
 1800368:	81 3f 00 20 	lwz     r9,32(r31)
 180036c:	3d 40 01 81 	lis     r10,385
 1800370:	39 4a 10 40 	addi    r10,r10,4160
 1800374:	1d 08 00 32 	mulli   r8,r8,50
 1800378:	7d 28 4a 14 	add     r9,r8,r9
 180037c:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 1800380:	7d 2a 4a 14 	add     r9,r10,r9
 1800384:	c9 a9 00 00 	lfd     f13,0(r9)
 1800388:	3d 20 01 80 	lis     r9,384
 180038c:	c8 09 0b e0 	lfd     f0,3040(r9)
 1800390:	fc 0d 00 32 	fmul    f0,f13,f0
 1800394:	3d 20 01 81 	lis     r9,385
 1800398:	39 29 10 40 	addi    r9,r9,4160
 180039c:	1d 6b 00 32 	mulli   r11,r11,50
 18003a0:	7c 0b 02 14 	add     r0,r11,r0
 18003a4:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18003a8:	7c 09 02 14 	add     r0,r9,r0
 18003ac:	7c 09 03 78 	mr      r9,r0
 18003b0:	d8 09 00 00 	stfd    f0,0(r9)
 18003b4:	81 7f 00 24 	lwz     r11,36(r31)
 18003b8:	80 1f 00 20 	lwz     r0,32(r31)
 18003bc:	3d 20 01 81 	lis     r9,385
 18003c0:	39 29 10 40 	addi    r9,r9,4160
 18003c4:	1d 6b 00 32 	mulli   r11,r11,50
 18003c8:	7c 0b 02 14 	add     r0,r11,r0
 18003cc:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18003d0:	7c 09 02 14 	add     r0,r9,r0
 18003d4:	7c 09 03 78 	mr      r9,r0
 18003d8:	c8 09 00 00 	lfd     f0,0(r9)
 18003dc:	c9 bf 00 08 	lfd     f13,8(r31)
 18003e0:	fc 0d 00 2a 	fadd    f0,f13,f0
 18003e4:	d8 1f 00 08 	stfd    f0,8(r31)
 18003e8:	80 1f 00 20 	lwz     r0,32(r31)
 18003ec:	30 00 00 01 	addic   r0,r0,1
 18003f0:	90 1f 00 20 	stw     r0,32(r31)
 18003f4:	81 3f 00 20 	lwz     r9,32(r31)
 18003f8:	80 1f 00 1c 	lwz     r0,28(r31)
 18003fc:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800400:	40 9d fe f0 	ble+    cr7,18002f0 <main+0x64>
 1800404:	80 1f 00 24 	lwz     r0,36(r31)
 1800408:	3d 20 01 81 	lis     r9,385
 180040c:	39 29 0d 20 	addi    r9,r9,3360
 1800410:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800414:	7c 09 02 14 	add     r0,r9,r0
 1800418:	c8 1f 00 08 	lfd     f0,8(r31)
 180041c:	7c 09 03 78 	mr      r9,r0
 1800420:	d8 09 00 00 	stfd    f0,0(r9)
 1800424:	80 1f 00 24 	lwz     r0,36(r31)
 1800428:	30 00 00 01 	addic   r0,r0,1
 180042c:	90 1f 00 24 	stw     r0,36(r31)
 1800430:	81 3f 00 24 	lwz     r9,36(r31)
 1800434:	80 1f 00 1c 	lwz     r0,28(r31)
 1800438:	7f 89 00 00 	cmpw    cr7,r9,r0
 180043c:	40 9d fe 98 	ble+    cr7,18002d4 <main+0x48>
 1800440:	80 7f 00 1c 	lwz     r3,28(r31)
 1800444:	c8 3f 00 10 	lfd     f1,16(r31)
 1800448:	48 00 00 45 	bl      180048c <ludcmp>
 180044c:	7c 60 1b 78 	mr      r0,r3
 1800450:	90 1f 00 18 	stw     r0,24(r31)
 1800454:	80 1f 00 28 	lwz     r0,40(r31)
 1800458:	30 00 ff ff 	addic   r0,r0,-1
 180045c:	90 1f 00 28 	stw     r0,40(r31)
 1800460:	80 1f 00 28 	lwz     r0,40(r31)
 1800464:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800468:	40 9e fe 48 	bne+    cr7,18002b0 <main+0x24>
 180046c:	38 00 00 00 	li      r0,0
 1800470:	7c 03 03 78 	mr      r3,r0
 1800474:	39 7f 00 48 	addi    r11,r31,72
 1800478:	80 0b 00 04 	lwz     r0,4(r11)
 180047c:	7c 08 03 a6 	mtlr    r0
 1800480:	83 eb ff fc 	lwz     r31,-4(r11)
 1800484:	7d 61 5b 78 	mr      r1,r11
 1800488:	4e 80 00 20 	blr

0180048c <ludcmp>:
 180048c:	94 21 fc a0 	stwu    r1,-864(r1)
 1800490:	7c 08 02 a6 	mflr    r0
 1800494:	90 01 03 64 	stw     r0,868(r1)
 1800498:	93 e1 03 5c 	stw     r31,860(r1)
 180049c:	7c 3f 0b 78 	mr      r31,r1
 18004a0:	90 7f 03 48 	stw     r3,840(r31)
 18004a4:	d8 3f 03 50 	stfd    f1,848(r31)
 18004a8:	80 1f 03 48 	lwz     r0,840(r31)
 18004ac:	2f 80 00 63 	cmpwi   cr7,r0,99
 18004b0:	41 9d 00 30 	bgt-    cr7,18004e0 <ludcmp+0x54>
 18004b4:	c9 bf 03 50 	lfd     f13,848(r31)
 18004b8:	3c 00 01 80 	lis     r0,384
 18004bc:	7c 09 03 78 	mr      r9,r0
 18004c0:	c8 09 0b c8 	lfd     f0,3016(r9)
 18004c4:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 18004c8:	4f dc f3 82 	cror    4*cr7+eq,4*cr7+lt,4*cr7+eq
 18004cc:	7c 00 00 26 	mfcr    r0
 18004d0:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 18004d4:	54 00 06 3e 	clrlwi  r0,r0,24
 18004d8:	2f 80 00 00 	cmpwi   cr7,r0,0
 18004dc:	41 9e 00 0c 	beq-    cr7,18004e8 <ludcmp+0x5c>
 18004e0:	38 00 03 e7 	li      r0,999
 18004e4:	48 00 05 48 	b       1800a2c <ludcmp+0x5a0>
 18004e8:	38 00 00 00 	li      r0,0
 18004ec:	90 1f 00 18 	stw     r0,24(r31)
 18004f0:	48 00 02 c4 	b       18007b4 <ludcmp+0x328>
 18004f4:	81 7f 00 18 	lwz     r11,24(r31)
 18004f8:	80 1f 00 18 	lwz     r0,24(r31)
 18004fc:	3d 20 01 81 	lis     r9,385
 1800500:	39 29 10 40 	addi    r9,r9,4160
 1800504:	1d 6b 00 32 	mulli   r11,r11,50
 1800508:	7c 0b 02 14 	add     r0,r11,r0
 180050c:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800510:	7c 09 02 14 	add     r0,r9,r0
 1800514:	7c 09 03 78 	mr      r9,r0
 1800518:	c8 09 00 00 	lfd     f0,0(r9)
 180051c:	fc 20 00 90 	fmr     f1,f0
 1800520:	4b ff fd 01 	bl      1800220 <fabs>
 1800524:	fd a0 08 90 	fmr     f13,f1
 1800528:	c8 1f 03 50 	lfd     f0,848(r31)
 180052c:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 1800530:	4f dc f3 82 	cror    4*cr7+eq,4*cr7+lt,4*cr7+eq
 1800534:	7c 00 00 26 	mfcr    r0
 1800538:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 180053c:	54 00 06 3e 	clrlwi  r0,r0,24
 1800540:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800544:	41 9e 00 0c 	beq-    cr7,1800550 <ludcmp+0xc4>
 1800548:	38 00 00 01 	li      r0,1
 180054c:	48 00 04 e0 	b       1800a2c <ludcmp+0x5a0>
 1800550:	80 1f 00 18 	lwz     r0,24(r31)
 1800554:	30 00 00 01 	addic   r0,r0,1
 1800558:	90 1f 00 14 	stw     r0,20(r31)
 180055c:	48 00 01 24 	b       1800680 <ludcmp+0x1f4>
 1800560:	81 7f 00 14 	lwz     r11,20(r31)
 1800564:	80 1f 00 18 	lwz     r0,24(r31)
 1800568:	3d 20 01 81 	lis     r9,385
 180056c:	39 29 10 40 	addi    r9,r9,4160
 1800570:	1d 6b 00 32 	mulli   r11,r11,50
 1800574:	7c 0b 02 14 	add     r0,r11,r0
 1800578:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 180057c:	7c 09 02 14 	add     r0,r9,r0
 1800580:	7c 09 03 78 	mr      r9,r0
 1800584:	c8 09 00 00 	lfd     f0,0(r9)
 1800588:	d8 1f 00 08 	stfd    f0,8(r31)
 180058c:	80 1f 00 18 	lwz     r0,24(r31)
 1800590:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800594:	41 9e 00 8c 	beq-    cr7,1800620 <ludcmp+0x194>
 1800598:	38 00 00 00 	li      r0,0
 180059c:	90 1f 00 10 	stw     r0,16(r31)
 18005a0:	48 00 00 70 	b       1800610 <ludcmp+0x184>
 18005a4:	81 7f 00 14 	lwz     r11,20(r31)
 18005a8:	80 1f 00 10 	lwz     r0,16(r31)
 18005ac:	3d 20 01 81 	lis     r9,385
 18005b0:	39 29 10 40 	addi    r9,r9,4160
 18005b4:	1d 6b 00 32 	mulli   r11,r11,50
 18005b8:	7c 0b 02 14 	add     r0,r11,r0
 18005bc:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18005c0:	7c 09 02 14 	add     r0,r9,r0
 18005c4:	7c 09 03 78 	mr      r9,r0
 18005c8:	c9 a9 00 00 	lfd     f13,0(r9)
 18005cc:	81 7f 00 10 	lwz     r11,16(r31)
 18005d0:	80 1f 00 18 	lwz     r0,24(r31)
 18005d4:	3d 20 01 81 	lis     r9,385
 18005d8:	39 29 10 40 	addi    r9,r9,4160
 18005dc:	1d 6b 00 32 	mulli   r11,r11,50
 18005e0:	7c 0b 02 14 	add     r0,r11,r0
 18005e4:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18005e8:	7c 09 02 14 	add     r0,r9,r0
 18005ec:	7c 09 03 78 	mr      r9,r0
 18005f0:	c8 09 00 00 	lfd     f0,0(r9)
 18005f4:	fc 0d 00 32 	fmul    f0,f13,f0
 18005f8:	c9 bf 00 08 	lfd     f13,8(r31)
 18005fc:	fc 0d 00 28 	fsub    f0,f13,f0
 1800600:	d8 1f 00 08 	stfd    f0,8(r31)
 1800604:	80 1f 00 10 	lwz     r0,16(r31)
 1800608:	30 00 00 01 	addic   r0,r0,1
 180060c:	90 1f 00 10 	stw     r0,16(r31)
 1800610:	81 3f 00 10 	lwz     r9,16(r31)
 1800614:	80 1f 00 18 	lwz     r0,24(r31)
 1800618:	7f 89 00 00 	cmpw    cr7,r9,r0
 180061c:	41 9c ff 88 	blt+    cr7,18005a4 <ludcmp+0x118>
 1800620:	81 7f 00 14 	lwz     r11,20(r31)
 1800624:	80 1f 00 18 	lwz     r0,24(r31)
 1800628:	81 1f 00 18 	lwz     r8,24(r31)
 180062c:	81 3f 00 18 	lwz     r9,24(r31)
 1800630:	3d 40 01 81 	lis     r10,385
 1800634:	39 4a 10 40 	addi    r10,r10,4160
 1800638:	1d 08 00 32 	mulli   r8,r8,50
 180063c:	7d 28 4a 14 	add     r9,r8,r9
 1800640:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 1800644:	7d 2a 4a 14 	add     r9,r10,r9
 1800648:	c8 09 00 00 	lfd     f0,0(r9)
 180064c:	c9 bf 00 08 	lfd     f13,8(r31)
 1800650:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800654:	3d 20 01 81 	lis     r9,385
 1800658:	39 29 10 40 	addi    r9,r9,4160
 180065c:	1d 6b 00 32 	mulli   r11,r11,50
 1800660:	7c 0b 02 14 	add     r0,r11,r0
 1800664:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800668:	7c 09 02 14 	add     r0,r9,r0
 180066c:	7c 09 03 78 	mr      r9,r0
 1800670:	d8 09 00 00 	stfd    f0,0(r9)
 1800674:	80 1f 00 14 	lwz     r0,20(r31)
 1800678:	30 00 00 01 	addic   r0,r0,1
 180067c:	90 1f 00 14 	stw     r0,20(r31)
 1800680:	81 3f 00 14 	lwz     r9,20(r31)
 1800684:	80 1f 03 48 	lwz     r0,840(r31)
 1800688:	7f 89 00 00 	cmpw    cr7,r9,r0
 180068c:	40 9d fe d4 	ble+    cr7,1800560 <ludcmp+0xd4>
 1800690:	80 1f 00 18 	lwz     r0,24(r31)
 1800694:	30 00 00 01 	addic   r0,r0,1
 1800698:	90 1f 00 14 	stw     r0,20(r31)
 180069c:	48 00 00 fc 	b       1800798 <ludcmp+0x30c>
 18006a0:	80 1f 00 18 	lwz     r0,24(r31)
 18006a4:	31 60 00 01 	addic   r11,r0,1
 18006a8:	80 1f 00 14 	lwz     r0,20(r31)
 18006ac:	3d 20 01 81 	lis     r9,385
 18006b0:	39 29 10 40 	addi    r9,r9,4160
 18006b4:	1d 6b 00 32 	mulli   r11,r11,50
 18006b8:	7c 0b 02 14 	add     r0,r11,r0
 18006bc:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18006c0:	7c 09 02 14 	add     r0,r9,r0
 18006c4:	7c 09 03 78 	mr      r9,r0
 18006c8:	c8 09 00 00 	lfd     f0,0(r9)
 18006cc:	d8 1f 00 08 	stfd    f0,8(r31)
 18006d0:	38 00 00 00 	li      r0,0
 18006d4:	90 1f 00 10 	stw     r0,16(r31)
 18006d8:	48 00 00 74 	b       180074c <ludcmp+0x2c0>
 18006dc:	80 1f 00 18 	lwz     r0,24(r31)
 18006e0:	31 60 00 01 	addic   r11,r0,1
 18006e4:	80 1f 00 10 	lwz     r0,16(r31)
 18006e8:	3d 20 01 81 	lis     r9,385
 18006ec:	39 29 10 40 	addi    r9,r9,4160
 18006f0:	1d 6b 00 32 	mulli   r11,r11,50
 18006f4:	7c 0b 02 14 	add     r0,r11,r0
 18006f8:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18006fc:	7c 09 02 14 	add     r0,r9,r0
 1800700:	7c 09 03 78 	mr      r9,r0
 1800704:	c9 a9 00 00 	lfd     f13,0(r9)
 1800708:	81 7f 00 10 	lwz     r11,16(r31)
 180070c:	80 1f 00 14 	lwz     r0,20(r31)
 1800710:	3d 20 01 81 	lis     r9,385
 1800714:	39 29 10 40 	addi    r9,r9,4160
 1800718:	1d 6b 00 32 	mulli   r11,r11,50
 180071c:	7c 0b 02 14 	add     r0,r11,r0
 1800720:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800724:	7c 09 02 14 	add     r0,r9,r0
 1800728:	7c 09 03 78 	mr      r9,r0
 180072c:	c8 09 00 00 	lfd     f0,0(r9)
 1800730:	fc 0d 00 32 	fmul    f0,f13,f0
 1800734:	c9 bf 00 08 	lfd     f13,8(r31)
 1800738:	fc 0d 00 28 	fsub    f0,f13,f0
 180073c:	d8 1f 00 08 	stfd    f0,8(r31)
 1800740:	80 1f 00 10 	lwz     r0,16(r31)
 1800744:	30 00 00 01 	addic   r0,r0,1
 1800748:	90 1f 00 10 	stw     r0,16(r31)
 180074c:	81 3f 00 10 	lwz     r9,16(r31)
 1800750:	80 1f 00 18 	lwz     r0,24(r31)
 1800754:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800758:	40 9d ff 84 	ble+    cr7,18006dc <ludcmp+0x250>
 180075c:	80 1f 00 18 	lwz     r0,24(r31)
 1800760:	31 60 00 01 	addic   r11,r0,1
 1800764:	80 1f 00 14 	lwz     r0,20(r31)
 1800768:	3d 20 01 81 	lis     r9,385
 180076c:	39 29 10 40 	addi    r9,r9,4160
 1800770:	1d 6b 00 32 	mulli   r11,r11,50
 1800774:	7c 0b 02 14 	add     r0,r11,r0
 1800778:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 180077c:	7c 09 02 14 	add     r0,r9,r0
 1800780:	c8 1f 00 08 	lfd     f0,8(r31)
 1800784:	7c 09 03 78 	mr      r9,r0
 1800788:	d8 09 00 00 	stfd    f0,0(r9)
 180078c:	80 1f 00 14 	lwz     r0,20(r31)
 1800790:	30 00 00 01 	addic   r0,r0,1
 1800794:	90 1f 00 14 	stw     r0,20(r31)
 1800798:	81 3f 00 14 	lwz     r9,20(r31)
 180079c:	80 1f 03 48 	lwz     r0,840(r31)
 18007a0:	7f 89 00 00 	cmpw    cr7,r9,r0
 18007a4:	40 9d fe fc 	ble+    cr7,18006a0 <ludcmp+0x214>
 18007a8:	80 1f 00 18 	lwz     r0,24(r31)
 18007ac:	30 00 00 01 	addic   r0,r0,1
 18007b0:	90 1f 00 18 	stw     r0,24(r31)
 18007b4:	81 3f 00 18 	lwz     r9,24(r31)
 18007b8:	80 1f 03 48 	lwz     r0,840(r31)
 18007bc:	7f 89 00 00 	cmpw    cr7,r9,r0
 18007c0:	41 9c fd 34 	blt+    cr7,18004f4 <ludcmp+0x68>
 18007c4:	3c 00 01 81 	lis     r0,385
 18007c8:	30 00 0d 20 	addic   r0,r0,3360
 18007cc:	7c 09 03 78 	mr      r9,r0
 18007d0:	c8 09 00 00 	lfd     f0,0(r9)
 18007d4:	d8 1f 00 20 	stfd    f0,32(r31)
 18007d8:	38 00 00 01 	li      r0,1
 18007dc:	90 1f 00 18 	stw     r0,24(r31)
 18007e0:	48 00 00 cc 	b       18008ac <ludcmp+0x420>
 18007e4:	80 1f 00 18 	lwz     r0,24(r31)
 18007e8:	3d 20 01 81 	lis     r9,385
 18007ec:	39 29 0d 20 	addi    r9,r9,3360
 18007f0:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18007f4:	7c 09 02 14 	add     r0,r9,r0
 18007f8:	7c 09 03 78 	mr      r9,r0
 18007fc:	c8 09 00 00 	lfd     f0,0(r9)
 1800800:	d8 1f 00 08 	stfd    f0,8(r31)
 1800804:	38 00 00 00 	li      r0,0
 1800808:	90 1f 00 14 	stw     r0,20(r31)
 180080c:	48 00 00 64 	b       1800870 <ludcmp+0x3e4>
 1800810:	81 7f 00 18 	lwz     r11,24(r31)
 1800814:	80 1f 00 14 	lwz     r0,20(r31)
 1800818:	3d 20 01 81 	lis     r9,385
 180081c:	39 29 10 40 	addi    r9,r9,4160
 1800820:	1d 6b 00 32 	mulli   r11,r11,50
 1800824:	7c 0b 02 14 	add     r0,r11,r0
 1800828:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 180082c:	7c 09 02 14 	add     r0,r9,r0
 1800830:	7c 09 03 78 	mr      r9,r0
 1800834:	c9 a9 00 00 	lfd     f13,0(r9)
 1800838:	80 1f 00 14 	lwz     r0,20(r31)
 180083c:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800840:	39 3f 00 08 	addi    r9,r31,8
 1800844:	7c 09 02 14 	add     r0,r9,r0
 1800848:	30 00 00 18 	addic   r0,r0,24
 180084c:	7c 09 03 78 	mr      r9,r0
 1800850:	c8 09 00 00 	lfd     f0,0(r9)
 1800854:	fc 0d 00 32 	fmul    f0,f13,f0
 1800858:	c9 bf 00 08 	lfd     f13,8(r31)
 180085c:	fc 0d 00 28 	fsub    f0,f13,f0
 1800860:	d8 1f 00 08 	stfd    f0,8(r31)
 1800864:	80 1f 00 14 	lwz     r0,20(r31)
 1800868:	30 00 00 01 	addic   r0,r0,1
 180086c:	90 1f 00 14 	stw     r0,20(r31)
 1800870:	81 3f 00 14 	lwz     r9,20(r31)
 1800874:	80 1f 00 18 	lwz     r0,24(r31)
 1800878:	7f 89 00 00 	cmpw    cr7,r9,r0
 180087c:	41 9c ff 94 	blt+    cr7,1800810 <ludcmp+0x384>
 1800880:	80 1f 00 18 	lwz     r0,24(r31)
 1800884:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800888:	39 3f 00 08 	addi    r9,r31,8
 180088c:	7c 09 02 14 	add     r0,r9,r0
 1800890:	30 00 00 18 	addic   r0,r0,24
 1800894:	c8 1f 00 08 	lfd     f0,8(r31)
 1800898:	7c 09 03 78 	mr      r9,r0
 180089c:	d8 09 00 00 	stfd    f0,0(r9)
 18008a0:	80 1f 00 18 	lwz     r0,24(r31)
 18008a4:	30 00 00 01 	addic   r0,r0,1
 18008a8:	90 1f 00 18 	stw     r0,24(r31)
 18008ac:	81 3f 00 18 	lwz     r9,24(r31)
 18008b0:	80 1f 03 48 	lwz     r0,840(r31)
 18008b4:	7f 89 00 00 	cmpw    cr7,r9,r0
 18008b8:	40 9d ff 2c 	ble+    cr7,18007e4 <ludcmp+0x358>
 18008bc:	80 1f 03 48 	lwz     r0,840(r31)
 18008c0:	81 3f 03 48 	lwz     r9,840(r31)
 18008c4:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 18008c8:	39 7f 00 08 	addi    r11,r31,8
 18008cc:	7d 2b 4a 14 	add     r9,r11,r9
 18008d0:	39 29 00 18 	addi    r9,r9,24
 18008d4:	c9 a9 00 00 	lfd     f13,0(r9)
 18008d8:	81 5f 03 48 	lwz     r10,840(r31)
 18008dc:	81 3f 03 48 	lwz     r9,840(r31)
 18008e0:	3d 60 01 81 	lis     r11,385
 18008e4:	39 6b 10 40 	addi    r11,r11,4160
 18008e8:	1d 4a 00 32 	mulli   r10,r10,50
 18008ec:	7d 2a 4a 14 	add     r9,r10,r9
 18008f0:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 18008f4:	7d 2b 4a 14 	add     r9,r11,r9
 18008f8:	c8 09 00 00 	lfd     f0,0(r9)
 18008fc:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800900:	3d 20 01 81 	lis     r9,385
 1800904:	39 29 0e b0 	addi    r9,r9,3760
 1800908:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 180090c:	7c 09 02 14 	add     r0,r9,r0
 1800910:	7c 09 03 78 	mr      r9,r0
 1800914:	d8 09 00 00 	stfd    f0,0(r9)
 1800918:	80 1f 03 48 	lwz     r0,840(r31)
 180091c:	30 00 ff ff 	addic   r0,r0,-1
 1800920:	90 1f 00 18 	stw     r0,24(r31)
 1800924:	48 00 00 f8 	b       1800a1c <ludcmp+0x590>
 1800928:	80 1f 00 18 	lwz     r0,24(r31)
 180092c:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800930:	39 3f 00 08 	addi    r9,r31,8
 1800934:	7c 09 02 14 	add     r0,r9,r0
 1800938:	30 00 00 18 	addic   r0,r0,24
 180093c:	7c 09 03 78 	mr      r9,r0
 1800940:	c8 09 00 00 	lfd     f0,0(r9)
 1800944:	d8 1f 00 08 	stfd    f0,8(r31)
 1800948:	80 1f 00 18 	lwz     r0,24(r31)
 180094c:	30 00 00 01 	addic   r0,r0,1
 1800950:	90 1f 00 14 	stw     r0,20(r31)
 1800954:	48 00 00 64 	b       18009b8 <ludcmp+0x52c>
 1800958:	81 7f 00 18 	lwz     r11,24(r31)
 180095c:	80 1f 00 14 	lwz     r0,20(r31)
 1800960:	3d 20 01 81 	lis     r9,385
 1800964:	39 29 10 40 	addi    r9,r9,4160
 1800968:	1d 6b 00 32 	mulli   r11,r11,50
 180096c:	7c 0b 02 14 	add     r0,r11,r0
 1800970:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800974:	7c 09 02 14 	add     r0,r9,r0
 1800978:	7c 09 03 78 	mr      r9,r0
 180097c:	c9 a9 00 00 	lfd     f13,0(r9)
 1800980:	80 1f 00 14 	lwz     r0,20(r31)
 1800984:	3d 20 01 81 	lis     r9,385
 1800988:	39 29 0e b0 	addi    r9,r9,3760
 180098c:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800990:	7c 09 02 14 	add     r0,r9,r0
 1800994:	7c 09 03 78 	mr      r9,r0
 1800998:	c8 09 00 00 	lfd     f0,0(r9)
 180099c:	fc 0d 00 32 	fmul    f0,f13,f0
 18009a0:	c9 bf 00 08 	lfd     f13,8(r31)
 18009a4:	fc 0d 00 28 	fsub    f0,f13,f0
 18009a8:	d8 1f 00 08 	stfd    f0,8(r31)
 18009ac:	80 1f 00 14 	lwz     r0,20(r31)
 18009b0:	30 00 00 01 	addic   r0,r0,1
 18009b4:	90 1f 00 14 	stw     r0,20(r31)
 18009b8:	81 3f 00 14 	lwz     r9,20(r31)
 18009bc:	80 1f 03 48 	lwz     r0,840(r31)
 18009c0:	7f 89 00 00 	cmpw    cr7,r9,r0
 18009c4:	40 9d ff 94 	ble+    cr7,1800958 <ludcmp+0x4cc>
 18009c8:	80 1f 00 18 	lwz     r0,24(r31)
 18009cc:	81 5f 00 18 	lwz     r10,24(r31)
 18009d0:	81 3f 00 18 	lwz     r9,24(r31)
 18009d4:	3d 60 01 81 	lis     r11,385
 18009d8:	39 6b 10 40 	addi    r11,r11,4160
 18009dc:	1d 4a 00 32 	mulli   r10,r10,50
 18009e0:	7d 2a 4a 14 	add     r9,r10,r9
 18009e4:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 18009e8:	7d 2b 4a 14 	add     r9,r11,r9
 18009ec:	c8 09 00 00 	lfd     f0,0(r9)
 18009f0:	c9 bf 00 08 	lfd     f13,8(r31)
 18009f4:	fc 0d 00 24 	fdiv    f0,f13,f0
 18009f8:	3d 20 01 81 	lis     r9,385
 18009fc:	39 29 0e b0 	addi    r9,r9,3760
 1800a00:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800a04:	7c 09 02 14 	add     r0,r9,r0
 1800a08:	7c 09 03 78 	mr      r9,r0
 1800a0c:	d8 09 00 00 	stfd    f0,0(r9)
 1800a10:	80 1f 00 18 	lwz     r0,24(r31)
 1800a14:	30 00 ff ff 	addic   r0,r0,-1
 1800a18:	90 1f 00 18 	stw     r0,24(r31)
 1800a1c:	80 1f 00 18 	lwz     r0,24(r31)
 1800a20:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800a24:	40 9c ff 04 	bge+    cr7,1800928 <ludcmp+0x49c>
 1800a28:	38 00 00 00 	li      r0,0
 1800a2c:	7c 03 03 78 	mr      r3,r0
 1800a30:	39 7f 03 60 	addi    r11,r31,864
 1800a34:	80 0b 00 04 	lwz     r0,4(r11)
 1800a38:	7c 08 03 a6 	mtlr    r0
 1800a3c:	83 eb ff fc 	lwz     r31,-4(r11)
 1800a40:	7d 61 5b 78 	mr      r1,r11
 1800a44:	4e 80 00 20 	blr

01800a48 <_exit>:
 1800a48:	94 21 ff e8 	stwu    r1,-24(r1)
 1800a4c:	93 e1 00 14 	stw     r31,20(r1)
 1800a50:	7c 3f 0b 78 	mr      r31,r1
 1800a54:	90 7f 00 08 	stw     r3,8(r31)
 1800a58:	48 00 00 00 	b       1800a58 <_exit+0x10>

01800a5c <_start>:
 1800a5c:	94 21 ff f0 	stwu    r1,-16(r1)
 1800a60:	7c 08 02 a6 	mflr    r0
 1800a64:	90 01 00 14 	stw     r0,20(r1)
 1800a68:	93 e1 00 0c 	stw     r31,12(r1)
 1800a6c:	7c 3f 0b 78 	mr      r31,r1
 1800a70:	38 60 00 00 	li      r3,0
 1800a74:	38 80 00 00 	li      r4,0
 1800a78:	4b ff f8 15 	bl      180028c <main>
 1800a7c:	38 60 00 00 	li      r3,0
 1800a80:	4b ff ff c9 	bl      1800a48 <_exit>

01800a84 <__eabi>:
 1800a84:	3d 40 01 81 	lis     r10,385
 1800a88:	3d 60 01 81 	lis     r11,385
 1800a8c:	81 2a 0c fc 	lwz     r9,3324(r10)
 1800a90:	39 6b 0c dc 	addi    r11,r11,3292
 1800a94:	29 09 00 00 	cmplwi  cr2,r9,0
 1800a98:	4c 8a 00 20 	bnelr   cr2
 1800a9c:	90 2a 0c fc 	stw     r1,3324(r10)
 1800aa0:	80 6b 00 08 	lwz     r3,8(r11)
 1800aa4:	80 8b 00 0c 	lwz     r4,12(r11)
 1800aa8:	7c 83 20 00 	cmpw    cr1,r3,r4
 1800aac:	41 86 00 08 	beq-    cr1,1800ab4 <__eabi+0x30>
 1800ab0:	81 ab 00 04 	lwz     r13,4(r11)
 1800ab4:	80 6b 00 14 	lwz     r3,20(r11)
 1800ab8:	80 8b 00 18 	lwz     r4,24(r11)
 1800abc:	7c 83 20 00 	cmpw    cr1,r3,r4
 1800ac0:	41 a6 00 08 	beq+    cr1,1800ac8 <__eabi+0x44>
 1800ac4:	80 4b 00 10 	lwz     r2,16(r11)
 1800ac8:	4b ff f5 cc 	b       1800094 <__init>

01800acc <__eabi_convert>:
 1800acc:	7c 83 20 40 	cmplw   cr1,r3,r4
 1800ad0:	7c a3 20 50 	subf    r5,r3,r4
 1800ad4:	4c 84 00 20 	bgelr   cr1
 1800ad8:	7c a5 16 70 	srawi   r5,r5,2
 1800adc:	38 63 ff fc 	addi    r3,r3,-4
 1800ae0:	7c a9 03 a6 	mtctr   r5
 1800ae4:	84 c3 00 04 	lwzu    r6,4(r3)
 1800ae8:	2c 06 00 00 	cmpwi   r6,0
 1800aec:	41 82 00 0c 	beq-    1800af8 <__eabi_convert+0x2c>
 1800af0:	7c c6 62 14 	add     r6,r6,r12
 1800af4:	90 c3 00 00 	stw     r6,0(r3)
 1800af8:	42 00 ff ec 	bdnz+   1800ae4 <__eabi_convert+0x18>
 1800afc:	4e 80 00 20 	blr

01800b00 <__eabi_uconvert>:
 1800b00:	7c 83 20 40 	cmplw   cr1,r3,r4
 1800b04:	7c a3 20 50 	subf    r5,r3,r4
 1800b08:	4c 84 00 20 	bgelr   cr1
 1800b0c:	7c a5 16 70 	srawi   r5,r5,2
 1800b10:	38 63 ff fc 	addi    r3,r3,-4
 1800b14:	7c a9 03 a6 	mtctr   r5
 1800b18:	84 c3 00 04 	lwzu    r6,4(r3)
 1800b1c:	7c c6 62 14 	add     r6,r6,r12
 1800b20:	80 e6 00 00 	lwz     r7,0(r6)
 1800b24:	90 c3 00 00 	stw     r6,0(r3)
 1800b28:	7c e7 62 14 	add     r7,r7,r12
 1800b2c:	90 e6 00 00 	stw     r7,0(r6)
 1800b30:	42 00 ff e8 	bdnz+   1800b18 <__eabi_uconvert+0x18>
 1800b34:	4e 80 00 20 	blr

01800b38 <__do_global_ctors_aux>:
 1800b38:	7c 08 02 a6 	mflr    r0
 1800b3c:	94 21 ff f0 	stwu    r1,-16(r1)
 1800b40:	93 e1 00 0c 	stw     r31,12(r1)
 1800b44:	3f e0 01 81 	lis     r31,385
 1800b48:	90 01 00 14 	stw     r0,20(r1)
 1800b4c:	3b ff 0c cc 	addi    r31,r31,3276
 1800b50:	80 1f ff fc 	lwz     r0,-4(r31)
 1800b54:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 1800b58:	41 9e 00 1c 	beq-    cr7,1800b74 <__do_global_ctors_aux+0x3c>
 1800b5c:	3b ff ff fc 	addi    r31,r31,-4
 1800b60:	7c 09 03 a6 	mtctr   r0
 1800b64:	4e 80 04 21 	bctrl
 1800b68:	84 1f ff fc 	lwzu    r0,-4(r31)
 1800b6c:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 1800b70:	40 9e ff f0 	bne+    cr7,1800b60 <__do_global_ctors_aux+0x28>
 1800b74:	80 01 00 14 	lwz     r0,20(r1)
 1800b78:	83 e1 00 0c 	lwz     r31,12(r1)
 1800b7c:	38 21 00 10 	addi    r1,r1,16
 1800b80:	7c 08 03 a6 	mtlr    r0
 1800b84:	4e 80 00 20 	blr

01800b88 <call___do_global_ctors_aux>:
 1800b88:	7c 08 02 a6 	mflr    r0
 1800b8c:	94 21 ff f8 	stwu    r1,-8(r1)
 1800b90:	90 01 00 0c 	stw     r0,12(r1)
 1800b94:	80 01 00 0c 	lwz     r0,12(r1)
 1800b98:	38 21 00 08 	addi    r1,r1,8
 1800b9c:	7c 08 03 a6 	mtlr    r0
 1800ba0:	4e 80 00 20 	blr

Disassembly of section .fini:

01800ba4 <__fini>:
 1800ba4:	94 21 ff f0 	stwu    r1,-16(r1)
 1800ba8:	7c 08 02 a6 	mflr    r0
 1800bac:	90 01 00 14 	stw     r0,20(r1)
 1800bb0:	4b ff f5 09 	bl      18000b8 <__do_global_dtors_aux>
 1800bb4:	80 01 00 14 	lwz     r0,20(r1)
 1800bb8:	7c 08 03 a6 	mtlr    r0
 1800bbc:	38 21 00 10 	addi    r1,r1,16
 1800bc0:	4e 80 00 20 	blr
