{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595251520857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595251520867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 20 10:25:20 2020 " "Processing started: Mon Jul 20 10:25:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595251520867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251520867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cross_correlation -c Cross_correlation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cross_correlation -c Cross_correlation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251520868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595251521508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595251521509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cross_correlation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cross_correlation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cross_correlation " "Found entity 1: Cross_correlation" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595251535754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251535754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cross_correlation " "Elaborating entity \"Cross_correlation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595251535795 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.sv 1 1 " "Using design file decoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595251535812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1595251535812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst4 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst4\"" {  } { { "Cross_correlation.bdf" "inst4" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { -48 672 848 32 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595251535813 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display decoder.sv(12) " "Verilog HDL Always Construct warning at decoder.sv(12): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595251535814 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] decoder.sv(12) " "Inferred latch for \"display\[0\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251535814 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] decoder.sv(12) " "Inferred latch for \"display\[1\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251535814 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] decoder.sv(12) " "Inferred latch for \"display\[2\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251535814 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] decoder.sv(12) " "Inferred latch for \"display\[3\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251535814 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] decoder.sv(12) " "Inferred latch for \"display\[4\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251535814 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] decoder.sv(12) " "Inferred latch for \"display\[5\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251535815 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] decoder.sv(12) " "Inferred latch for \"display\[6\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251535815 "|Cross_correlation|decoder:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "cross_correlator.sv 1 1 " "Using design file cross_correlator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cross_correlator " "Found entity 1: cross_correlator" {  } { { "cross_correlator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/cross_correlator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595251535830 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1595251535830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_correlator cross_correlator:inst3 " "Elaborating entity \"cross_correlator\" for hierarchy \"cross_correlator:inst3\"" {  } { { "Cross_correlation.bdf" "inst3" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { 96 448 616 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595251535831 ""}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "packed array unpacked array types do not match cross_correlator.sv(44) " "SystemVerilog error at cross_correlator.sv(44): packed array type cannot be assigned to unpacked array type - types do not match" {  } { { "cross_correlator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/cross_correlator.sv" 44 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251535833 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cross_correlator:inst3 " "Can't elaborate user hierarchy \"cross_correlator:inst3\"" {  } { { "Cross_correlation.bdf" "inst3" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { 96 448 616 240 "inst3" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595251535834 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595251536096 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 20 10:25:36 2020 " "Processing ended: Mon Jul 20 10:25:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595251536096 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595251536096 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595251536096 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251536096 ""}
