# Design and Implementation of Smart Parking Management System using Verilog

This repository contains the design and implementation of an automated Smart Parking Management System using Verilog Hardware Description Language (HDL).

## ğŸ“ Repository Contents

- **`Parking_Sys.v`** - Complete Verilog implementation including:
  - Main module: `smart_parking` (8-slot parking management system)
  - Testbench module: `tb_smart_parking` (comprehensive simulation testbench)

- **`PROJECT_REPORT.md`** - Comprehensive professional project report including:
  - Abstract and Introduction
  - System Design and Methodology
  - Simulation Results and Analysis
  - Advantages, Applications, and Future Scope
  - Complete technical documentation

- **`Presentation.pdf`** - Project presentation slides

- **`Report.docx`** - Project report in Word format

- **`Report Template.docx`** - Report formatting template

## ğŸ¯ Project Overview

The Smart Parking Management System automates parking lot operations by:
- **Managing 8 parking slots** with real-time occupancy tracking
- **Automating gate control** for entry and exit operations
- **Providing real-time status** of available parking spaces
- **Indicating full status** when all slots are occupied

### Key Features

âœ… Synchronous sequential logic design  
âœ… Automated slot allocation (first-available algorithm)  
âœ… Automated slot deallocation (last-occupied algorithm)  
âœ… Real-time free slot counter  
âœ… Parking lot full indicator  
âœ… Entry/exit gate control signals  
âœ… Clock-driven operation for reliability  
âœ… Asynchronous reset capability  

## ğŸ”§ Technical Specifications

- **HDL:** Verilog (IEEE 1364-2005)
- **Design Type:** Synchronous Sequential Circuit
- **Slots:** 8 (expandable)
- **Inputs:** clk, rst, entry, exit
- **Outputs:** entry_gate, exit_gate, free_count[3:0], full
- **Implementation:** FPGA/ASIC compatible

## ğŸš€ Getting Started

### Prerequisites

To simulate and synthesize this design, you need one of the following:

- **Icarus Verilog** (Open-source simulator)
- **ModelSim** (Mentor Graphics)
- **Vivado** (Xilinx FPGA tools)
- **Quartus Prime** (Intel FPGA tools)

### Simulation with Icarus Verilog

```bash
# Compile the Verilog code
iverilog -o parking_sim Parking_Sys.v

# Run simulation
vvp parking_sim

# View waveforms (if VCD file is generated)
gtkwave parking_waveform.vcd
```

### Simulation with ModelSim

```tcl
# Create work library
vlib work

# Compile
vlog Parking_Sys.v

# Simulate
vsim tb_smart_parking

# Add waveforms
add wave -r /*

# Run
run -all
```

## ğŸ“Š System Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         Smart Parking System                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Inputs:                                    â”‚
â”‚  - clk (Clock)                              â”‚
â”‚  - rst (Reset)                              â”‚
â”‚  - entry (Entry Request)                    â”‚
â”‚  - exit (Exit Request)                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Processing:                                â”‚
â”‚  - 8-bit Slot Register (occupancy tracking) â”‚
â”‚  - Entry Logic (first-available allocation) â”‚
â”‚  - Exit Logic (last-occupied deallocation)  â”‚
â”‚  - Counter Logic (free slot calculation)    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Outputs:                                   â”‚
â”‚  - entry_gate (Entry Gate Control)          â”‚
â”‚  - exit_gate (Exit Gate Control)            â”‚
â”‚  - free_count[3:0] (Available Slots)        â”‚
â”‚  - full (Parking Lot Full Status)           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ“ˆ Simulation Results

The testbench (`tb_smart_parking`) simulates:
1. **System Reset** - Initializes all slots to free
2. **8 Entry Operations** - Fills all parking slots
3. **Full Status Verification** - Confirms full signal assertion
4. **2 Exit Operations** - Frees slots
5. **Status Updates** - Verifies real-time counter updates

Expected behavior:
- Free count: 8 â†’ 7 â†’ 6 â†’ ... â†’ 0 (during entries) â†’ 1 â†’ 2 (during exits)
- Full status: Asserts when free_count = 0
- Gates: Pulse for one clock cycle during operations

## ğŸ“ Applications

- Shopping malls and retail centers
- Office complexes
- Airports and railway stations
- Hospitals and healthcare facilities
- Educational institutions
- Residential apartment complexes
- Public parking lots
- Event venues

## ğŸ“š Documentation

For detailed information, please refer to:
- **[PROJECT_REPORT.md](PROJECT_REPORT.md)** - Complete technical documentation with:
  - Design methodology
  - Logic flow diagrams
  - Simulation analysis
  - Advantages and applications
  - Future enhancements
  - References and appendices

## ğŸ”® Future Enhancements

- Multi-level parking support
- RFID/ANPR integration
- IoT connectivity
- Mobile app integration
- Payment system integration
- EV charging slot management
- Machine learning-based optimization
- Cloud-based monitoring

## ğŸ‘¥ Team

[Team Member Names and Register Numbers]

**Guided by:** [Guide Name]  
**Institution:** [Institution Name]

## ğŸ“„ License

This project is developed as part of academic coursework.

## ğŸ¤ Contributing

This is an academic project. For suggestions or improvements, please open an issue.

## ğŸ“ Contact

For queries regarding this project, please contact the team members or the project guide.

---

**Note:** This is an educational project demonstrating Verilog HDL design principles and digital system implementation.
