---------------------------------------------------
Report for cell Mycpu
   Instance path: Mycpu
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                MULT18	       6.00        100.0
                                  LUT4	       5252        100.0
                               LUTGATE	       4228        100.0
                                LUTRAM	         96        100.0
                                LUTCCU	        928        100.0
                                 IOREG	          9        100.0
                                 IOBUF	         13        100.0
                                PFUREG	       3019        100.0
                                   EBR	         18        100.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
 ahbl0_32s_1s_1s_0_32768_1s_32768_3072	          1         1.3
                         ahbl2apb0_32s	          1         3.0
apb0_32s_1s_34816_1024_32768_1024_33792_1024	          1         0.7
cpu0_0s_0s_4294967295_0_4294967295_0_4294901760_11_layer0	          1        71.2
                                 gpio0	          1         2.2
                                  i2c0	          1        15.3
                                  osc0	          1         0.0
                                  pll0	          1         0.0
                       sysmem0_sysmem0	          1         1.2
                                 uart0	          1         5.0
---------------------------------------------------
Report for cell ahbl0_32s_1s_1s_0_32768_1s_32768_3072
   Instance path: Mycpu/ahbl0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         70         1.3
                               LUTGATE	         70         1.7
                                PFUREG	          7         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
ahbl0_ipgen_lscc_ahbl_interconnect_Z1_layer0	          1         1.3
---------------------------------------------------
Report for cell ahbl0_ipgen_lscc_ahbl_interconnect_Z1_layer0
   Instance path: Mycpu/ahbl0_inst/lscc_ahbl_interconnect_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         70         1.3
                               LUTGATE	         70         1.7
                                PFUREG	          7         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
   ahbl0_ipgen_lscc_ahbl_bus_Z5_layer0	          1         1.3
---------------------------------------------------
Report for cell ahbl0_ipgen_lscc_ahbl_bus_Z5_layer0
   Instance path: Mycpu/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         70         1.3
                               LUTGATE	         70         1.7
                                PFUREG	          7         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
ahbl0_ipgen_lscc_ahbl_decoder_Z2_layer0	          1         0.3
ahbl0_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_3	          1         0.0
ahbl0_ipgen_lscc_ahbl_multiplexor_32s_32s_2s_0s	          1         1.0
---------------------------------------------------
Report for cell ahbl0_ipgen_lscc_ahbl_decoder_Z2_layer0
   Instance path: Mycpu/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         18         0.3
                               LUTGATE	         18         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_4_layer0	          1         0.3
---------------------------------------------------
Report for cell ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_4_layer0
   Instance path: Mycpu/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         18         0.3
                               LUTGATE	         18         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_32768_3072_32s_35839_12s	          1         0.3
---------------------------------------------------
Report for cell ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_32768_3072_32s_35839_12s
   Instance path: Mycpu/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         18         0.3
                               LUTGATE	         18         0.4
---------------------------------------------------
Report for cell ahbl0_ipgen_lscc_ahbl_multiplexor_32s_32s_2s_0s
   Instance path: Mycpu/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         50         1.0
                               LUTGATE	         50         1.2
                                PFUREG	          5         0.2
---------------------------------------------------
Report for cell ahbl0_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_3
   Instance path: Mycpu/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_default_slv
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.1
---------------------------------------------------
Report for cell ahbl2apb0_32s
   Instance path: Mycpu/ahbl2apb0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        158         3.0
                               LUTGATE	        158         3.7
                                PFUREG	        140         4.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
ahbl2apb0_ipgen_lscc_ahbl2apb_Z6_layer0	          1         3.0
---------------------------------------------------
Report for cell ahbl2apb0_ipgen_lscc_ahbl2apb_Z6_layer0
   Instance path: Mycpu/ahbl2apb0_inst/lscc_ahbl2apb_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        158         3.0
                               LUTGATE	        158         3.7
                                PFUREG	        140         4.6
---------------------------------------------------
Report for cell apb0_32s_1s_34816_1024_32768_1024_33792_1024
   Instance path: Mycpu/apb0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         39         0.7
                               LUTGATE	         39         0.9
                                PFUREG	          4         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb0_ipgen_lscc_apb_interconnect_Z7_layer0	          1         0.7
---------------------------------------------------
Report for cell apb0_ipgen_lscc_apb_interconnect_Z7_layer0
   Instance path: Mycpu/apb0_inst/lscc_apb_interconnect_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         39         0.7
                               LUTGATE	         39         0.9
                                PFUREG	          4         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
     apb0_ipgen_lscc_apb_bus_Z9_layer0	          1         0.7
---------------------------------------------------
Report for cell apb0_ipgen_lscc_apb_bus_Z9_layer0
   Instance path: Mycpu/apb0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         39         0.7
                               LUTGATE	         39         0.9
                                PFUREG	          4         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
 apb0_ipgen_lscc_apb_decoder_Z8_layer0	          1         0.4
apb0_ipgen_lscc_apb_multiplexor_32s_32s_32s_3s_0s	          1         0.4
---------------------------------------------------
Report for cell apb0_ipgen_lscc_apb_decoder_Z8_layer0
   Instance path: Mycpu/apb0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         19         0.4
                               LUTGATE	         19         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_32768_1024	          1         0.1
apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_33792_1024	          1         0.1
apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_34816_1024	          1         0.2
---------------------------------------------------
Report for cell apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_34816_1024
   Instance path: Mycpu/apb0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[0].u_lscc_apb_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.2
                               LUTGATE	          8         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb0_ipgen_lscc_apb_decoder_comp_32s_34816_1024_32s_1s_35839_10s	          1         0.2
---------------------------------------------------
Report for cell apb0_ipgen_lscc_apb_decoder_comp_32s_34816_1024_32s_1s_35839_10s
   Instance path: Mycpu/apb0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[0].u_lscc_apb_decoder_sel/genblk1[0].u_lscc_apb_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.2
                               LUTGATE	          8         0.2
---------------------------------------------------
Report for cell apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_32768_1024
   Instance path: Mycpu/apb0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[1].u_lscc_apb_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.1
                               LUTGATE	          3         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb0_ipgen_lscc_apb_decoder_comp_32s_32768_1024_32s_1s_33791_10s	          1         0.1
---------------------------------------------------
Report for cell apb0_ipgen_lscc_apb_decoder_comp_32s_32768_1024_32s_1s_33791_10s
   Instance path: Mycpu/apb0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[1].u_lscc_apb_decoder_sel/genblk1[0].u_lscc_apb_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.1
                               LUTGATE	          3         0.1
---------------------------------------------------
Report for cell apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_33792_1024
   Instance path: Mycpu/apb0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[2].u_lscc_apb_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.1
                               LUTGATE	          7         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb0_ipgen_lscc_apb_decoder_comp_32s_33792_1024_32s_1s_34815_10s	          1         0.1
---------------------------------------------------
Report for cell apb0_ipgen_lscc_apb_decoder_comp_32s_33792_1024_32s_1s_34815_10s
   Instance path: Mycpu/apb0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[2].u_lscc_apb_decoder_sel/genblk1[0].u_lscc_apb_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.1
                               LUTGATE	          7         0.2
---------------------------------------------------
Report for cell apb0_ipgen_lscc_apb_multiplexor_32s_32s_32s_3s_0s
   Instance path: Mycpu/apb0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_multiplexor
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         20         0.4
                               LUTGATE	         20         0.5
                                PFUREG	          4         0.1
---------------------------------------------------
Report for cell cpu0_0s_0s_4294967295_0_4294967295_0_4294901760_11_layer0
   Instance path: Mycpu/cpu0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                MULT18	       6.00        100.0
                                  LUT4	       3738        71.2
                               LUTGATE	       3010        71.2
                                LUTCCU	        728        78.4
                                PFUREG	       2041        67.6
                                   EBR	          2        11.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                      secured_design_1	          1        71.2
---------------------------------------------------
Report for cell secured_design_1
   Instance path: Mycpu/cpu0_inst/riscvsmall_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                MULT18	       6.00        100.0
                                  LUT4	       3738        71.2
                               LUTGATE	       3010        71.2
                                LUTCCU	        728        78.4
                                PFUREG	       2041        67.6
                                   EBR	          2        11.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                      secured_design_2	          1         3.3
                     secured_design_22	          1        58.5
                      secured_design_3	          1         0.5
                      secured_design_4	          1         6.3
                      secured_design_5	          1         2.6
---------------------------------------------------
Report for cell secured_design_2
   Instance path: Mycpu/secured_instance_2
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        174         3.3
                               LUTGATE	        174         4.1
                                PFUREG	          3         0.1
---------------------------------------------------
Report for cell secured_design_3
   Instance path: Mycpu/secured_instance_3
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         24         0.5
                               LUTGATE	         24         0.6
                                PFUREG	         21         0.7
---------------------------------------------------
Report for cell secured_design_4
   Instance path: Mycpu/secured_instance_4
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        332         6.3
                               LUTGATE	        200         4.7
                                LUTCCU	        132        14.2
                                PFUREG	        137         4.5
---------------------------------------------------
Report for cell secured_design_5
   Instance path: Mycpu/secured_instance_5
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        134         2.6
                               LUTGATE	        120         2.8
                                LUTCCU	         14         1.5
                                PFUREG	        267         8.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_18	          1         1.5
                     secured_design_21	          1         0.3
                      secured_design_6	          1         0.8
---------------------------------------------------
Report for cell secured_design_6
   Instance path: Mycpu/secured_instance_6
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         41         0.8
                               LUTGATE	         27         0.6
                                LUTCCU	         14         1.5
                                PFUREG	         62         2.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_10	          1         0.0
                     secured_design_11	          1         0.0
                     secured_design_12	          1         0.0
                     secured_design_13	          1         0.0
                     secured_design_14	          1         0.0
                     secured_design_15	          1         0.6
                      secured_design_7	          1         0.0
                      secured_design_8	          1         0.0
                      secured_design_9	          1         0.0
---------------------------------------------------
Report for cell secured_design_7
   Instance path: Mycpu/secured_instance_7
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.1
---------------------------------------------------
Report for cell secured_design_8
   Instance path: Mycpu/secured_instance_8
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_9
   Instance path: Mycpu/secured_instance_9
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_10
   Instance path: Mycpu/secured_instance_10
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_11
   Instance path: Mycpu/secured_instance_11
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_12
   Instance path: Mycpu/secured_instance_12
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_13
   Instance path: Mycpu/secured_instance_13
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_14
   Instance path: Mycpu/secured_instance_14
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_15
   Instance path: Mycpu/secured_instance_15
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         34         0.6
                               LUTGATE	         20         0.5
                                LUTCCU	         14         1.5
                                PFUREG	         53         1.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_16	          1         0.0
---------------------------------------------------
Report for cell secured_design_16
   Instance path: Mycpu/secured_instance_16
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_17	          1         0.0
---------------------------------------------------
Report for cell secured_design_17
   Instance path: Mycpu/secured_instance_17
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell secured_design_18
   Instance path: Mycpu/secured_instance_18
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         78         1.5
                               LUTGATE	         78         1.8
                                PFUREG	        122         4.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_19	          1         0.0
---------------------------------------------------
Report for cell secured_design_19
   Instance path: Mycpu/secured_instance_19
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          9         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_20	          1         0.0
---------------------------------------------------
Report for cell secured_design_20
   Instance path: Mycpu/secured_instance_20
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.1
---------------------------------------------------
Report for cell secured_design_21
   Instance path: Mycpu/secured_instance_21
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.3
                               LUTGATE	         14         0.3
                                PFUREG	         78         2.6
---------------------------------------------------
Report for cell secured_design_22
   Instance path: Mycpu/secured_instance_22
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                MULT18	       6.00        100.0
                                  LUT4	       3073        58.5
                               LUTGATE	       2491        58.9
                                LUTCCU	        582        62.7
                                PFUREG	       1613        53.4
                                   EBR	          2        11.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_23	          1         0.8
---------------------------------------------------
Report for cell secured_design_23
   Instance path: Mycpu/secured_instance_23
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         41         0.8
                               LUTGATE	         41         1.0
                                PFUREG	         35         1.2
---------------------------------------------------
Report for cell gpio0
   Instance path: Mycpu/gpio0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        115         2.2
                               LUTGATE	        115         2.7
                                 IOREG	          8        88.9
                                 IOBUF	          8        61.5
                                PFUREG	         89         2.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
      gpio0_ipgen_lscc_gpio_Z12_layer0	          1         2.2
---------------------------------------------------
Report for cell gpio0_ipgen_lscc_gpio_Z12_layer0
   Instance path: Mycpu/gpio0_inst/lscc_gpio_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        115         2.2
                               LUTGATE	        115         2.7
                                 IOREG	          8        88.9
                                 IOBUF	          8        61.5
                                PFUREG	         89         2.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
gpio0_ipgen_lscc_apb2lmmi_8s_6s_1s_1_2_4_8_4s	          1         0.2
 gpio0_ipgen_lscc_gpio_lmmi_Z13_layer0	          1         2.0
---------------------------------------------------
Report for cell gpio0_ipgen_lscc_gpio_lmmi_Z13_layer0
   Instance path: Mycpu/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        103         2.0
                               LUTGATE	        103         2.4
                                 IOREG	          8        88.9
                                 IOBUF	          8        61.5
                                PFUREG	         64         2.1
---------------------------------------------------
Report for cell gpio0_ipgen_lscc_apb2lmmi_8s_6s_1s_1_2_4_8_4s
   Instance path: Mycpu/gpio0_inst/lscc_gpio_inst/genblk2.lscc_apb2lmmi_0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         12         0.2
                               LUTGATE	         12         0.3
                                PFUREG	         25         0.8
---------------------------------------------------
Report for cell i2c0
   Instance path: Mycpu/i2c0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        802        15.3
                               LUTGATE	        552        13.1
                                LUTRAM	         96        100.0
                                LUTCCU	        154        16.6
                                 IOBUF	          2        15.4
                                PFUREG	        563        18.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_24	          1        15.3
---------------------------------------------------
Report for cell secured_design_24
   Instance path: Mycpu/i2c0_inst/lscc_i2c_master_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        802        15.3
                               LUTGATE	        552        13.1
                                LUTRAM	         96        100.0
                                LUTCCU	        154        16.6
                                 IOBUF	          2        15.4
                                PFUREG	        563        18.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_25	          1        15.1
                     secured_design_49	          1         0.1
---------------------------------------------------
Report for cell secured_design_25
   Instance path: Mycpu/secured_instance_25
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        793        15.1
                               LUTGATE	        543        12.8
                                LUTRAM	         96        100.0
                                LUTCCU	        154        16.6
                                 IOBUF	          2        15.4
                                PFUREG	        537        17.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_26	          1         5.8
                     secured_design_40	          1         9.3
---------------------------------------------------
Report for cell secured_design_26
   Instance path: Mycpu/secured_instance_26
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        302         5.8
                               LUTGATE	        198         4.7
                                LUTCCU	        104        11.2
                                PFUREG	        201         6.7
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_27	          1         0.1
                     secured_design_28	          1         0.1
                     secured_design_29	          1         3.1
                     secured_design_36	          1         2.5
---------------------------------------------------
Report for cell secured_design_27
   Instance path: Mycpu/secured_instance_27
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.1
                               LUTGATE	          3         0.1
                                PFUREG	          5         0.2
---------------------------------------------------
Report for cell secured_design_28
   Instance path: Mycpu/secured_instance_28
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.1
                               LUTGATE	          3         0.1
                                PFUREG	          6         0.2
---------------------------------------------------
Report for cell secured_design_29
   Instance path: Mycpu/secured_instance_29
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        162         3.1
                               LUTGATE	         74         1.8
                                LUTCCU	         88         9.5
                                PFUREG	         83         2.7
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_30	          1         0.1
                     secured_design_31	          1         0.7
                     secured_design_32	          1         0.7
                     secured_design_34	          1         0.6
---------------------------------------------------
Report for cell secured_design_30
   Instance path: Mycpu/secured_instance_30
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.1
                               LUTGATE	          3         0.1
                                PFUREG	          3         0.1
---------------------------------------------------
Report for cell secured_design_31
   Instance path: Mycpu/secured_instance_31
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.7
                               LUTGATE	         26         0.6
                                LUTCCU	         12         1.3
                                PFUREG	         14         0.5
---------------------------------------------------
Report for cell secured_design_32
   Instance path: Mycpu/secured_instance_32
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         37         0.7
                               LUTGATE	         17         0.4
                                LUTCCU	         20         2.2
                                PFUREG	         23         0.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_33	          1         0.5
---------------------------------------------------
Report for cell secured_design_33
   Instance path: Mycpu/secured_instance_33
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         25         0.5
                               LUTGATE	          5         0.1
                                LUTCCU	         20         2.2
                                PFUREG	         12         0.4
---------------------------------------------------
Report for cell secured_design_34
   Instance path: Mycpu/secured_instance_34
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         31         0.6
                               LUTGATE	         11         0.3
                                LUTCCU	         20         2.2
                                PFUREG	         19         0.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_35	          1         0.5
---------------------------------------------------
Report for cell secured_design_35
   Instance path: Mycpu/secured_instance_35
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         25         0.5
                               LUTGATE	          5         0.1
                                LUTCCU	         20         2.2
                                PFUREG	         12         0.4
---------------------------------------------------
Report for cell secured_design_36
   Instance path: Mycpu/secured_instance_36
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        132         2.5
                               LUTGATE	        116         2.7
                                LUTCCU	         16         1.7
                                PFUREG	        107         3.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_37	          1         1.8
                     secured_design_38	          1         0.2
                     secured_design_39	          1         0.2
---------------------------------------------------
Report for cell secured_design_37
   Instance path: Mycpu/secured_instance_37
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         92         1.8
                               LUTGATE	         76         1.8
                                LUTCCU	         16         1.7
                                PFUREG	         45         1.5
---------------------------------------------------
Report for cell secured_design_38
   Instance path: Mycpu/secured_instance_38
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.2
                               LUTGATE	         10         0.2
                                PFUREG	         14         0.5
---------------------------------------------------
Report for cell secured_design_39
   Instance path: Mycpu/secured_instance_39
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         13         0.2
                               LUTGATE	         13         0.3
                                PFUREG	         21         0.7
---------------------------------------------------
Report for cell secured_design_40
   Instance path: Mycpu/secured_instance_40
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        490         9.3
                               LUTGATE	        344         8.1
                                LUTRAM	         96        100.0
                                LUTCCU	         50         5.4
                                PFUREG	        335        11.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_41	          1         3.0
                     secured_design_45	          1         3.5
---------------------------------------------------
Report for cell secured_design_41
   Instance path: Mycpu/secured_instance_41
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        158         3.0
                               LUTGATE	         94         2.2
                                LUTRAM	         48        50.0
                                LUTCCU	         16         1.7
                                PFUREG	        119         3.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_42	          1         3.0
---------------------------------------------------
Report for cell secured_design_42
   Instance path: Mycpu/secured_instance_42
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        158         3.0
                               LUTGATE	         94         2.2
                                LUTRAM	         48        50.0
                                LUTCCU	         16         1.7
                                PFUREG	        119         3.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_43	          1         3.0
---------------------------------------------------
Report for cell secured_design_43
   Instance path: Mycpu/secured_instance_43
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        158         3.0
                               LUTGATE	         94         2.2
                                LUTRAM	         48        50.0
                                LUTCCU	         16         1.7
                                PFUREG	        119         3.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_44	          1         3.0
---------------------------------------------------
Report for cell secured_design_44
   Instance path: Mycpu/secured_instance_44
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        158         3.0
                               LUTGATE	         94         2.2
                                LUTRAM	         48        50.0
                                LUTCCU	         16         1.7
                                PFUREG	        119         3.9
---------------------------------------------------
Report for cell secured_design_45
   Instance path: Mycpu/secured_instance_45
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        184         3.5
                               LUTGATE	        112         2.6
                                LUTRAM	         48        50.0
                                LUTCCU	         24         2.6
                                PFUREG	        111         3.7
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_46	          1         3.5
---------------------------------------------------
Report for cell secured_design_46
   Instance path: Mycpu/secured_instance_46
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        184         3.5
                               LUTGATE	        112         2.6
                                LUTRAM	         48        50.0
                                LUTCCU	         24         2.6
                                PFUREG	        111         3.7
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_47	          1         3.5
---------------------------------------------------
Report for cell secured_design_47
   Instance path: Mycpu/secured_instance_47
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        184         3.5
                               LUTGATE	        112         2.6
                                LUTRAM	         48        50.0
                                LUTCCU	         24         2.6
                                PFUREG	        111         3.7
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_48	          1         3.5
---------------------------------------------------
Report for cell secured_design_48
   Instance path: Mycpu/secured_instance_48
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        184         3.5
                               LUTGATE	        112         2.6
                                LUTRAM	         48        50.0
                                LUTCCU	         24         2.6
                                PFUREG	        111         3.7
---------------------------------------------------
Report for cell secured_design_49
   Instance path: Mycpu/secured_instance_49
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.1
                               LUTGATE	          5         0.1
                                PFUREG	         25         0.8
---------------------------------------------------
Report for cell osc0
   Instance path: Mycpu/osc0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
        osc0_ipgen_lscc_osc_Z26_layer0	          1         0.0
---------------------------------------------------
Report for cell osc0_ipgen_lscc_osc_Z26_layer0
   Instance path: Mycpu/osc0_inst/lscc_osc_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
---------------------------------------------------
Report for cell pll0
   Instance path: Mycpu/pll0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
        pll0_ipgen_lscc_pll_Z27_layer0	          1         0.0
---------------------------------------------------
Report for cell pll0_ipgen_lscc_pll_Z27_layer0
   Instance path: Mycpu/pll0_inst/lscc_pll_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell sysmem0_sysmem0
   Instance path: Mycpu/sysmem0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         65         1.2
                               LUTGATE	         65         1.5
                                PFUREG	         29         1.0
                                   EBR	         16        88.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
 sysmem0_ipgen_lscc_sys_mem_Z28_layer0	          1         1.2
---------------------------------------------------
Report for cell sysmem0_ipgen_lscc_sys_mem_Z28_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         65         1.2
                               LUTGATE	         65         1.5
                                PFUREG	         29         1.0
                                   EBR	         16        88.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
sysmem0_ipgen_lscc_ahblmem_subordinate_Z29_layer0_0	          1         1.1
sysmem0_ipgen_lscc_ahblmem_subordinate_Z29_layer0_1	          1         0.1
     sysmem0_ipgen_lscc_mem_Z30_layer0	          1         0.1
---------------------------------------------------
Report for cell sysmem0_ipgen_lscc_ahblmem_subordinate_Z29_layer0_1
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.1
                               LUTGATE	          4         0.1
                                PFUREG	          3         0.1
---------------------------------------------------
Report for cell sysmem0_ipgen_lscc_ahblmem_subordinate_Z29_layer0_0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         56         1.1
                               LUTGATE	         56         1.3
                                PFUREG	         26         0.9
---------------------------------------------------
Report for cell sysmem0_ipgen_lscc_mem_Z30_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.1
                               LUTGATE	          5         0.1
                                   EBR	         16        88.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
           lscc_ram_dp_true_Z49_layer0	          1         0.1
---------------------------------------------------
Report for cell lscc_ram_dp_true_Z49_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.1
                               LUTGATE	          5         0.1
                                   EBR	         16        88.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
      lscc_ram_dp_true_main_Z48_layer0	          1         0.1
---------------------------------------------------
Report for cell lscc_ram_dp_true_main_Z48_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.1
                               LUTGATE	          5         0.1
                                   EBR	         16        88.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
      lscc_ram_dp_true_inst_Z31_layer0	          1         0.1
---------------------------------------------------
Report for cell lscc_ram_dp_true_inst_Z31_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.1
                               LUTGATE	          5         0.1
                                   EBR	         16        88.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
      lscc_ram_dp_true_core_Z32_layer0	          1         0.1
      lscc_ram_dp_true_core_Z33_layer0	          1         0.0
      lscc_ram_dp_true_core_Z34_layer0	          1         0.0
      lscc_ram_dp_true_core_Z35_layer0	          1         0.0
      lscc_ram_dp_true_core_Z36_layer0	          1         0.0
      lscc_ram_dp_true_core_Z37_layer0	          1         0.0
      lscc_ram_dp_true_core_Z38_layer0	          1         0.0
      lscc_ram_dp_true_core_Z39_layer0	          1         0.0
      lscc_ram_dp_true_core_Z40_layer0	          1         0.0
      lscc_ram_dp_true_core_Z41_layer0	          1         0.0
      lscc_ram_dp_true_core_Z42_layer0	          1         0.0
      lscc_ram_dp_true_core_Z43_layer0	          1         0.0
      lscc_ram_dp_true_core_Z44_layer0	          1         0.0
      lscc_ram_dp_true_core_Z45_layer0	          1         0.0
      lscc_ram_dp_true_core_Z46_layer0	          1         0.0
      lscc_ram_dp_true_core_Z47_layer0	          1         0.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z33_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[1].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z37_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z41_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[9].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z43_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[11].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z45_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z34_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z38_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z36_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z42_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[10].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z40_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[8].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z44_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z35_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z39_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z32_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.1
                               LUTGATE	          3         0.1
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z46_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[14].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z47_layer0
   Instance path: Mycpu/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	          1         5.6
---------------------------------------------------
Report for cell uart0
   Instance path: Mycpu/uart0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        262         5.0
                               LUTGATE	        216         5.1
                                LUTCCU	         46         5.0
                                 IOREG	          1        11.1
                                PFUREG	        146         4.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
      uart0_ipgen_lscc_uart_Z51_layer0	          1         5.0
---------------------------------------------------
Report for cell uart0_ipgen_lscc_uart_Z51_layer0
   Instance path: Mycpu/uart0_inst/lscc_uart_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        262         5.0
                               LUTGATE	        216         5.1
                                LUTCCU	         46         5.0
                                 IOREG	          1        11.1
                                PFUREG	        146         4.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
uart0_ipgen_lscc_uart_intface_Z50_layer0	          1         1.0
uart0_ipgen_lscc_uart_rxcver_8s_0s_5s_1_2_4_8_16_MachXO3D	          1         2.1
uart0_ipgen_lscc_uart_txmitt_8s_0s_7s_1_2_4_8_16_32_64	          1         1.8
---------------------------------------------------
Report for cell uart0_ipgen_lscc_uart_intface_Z50_layer0
   Instance path: Mycpu/uart0_inst/lscc_uart_inst/u_intface
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         55         1.0
                               LUTGATE	         55         1.3
                                PFUREG	         48         1.6
---------------------------------------------------
Report for cell uart0_ipgen_lscc_uart_rxcver_8s_0s_5s_1_2_4_8_16_MachXO3D
   Instance path: Mycpu/uart0_inst/lscc_uart_inst/u_rxcver
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        112         2.1
                               LUTGATE	         84         2.0
                                LUTCCU	         28         3.0
                                 IOREG	          1        11.1
                                PFUREG	         56         1.9
---------------------------------------------------
Report for cell uart0_ipgen_lscc_uart_txmitt_8s_0s_7s_1_2_4_8_16_32_64
   Instance path: Mycpu/uart0_inst/lscc_uart_inst/u_txmitt
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         95         1.8
                               LUTGATE	         77         1.8
                                LUTCCU	         18         1.9
                                PFUREG	         42         1.4
