<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p384" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_384{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_384{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_384{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_384{left:81px;bottom:979px;letter-spacing:-0.14px;}
#t5_384{left:138px;bottom:979px;letter-spacing:-0.15px;}
#t6_384{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t7_384{left:428px;bottom:979px;letter-spacing:-0.14px;}
#t8_384{left:521px;bottom:979px;letter-spacing:-0.12px;}
#t9_384{left:81px;bottom:955px;letter-spacing:-0.17px;}
#ta_384{left:138px;bottom:955px;letter-spacing:-0.17px;}
#tb_384{left:188px;bottom:955px;letter-spacing:-0.14px;}
#tc_384{left:428px;bottom:955px;letter-spacing:-0.12px;}
#td_384{left:521px;bottom:955px;letter-spacing:-0.11px;}
#te_384{left:81px;bottom:930px;letter-spacing:-0.17px;}
#tf_384{left:138px;bottom:930px;letter-spacing:-0.17px;}
#tg_384{left:188px;bottom:930px;letter-spacing:-0.14px;}
#th_384{left:428px;bottom:930px;letter-spacing:-0.12px;}
#ti_384{left:521px;bottom:930px;letter-spacing:-0.11px;}
#tj_384{left:81px;bottom:906px;letter-spacing:-0.17px;}
#tk_384{left:138px;bottom:906px;letter-spacing:-0.17px;}
#tl_384{left:188px;bottom:906px;letter-spacing:-0.14px;}
#tm_384{left:428px;bottom:906px;letter-spacing:-0.12px;}
#tn_384{left:521px;bottom:906px;letter-spacing:-0.11px;}
#to_384{left:81px;bottom:881px;letter-spacing:-0.17px;}
#tp_384{left:138px;bottom:881px;letter-spacing:-0.17px;}
#tq_384{left:188px;bottom:881px;letter-spacing:-0.14px;}
#tr_384{left:428px;bottom:881px;letter-spacing:-0.12px;}
#ts_384{left:521px;bottom:881px;letter-spacing:-0.11px;}
#tt_384{left:81px;bottom:857px;letter-spacing:-0.17px;}
#tu_384{left:138px;bottom:857px;letter-spacing:-0.17px;}
#tv_384{left:188px;bottom:857px;letter-spacing:-0.14px;}
#tw_384{left:428px;bottom:857px;letter-spacing:-0.12px;}
#tx_384{left:521px;bottom:857px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#ty_384{left:81px;bottom:833px;letter-spacing:-0.17px;}
#tz_384{left:138px;bottom:833px;letter-spacing:-0.17px;}
#t10_384{left:188px;bottom:833px;letter-spacing:-0.14px;}
#t11_384{left:428px;bottom:833px;letter-spacing:-0.12px;}
#t12_384{left:521px;bottom:833px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t13_384{left:81px;bottom:808px;letter-spacing:-0.17px;}
#t14_384{left:138px;bottom:808px;letter-spacing:-0.17px;}
#t15_384{left:188px;bottom:808px;letter-spacing:-0.14px;}
#t16_384{left:428px;bottom:808px;letter-spacing:-0.12px;}
#t17_384{left:521px;bottom:808px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t18_384{left:81px;bottom:784px;letter-spacing:-0.17px;}
#t19_384{left:138px;bottom:784px;letter-spacing:-0.17px;}
#t1a_384{left:188px;bottom:784px;letter-spacing:-0.14px;}
#t1b_384{left:428px;bottom:784px;letter-spacing:-0.12px;}
#t1c_384{left:521px;bottom:784px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1d_384{left:81px;bottom:759px;letter-spacing:-0.17px;}
#t1e_384{left:138px;bottom:759px;letter-spacing:-0.17px;}
#t1f_384{left:188px;bottom:759px;letter-spacing:-0.14px;}
#t1g_384{left:428px;bottom:759px;letter-spacing:-0.13px;}
#t1h_384{left:521px;bottom:759px;letter-spacing:-0.11px;}
#t1i_384{left:81px;bottom:735px;letter-spacing:-0.15px;}
#t1j_384{left:138px;bottom:735px;letter-spacing:-0.15px;}
#t1k_384{left:189px;bottom:735px;letter-spacing:-0.14px;}
#t1l_384{left:428px;bottom:735px;letter-spacing:-0.14px;}
#t1m_384{left:521px;bottom:735px;letter-spacing:-0.11px;word-spacing:-0.8px;}
#t1n_384{left:521px;bottom:718px;letter-spacing:-0.09px;}
#t1o_384{left:81px;bottom:694px;letter-spacing:-0.17px;}
#t1p_384{left:138px;bottom:694px;letter-spacing:-0.16px;}
#t1q_384{left:189px;bottom:694px;letter-spacing:-0.13px;}
#t1r_384{left:428px;bottom:694px;letter-spacing:-0.13px;}
#t1s_384{left:521px;bottom:694px;letter-spacing:-0.12px;}
#t1t_384{left:81px;bottom:669px;letter-spacing:-0.17px;}
#t1u_384{left:138px;bottom:669px;letter-spacing:-0.17px;}
#t1v_384{left:188px;bottom:669px;letter-spacing:-0.14px;}
#t1w_384{left:428px;bottom:669px;letter-spacing:-0.12px;}
#t1x_384{left:521px;bottom:669px;letter-spacing:-0.12px;}
#t1y_384{left:81px;bottom:645px;letter-spacing:-0.17px;}
#t1z_384{left:138px;bottom:645px;letter-spacing:-0.17px;}
#t20_384{left:188px;bottom:645px;letter-spacing:-0.15px;}
#t21_384{left:428px;bottom:645px;letter-spacing:-0.13px;}
#t22_384{left:521px;bottom:645px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_384{left:81px;bottom:620px;letter-spacing:-0.17px;}
#t24_384{left:138px;bottom:620px;letter-spacing:-0.17px;}
#t25_384{left:188px;bottom:620px;letter-spacing:-0.13px;}
#t26_384{left:428px;bottom:620px;letter-spacing:-0.13px;}
#t27_384{left:521px;bottom:620px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t28_384{left:81px;bottom:596px;letter-spacing:-0.17px;}
#t29_384{left:138px;bottom:596px;letter-spacing:-0.17px;}
#t2a_384{left:188px;bottom:596px;letter-spacing:-0.13px;}
#t2b_384{left:428px;bottom:596px;letter-spacing:-0.13px;}
#t2c_384{left:521px;bottom:596px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_384{left:81px;bottom:571px;letter-spacing:-0.17px;}
#t2e_384{left:138px;bottom:571px;letter-spacing:-0.17px;}
#t2f_384{left:188px;bottom:571px;letter-spacing:-0.13px;}
#t2g_384{left:428px;bottom:571px;letter-spacing:-0.13px;}
#t2h_384{left:521px;bottom:571px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_384{left:81px;bottom:547px;letter-spacing:-0.17px;}
#t2j_384{left:138px;bottom:547px;letter-spacing:-0.16px;}
#t2k_384{left:189px;bottom:547px;letter-spacing:-0.14px;}
#t2l_384{left:428px;bottom:547px;letter-spacing:-0.13px;}
#t2m_384{left:521px;bottom:547px;letter-spacing:-0.12px;}
#t2n_384{left:81px;bottom:522px;letter-spacing:-0.17px;}
#t2o_384{left:138px;bottom:522px;letter-spacing:-0.16px;}
#t2p_384{left:188px;bottom:522px;letter-spacing:-0.13px;}
#t2q_384{left:428px;bottom:522px;letter-spacing:-0.14px;}
#t2r_384{left:521px;bottom:522px;letter-spacing:-0.11px;}
#t2s_384{left:81px;bottom:498px;letter-spacing:-0.17px;}
#t2t_384{left:138px;bottom:498px;letter-spacing:-0.17px;}
#t2u_384{left:188px;bottom:498px;letter-spacing:-0.15px;}
#t2v_384{left:428px;bottom:498px;letter-spacing:-0.13px;}
#t2w_384{left:521px;bottom:498px;letter-spacing:-0.12px;}
#t2x_384{left:81px;bottom:474px;letter-spacing:-0.16px;}
#t2y_384{left:138px;bottom:474px;letter-spacing:-0.16px;}
#t2z_384{left:189px;bottom:474px;letter-spacing:-0.14px;}
#t30_384{left:428px;bottom:474px;letter-spacing:-0.14px;}
#t31_384{left:521px;bottom:474px;letter-spacing:-0.11px;}
#t32_384{left:81px;bottom:449px;letter-spacing:-0.16px;}
#t33_384{left:138px;bottom:449px;letter-spacing:-0.17px;}
#t34_384{left:189px;bottom:449px;letter-spacing:-0.13px;}
#t35_384{left:428px;bottom:449px;letter-spacing:-0.14px;}
#t36_384{left:521px;bottom:449px;letter-spacing:-0.1px;}
#t37_384{left:75px;bottom:425px;letter-spacing:-0.16px;}
#t38_384{left:75px;bottom:408px;letter-spacing:-0.17px;}
#t39_384{left:189px;bottom:425px;letter-spacing:-0.14px;}
#t3a_384{left:428px;bottom:425px;letter-spacing:-0.14px;}
#t3b_384{left:521px;bottom:425px;letter-spacing:-0.12px;}
#t3c_384{left:521px;bottom:403px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3d_384{left:75px;bottom:379px;letter-spacing:-0.16px;}
#t3e_384{left:75px;bottom:362px;letter-spacing:-0.17px;}
#t3f_384{left:189px;bottom:379px;letter-spacing:-0.14px;}
#t3g_384{left:428px;bottom:379px;letter-spacing:-0.13px;}
#t3h_384{left:521px;bottom:379px;letter-spacing:-0.12px;}
#t3i_384{left:521px;bottom:357px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3j_384{left:75px;bottom:333px;letter-spacing:-0.16px;}
#t3k_384{left:75px;bottom:316px;letter-spacing:-0.17px;}
#t3l_384{left:189px;bottom:333px;letter-spacing:-0.14px;}
#t3m_384{left:428px;bottom:333px;letter-spacing:-0.12px;}
#t3n_384{left:521px;bottom:333px;letter-spacing:-0.12px;}
#t3o_384{left:521px;bottom:312px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3p_384{left:75px;bottom:287px;letter-spacing:-0.16px;}
#t3q_384{left:75px;bottom:270px;letter-spacing:-0.17px;}
#t3r_384{left:189px;bottom:287px;letter-spacing:-0.15px;}
#t3s_384{left:428px;bottom:287px;letter-spacing:-0.12px;}
#t3t_384{left:521px;bottom:287px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3u_384{left:521px;bottom:266px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3v_384{left:75px;bottom:241px;letter-spacing:-0.16px;}
#t3w_384{left:75px;bottom:224px;letter-spacing:-0.17px;}
#t3x_384{left:189px;bottom:241px;letter-spacing:-0.13px;}
#t3y_384{left:428px;bottom:241px;letter-spacing:-0.13px;}
#t3z_384{left:521px;bottom:241px;letter-spacing:-0.12px;}
#t40_384{left:521px;bottom:220px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t41_384{left:75px;bottom:195px;letter-spacing:-0.16px;}
#t42_384{left:75px;bottom:179px;letter-spacing:-0.17px;}
#t43_384{left:189px;bottom:195px;letter-spacing:-0.14px;}
#t44_384{left:428px;bottom:195px;letter-spacing:-0.12px;}
#t45_384{left:521px;bottom:195px;letter-spacing:-0.12px;}
#t46_384{left:521px;bottom:174px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t47_384{left:75px;bottom:150px;letter-spacing:-0.16px;}
#t48_384{left:75px;bottom:133px;letter-spacing:-0.17px;}
#t49_384{left:189px;bottom:150px;letter-spacing:-0.15px;}
#t4a_384{left:428px;bottom:150px;letter-spacing:-0.14px;}
#t4b_384{left:521px;bottom:150px;letter-spacing:-0.12px;}
#t4c_384{left:521px;bottom:128px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t4d_384{left:141px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t4e_384{left:227px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t4f_384{left:232px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t4g_384{left:634px;bottom:1068px;letter-spacing:0.11px;}
#t4h_384{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t4i_384{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t4j_384{left:222px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t4k_384{left:241px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4l_384{left:450px;bottom:1028px;letter-spacing:-0.13px;}
#t4m_384{left:638px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t4n_384{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t4o_384{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_384{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_384{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_384{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_384{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_384{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts384" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg384Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg384" style="-webkit-user-select: none;"><object width="935" height="1210" data="384/384.svg" type="image/svg+xml" id="pdf384" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_384" class="t s1_384">2-368 </span><span id="t2_384" class="t s1_384">Vol. 4 </span>
<span id="t3_384" class="t s2_384">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_384" class="t s3_384">81FH </span><span id="t5_384" class="t s3_384">2079 </span><span id="t6_384" class="t s3_384">IA32_X2APIC_TMR7 </span><span id="t7_384" class="t s3_384">Thread </span><span id="t8_384" class="t s3_384">x2APIC Trigger Mode Register Bits [255:224] (R/O) </span>
<span id="t9_384" class="t s3_384">820H </span><span id="ta_384" class="t s3_384">2080 </span><span id="tb_384" class="t s3_384">IA32_X2APIC_IRR0 </span><span id="tc_384" class="t s3_384">Thread </span><span id="td_384" class="t s3_384">x2APIC Interrupt Request Register Bits [31:0] (R/O) </span>
<span id="te_384" class="t s3_384">821H </span><span id="tf_384" class="t s3_384">2081 </span><span id="tg_384" class="t s3_384">IA32_X2APIC_IRR1 </span><span id="th_384" class="t s3_384">Thread </span><span id="ti_384" class="t s3_384">x2APIC Interrupt Request Register Bits [63:32] (R/O) </span>
<span id="tj_384" class="t s3_384">822H </span><span id="tk_384" class="t s3_384">2082 </span><span id="tl_384" class="t s3_384">IA32_X2APIC_IRR2 </span><span id="tm_384" class="t s3_384">Thread </span><span id="tn_384" class="t s3_384">x2APIC Interrupt Request Register Bits [95:64] (R/O) </span>
<span id="to_384" class="t s3_384">823H </span><span id="tp_384" class="t s3_384">2083 </span><span id="tq_384" class="t s3_384">IA32_X2APIC_IRR3 </span><span id="tr_384" class="t s3_384">Thread </span><span id="ts_384" class="t s3_384">x2APIC Interrupt Request Register Bits [127:96] (R/O) </span>
<span id="tt_384" class="t s3_384">824H </span><span id="tu_384" class="t s3_384">2084 </span><span id="tv_384" class="t s3_384">IA32_X2APIC_IRR4 </span><span id="tw_384" class="t s3_384">Thread </span><span id="tx_384" class="t s3_384">x2APIC Interrupt Request Register Bits [159:128] (R/O) </span>
<span id="ty_384" class="t s3_384">825H </span><span id="tz_384" class="t s3_384">2085 </span><span id="t10_384" class="t s3_384">IA32_X2APIC_IRR5 </span><span id="t11_384" class="t s3_384">Thread </span><span id="t12_384" class="t s3_384">x2APIC Interrupt Request Register Bits [191:160] (R/O) </span>
<span id="t13_384" class="t s3_384">826H </span><span id="t14_384" class="t s3_384">2086 </span><span id="t15_384" class="t s3_384">IA32_X2APIC_IRR6 </span><span id="t16_384" class="t s3_384">Thread </span><span id="t17_384" class="t s3_384">x2APIC Interrupt Request Register Bits [223:192] (R/O) </span>
<span id="t18_384" class="t s3_384">827H </span><span id="t19_384" class="t s3_384">2087 </span><span id="t1a_384" class="t s3_384">IA32_X2APIC_IRR7 </span><span id="t1b_384" class="t s3_384">Thread </span><span id="t1c_384" class="t s3_384">x2APIC Interrupt Request Register Bits [255:224] (R/O) </span>
<span id="t1d_384" class="t s3_384">828H </span><span id="t1e_384" class="t s3_384">2088 </span><span id="t1f_384" class="t s3_384">IA32_X2APIC_ESR </span><span id="t1g_384" class="t s3_384">Thread </span><span id="t1h_384" class="t s3_384">x2APIC Error Status Register (R/W) </span>
<span id="t1i_384" class="t s3_384">82FH </span><span id="t1j_384" class="t s3_384">2095 </span><span id="t1k_384" class="t s3_384">IA32_X2APIC_LVT_CMCI </span><span id="t1l_384" class="t s3_384">Thread </span><span id="t1m_384" class="t s3_384">x2APIC LVT Corrected Machine Check Interrupt Register </span>
<span id="t1n_384" class="t s3_384">(R/W) </span>
<span id="t1o_384" class="t s3_384">830H </span><span id="t1p_384" class="t s3_384">2096 </span><span id="t1q_384" class="t s3_384">IA32_X2APIC_ICR </span><span id="t1r_384" class="t s3_384">Thread </span><span id="t1s_384" class="t s3_384">x2APIC Interrupt Command Register (R/W) </span>
<span id="t1t_384" class="t s3_384">832H </span><span id="t1u_384" class="t s3_384">2098 </span><span id="t1v_384" class="t s3_384">IA32_X2APIC_LVT_TIMER </span><span id="t1w_384" class="t s3_384">Thread </span><span id="t1x_384" class="t s3_384">x2APIC LVT Timer Interrupt Register (R/W) </span>
<span id="t1y_384" class="t s3_384">833H </span><span id="t1z_384" class="t s3_384">2099 </span><span id="t20_384" class="t s3_384">IA32_X2APIC_LVT_THERMAL </span><span id="t21_384" class="t s3_384">Thread </span><span id="t22_384" class="t s3_384">x2APIC LVT Thermal Sensor Interrupt Register (R/W) </span>
<span id="t23_384" class="t s3_384">834H </span><span id="t24_384" class="t s3_384">2100 </span><span id="t25_384" class="t s3_384">IA32_X2APIC_LVT_PMI </span><span id="t26_384" class="t s3_384">Thread </span><span id="t27_384" class="t s3_384">x2APIC LVT Performance Monitor Register (R/W) </span>
<span id="t28_384" class="t s3_384">835H </span><span id="t29_384" class="t s3_384">2101 </span><span id="t2a_384" class="t s3_384">IA32_X2APIC_LVT_LINT0 </span><span id="t2b_384" class="t s3_384">Thread </span><span id="t2c_384" class="t s3_384">x2APIC LVT LINT0 Register (R/W) </span>
<span id="t2d_384" class="t s3_384">836H </span><span id="t2e_384" class="t s3_384">2102 </span><span id="t2f_384" class="t s3_384">IA32_X2APIC_LVT_LINT1 </span><span id="t2g_384" class="t s3_384">Thread </span><span id="t2h_384" class="t s3_384">x2APIC LVT LINT1 Register (R/W) </span>
<span id="t2i_384" class="t s3_384">837H </span><span id="t2j_384" class="t s3_384">2103 </span><span id="t2k_384" class="t s3_384">IA32_X2APIC_LVT_ERROR </span><span id="t2l_384" class="t s3_384">Thread </span><span id="t2m_384" class="t s3_384">x2APIC LVT Error Register (R/W) </span>
<span id="t2n_384" class="t s3_384">838H </span><span id="t2o_384" class="t s3_384">2104 </span><span id="t2p_384" class="t s3_384">IA32_X2APIC_INIT_COUNT </span><span id="t2q_384" class="t s3_384">Thread </span><span id="t2r_384" class="t s3_384">x2APIC Initial Count Register (R/W) </span>
<span id="t2s_384" class="t s3_384">839H </span><span id="t2t_384" class="t s3_384">2105 </span><span id="t2u_384" class="t s3_384">IA32_X2APIC_CUR_COUNT </span><span id="t2v_384" class="t s3_384">Thread </span><span id="t2w_384" class="t s3_384">x2APIC Current Count Register (R/O) </span>
<span id="t2x_384" class="t s3_384">83EH </span><span id="t2y_384" class="t s3_384">2110 </span><span id="t2z_384" class="t s3_384">IA32_X2APIC_DIV_CONF </span><span id="t30_384" class="t s3_384">Thread </span><span id="t31_384" class="t s3_384">x2APIC Divide Configuration Register (R/W) </span>
<span id="t32_384" class="t s3_384">83FH </span><span id="t33_384" class="t s3_384">2111 </span><span id="t34_384" class="t s3_384">IA32_X2APIC_SELF_IPI </span><span id="t35_384" class="t s3_384">Thread </span><span id="t36_384" class="t s3_384">x2APIC Self IPI Register (W/O) </span>
<span id="t37_384" class="t s3_384">C000_ </span>
<span id="t38_384" class="t s3_384">0080H </span>
<span id="t39_384" class="t s3_384">IA32_EFER </span><span id="t3a_384" class="t s3_384">Thread </span><span id="t3b_384" class="t s3_384">Extended Feature Enables </span>
<span id="t3c_384" class="t s3_384">See Table 2-2. </span>
<span id="t3d_384" class="t s3_384">C000_ </span>
<span id="t3e_384" class="t s3_384">0081H </span>
<span id="t3f_384" class="t s3_384">IA32_STAR </span><span id="t3g_384" class="t s3_384">Thread </span><span id="t3h_384" class="t s3_384">System Call Target Address (R/W) </span>
<span id="t3i_384" class="t s3_384">See Table 2-2. </span>
<span id="t3j_384" class="t s3_384">C000_ </span>
<span id="t3k_384" class="t s3_384">0082H </span>
<span id="t3l_384" class="t s3_384">IA32_LSTAR </span><span id="t3m_384" class="t s3_384">Thread </span><span id="t3n_384" class="t s3_384">IA-32e Mode System Call Target Address (R/W) </span>
<span id="t3o_384" class="t s3_384">See Table 2-2. </span>
<span id="t3p_384" class="t s3_384">C000_ </span>
<span id="t3q_384" class="t s3_384">0084H </span>
<span id="t3r_384" class="t s3_384">IA32_FMASK </span><span id="t3s_384" class="t s3_384">Thread </span><span id="t3t_384" class="t s3_384">System Call Flag Mask (R/W) </span>
<span id="t3u_384" class="t s3_384">See Table 2-2. </span>
<span id="t3v_384" class="t s3_384">C000_ </span>
<span id="t3w_384" class="t s3_384">0100H </span>
<span id="t3x_384" class="t s3_384">IA32_FS_BASE </span><span id="t3y_384" class="t s3_384">Thread </span><span id="t3z_384" class="t s3_384">Map of BASE Address of FS (R/W) </span>
<span id="t40_384" class="t s3_384">See Table 2-2. </span>
<span id="t41_384" class="t s3_384">C000_ </span>
<span id="t42_384" class="t s3_384">0101H </span>
<span id="t43_384" class="t s3_384">IA32_GS_BASE </span><span id="t44_384" class="t s3_384">Thread </span><span id="t45_384" class="t s3_384">Map of BASE Address of GS (R/W) </span>
<span id="t46_384" class="t s3_384">See Table 2-2. </span>
<span id="t47_384" class="t s3_384">C000_ </span>
<span id="t48_384" class="t s3_384">0102H </span>
<span id="t49_384" class="t s3_384">IA32_KERNEL_GS_BASE </span><span id="t4a_384" class="t s3_384">Thread </span><span id="t4b_384" class="t s3_384">Swap Target of BASE Address of GS (R/W) </span>
<span id="t4c_384" class="t s3_384">See Table 2-2. </span>
<span id="t4d_384" class="t s4_384">Table 2-53. </span><span id="t4e_384" class="t s4_384">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t4f_384" class="t s4_384">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t4g_384" class="t s4_384">(Contd.) </span>
<span id="t4h_384" class="t s5_384">Register </span>
<span id="t4i_384" class="t s5_384">Address </span><span id="t4j_384" class="t s5_384">Register Name / Bit Fields </span>
<span id="t4k_384" class="t s5_384">(Former MSR Name) </span>
<span id="t4l_384" class="t s5_384">Scope </span><span id="t4m_384" class="t s5_384">Bit Description </span>
<span id="t4n_384" class="t s5_384">Hex </span><span id="t4o_384" class="t s5_384">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
