{
  "module_name": "pfc-sh7720.c",
  "hash_id": "5e9ab8cbb8501d7132f8f29e6839d6f935965f218e9c90068060d565be66af93",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-sh7720.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <cpu/sh7720.h>\n\n#include \"sh_pfc.h\"\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tPTA7_DATA, PTA6_DATA, PTA5_DATA, PTA4_DATA,\n\tPTA3_DATA, PTA2_DATA, PTA1_DATA, PTA0_DATA,\n\tPTB7_DATA, PTB6_DATA, PTB5_DATA, PTB4_DATA,\n\tPTB3_DATA, PTB2_DATA, PTB1_DATA, PTB0_DATA,\n\tPTC7_DATA, PTC6_DATA, PTC5_DATA, PTC4_DATA,\n\tPTC3_DATA, PTC2_DATA, PTC1_DATA, PTC0_DATA,\n\tPTD7_DATA, PTD6_DATA, PTD5_DATA, PTD4_DATA,\n\tPTD3_DATA, PTD2_DATA, PTD1_DATA, PTD0_DATA,\n\tPTE6_DATA, PTE5_DATA, PTE4_DATA,\n\tPTE3_DATA, PTE2_DATA, PTE1_DATA, PTE0_DATA,\n\tPTF6_DATA, PTF5_DATA, PTF4_DATA,\n\tPTF3_DATA, PTF2_DATA, PTF1_DATA, PTF0_DATA,\n\tPTG6_DATA, PTG5_DATA, PTG4_DATA,\n\tPTG3_DATA, PTG2_DATA, PTG1_DATA, PTG0_DATA,\n\tPTH6_DATA, PTH5_DATA, PTH4_DATA,\n\tPTH3_DATA, PTH2_DATA, PTH1_DATA, PTH0_DATA,\n\tPTJ6_DATA, PTJ5_DATA, PTJ4_DATA,\n\tPTJ3_DATA, PTJ2_DATA, PTJ1_DATA, PTJ0_DATA,\n\tPTK3_DATA, PTK2_DATA, PTK1_DATA, PTK0_DATA,\n\tPTL7_DATA, PTL6_DATA, PTL5_DATA, PTL4_DATA, PTL3_DATA,\n\tPTM7_DATA, PTM6_DATA, PTM5_DATA, PTM4_DATA,\n\tPTM3_DATA, PTM2_DATA, PTM1_DATA, PTM0_DATA,\n\tPTP4_DATA, PTP3_DATA, PTP2_DATA, PTP1_DATA, PTP0_DATA,\n\tPTR7_DATA, PTR6_DATA, PTR5_DATA, PTR4_DATA,\n\tPTR3_DATA, PTR2_DATA, PTR1_DATA, PTR0_DATA,\n\tPTS4_DATA, PTS3_DATA, PTS2_DATA, PTS1_DATA, PTS0_DATA,\n\tPTT4_DATA, PTT3_DATA, PTT2_DATA, PTT1_DATA, PTT0_DATA,\n\tPTU4_DATA, PTU3_DATA, PTU2_DATA, PTU1_DATA, PTU0_DATA,\n\tPTV4_DATA, PTV3_DATA, PTV2_DATA, PTV1_DATA, PTV0_DATA,\n\tPINMUX_DATA_END,\n\n\tPINMUX_INPUT_BEGIN,\n\tPTA7_IN, PTA6_IN, PTA5_IN, PTA4_IN,\n\tPTA3_IN, PTA2_IN, PTA1_IN, PTA0_IN,\n\tPTB7_IN, PTB6_IN, PTB5_IN, PTB4_IN,\n\tPTB3_IN, PTB2_IN, PTB1_IN, PTB0_IN,\n\tPTC7_IN, PTC6_IN, PTC5_IN, PTC4_IN,\n\tPTC3_IN, PTC2_IN, PTC1_IN, PTC0_IN,\n\tPTD7_IN, PTD6_IN, PTD5_IN, PTD4_IN,\n\tPTD3_IN, PTD2_IN, PTD1_IN, PTD0_IN,\n\tPTE6_IN, PTE5_IN, PTE4_IN,\n\tPTE3_IN, PTE2_IN, PTE1_IN, PTE0_IN,\n\tPTF6_IN, PTF5_IN, PTF4_IN,\n\tPTF3_IN, PTF2_IN, PTF1_IN, PTF0_IN,\n\tPTG6_IN, PTG5_IN, PTG4_IN,\n\tPTG3_IN, PTG2_IN, PTG1_IN, PTG0_IN,\n\tPTH6_IN, PTH5_IN, PTH4_IN,\n\tPTH3_IN, PTH2_IN, PTH1_IN, PTH0_IN,\n\tPTJ6_IN, PTJ5_IN, PTJ4_IN,\n\tPTJ3_IN, PTJ2_IN, PTJ1_IN, PTJ0_IN,\n\tPTK3_IN, PTK2_IN, PTK1_IN, PTK0_IN,\n\tPTL7_IN, PTL6_IN, PTL5_IN, PTL4_IN, PTL3_IN,\n\tPTM7_IN, PTM6_IN, PTM5_IN, PTM4_IN,\n\tPTM3_IN, PTM2_IN, PTM1_IN, PTM0_IN,\n\tPTP4_IN, PTP3_IN, PTP2_IN, PTP1_IN, PTP0_IN,\n\tPTR7_IN, PTR6_IN, PTR5_IN, PTR4_IN,\n\tPTR3_IN, PTR2_IN, PTR1_IN, PTR0_IN,\n\tPTS4_IN, PTS3_IN, PTS2_IN, PTS1_IN, PTS0_IN,\n\tPTT4_IN, PTT3_IN, PTT2_IN, PTT1_IN, PTT0_IN,\n\tPTU4_IN, PTU3_IN, PTU2_IN, PTU1_IN, PTU0_IN,\n\tPTV4_IN, PTV3_IN, PTV2_IN, PTV1_IN, PTV0_IN,\n\tPINMUX_INPUT_END,\n\n\tPINMUX_OUTPUT_BEGIN,\n\tPTA7_OUT, PTA6_OUT, PTA5_OUT, PTA4_OUT,\n\tPTA3_OUT, PTA2_OUT, PTA1_OUT, PTA0_OUT,\n\tPTB7_OUT, PTB6_OUT, PTB5_OUT, PTB4_OUT,\n\tPTB3_OUT, PTB2_OUT, PTB1_OUT, PTB0_OUT,\n\tPTC7_OUT, PTC6_OUT, PTC5_OUT, PTC4_OUT,\n\tPTC3_OUT, PTC2_OUT, PTC1_OUT, PTC0_OUT,\n\tPTD7_OUT, PTD6_OUT, PTD5_OUT, PTD4_OUT,\n\tPTD3_OUT, PTD2_OUT, PTD1_OUT, PTD0_OUT,\n\tPTE4_OUT, PTE3_OUT, PTE2_OUT, PTE1_OUT, PTE0_OUT,\n\tPTF0_OUT,\n\tPTG6_OUT, PTG5_OUT, PTG4_OUT,\n\tPTG3_OUT, PTG2_OUT, PTG1_OUT, PTG0_OUT,\n\tPTH6_OUT, PTH5_OUT, PTH4_OUT,\n\tPTH3_OUT, PTH2_OUT, PTH1_OUT, PTH0_OUT,\n\tPTJ6_OUT, PTJ5_OUT, PTJ4_OUT,\n\tPTJ3_OUT, PTJ2_OUT, PTJ1_OUT, PTJ0_OUT,\n\tPTK3_OUT, PTK2_OUT, PTK1_OUT, PTK0_OUT,\n\tPTL7_OUT, PTL6_OUT, PTL5_OUT, PTL4_OUT, PTL3_OUT,\n\tPTM7_OUT, PTM6_OUT, PTM5_OUT, PTM4_OUT,\n\tPTM3_OUT, PTM2_OUT, PTM1_OUT, PTM0_OUT,\n\tPTP4_OUT, PTP3_OUT, PTP2_OUT, PTP1_OUT, PTP0_OUT,\n\tPTR7_OUT, PTR6_OUT, PTR5_OUT, PTR4_OUT,\n\tPTR3_OUT, PTR2_OUT, PTR1_OUT, PTR0_OUT,\n\tPTS4_OUT, PTS3_OUT, PTS2_OUT, PTS1_OUT, PTS0_OUT,\n\tPTT4_OUT, PTT3_OUT, PTT2_OUT, PTT1_OUT, PTT0_OUT,\n\tPTU4_OUT, PTU3_OUT, PTU2_OUT, PTU1_OUT, PTU0_OUT,\n\tPTV4_OUT, PTV3_OUT, PTV2_OUT, PTV1_OUT, PTV0_OUT,\n\tPINMUX_OUTPUT_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tPTA7_FN, PTA6_FN, PTA5_FN, PTA4_FN,\n\tPTA3_FN, PTA2_FN, PTA1_FN, PTA0_FN,\n\tPTB7_FN, PTB6_FN, PTB5_FN, PTB4_FN,\n\tPTB3_FN, PTB2_FN, PTB1_FN, PTB0_FN,\n\tPTC7_FN, PTC6_FN, PTC5_FN, PTC4_FN,\n\tPTC3_FN, PTC2_FN, PTC1_FN, PTC0_FN,\n\tPTD7_FN, PTD6_FN, PTD5_FN, PTD4_FN,\n\tPTD3_FN, PTD2_FN, PTD1_FN, PTD0_FN,\n\tPTE6_FN, PTE5_FN, PTE4_FN,\n\tPTE3_FN, PTE2_FN, PTE1_FN, PTE0_FN,\n\tPTF6_FN, PTF5_FN, PTF4_FN,\n\tPTF3_FN, PTF2_FN, PTF1_FN, PTF0_FN,\n\tPTG6_FN, PTG5_FN, PTG4_FN,\n\tPTG3_FN, PTG2_FN, PTG1_FN, PTG0_FN,\n\tPTH6_FN, PTH5_FN, PTH4_FN,\n\tPTH3_FN, PTH2_FN, PTH1_FN, PTH0_FN,\n\tPTJ6_FN, PTJ5_FN, PTJ4_FN,\n\tPTJ3_FN, PTJ2_FN, PTJ1_FN, PTJ0_FN,\n\tPTK3_FN, PTK2_FN, PTK1_FN, PTK0_FN,\n\tPTL7_FN, PTL6_FN, PTL5_FN, PTL4_FN, PTL3_FN,\n\tPTM7_FN, PTM6_FN, PTM5_FN, PTM4_FN,\n\tPTM3_FN, PTM2_FN, PTM1_FN, PTM0_FN,\n\tPTP4_FN, PTP3_FN, PTP2_FN, PTP1_FN, PTP0_FN,\n\tPTR7_FN, PTR6_FN, PTR5_FN, PTR4_FN,\n\tPTR3_FN, PTR2_FN, PTR1_FN, PTR0_FN,\n\tPTS4_FN, PTS3_FN, PTS2_FN, PTS1_FN, PTS0_FN,\n\tPTT4_FN, PTT3_FN, PTT2_FN, PTT1_FN, PTT0_FN,\n\tPTU4_FN, PTU3_FN, PTU2_FN, PTU1_FN, PTU0_FN,\n\tPTV4_FN, PTV3_FN, PTV2_FN, PTV1_FN, PTV0_FN,\n\n\tPSELA_1_0_00, PSELA_1_0_01, PSELA_1_0_10,\n\tPSELA_3_2_00, PSELA_3_2_01, PSELA_3_2_10, PSELA_3_2_11,\n\tPSELA_5_4_00, PSELA_5_4_01, PSELA_5_4_10, PSELA_5_4_11,\n\tPSELA_7_6_00, PSELA_7_6_01, PSELA_7_6_10,\n\tPSELA_9_8_00, PSELA_9_8_01, PSELA_9_8_10,\n\tPSELA_11_10_00, PSELA_11_10_01, PSELA_11_10_10,\n\tPSELA_13_12_00, PSELA_13_12_10,\n\tPSELA_15_14_00, PSELA_15_14_10,\n\tPSELB_9_8_00, PSELB_9_8_11,\n\tPSELB_11_10_00, PSELB_11_10_01, PSELB_11_10_10, PSELB_11_10_11,\n\tPSELB_13_12_00, PSELB_13_12_01, PSELB_13_12_10, PSELB_13_12_11,\n\tPSELB_15_14_00, PSELB_15_14_11,\n\tPSELC_9_8_00, PSELC_9_8_10,\n\tPSELC_11_10_00, PSELC_11_10_10,\n\tPSELC_13_12_00,\tPSELC_13_12_01,\tPSELC_13_12_10,\n\tPSELC_15_14_00,\tPSELC_15_14_01,\tPSELC_15_14_10,\n\tPSELD_1_0_00, PSELD_1_0_10,\n\tPSELD_11_10_00,\tPSELD_11_10_01,\n\tPSELD_15_14_00,\tPSELD_15_14_01,\tPSELD_15_14_10,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\tD31_MARK, D30_MARK, D29_MARK, D28_MARK,\n\tD27_MARK, D26_MARK, D25_MARK, D24_MARK,\n\tD23_MARK, D22_MARK, D21_MARK, D20_MARK,\n\tD19_MARK, D18_MARK, D17_MARK, D16_MARK,\n\tIOIS16_MARK, RAS_MARK, CAS_MARK, CKE_MARK,\n\tCS5B_CE1A_MARK, CS6B_CE1B_MARK,\n\tA25_MARK, A24_MARK, A23_MARK, A22_MARK,\n\tA21_MARK, A20_MARK, A19_MARK, A0_MARK,\n\tREFOUT_MARK, IRQOUT_MARK,\n\tLCD_DATA15_MARK, LCD_DATA14_MARK,\n\tLCD_DATA13_MARK, LCD_DATA12_MARK,\n\tLCD_DATA11_MARK, LCD_DATA10_MARK,\n\tLCD_DATA9_MARK, LCD_DATA8_MARK,\n\tLCD_DATA7_MARK, LCD_DATA6_MARK,\n\tLCD_DATA5_MARK, LCD_DATA4_MARK,\n\tLCD_DATA3_MARK, LCD_DATA2_MARK,\n\tLCD_DATA1_MARK, LCD_DATA0_MARK,\n\tLCD_M_DISP_MARK,\n\tLCD_CL1_MARK, LCD_CL2_MARK,\n\tLCD_DON_MARK, LCD_FLM_MARK,\n\tLCD_VEPWC_MARK, LCD_VCPWC_MARK,\n\tAFE_RXIN_MARK, AFE_RDET_MARK,\n\tAFE_FS_MARK, AFE_TXOUT_MARK,\n\tAFE_SCLK_MARK, AFE_RLYCNT_MARK,\n\tAFE_HC1_MARK,\n\tIIC_SCL_MARK, IIC_SDA_MARK,\n\tDA1_MARK, DA0_MARK,\n\tAN3_MARK, AN2_MARK, AN1_MARK, AN0_MARK, ADTRG_MARK,\n\tUSB1D_RCV_MARK, USB1D_TXSE0_MARK,\n\tUSB1D_TXDPLS_MARK, USB1D_DMNS_MARK,\n\tUSB1D_DPLS_MARK, USB1D_SPEED_MARK,\n\tUSB1D_TXENL_MARK,\n\tUSB2_PWR_EN_MARK, USB1_PWR_EN_USBF_UPLUP_MARK, USB1D_SUSPEND_MARK,\n\tIRQ5_MARK, IRQ4_MARK,\n\tIRQ3_IRL3_MARK, IRQ2_IRL2_MARK,\n\tIRQ1_IRL1_MARK, IRQ0_IRL0_MARK,\n\tPCC_REG_MARK, PCC_DRV_MARK,\n\tPCC_BVD2_MARK, PCC_BVD1_MARK,\n\tPCC_CD2_MARK, PCC_CD1_MARK,\n\tPCC_RESET_MARK, PCC_RDY_MARK,\n\tPCC_VS2_MARK, PCC_VS1_MARK,\n\tAUDATA3_MARK, AUDATA2_MARK, AUDATA1_MARK, AUDATA0_MARK,\n\tAUDCK_MARK, AUDSYNC_MARK, ASEBRKAK_MARK, TRST_MARK,\n\tTMS_MARK, TDO_MARK, TDI_MARK, TCK_MARK,\n\tDACK1_MARK, DREQ1_MARK, DACK0_MARK, DREQ0_MARK,\n\tTEND1_MARK, TEND0_MARK,\n\tSIOF0_SYNC_MARK, SIOF0_MCLK_MARK,\n\tSIOF0_TXD_MARK, SIOF0_RXD_MARK,\n\tSIOF0_SCK_MARK,\n\tSIOF1_SYNC_MARK, SIOF1_MCLK_MARK,\n\tSIOF1_TXD_MARK, SIOF1_RXD_MARK,\n\tSIOF1_SCK_MARK,\n\tSCIF0_TXD_MARK, SCIF0_RXD_MARK,\n\tSCIF0_RTS_MARK, SCIF0_CTS_MARK, SCIF0_SCK_MARK,\n\tSCIF1_TXD_MARK, SCIF1_RXD_MARK,\n\tSCIF1_RTS_MARK, SCIF1_CTS_MARK, SCIF1_SCK_MARK,\n\tTPU_TO1_MARK, TPU_TO0_MARK,\n\tTPU_TI3B_MARK, TPU_TI3A_MARK,\n\tTPU_TI2B_MARK, TPU_TI2A_MARK,\n\tTPU_TO3_MARK, TPU_TO2_MARK,\n\tSIM_D_MARK, SIM_CLK_MARK, SIM_RST_MARK,\n\tMMC_DAT_MARK, MMC_CMD_MARK,\n\tMMC_CLK_MARK, MMC_VDDON_MARK,\n\tMMC_ODMOD_MARK,\n\tSTATUS0_MARK, STATUS1_MARK,\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\t \n\tPINMUX_DATA(PTA7_DATA, PTA7_IN, PTA7_OUT),\n\tPINMUX_DATA(PTA6_DATA, PTA6_IN, PTA6_OUT),\n\tPINMUX_DATA(PTA5_DATA, PTA5_IN, PTA5_OUT),\n\tPINMUX_DATA(PTA4_DATA, PTA4_IN, PTA4_OUT),\n\tPINMUX_DATA(PTA3_DATA, PTA3_IN, PTA3_OUT),\n\tPINMUX_DATA(PTA2_DATA, PTA2_IN, PTA2_OUT),\n\tPINMUX_DATA(PTA1_DATA, PTA1_IN, PTA1_OUT),\n\tPINMUX_DATA(PTA0_DATA, PTA0_IN, PTA0_OUT),\n\n\t \n\tPINMUX_DATA(PTB7_DATA, PTB7_IN, PTB7_OUT),\n\tPINMUX_DATA(PTB6_DATA, PTB6_IN, PTB6_OUT),\n\tPINMUX_DATA(PTB5_DATA, PTB5_IN, PTB5_OUT),\n\tPINMUX_DATA(PTB4_DATA, PTB4_IN, PTB4_OUT),\n\tPINMUX_DATA(PTB3_DATA, PTB3_IN, PTB3_OUT),\n\tPINMUX_DATA(PTB2_DATA, PTB2_IN, PTB2_OUT),\n\tPINMUX_DATA(PTB1_DATA, PTB1_IN, PTB1_OUT),\n\tPINMUX_DATA(PTB0_DATA, PTB0_IN, PTB0_OUT),\n\n\t \n\tPINMUX_DATA(PTC7_DATA, PTC7_IN, PTC7_OUT),\n\tPINMUX_DATA(PTC6_DATA, PTC6_IN, PTC6_OUT),\n\tPINMUX_DATA(PTC5_DATA, PTC5_IN, PTC5_OUT),\n\tPINMUX_DATA(PTC4_DATA, PTC4_IN, PTC4_OUT),\n\tPINMUX_DATA(PTC3_DATA, PTC3_IN, PTC3_OUT),\n\tPINMUX_DATA(PTC2_DATA, PTC2_IN, PTC2_OUT),\n\tPINMUX_DATA(PTC1_DATA, PTC1_IN, PTC1_OUT),\n\tPINMUX_DATA(PTC0_DATA, PTC0_IN, PTC0_OUT),\n\n\t \n\tPINMUX_DATA(PTD7_DATA, PTD7_IN, PTD7_OUT),\n\tPINMUX_DATA(PTD6_DATA, PTD6_IN, PTD6_OUT),\n\tPINMUX_DATA(PTD5_DATA, PTD5_IN, PTD5_OUT),\n\tPINMUX_DATA(PTD4_DATA, PTD4_IN, PTD4_OUT),\n\tPINMUX_DATA(PTD3_DATA, PTD3_IN, PTD3_OUT),\n\tPINMUX_DATA(PTD2_DATA, PTD2_IN, PTD2_OUT),\n\tPINMUX_DATA(PTD1_DATA, PTD1_IN, PTD1_OUT),\n\tPINMUX_DATA(PTD0_DATA, PTD0_IN, PTD0_OUT),\n\n\t \n\tPINMUX_DATA(PTE6_DATA, PTE6_IN),\n\tPINMUX_DATA(PTE5_DATA, PTE5_IN),\n\tPINMUX_DATA(PTE4_DATA, PTE4_IN, PTE4_OUT),\n\tPINMUX_DATA(PTE3_DATA, PTE3_IN, PTE3_OUT),\n\tPINMUX_DATA(PTE2_DATA, PTE2_IN, PTE2_OUT),\n\tPINMUX_DATA(PTE1_DATA, PTE1_IN, PTE1_OUT),\n\tPINMUX_DATA(PTE0_DATA, PTE0_IN, PTE0_OUT),\n\n\t \n\tPINMUX_DATA(PTF6_DATA, PTF6_IN),\n\tPINMUX_DATA(PTF5_DATA, PTF5_IN),\n\tPINMUX_DATA(PTF4_DATA, PTF4_IN),\n\tPINMUX_DATA(PTF3_DATA, PTF3_IN),\n\tPINMUX_DATA(PTF2_DATA, PTF2_IN),\n\tPINMUX_DATA(PTF1_DATA, PTF1_IN),\n\tPINMUX_DATA(PTF0_DATA, PTF0_IN, PTF0_OUT),\n\n\t \n\tPINMUX_DATA(PTG6_DATA, PTG6_IN, PTG6_OUT),\n\tPINMUX_DATA(PTG5_DATA, PTG5_IN, PTG5_OUT),\n\tPINMUX_DATA(PTG4_DATA, PTG4_IN, PTG4_OUT),\n\tPINMUX_DATA(PTG3_DATA, PTG3_IN, PTG3_OUT),\n\tPINMUX_DATA(PTG2_DATA, PTG2_IN, PTG2_OUT),\n\tPINMUX_DATA(PTG1_DATA, PTG1_IN, PTG1_OUT),\n\tPINMUX_DATA(PTG0_DATA, PTG0_IN, PTG0_OUT),\n\n\t \n\tPINMUX_DATA(PTH6_DATA, PTH6_IN, PTH6_OUT),\n\tPINMUX_DATA(PTH5_DATA, PTH5_IN, PTH5_OUT),\n\tPINMUX_DATA(PTH4_DATA, PTH4_IN, PTH4_OUT),\n\tPINMUX_DATA(PTH3_DATA, PTH3_IN, PTH3_OUT),\n\tPINMUX_DATA(PTH2_DATA, PTH2_IN, PTH2_OUT),\n\tPINMUX_DATA(PTH1_DATA, PTH1_IN, PTH1_OUT),\n\tPINMUX_DATA(PTH0_DATA, PTH0_IN, PTH0_OUT),\n\n\t \n\tPINMUX_DATA(PTJ6_DATA, PTJ6_IN, PTJ6_OUT),\n\tPINMUX_DATA(PTJ5_DATA, PTJ5_IN, PTJ5_OUT),\n\tPINMUX_DATA(PTJ4_DATA, PTJ4_IN, PTJ4_OUT),\n\tPINMUX_DATA(PTJ3_DATA, PTJ3_IN, PTJ3_OUT),\n\tPINMUX_DATA(PTJ2_DATA, PTJ2_IN, PTJ2_OUT),\n\tPINMUX_DATA(PTJ1_DATA, PTJ1_IN, PTJ1_OUT),\n\tPINMUX_DATA(PTJ0_DATA, PTJ0_IN, PTJ0_OUT),\n\n\t \n\tPINMUX_DATA(PTK3_DATA, PTK3_IN, PTK3_OUT),\n\tPINMUX_DATA(PTK2_DATA, PTK2_IN, PTK2_OUT),\n\tPINMUX_DATA(PTK1_DATA, PTK1_IN, PTK1_OUT),\n\tPINMUX_DATA(PTK0_DATA, PTK0_IN, PTK0_OUT),\n\n\t \n\tPINMUX_DATA(PTL7_DATA, PTL7_IN, PTL7_OUT),\n\tPINMUX_DATA(PTL6_DATA, PTL6_IN, PTL6_OUT),\n\tPINMUX_DATA(PTL5_DATA, PTL5_IN, PTL5_OUT),\n\tPINMUX_DATA(PTL4_DATA, PTL4_IN, PTL4_OUT),\n\tPINMUX_DATA(PTL3_DATA, PTL3_IN, PTL3_OUT),\n\n\t \n\tPINMUX_DATA(PTM7_DATA, PTM7_IN, PTM7_OUT),\n\tPINMUX_DATA(PTM6_DATA, PTM6_IN, PTM6_OUT),\n\tPINMUX_DATA(PTM5_DATA, PTM5_IN, PTM5_OUT),\n\tPINMUX_DATA(PTM4_DATA, PTM4_IN, PTM4_OUT),\n\tPINMUX_DATA(PTM3_DATA, PTM3_IN, PTM3_OUT),\n\tPINMUX_DATA(PTM2_DATA, PTM2_IN, PTM2_OUT),\n\tPINMUX_DATA(PTM1_DATA, PTM1_IN, PTM1_OUT),\n\tPINMUX_DATA(PTM0_DATA, PTM0_IN, PTM0_OUT),\n\n\t \n\tPINMUX_DATA(PTP4_DATA, PTP4_IN, PTP4_OUT),\n\tPINMUX_DATA(PTP3_DATA, PTP3_IN, PTP3_OUT),\n\tPINMUX_DATA(PTP2_DATA, PTP2_IN, PTP2_OUT),\n\tPINMUX_DATA(PTP1_DATA, PTP1_IN, PTP1_OUT),\n\tPINMUX_DATA(PTP0_DATA, PTP0_IN, PTP0_OUT),\n\n\t \n\tPINMUX_DATA(PTR7_DATA, PTR7_IN, PTR7_OUT),\n\tPINMUX_DATA(PTR6_DATA, PTR6_IN, PTR6_OUT),\n\tPINMUX_DATA(PTR5_DATA, PTR5_IN, PTR5_OUT),\n\tPINMUX_DATA(PTR4_DATA, PTR4_IN, PTR4_OUT),\n\tPINMUX_DATA(PTR3_DATA, PTR3_IN, PTR3_OUT),\n\tPINMUX_DATA(PTR2_DATA, PTR2_IN, PTR2_OUT),\n\tPINMUX_DATA(PTR1_DATA, PTR1_IN, PTR1_OUT),\n\tPINMUX_DATA(PTR0_DATA, PTR0_IN, PTR0_OUT),\n\n\t \n\tPINMUX_DATA(PTS4_DATA, PTS4_IN, PTS4_OUT),\n\tPINMUX_DATA(PTS3_DATA, PTS3_IN, PTS3_OUT),\n\tPINMUX_DATA(PTS2_DATA, PTS2_IN, PTS2_OUT),\n\tPINMUX_DATA(PTS1_DATA, PTS1_IN, PTS1_OUT),\n\tPINMUX_DATA(PTS0_DATA, PTS0_IN, PTS0_OUT),\n\n\t \n\tPINMUX_DATA(PTT4_DATA, PTT4_IN, PTT4_OUT),\n\tPINMUX_DATA(PTT3_DATA, PTT3_IN, PTT3_OUT),\n\tPINMUX_DATA(PTT2_DATA, PTT2_IN, PTT2_OUT),\n\tPINMUX_DATA(PTT1_DATA, PTT1_IN, PTT1_OUT),\n\tPINMUX_DATA(PTT0_DATA, PTT0_IN, PTT0_OUT),\n\n\t \n\tPINMUX_DATA(PTU4_DATA, PTU4_IN, PTU4_OUT),\n\tPINMUX_DATA(PTU3_DATA, PTU3_IN, PTU3_OUT),\n\tPINMUX_DATA(PTU2_DATA, PTU2_IN, PTU2_OUT),\n\tPINMUX_DATA(PTU1_DATA, PTU1_IN, PTU1_OUT),\n\tPINMUX_DATA(PTU0_DATA, PTU0_IN, PTU0_OUT),\n\n\t \n\tPINMUX_DATA(PTV4_DATA, PTV4_IN, PTV4_OUT),\n\tPINMUX_DATA(PTV3_DATA, PTV3_IN, PTV3_OUT),\n\tPINMUX_DATA(PTV2_DATA, PTV2_IN, PTV2_OUT),\n\tPINMUX_DATA(PTV1_DATA, PTV1_IN, PTV1_OUT),\n\tPINMUX_DATA(PTV0_DATA, PTV0_IN, PTV0_OUT),\n\n\t \n\tPINMUX_DATA(D23_MARK, PTA7_FN),\n\tPINMUX_DATA(D22_MARK, PTA6_FN),\n\tPINMUX_DATA(D21_MARK, PTA5_FN),\n\tPINMUX_DATA(D20_MARK, PTA4_FN),\n\tPINMUX_DATA(D19_MARK, PTA3_FN),\n\tPINMUX_DATA(D18_MARK, PTA2_FN),\n\tPINMUX_DATA(D17_MARK, PTA1_FN),\n\tPINMUX_DATA(D16_MARK, PTA0_FN),\n\n\t \n\tPINMUX_DATA(D31_MARK, PTB7_FN),\n\tPINMUX_DATA(D30_MARK, PTB6_FN),\n\tPINMUX_DATA(D29_MARK, PTB5_FN),\n\tPINMUX_DATA(D28_MARK, PTB4_FN),\n\tPINMUX_DATA(D27_MARK, PTB3_FN),\n\tPINMUX_DATA(D26_MARK, PTB2_FN),\n\tPINMUX_DATA(D25_MARK, PTB1_FN),\n\tPINMUX_DATA(D24_MARK, PTB0_FN),\n\n\t \n\tPINMUX_DATA(LCD_DATA7_MARK, PTC7_FN),\n\tPINMUX_DATA(LCD_DATA6_MARK, PTC6_FN),\n\tPINMUX_DATA(LCD_DATA5_MARK, PTC5_FN),\n\tPINMUX_DATA(LCD_DATA4_MARK, PTC4_FN),\n\tPINMUX_DATA(LCD_DATA3_MARK, PTC3_FN),\n\tPINMUX_DATA(LCD_DATA2_MARK, PTC2_FN),\n\tPINMUX_DATA(LCD_DATA1_MARK, PTC1_FN),\n\tPINMUX_DATA(LCD_DATA0_MARK, PTC0_FN),\n\n\t \n\tPINMUX_DATA(LCD_DATA15_MARK, PTD7_FN),\n\tPINMUX_DATA(LCD_DATA14_MARK, PTD6_FN),\n\tPINMUX_DATA(LCD_DATA13_MARK, PTD5_FN),\n\tPINMUX_DATA(LCD_DATA12_MARK, PTD4_FN),\n\tPINMUX_DATA(LCD_DATA11_MARK, PTD3_FN),\n\tPINMUX_DATA(LCD_DATA10_MARK, PTD2_FN),\n\tPINMUX_DATA(LCD_DATA9_MARK, PTD1_FN),\n\tPINMUX_DATA(LCD_DATA8_MARK, PTD0_FN),\n\n\t \n\tPINMUX_DATA(IIC_SCL_MARK, PSELB_9_8_00, PTE6_FN),\n\tPINMUX_DATA(AFE_RXIN_MARK, PSELB_9_8_11, PTE6_FN),\n\tPINMUX_DATA(IIC_SDA_MARK, PSELB_9_8_00, PTE5_FN),\n\tPINMUX_DATA(AFE_RDET_MARK, PSELB_9_8_11, PTE5_FN),\n\tPINMUX_DATA(LCD_M_DISP_MARK, PTE4_FN),\n\tPINMUX_DATA(LCD_CL1_MARK, PTE3_FN),\n\tPINMUX_DATA(LCD_CL2_MARK, PTE2_FN),\n\tPINMUX_DATA(LCD_DON_MARK, PTE1_FN),\n\tPINMUX_DATA(LCD_FLM_MARK, PTE0_FN),\n\n\t \n\tPINMUX_DATA(DA1_MARK, PTF6_FN),\n\tPINMUX_DATA(DA0_MARK, PTF5_FN),\n\tPINMUX_DATA(AN3_MARK, PTF4_FN),\n\tPINMUX_DATA(AN2_MARK, PTF3_FN),\n\tPINMUX_DATA(AN1_MARK, PTF2_FN),\n\tPINMUX_DATA(AN0_MARK, PTF1_FN),\n\tPINMUX_DATA(ADTRG_MARK, PTF0_FN),\n\n\t \n\tPINMUX_DATA(USB1D_RCV_MARK, PSELA_3_2_00, PTG6_FN),\n\tPINMUX_DATA(AFE_FS_MARK, PSELA_3_2_01, PTG6_FN),\n\tPINMUX_DATA(PCC_REG_MARK, PSELA_3_2_10, PTG6_FN),\n\tPINMUX_DATA(IRQ5_MARK, PSELA_3_2_11, PTG6_FN),\n\tPINMUX_DATA(USB1D_TXSE0_MARK, PSELA_5_4_00, PTG5_FN),\n\tPINMUX_DATA(AFE_TXOUT_MARK, PSELA_5_4_01, PTG5_FN),\n\tPINMUX_DATA(PCC_DRV_MARK, PSELA_5_4_10, PTG5_FN),\n\tPINMUX_DATA(IRQ4_MARK, PSELA_5_4_11, PTG5_FN),\n\tPINMUX_DATA(USB1D_TXDPLS_MARK, PSELA_7_6_00, PTG4_FN),\n\tPINMUX_DATA(AFE_SCLK_MARK, PSELA_7_6_01, PTG4_FN),\n\tPINMUX_DATA(IOIS16_MARK, PSELA_7_6_10, PTG4_FN),\n\tPINMUX_DATA(USB1D_DMNS_MARK, PSELA_9_8_00, PTG3_FN),\n\tPINMUX_DATA(AFE_RLYCNT_MARK, PSELA_9_8_01, PTG3_FN),\n\tPINMUX_DATA(PCC_BVD2_MARK, PSELA_9_8_10, PTG3_FN),\n\tPINMUX_DATA(USB1D_DPLS_MARK, PSELA_11_10_00, PTG2_FN),\n\tPINMUX_DATA(AFE_HC1_MARK, PSELA_11_10_01, PTG2_FN),\n\tPINMUX_DATA(PCC_BVD1_MARK, PSELA_11_10_10, PTG2_FN),\n\tPINMUX_DATA(USB1D_SPEED_MARK, PSELA_13_12_00, PTG1_FN),\n\tPINMUX_DATA(PCC_CD2_MARK, PSELA_13_12_10, PTG1_FN),\n\tPINMUX_DATA(USB1D_TXENL_MARK, PSELA_15_14_00, PTG0_FN),\n\tPINMUX_DATA(PCC_CD1_MARK, PSELA_15_14_10, PTG0_FN),\n\n\t \n\tPINMUX_DATA(RAS_MARK, PTH6_FN),\n\tPINMUX_DATA(CAS_MARK, PTH5_FN),\n\tPINMUX_DATA(CKE_MARK, PTH4_FN),\n\tPINMUX_DATA(STATUS1_MARK, PTH3_FN),\n\tPINMUX_DATA(STATUS0_MARK, PTH2_FN),\n\tPINMUX_DATA(USB2_PWR_EN_MARK, PTH1_FN),\n\tPINMUX_DATA(USB1_PWR_EN_USBF_UPLUP_MARK, PTH0_FN),\n\n\t \n\tPINMUX_DATA(AUDCK_MARK, PTJ6_FN),\n\tPINMUX_DATA(ASEBRKAK_MARK, PTJ5_FN),\n\tPINMUX_DATA(AUDATA3_MARK, PTJ4_FN),\n\tPINMUX_DATA(AUDATA2_MARK, PTJ3_FN),\n\tPINMUX_DATA(AUDATA1_MARK, PTJ2_FN),\n\tPINMUX_DATA(AUDATA0_MARK, PTJ1_FN),\n\tPINMUX_DATA(AUDSYNC_MARK, PTJ0_FN),\n\n\t \n\tPINMUX_DATA(PCC_RESET_MARK, PTK3_FN),\n\tPINMUX_DATA(PCC_RDY_MARK, PTK2_FN),\n\tPINMUX_DATA(PCC_VS2_MARK, PTK1_FN),\n\tPINMUX_DATA(PCC_VS1_MARK, PTK0_FN),\n\n\t \n\tPINMUX_DATA(TRST_MARK, PTL7_FN),\n\tPINMUX_DATA(TMS_MARK, PTL6_FN),\n\tPINMUX_DATA(TDO_MARK, PTL5_FN),\n\tPINMUX_DATA(TDI_MARK, PTL4_FN),\n\tPINMUX_DATA(TCK_MARK, PTL3_FN),\n\n\t \n\tPINMUX_DATA(DREQ1_MARK, PTM7_FN),\n\tPINMUX_DATA(DREQ0_MARK, PTM6_FN),\n\tPINMUX_DATA(DACK1_MARK, PTM5_FN),\n\tPINMUX_DATA(DACK0_MARK, PTM4_FN),\n\tPINMUX_DATA(TEND1_MARK, PTM3_FN),\n\tPINMUX_DATA(TEND0_MARK, PTM2_FN),\n\tPINMUX_DATA(CS5B_CE1A_MARK, PTM1_FN),\n\tPINMUX_DATA(CS6B_CE1B_MARK, PTM0_FN),\n\n\t \n\tPINMUX_DATA(USB1D_SUSPEND_MARK, PSELA_1_0_00, PTP4_FN),\n\tPINMUX_DATA(REFOUT_MARK, PSELA_1_0_01, PTP4_FN),\n\tPINMUX_DATA(IRQOUT_MARK, PSELA_1_0_10, PTP4_FN),\n\tPINMUX_DATA(IRQ3_IRL3_MARK, PTP3_FN),\n\tPINMUX_DATA(IRQ2_IRL2_MARK, PTP2_FN),\n\tPINMUX_DATA(IRQ1_IRL1_MARK, PTP1_FN),\n\tPINMUX_DATA(IRQ0_IRL0_MARK, PTP0_FN),\n\n\t \n\tPINMUX_DATA(A25_MARK, PTR7_FN),\n\tPINMUX_DATA(A24_MARK, PTR6_FN),\n\tPINMUX_DATA(A23_MARK, PTR5_FN),\n\tPINMUX_DATA(A22_MARK, PTR4_FN),\n\tPINMUX_DATA(A21_MARK, PTR3_FN),\n\tPINMUX_DATA(A20_MARK, PTR2_FN),\n\tPINMUX_DATA(A19_MARK, PTR1_FN),\n\tPINMUX_DATA(A0_MARK, PTR0_FN),\n\n\t \n\tPINMUX_DATA(SIOF0_SYNC_MARK, PTS4_FN),\n\tPINMUX_DATA(SIOF0_MCLK_MARK, PTS3_FN),\n\tPINMUX_DATA(SIOF0_TXD_MARK, PTS2_FN),\n\tPINMUX_DATA(SIOF0_RXD_MARK, PTS1_FN),\n\tPINMUX_DATA(SIOF0_SCK_MARK, PTS0_FN),\n\n\t \n\tPINMUX_DATA(SCIF0_CTS_MARK, PSELB_15_14_00, PTT4_FN),\n\tPINMUX_DATA(TPU_TO1_MARK, PSELB_15_14_11, PTT4_FN),\n\tPINMUX_DATA(SCIF0_RTS_MARK, PSELB_15_14_00, PTT3_FN),\n\tPINMUX_DATA(TPU_TO0_MARK, PSELB_15_14_11, PTT3_FN),\n\tPINMUX_DATA(SCIF0_TXD_MARK, PTT2_FN),\n\tPINMUX_DATA(SCIF0_RXD_MARK, PTT1_FN),\n\tPINMUX_DATA(SCIF0_SCK_MARK, PTT0_FN),\n\n\t \n\tPINMUX_DATA(SIOF1_SYNC_MARK, PTU4_FN),\n\tPINMUX_DATA(SIOF1_MCLK_MARK, PSELD_11_10_00, PTU3_FN),\n\tPINMUX_DATA(TPU_TI3B_MARK, PSELD_11_10_01, PTU3_FN),\n\tPINMUX_DATA(SIOF1_TXD_MARK, PSELD_15_14_00, PTU2_FN),\n\tPINMUX_DATA(TPU_TI3A_MARK, PSELD_15_14_01, PTU2_FN),\n\tPINMUX_DATA(MMC_DAT_MARK, PSELD_15_14_10, PTU2_FN),\n\tPINMUX_DATA(SIOF1_RXD_MARK, PSELC_13_12_00, PTU1_FN),\n\tPINMUX_DATA(TPU_TI2B_MARK, PSELC_13_12_01, PTU1_FN),\n\tPINMUX_DATA(MMC_CMD_MARK, PSELC_13_12_10, PTU1_FN),\n\tPINMUX_DATA(SIOF1_SCK_MARK, PSELC_15_14_00, PTU0_FN),\n\tPINMUX_DATA(TPU_TI2A_MARK, PSELC_15_14_01, PTU0_FN),\n\tPINMUX_DATA(MMC_CLK_MARK, PSELC_15_14_10, PTU0_FN),\n\n\t \n\tPINMUX_DATA(SCIF1_CTS_MARK, PSELB_11_10_00, PTV4_FN),\n\tPINMUX_DATA(TPU_TO3_MARK, PSELB_11_10_01, PTV4_FN),\n\tPINMUX_DATA(MMC_VDDON_MARK, PSELB_11_10_10, PTV4_FN),\n\tPINMUX_DATA(LCD_VEPWC_MARK, PSELB_11_10_11, PTV4_FN),\n\tPINMUX_DATA(SCIF1_RTS_MARK, PSELB_13_12_00, PTV3_FN),\n\tPINMUX_DATA(TPU_TO2_MARK, PSELB_13_12_01, PTV3_FN),\n\tPINMUX_DATA(MMC_ODMOD_MARK, PSELB_13_12_10, PTV3_FN),\n\tPINMUX_DATA(LCD_VCPWC_MARK, PSELB_13_12_11, PTV3_FN),\n\tPINMUX_DATA(SCIF1_TXD_MARK, PSELC_9_8_00, PTV2_FN),\n\tPINMUX_DATA(SIM_D_MARK, PSELC_9_8_10, PTV2_FN),\n\tPINMUX_DATA(SCIF1_RXD_MARK, PSELC_11_10_00, PTV1_FN),\n\tPINMUX_DATA(SIM_RST_MARK, PSELC_11_10_10, PTV1_FN),\n\tPINMUX_DATA(SCIF1_SCK_MARK, PSELD_1_0_00, PTV0_FN),\n\tPINMUX_DATA(SIM_CLK_MARK, PSELD_1_0_10, PTV0_FN),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\t \n\tPINMUX_GPIO(PTA7),\n\tPINMUX_GPIO(PTA6),\n\tPINMUX_GPIO(PTA5),\n\tPINMUX_GPIO(PTA4),\n\tPINMUX_GPIO(PTA3),\n\tPINMUX_GPIO(PTA2),\n\tPINMUX_GPIO(PTA1),\n\tPINMUX_GPIO(PTA0),\n\n\t \n\tPINMUX_GPIO(PTB7),\n\tPINMUX_GPIO(PTB6),\n\tPINMUX_GPIO(PTB5),\n\tPINMUX_GPIO(PTB4),\n\tPINMUX_GPIO(PTB3),\n\tPINMUX_GPIO(PTB2),\n\tPINMUX_GPIO(PTB1),\n\tPINMUX_GPIO(PTB0),\n\n\t \n\tPINMUX_GPIO(PTC7),\n\tPINMUX_GPIO(PTC6),\n\tPINMUX_GPIO(PTC5),\n\tPINMUX_GPIO(PTC4),\n\tPINMUX_GPIO(PTC3),\n\tPINMUX_GPIO(PTC2),\n\tPINMUX_GPIO(PTC1),\n\tPINMUX_GPIO(PTC0),\n\n\t \n\tPINMUX_GPIO(PTD7),\n\tPINMUX_GPIO(PTD6),\n\tPINMUX_GPIO(PTD5),\n\tPINMUX_GPIO(PTD4),\n\tPINMUX_GPIO(PTD3),\n\tPINMUX_GPIO(PTD2),\n\tPINMUX_GPIO(PTD1),\n\tPINMUX_GPIO(PTD0),\n\n\t \n\tPINMUX_GPIO(PTE6),\n\tPINMUX_GPIO(PTE5),\n\tPINMUX_GPIO(PTE4),\n\tPINMUX_GPIO(PTE3),\n\tPINMUX_GPIO(PTE2),\n\tPINMUX_GPIO(PTE1),\n\tPINMUX_GPIO(PTE0),\n\n\t \n\tPINMUX_GPIO(PTF6),\n\tPINMUX_GPIO(PTF5),\n\tPINMUX_GPIO(PTF4),\n\tPINMUX_GPIO(PTF3),\n\tPINMUX_GPIO(PTF2),\n\tPINMUX_GPIO(PTF1),\n\tPINMUX_GPIO(PTF0),\n\n\t \n\tPINMUX_GPIO(PTG6),\n\tPINMUX_GPIO(PTG5),\n\tPINMUX_GPIO(PTG4),\n\tPINMUX_GPIO(PTG3),\n\tPINMUX_GPIO(PTG2),\n\tPINMUX_GPIO(PTG1),\n\tPINMUX_GPIO(PTG0),\n\n\t \n\tPINMUX_GPIO(PTH6),\n\tPINMUX_GPIO(PTH5),\n\tPINMUX_GPIO(PTH4),\n\tPINMUX_GPIO(PTH3),\n\tPINMUX_GPIO(PTH2),\n\tPINMUX_GPIO(PTH1),\n\tPINMUX_GPIO(PTH0),\n\n\t \n\tPINMUX_GPIO(PTJ6),\n\tPINMUX_GPIO(PTJ5),\n\tPINMUX_GPIO(PTJ4),\n\tPINMUX_GPIO(PTJ3),\n\tPINMUX_GPIO(PTJ2),\n\tPINMUX_GPIO(PTJ1),\n\tPINMUX_GPIO(PTJ0),\n\n\t \n\tPINMUX_GPIO(PTK3),\n\tPINMUX_GPIO(PTK2),\n\tPINMUX_GPIO(PTK1),\n\tPINMUX_GPIO(PTK0),\n\n\t \n\tPINMUX_GPIO(PTL7),\n\tPINMUX_GPIO(PTL6),\n\tPINMUX_GPIO(PTL5),\n\tPINMUX_GPIO(PTL4),\n\tPINMUX_GPIO(PTL3),\n\n\t \n\tPINMUX_GPIO(PTM7),\n\tPINMUX_GPIO(PTM6),\n\tPINMUX_GPIO(PTM5),\n\tPINMUX_GPIO(PTM4),\n\tPINMUX_GPIO(PTM3),\n\tPINMUX_GPIO(PTM2),\n\tPINMUX_GPIO(PTM1),\n\tPINMUX_GPIO(PTM0),\n\n\t \n\tPINMUX_GPIO(PTP4),\n\tPINMUX_GPIO(PTP3),\n\tPINMUX_GPIO(PTP2),\n\tPINMUX_GPIO(PTP1),\n\tPINMUX_GPIO(PTP0),\n\n\t \n\tPINMUX_GPIO(PTR7),\n\tPINMUX_GPIO(PTR6),\n\tPINMUX_GPIO(PTR5),\n\tPINMUX_GPIO(PTR4),\n\tPINMUX_GPIO(PTR3),\n\tPINMUX_GPIO(PTR2),\n\tPINMUX_GPIO(PTR1),\n\tPINMUX_GPIO(PTR0),\n\n\t \n\tPINMUX_GPIO(PTS4),\n\tPINMUX_GPIO(PTS3),\n\tPINMUX_GPIO(PTS2),\n\tPINMUX_GPIO(PTS1),\n\tPINMUX_GPIO(PTS0),\n\n\t \n\tPINMUX_GPIO(PTT4),\n\tPINMUX_GPIO(PTT3),\n\tPINMUX_GPIO(PTT2),\n\tPINMUX_GPIO(PTT1),\n\tPINMUX_GPIO(PTT0),\n\n\t \n\tPINMUX_GPIO(PTU4),\n\tPINMUX_GPIO(PTU3),\n\tPINMUX_GPIO(PTU2),\n\tPINMUX_GPIO(PTU1),\n\tPINMUX_GPIO(PTU0),\n\n\t \n\tPINMUX_GPIO(PTV4),\n\tPINMUX_GPIO(PTV3),\n\tPINMUX_GPIO(PTV2),\n\tPINMUX_GPIO(PTV1),\n\tPINMUX_GPIO(PTV0),\n};\n\n#define PINMUX_FN_BASE\tARRAY_SIZE(pinmux_pins)\n\nstatic const struct pinmux_func pinmux_func_gpios[] = {\n\t \n\tGPIO_FN(D31),\n\tGPIO_FN(D30),\n\tGPIO_FN(D29),\n\tGPIO_FN(D28),\n\tGPIO_FN(D27),\n\tGPIO_FN(D26),\n\tGPIO_FN(D25),\n\tGPIO_FN(D24),\n\tGPIO_FN(D23),\n\tGPIO_FN(D22),\n\tGPIO_FN(D21),\n\tGPIO_FN(D20),\n\tGPIO_FN(D19),\n\tGPIO_FN(D18),\n\tGPIO_FN(D17),\n\tGPIO_FN(D16),\n\tGPIO_FN(IOIS16),\n\tGPIO_FN(RAS),\n\tGPIO_FN(CAS),\n\tGPIO_FN(CKE),\n\tGPIO_FN(CS5B_CE1A),\n\tGPIO_FN(CS6B_CE1B),\n\tGPIO_FN(A25),\n\tGPIO_FN(A24),\n\tGPIO_FN(A23),\n\tGPIO_FN(A22),\n\tGPIO_FN(A21),\n\tGPIO_FN(A20),\n\tGPIO_FN(A19),\n\tGPIO_FN(A0),\n\tGPIO_FN(REFOUT),\n\tGPIO_FN(IRQOUT),\n\n\t \n\tGPIO_FN(LCD_DATA15),\n\tGPIO_FN(LCD_DATA14),\n\tGPIO_FN(LCD_DATA13),\n\tGPIO_FN(LCD_DATA12),\n\tGPIO_FN(LCD_DATA11),\n\tGPIO_FN(LCD_DATA10),\n\tGPIO_FN(LCD_DATA9),\n\tGPIO_FN(LCD_DATA8),\n\tGPIO_FN(LCD_DATA7),\n\tGPIO_FN(LCD_DATA6),\n\tGPIO_FN(LCD_DATA5),\n\tGPIO_FN(LCD_DATA4),\n\tGPIO_FN(LCD_DATA3),\n\tGPIO_FN(LCD_DATA2),\n\tGPIO_FN(LCD_DATA1),\n\tGPIO_FN(LCD_DATA0),\n\tGPIO_FN(LCD_M_DISP),\n\tGPIO_FN(LCD_CL1),\n\tGPIO_FN(LCD_CL2),\n\tGPIO_FN(LCD_DON),\n\tGPIO_FN(LCD_FLM),\n\tGPIO_FN(LCD_VEPWC),\n\tGPIO_FN(LCD_VCPWC),\n\n\t \n\tGPIO_FN(AFE_RXIN),\n\tGPIO_FN(AFE_RDET),\n\tGPIO_FN(AFE_FS),\n\tGPIO_FN(AFE_TXOUT),\n\tGPIO_FN(AFE_SCLK),\n\tGPIO_FN(AFE_RLYCNT),\n\tGPIO_FN(AFE_HC1),\n\n\t \n\tGPIO_FN(IIC_SCL),\n\tGPIO_FN(IIC_SDA),\n\n\t \n\tGPIO_FN(DA1),\n\tGPIO_FN(DA0),\n\n\t \n\tGPIO_FN(AN3),\n\tGPIO_FN(AN2),\n\tGPIO_FN(AN1),\n\tGPIO_FN(AN0),\n\tGPIO_FN(ADTRG),\n\n\t \n\tGPIO_FN(USB1D_RCV),\n\tGPIO_FN(USB1D_TXSE0),\n\tGPIO_FN(USB1D_TXDPLS),\n\tGPIO_FN(USB1D_DMNS),\n\tGPIO_FN(USB1D_DPLS),\n\tGPIO_FN(USB1D_SPEED),\n\tGPIO_FN(USB1D_TXENL),\n\n\tGPIO_FN(USB2_PWR_EN),\n\tGPIO_FN(USB1_PWR_EN_USBF_UPLUP),\n\tGPIO_FN(USB1D_SUSPEND),\n\n\t \n\tGPIO_FN(IRQ5),\n\tGPIO_FN(IRQ4),\n\tGPIO_FN(IRQ3_IRL3),\n\tGPIO_FN(IRQ2_IRL2),\n\tGPIO_FN(IRQ1_IRL1),\n\tGPIO_FN(IRQ0_IRL0),\n\n\t \n\tGPIO_FN(PCC_REG),\n\tGPIO_FN(PCC_DRV),\n\tGPIO_FN(PCC_BVD2),\n\tGPIO_FN(PCC_BVD1),\n\tGPIO_FN(PCC_CD2),\n\tGPIO_FN(PCC_CD1),\n\tGPIO_FN(PCC_RESET),\n\tGPIO_FN(PCC_RDY),\n\tGPIO_FN(PCC_VS2),\n\tGPIO_FN(PCC_VS1),\n\n\t \n\tGPIO_FN(AUDATA3),\n\tGPIO_FN(AUDATA2),\n\tGPIO_FN(AUDATA1),\n\tGPIO_FN(AUDATA0),\n\tGPIO_FN(AUDCK),\n\tGPIO_FN(AUDSYNC),\n\tGPIO_FN(ASEBRKAK),\n\tGPIO_FN(TRST),\n\tGPIO_FN(TMS),\n\tGPIO_FN(TDO),\n\tGPIO_FN(TDI),\n\tGPIO_FN(TCK),\n\n\t \n\tGPIO_FN(DACK1),\n\tGPIO_FN(DREQ1),\n\tGPIO_FN(DACK0),\n\tGPIO_FN(DREQ0),\n\tGPIO_FN(TEND1),\n\tGPIO_FN(TEND0),\n\n\t \n\tGPIO_FN(SIOF0_SYNC),\n\tGPIO_FN(SIOF0_MCLK),\n\tGPIO_FN(SIOF0_TXD),\n\tGPIO_FN(SIOF0_RXD),\n\tGPIO_FN(SIOF0_SCK),\n\n\t \n\tGPIO_FN(SIOF1_SYNC),\n\tGPIO_FN(SIOF1_MCLK),\n\tGPIO_FN(SIOF1_TXD),\n\tGPIO_FN(SIOF1_RXD),\n\tGPIO_FN(SIOF1_SCK),\n\n\t \n\tGPIO_FN(SCIF0_TXD),\n\tGPIO_FN(SCIF0_RXD),\n\tGPIO_FN(SCIF0_RTS),\n\tGPIO_FN(SCIF0_CTS),\n\tGPIO_FN(SCIF0_SCK),\n\n\t \n\tGPIO_FN(SCIF1_TXD),\n\tGPIO_FN(SCIF1_RXD),\n\tGPIO_FN(SCIF1_RTS),\n\tGPIO_FN(SCIF1_CTS),\n\tGPIO_FN(SCIF1_SCK),\n\n\t \n\tGPIO_FN(TPU_TO1),\n\tGPIO_FN(TPU_TO0),\n\tGPIO_FN(TPU_TI3B),\n\tGPIO_FN(TPU_TI3A),\n\tGPIO_FN(TPU_TI2B),\n\tGPIO_FN(TPU_TI2A),\n\tGPIO_FN(TPU_TO3),\n\tGPIO_FN(TPU_TO2),\n\n\t \n\tGPIO_FN(SIM_D),\n\tGPIO_FN(SIM_CLK),\n\tGPIO_FN(SIM_RST),\n\n\t \n\tGPIO_FN(MMC_DAT),\n\tGPIO_FN(MMC_CMD),\n\tGPIO_FN(MMC_CLK),\n\tGPIO_FN(MMC_VDDON),\n\tGPIO_FN(MMC_ODMOD),\n\n\t \n\tGPIO_FN(STATUS0),\n\tGPIO_FN(STATUS1),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"PACR\", 0xa4050100, 16, 2, GROUP(\n\t\tPTA7_FN, PTA7_OUT, 0, PTA7_IN,\n\t\tPTA6_FN, PTA6_OUT, 0, PTA6_IN,\n\t\tPTA5_FN, PTA5_OUT, 0, PTA5_IN,\n\t\tPTA4_FN, PTA4_OUT, 0, PTA4_IN,\n\t\tPTA3_FN, PTA3_OUT, 0, PTA3_IN,\n\t\tPTA2_FN, PTA2_OUT, 0, PTA2_IN,\n\t\tPTA1_FN, PTA1_OUT, 0, PTA1_IN,\n\t\tPTA0_FN, PTA0_OUT, 0, PTA0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PBCR\", 0xa4050102, 16, 2, GROUP(\n\t\tPTB7_FN, PTB7_OUT, 0, PTB7_IN,\n\t\tPTB6_FN, PTB6_OUT, 0, PTB6_IN,\n\t\tPTB5_FN, PTB5_OUT, 0, PTB5_IN,\n\t\tPTB4_FN, PTB4_OUT, 0, PTB4_IN,\n\t\tPTB3_FN, PTB3_OUT, 0, PTB3_IN,\n\t\tPTB2_FN, PTB2_OUT, 0, PTB2_IN,\n\t\tPTB1_FN, PTB1_OUT, 0, PTB1_IN,\n\t\tPTB0_FN, PTB0_OUT, 0, PTB0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PCCR\", 0xa4050104, 16, 2, GROUP(\n\t\tPTC7_FN, PTC7_OUT, 0, PTC7_IN,\n\t\tPTC6_FN, PTC6_OUT, 0, PTC6_IN,\n\t\tPTC5_FN, PTC5_OUT, 0, PTC5_IN,\n\t\tPTC4_FN, PTC4_OUT, 0, PTC4_IN,\n\t\tPTC3_FN, PTC3_OUT, 0, PTC3_IN,\n\t\tPTC2_FN, PTC2_OUT, 0, PTC2_IN,\n\t\tPTC1_FN, PTC1_OUT, 0, PTC1_IN,\n\t\tPTC0_FN, PTC0_OUT, 0, PTC0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PDCR\", 0xa4050106, 16, 2, GROUP(\n\t\tPTD7_FN, PTD7_OUT, 0, PTD7_IN,\n\t\tPTD6_FN, PTD6_OUT, 0, PTD6_IN,\n\t\tPTD5_FN, PTD5_OUT, 0, PTD5_IN,\n\t\tPTD4_FN, PTD4_OUT, 0, PTD4_IN,\n\t\tPTD3_FN, PTD3_OUT, 0, PTD3_IN,\n\t\tPTD2_FN, PTD2_OUT, 0, PTD2_IN,\n\t\tPTD1_FN, PTD1_OUT, 0, PTD1_IN,\n\t\tPTD0_FN, PTD0_OUT, 0, PTD0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PECR\", 0xa4050108, 16, 2, GROUP(\n\t\t0, 0, 0, 0,\n\t\tPTE6_FN, 0, 0, PTE6_IN,\n\t\tPTE5_FN, 0, 0, PTE5_IN,\n\t\tPTE4_FN, PTE4_OUT, 0, PTE4_IN,\n\t\tPTE3_FN, PTE3_OUT, 0, PTE3_IN,\n\t\tPTE2_FN, PTE2_OUT, 0, PTE2_IN,\n\t\tPTE1_FN, PTE1_OUT, 0, PTE1_IN,\n\t\tPTE0_FN, PTE0_OUT, 0, PTE0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFCR\", 0xa405010a, 16, 2, GROUP(\n\t\t0, 0, 0, 0,\n\t\tPTF6_FN, 0, 0, PTF6_IN,\n\t\tPTF5_FN, 0, 0, PTF5_IN,\n\t\tPTF4_FN, 0, 0, PTF4_IN,\n\t\tPTF3_FN, 0, 0, PTF3_IN,\n\t\tPTF2_FN, 0, 0, PTF2_IN,\n\t\tPTF1_FN, 0, 0, PTF1_IN,\n\t\tPTF0_FN, 0, 0, PTF0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PGCR\", 0xa405010c, 16, 2, GROUP(\n\t\t0, 0, 0, 0,\n\t\tPTG6_FN, PTG6_OUT, 0, PTG6_IN,\n\t\tPTG5_FN, PTG5_OUT, 0, PTG5_IN,\n\t\tPTG4_FN, PTG4_OUT, 0, PTG4_IN,\n\t\tPTG3_FN, PTG3_OUT, 0, PTG3_IN,\n\t\tPTG2_FN, PTG2_OUT, 0, PTG2_IN,\n\t\tPTG1_FN, PTG1_OUT, 0, PTG1_IN,\n\t\tPTG0_FN, PTG0_OUT, 0, PTG0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PHCR\", 0xa405010e, 16, 2, GROUP(\n\t\t0, 0, 0, 0,\n\t\tPTH6_FN, PTH6_OUT, 0, PTH6_IN,\n\t\tPTH5_FN, PTH5_OUT, 0, PTH5_IN,\n\t\tPTH4_FN, PTH4_OUT, 0, PTH4_IN,\n\t\tPTH3_FN, PTH3_OUT, 0, PTH3_IN,\n\t\tPTH2_FN, PTH2_OUT, 0, PTH2_IN,\n\t\tPTH1_FN, PTH1_OUT, 0, PTH1_IN,\n\t\tPTH0_FN, PTH0_OUT, 0, PTH0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PJCR\", 0xa4050110, 16, 2, GROUP(\n\t\t0, 0, 0, 0,\n\t\tPTJ6_FN, PTJ6_OUT, 0, PTJ6_IN,\n\t\tPTJ5_FN, PTJ5_OUT, 0, PTJ5_IN,\n\t\tPTJ4_FN, PTJ4_OUT, 0, PTJ4_IN,\n\t\tPTJ3_FN, PTJ3_OUT, 0, PTJ3_IN,\n\t\tPTJ2_FN, PTJ2_OUT, 0, PTJ2_IN,\n\t\tPTJ1_FN, PTJ1_OUT, 0, PTJ1_IN,\n\t\tPTJ0_FN, PTJ0_OUT, 0, PTJ0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PKCR\", 0xa4050112, 16,\n\t\t\t     GROUP(-8, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tPTK3_FN, PTK3_OUT, 0, PTK3_IN,\n\t\tPTK2_FN, PTK2_OUT, 0, PTK2_IN,\n\t\tPTK1_FN, PTK1_OUT, 0, PTK1_IN,\n\t\tPTK0_FN, PTK0_OUT, 0, PTK0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PLCR\", 0xa4050114, 16,\n\t\t\t     GROUP(2, 2, 2, 2, 2, -6),\n\t\t\t     GROUP(\n\t\tPTL7_FN, PTL7_OUT, 0, PTL7_IN,\n\t\tPTL6_FN, PTL6_OUT, 0, PTL6_IN,\n\t\tPTL5_FN, PTL5_OUT, 0, PTL5_IN,\n\t\tPTL4_FN, PTL4_OUT, 0, PTL4_IN,\n\t\tPTL3_FN, PTL3_OUT, 0, PTL3_IN,\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG(\"PMCR\", 0xa4050116, 16, 2, GROUP(\n\t\tPTM7_FN, PTM7_OUT, 0, PTM7_IN,\n\t\tPTM6_FN, PTM6_OUT, 0, PTM6_IN,\n\t\tPTM5_FN, PTM5_OUT, 0, PTM5_IN,\n\t\tPTM4_FN, PTM4_OUT, 0, PTM4_IN,\n\t\tPTM3_FN, PTM3_OUT, 0, PTM3_IN,\n\t\tPTM2_FN, PTM2_OUT, 0, PTM2_IN,\n\t\tPTM1_FN, PTM1_OUT, 0, PTM1_IN,\n\t\tPTM0_FN, PTM0_OUT, 0, PTM0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PPCR\", 0xa4050118, 16,\n\t\t\t     GROUP(-6, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tPTP4_FN, PTP4_OUT, 0, PTP4_IN,\n\t\tPTP3_FN, PTP3_OUT, 0, PTP3_IN,\n\t\tPTP2_FN, PTP2_OUT, 0, PTP2_IN,\n\t\tPTP1_FN, PTP1_OUT, 0, PTP1_IN,\n\t\tPTP0_FN, PTP0_OUT, 0, PTP0_IN ))\n\t},\n\t{ PINMUX_CFG_REG(\"PRCR\", 0xa405011a, 16, 2, GROUP(\n\t\tPTR7_FN, PTR7_OUT, 0, PTR7_IN,\n\t\tPTR6_FN, PTR6_OUT, 0, PTR6_IN,\n\t\tPTR5_FN, PTR5_OUT, 0, PTR5_IN,\n\t\tPTR4_FN, PTR4_OUT, 0, PTR4_IN,\n\t\tPTR3_FN, PTR3_OUT, 0, PTR3_IN,\n\t\tPTR2_FN, PTR2_OUT, 0, PTR2_IN,\n\t\tPTR1_FN, PTR1_OUT, 0, PTR1_IN,\n\t\tPTR0_FN, PTR0_OUT, 0, PTR0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PSCR\", 0xa405011c, 16,\n\t\t\t     GROUP(-6, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tPTS4_FN, PTS4_OUT, 0, PTS4_IN,\n\t\tPTS3_FN, PTS3_OUT, 0, PTS3_IN,\n\t\tPTS2_FN, PTS2_OUT, 0, PTS2_IN,\n\t\tPTS1_FN, PTS1_OUT, 0, PTS1_IN,\n\t\tPTS0_FN, PTS0_OUT, 0, PTS0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PTCR\", 0xa405011e, 16,\n\t\t\t     GROUP(-6, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tPTT4_FN, PTT4_OUT, 0, PTT4_IN,\n\t\tPTT3_FN, PTT3_OUT, 0, PTT3_IN,\n\t\tPTT2_FN, PTT2_OUT, 0, PTT2_IN,\n\t\tPTT1_FN, PTT1_OUT, 0, PTT1_IN,\n\t\tPTT0_FN, PTT0_OUT, 0, PTT0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PUCR\", 0xa4050120, 16,\n\t\t\t     GROUP(-6, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tPTU4_FN, PTU4_OUT, 0, PTU4_IN,\n\t\tPTU3_FN, PTU3_OUT, 0, PTU3_IN,\n\t\tPTU2_FN, PTU2_OUT, 0, PTU2_IN,\n\t\tPTU1_FN, PTU1_OUT, 0, PTU1_IN,\n\t\tPTU0_FN, PTU0_OUT, 0, PTU0_IN ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PVCR\", 0xa4050122, 16,\n\t\t\t     GROUP(-6, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tPTV4_FN, PTV4_OUT, 0, PTV4_IN,\n\t\tPTV3_FN, PTV3_OUT, 0, PTV3_IN,\n\t\tPTV2_FN, PTV2_OUT, 0, PTV2_IN,\n\t\tPTV1_FN, PTV1_OUT, 0, PTV1_IN,\n\t\tPTV0_FN, PTV0_OUT, 0, PTV0_IN ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_data_reg pinmux_data_regs[] = {\n\t{ PINMUX_DATA_REG(\"PADR\", 0xa4050140, 8, GROUP(\n\t\tPTA7_DATA, PTA6_DATA, PTA5_DATA, PTA4_DATA,\n\t\tPTA3_DATA, PTA2_DATA, PTA1_DATA, PTA0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PBDR\", 0xa4050142, 8, GROUP(\n\t\tPTB7_DATA, PTB6_DATA, PTB5_DATA, PTB4_DATA,\n\t\tPTB3_DATA, PTB2_DATA, PTB1_DATA, PTB0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PCDR\", 0xa4050144, 8, GROUP(\n\t\tPTC7_DATA, PTC6_DATA, PTC5_DATA, PTC4_DATA,\n\t\tPTC3_DATA, PTC2_DATA, PTC1_DATA, PTC0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PDDR\", 0xa4050126, 8, GROUP(\n\t\tPTD7_DATA, PTD6_DATA, PTD5_DATA, PTD4_DATA,\n\t\tPTD3_DATA, PTD2_DATA, PTD1_DATA, PTD0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PEDR\", 0xa4050148, 8, GROUP(\n\t\t0, PTE6_DATA, PTE5_DATA, PTE4_DATA,\n\t\tPTE3_DATA, PTE2_DATA, PTE1_DATA, PTE0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PFDR\", 0xa405014a, 8, GROUP(\n\t\t0, PTF6_DATA, PTF5_DATA, PTF4_DATA,\n\t\tPTF3_DATA, PTF2_DATA, PTF1_DATA, PTF0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PGDR\", 0xa405014c, 8, GROUP(\n\t\t0, PTG6_DATA, PTG5_DATA, PTG4_DATA,\n\t\tPTG3_DATA, PTG2_DATA, PTG1_DATA, PTG0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PHDR\", 0xa405014e, 8, GROUP(\n\t\t0, PTH6_DATA, PTH5_DATA, PTH4_DATA,\n\t\tPTH3_DATA, PTH2_DATA, PTH1_DATA, PTH0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PJDR\", 0xa4050150, 8, GROUP(\n\t\t0, PTJ6_DATA, PTJ5_DATA, PTJ4_DATA,\n\t\tPTJ3_DATA, PTJ2_DATA, PTJ1_DATA, PTJ0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PKDR\", 0xa4050152, 8, GROUP(\n\t\t0, 0, 0, 0,\n\t\tPTK3_DATA, PTK2_DATA, PTK1_DATA, PTK0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PLDR\", 0xa4050154, 8, GROUP(\n\t\tPTL7_DATA, PTL6_DATA, PTL5_DATA, PTL4_DATA,\n\t\tPTL3_DATA, 0, 0, 0 ))\n\t},\n\t{ PINMUX_DATA_REG(\"PMDR\", 0xa4050156, 8, GROUP(\n\t\tPTM7_DATA, PTM6_DATA, PTM5_DATA, PTM4_DATA,\n\t\tPTM3_DATA, PTM2_DATA, PTM1_DATA, PTM0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PPDR\", 0xa4050158, 8, GROUP(\n\t\t0, 0, 0, PTP4_DATA,\n\t\tPTP3_DATA, PTP2_DATA, PTP1_DATA, PTP0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PRDR\", 0xa405015a, 8, GROUP(\n\t\tPTR7_DATA, PTR6_DATA, PTR5_DATA, PTR4_DATA,\n\t\tPTR3_DATA, PTR2_DATA, PTR1_DATA, PTR0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PSDR\", 0xa405015c, 8, GROUP(\n\t\t0, 0, 0, PTS4_DATA,\n\t\tPTS3_DATA, PTS2_DATA, PTS1_DATA, PTS0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PTDR\", 0xa405015e, 8, GROUP(\n\t\t0, 0, 0, PTT4_DATA,\n\t\tPTT3_DATA, PTT2_DATA, PTT1_DATA, PTT0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PUDR\", 0xa4050160, 8, GROUP(\n\t\t0, 0, 0, PTU4_DATA,\n\t\tPTU3_DATA, PTU2_DATA, PTU1_DATA, PTU0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PVDR\", 0xa4050162, 8, GROUP(\n\t\t0, 0, 0, PTV4_DATA,\n\t\tPTV3_DATA, PTV2_DATA, PTV1_DATA, PTV0_DATA ))\n\t},\n\t{   }\n};\n\nconst struct sh_pfc_soc_info sh7720_pinmux_info = {\n\t.name = \"sh7720_pfc\",\n\t.input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },\n\t.output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.func_gpios = pinmux_func_gpios,\n\t.nr_func_gpios = ARRAY_SIZE(pinmux_func_gpios),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.data_regs = pinmux_data_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}