<html><body><samp><pre>
<!@TC:1482861856>
#Build: Synplify Pro D-2009.12A, Build 040R, Jan 20 2010
#install: C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A
#OS: Windows XP 5.1
#Hostname: WWW-D0CFDACD259

#Implementation: synthesis

#Wed Dec 28 02:04:16 2016

<a name=compilerReport7>$ Start of Compile</a>
#Wed Dec 28 02:04:16 2016

Synopsys Verilog Compiler, version comp475rc, Build 060R, built Jan 15 2010
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved

@I::"C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\proasic3.v"
@I::"C:\Actelprj\3116004982_zsy\hdl\HC85.v"
@I::"C:\Actelprj\3116004982_zsy\hdl\HC4511.v"
@I::"C:\Actelprj\3116004982_zsy\hdl\HC161.v"
@I::"C:\Actelprj\3116004982_zsy\component\work\zsy_cp1\zsy_cp1.v"
@I::"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v"
Verilog syntax check successful!
File C:\Actelprj\3116004982_zsy\component\work\zsy_cp1\zsy_cp1.v changed - recompiling
File C:\Actelprj\3116004982_zsy\hdl\test_cp1.v changed - recompiling
Selecting top level module test_cp1
<font color=#A52A2A>@W:<a href="@W:CG730:@XP_HELP">CG730</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_cp1.v:3:7:3:15:@W:CG730:@XP_MSG">test_cp1.v(3)</a><!@TM:1482861856> | Top level module test_cp1 has no ports</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\proasic3.v:1864:7:1864:10:@N:CG364:@XP_MSG">proasic3.v(1864)</a><!@TM:1482861856> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\proasic3.v:1283:7:1283:10:@N:CG364:@XP_MSG">proasic3.v(1283)</a><!@TM:1482861856> | Synthesizing module INV

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\proasic3.v:1163:7:1163:10:@N:CG364:@XP_MSG">proasic3.v(1163)</a><!@TM:1482861856> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\HC85.v:1:7:1:11:@N:CG364:@XP_MSG">HC85.v(1)</a><!@TM:1482861856> | Synthesizing module HC85

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\HC4511.v:2:7:2:13:@N:CG364:@XP_MSG">HC4511.v(2)</a><!@TM:1482861856> | Synthesizing module HC4511

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\HC4511.v:13:25:13:30:@N:CG179:@XP_MSG">HC4511.v(13)</a><!@TM:1482861856> | Removing redundant assignment
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\HC4511.v:11:7:11:9:@W:CL118:@XP_MSG">HC4511.v(11)</a><!@TM:1482861856> | Latch generated from always block for signal SM_8S[6:0], probably caused by a missing assignment in an if or case stmt</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\HC161.v:1:7:1:12:@N:CG364:@XP_MSG">HC161.v(1)</a><!@TM:1482861856> | Synthesizing module HC161

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\HC161.v:18:19:18:23:@N:CG179:@XP_MSG">HC161.v(18)</a><!@TM:1482861856> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actelprj\3116004982_zsy\component\work\zsy_cp1\zsy_cp1.v:5:7:5:14:@N:CG364:@XP_MSG">zsy_cp1.v(5)</a><!@TM:1482861856> | Synthesizing module zsy_cp1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_cp1.v:3:7:3:15:@N:CG364:@XP_MSG">test_cp1.v(3)</a><!@TM:1482861856> | Synthesizing module test_cp1

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_cp1.v:8:1:8:8:@W:CG532:@XP_MSG">test_cp1.v(8)</a><!@TM:1482861856> | Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored</font>
<font color=#A52A2A>@W:<a href="@W:CG294:@XP_HELP">CG294</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_cp1.v:14:0:14:6:@W:CG294:@XP_MSG">test_cp1.v(14)</a><!@TM:1482861856> | always block should contain at least one event control</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_cp1.v:15:0:15:7:@W:CG532:@XP_MSG">test_cp1.v(15)</a><!@TM:1482861856> | Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_cp1.v:21:0:21:7:@W:CG532:@XP_MSG">test_cp1.v(21)</a><!@TM:1482861856> | Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_cp1.v:4:10:4:11:@W:CG133:@XP_MSG">test_cp1.v(4)</a><!@TM:1482861856> | No assignment to a</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_cp1.v:4:12:4:13:@W:CG133:@XP_MSG">test_cp1.v(4)</a><!@TM:1482861856> | No assignment to b</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_cp1.v:5:5:5:7:@W:CG133:@XP_MSG">test_cp1.v(5)</a><!@TM:1482861856> | No assignment to mr</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_cp1.v:7:9:7:11:@W:CL168:@XP_MSG">test_cp1.v(7)</a><!@TM:1482861856> | Pruning instance u1 - not in use ...</font>

@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 28 02:04:16 2016

###########################################################]
<a name=mapperReport8>Synopsys Actel Technology Mapper, Version map500act, Build 058R, Built Jan 18 2010 09:16:23</a>
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version D-2009.12A
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1482861858> | Running in 32-bit mode. 
@N:<a href="@N:MF258:@XP_HELP">MF258</a> : <!@TM:1482861858> | Gated clock conversion disabled  


Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB)

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Writing Analyst data base C:\Actelprj\3116004982_zsy\synthesis\test_cp1.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB)

Writing EDIF Netlist and constraint files
D-2009.12A
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB)



<a name=timingReport9>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Dec 28 02:04:18 2016
#


Top view:               test_cp1
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1482861858> | This timing report estimates place and route data. Please look at the place and route timing report for final timing.. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1482861858> | Clock constraints cover only FF-to-FF paths associated with the clock.. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: NA






<a name=interfaceInfo11>Interface Information </a>
*********************

		No IO constraint found 


##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A3P030_QFN68_-2
<a name=cellreport12>Report for cell test_cp1.verilog</a>
  Core Cell usage:
              cell count     area count*area
               GND     1      0.0        0.0
               VCC     1      0.0        0.0


                   -----          ----------
             TOTAL     2                 0.0


  IO Cell usage:
              cell count
                   -----
             TOTAL     0


Core Cells         : 0 of 768 (0%)
IO Cells           : 0 of 83 (0%)
Mapper successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 28 02:04:18 2016

###########################################################]
