-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "12/23/2013 11:31:34"

-- 
-- Device: Altera EP2C35F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top_internal_logic_analyzer IS
    PORT (
	clk : IN std_logic;
	reset : IN std_logic;
	rx_din : IN std_logic;
	tx_dout : OUT std_logic;
	error_led_out : OUT std_logic
	);
END top_internal_logic_analyzer;

-- Design Ports Information
-- tx_dout	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- error_led_out	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clk	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reset	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rx_din	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF top_internal_logic_analyzer IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_rx_din : std_logic;
SIGNAL ww_tx_dout : std_logic;
SIGNAL ww_error_led_out : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rx_path_unit|uart_rx_inst|stop_bit_err~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~1\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~3\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~5\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~6_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~7\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~8_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~9\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~10_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~11\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~12_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~13\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~14_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~15\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~16_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~0_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~2_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~4_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~6_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~0_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~4_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~10_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~6_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~15\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~16_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~15\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~16_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~6_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~9\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~10_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~11\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~12_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~13\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~14_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[1]~10_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[4]~16_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[0]~9_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[0]~10\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[1]~11_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[1]~12\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[2]~14_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[2]~15\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[3]~16_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[3]~17\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[4]~18_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[4]~19\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[5]~20_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[5]~21\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[6]~22_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[6]~23\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[7]~24_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[7]~25\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[8]~26_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[6]~28_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~12_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[3]~16_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[6]~22_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[3]~15_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[5]~19_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[2]~13_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[4]~17_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[6]~21_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[5]~19_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[7]~24\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[8]~25_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[0]~9_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[1]~11_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[3]~16_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~6_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~8_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[3]~26_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[12]~44_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[14]~48_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[15]~50_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[17]~54_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|data_out[0]~0_combout\ : std_logic;
SIGNAL \output_block_unit|Add6~17\ : std_logic;
SIGNAL \output_block_unit|Add6~18_combout\ : std_logic;
SIGNAL \output_block_unit|Add0~2_combout\ : std_logic;
SIGNAL \output_block_unit|Add0~4_combout\ : std_logic;
SIGNAL \output_block_unit|Add0~8_combout\ : std_logic;
SIGNAL \output_block_unit|Add1~6_combout\ : std_logic;
SIGNAL \output_block_unit|Add3~0_combout\ : std_logic;
SIGNAL \output_block_unit|Add3~2_combout\ : std_logic;
SIGNAL \output_block_unit|Add3~6_combout\ : std_logic;
SIGNAL \output_block_unit|Add3~12_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \output_block_unit|Add0~16_combout\ : std_logic;
SIGNAL \output_block_unit|Add1~10_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~0_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~4_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~8_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~10_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~14_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~20_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~30_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~37\ : std_logic;
SIGNAL \output_block_unit|Add5~38_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~39\ : std_logic;
SIGNAL \output_block_unit|Add5~40_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|data_out[1]~1_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|data_out[4]~4_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~5_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~7_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|data_out[2]~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|dout[5]~5_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~2_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~6_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~10_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|dout[1]~1_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|dout[7]~7_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc[3]~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|data_out[5]~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc[4]~1_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|dout[4]~4_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~6_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[0]~6_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[1]~11_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|dout[5]~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc[5]~2_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|dout[6]~6_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~6_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~12_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~15\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~16_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[1]~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~6_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~6_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~7\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~9\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~11_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~6_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~7\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~9_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~1_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~3_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~5_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~9_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~10_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Add5~0_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[4]~4_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[5]~5_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[6]~6_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[7]~7_combout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|read_sig~regout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|err_reg~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Equal0~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal4~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|Equal0~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|Equal0~1_combout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|read_proc~0_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|CYC_O~1_combout\ : std_logic;
SIGNAL \intercon|stb_sig~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|stop_bit_err~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~23_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|count[1]~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|count[1]~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sample_cnt~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sample_cnt~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sample_cnt~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sample_cnt~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sample_cnt~6_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add1~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|pos_cnt~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add1~1_combout\ : std_logic;
SIGNAL \rx_path_unit|crc_gen_inst|crc_r~1_combout\ : std_logic;
SIGNAL \rx_path_unit|crc_gen_inst|crc_r~4_combout\ : std_logic;
SIGNAL \intercon|adr_sig~2_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal1~0_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal1~1_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal1~2_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal1~3_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal1~4_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal1~5_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~17_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal0~1_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~18_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~19_combout\ : std_logic;
SIGNAL \intercon|STALL_I_M2~0_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~12_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~16_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|Equal0~1_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Equal0~0_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Equal1~0_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Equal1~1_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Equal1~2_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~15_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~16_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~21_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Equal4~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[2]~5_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add0~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[1]~6_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt~8_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector12~1_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add0~1_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[2]~9_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[2]~10_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[2]~11_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector18~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|dout_valid_i~2_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|data_crc~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|data_crc~1_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|data_crc~3_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|data_crc~6_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_reg~0_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_reg~2_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_reg~3_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_reg~5_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~62_combout\ : std_logic;
SIGNAL \intercon|slave_signal_router_mux_proc~1_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|Equal0~3_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~24_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector1~1_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add3~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector0~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Equal1~1_combout\ : std_logic;
SIGNAL \output_block_unit|Equal3~3_combout\ : std_logic;
SIGNAL \output_block_unit|Equal3~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|crc_blk~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~18_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~26_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~27_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~28_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~17_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector20~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector21~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~7_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|count[3]~0_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes~0_combout\ : std_logic;
SIGNAL \output_block_unit|Equal4~0_combout\ : std_logic;
SIGNAL \output_block_unit|Equal4~1_combout\ : std_logic;
SIGNAL \output_block_unit|Equal4~2_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes_to_send_proc~0_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[1][11]~0_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[1][10]~1_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[1][8]~3_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[0][11]~5_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[0][10]~6_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[0][9]~7_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[1][4]~combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[2][2]~13_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~6_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~10_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~15_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~16_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~19_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~23_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~24_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[0][4]~14_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~25_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~26_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~28_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~29_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|crc_blk~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~19_regout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~27_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~29_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~21_regout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~20_regout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~22_regout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~25_regout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~24_regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~12_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc[2]~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc[2]~6_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc~8_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc~9_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc~10_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~35_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~39_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~2_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~3_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~6_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[0]~13_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_crc_inst|crc_r~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~20_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|crc_blk~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~19_regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector27~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~46_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|enable_reg_4~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc~11_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc~12_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc~13_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~26_regout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~6_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~7_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~8_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~9_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~10_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~11_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~7_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~8_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|crc_blk~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~20_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sr~10_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector2~0_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~52_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~68_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~28_regout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~12_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~13_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~14_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~15_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~16_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~17_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|data_out~4_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~10_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~11_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~12_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc~14_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc~15_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc~16_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_crc_inst|crc_r~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|crc_blk~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~22_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector12~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~21_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~82_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~61_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~53_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~45_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~89_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~69_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~90_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~21_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~29_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~13_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~91_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~37_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~92_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~93_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc[7]~17_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~28_regout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~21_combout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|data_out~2_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~13_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~14_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~15_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[4]~28_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~23_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector11~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|State_machine~0_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~62_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~54_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~46_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~94_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~70_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~95_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~30_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~14_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~96_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|data_out~6_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~29_regout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~26_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~27_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~28_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~29_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[5]~30_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_crc_inst|crc_r~3_combout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|State.system_is_enable~regout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~65_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~66_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~69_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~71_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~72_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~75_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~81_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~82_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~84_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~88_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~90_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~91_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[5]~8_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~55_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~23_regout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|data_out~7_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~30_regout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~30_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~31_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~32_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~33_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~34_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~35_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[6]~32_combout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|enable_trig_s~regout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|State.wait_for_enable_rise~regout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|Selector3~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Mux0~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Mux0~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector25~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector25~0_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~64_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~56_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~48_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~104_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~72_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~105_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~24_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~32_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~16_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~106_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~40_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~107_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~108_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|data_out~8_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~31_regout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~36_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~37_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~38_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~39_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~40_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~41_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~14_regout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|enable_d1_s~regout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|enable_trig_s~0_combout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|State.idle~regout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|Selector0~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector19~1_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector19~6_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector34~0_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~65_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~57_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~49_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~109_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~73_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~110_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~25_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~33_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~17_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~111_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~41_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~112_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~113_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~25_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~26_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~27_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~32_regout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~25_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26_combout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|State.read_controller_finish~regout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|State~10_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector20~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector32~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Equal0~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector27~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector27~1_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector27~2_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector23~0_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~15_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~66_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~58_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~50_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~114_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~74_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~115_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~26_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~34_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~18_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~116_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~42_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~117_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~118_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|current_address_s[2]~3_combout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|State.write_controller_finish~regout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|Selector2~0_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~16_regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector22~0_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~59_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~75_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~27_regout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~64_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~66_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~68_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~70_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~73_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~74_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~76_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~77_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~78_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~79_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~80_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~81_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~82_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~83_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~84_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~85_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~86_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~87_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~88_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~89_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~90_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~91_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~92_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector16~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector15~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|trigger_row_s~regout\ : std_logic;
SIGNAL \core_inst|enable_fsm_inst|Selector1~0_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~17_regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector31~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector21~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector18~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector21~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector23~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector24~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector34~0_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~18_regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector30~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector20~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector8~0_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~19_regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector29~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector17~0_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~20_regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector28~1_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector16~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector6~0_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~21_regout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector15~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector13~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out[0]~28_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~94_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~95_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~96_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~93_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~94_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~95_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~96_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~97_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~98_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~99_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~100_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~101_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~102_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~99_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~100_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~101_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~102_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~103_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~104_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~105_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[3]~24_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[3]~38_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|crc_blk[2]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|type_blk[6]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|crc_blk[4]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|len_reg[0]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|len_blk[7]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_reg[0]~feeder_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|enable_reg_2[2]~feeder_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|trigger_type_reg_1[2]~feeder_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|en_reg[2]~feeder_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|enable_reg_2[4]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|type_reg[5]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|type_reg[6]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~17feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|type_reg[6]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~21feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~20feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~22feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~24feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~26feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~28feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~68feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~22feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~21feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~29feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~69feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~53feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~23feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~30feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~70feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~29feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0_bypass[35]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~30feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~32feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~72feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~31feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0_bypass[37]~feeder_combout\ : std_logic;
SIGNAL \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~33feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~73feeder_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~15feeder_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~75feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~59feeder_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~18feeder_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~19feeder_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~20feeder_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~21feeder_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sr[9]~feeder_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Add0~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sample_cnt~9_combout\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \reset~clkctrl_outclk\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sample_cnt~7_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sample_cnt~8_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sample_cnt~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Equal0~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|uart_clk~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|uart_clk~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|pos_cnt~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|pos_cnt[2]~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|pos_cnt~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|pos_cnt~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|cur_st~7_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|cur_st~8_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Selector2~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Selector0~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|cur_st.IDLE_ST~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|fifo_rd_en~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|count[2]~6_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|count[1]~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|count[2]~7_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|count[3]~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|count[3]~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|Equal3~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|pos_cnt~1_combout\ : std_logic;
SIGNAL \rx_din~combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|din_d1~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|din_d1~regout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|din_d2~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|din_d2~regout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Equal0~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Equal4~1_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector13~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[2]~4_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[2]~12_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Equal3~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Equal3~2_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|cur_st~14_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~1\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~2_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector25~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|sample_cnt[5]~2_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~3\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~4_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector24~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|uart_fsm_proc~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector17~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector17~2_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|sample_cnt[5]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Equal3~1_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|LessThan3~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[2]~2_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[2]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[2]~1_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[2]~3_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[2]~13_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector23~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector23~1_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~5\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~7\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~8_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector18~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector22~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~9\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~10_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector21~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~11\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~12_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector20~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~13\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add2~14_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector19~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Equal1~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Equal1~1_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Equal1~2_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector14~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt[1]~7_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector12~2_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector12~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector12~3_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector26~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|stop_bit_err~1_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|pos_cnt[1]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add3~2_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Add3~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector17~1_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector15~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector1~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|stop_bit_err~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector0~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector1~2_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector2~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector3~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector4~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|dout[7]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|dout[5]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector5~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector6~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal0~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|Selector7~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|dout[0]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal0~1_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal0~2_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector0~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|valid~0_combout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|valid~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|eof_blk[0]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal2~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal2~1_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal2~2_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|blk_pos[2]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector7~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector9~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add0~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector7~1_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector10~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|cur_st~11_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|cur_st.addr_st~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector10~1_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector10~2_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector8~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal1~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector4~1_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|w_addr~8_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|w_addr[4]~1_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~1\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~2_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|w_addr~7_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~3\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~5\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~6_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|w_addr~5_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal3~1_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~7\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~8_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|w_addr~4_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~9\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~10_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|w_addr~3_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~11\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~12_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|w_addr~2_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal3~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|w_addr~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~13\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~14_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|cur_st.len_st~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|len_blk[0]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|LessThan0~13_cout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|LessThan0~14_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector4~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector5~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector6~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector0~1_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Selector1~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|cur_st.type_st~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|type_blk[3]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|type_reg[3]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|tx_regs~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|tx_regs~regout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|type_reg[3]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|mp_done~regout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ : std_logic;
SIGNAL \intercon|tga_sig~2_combout\ : std_logic;
SIGNAL \intercon|Selector1~0_combout\ : std_logic;
SIGNAL \intercon|Selector1~1_combout\ : std_logic;
SIGNAL \intercon|intercon_state.master_2_st~regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~11_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|State.idle~feeder_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|State.idle~regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|State~14_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~1\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~3_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~13_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~4\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~6\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~8\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~9_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector5~2_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector5~3_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Equal1~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add1~2_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector2~1_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|State.send_current_address_to_ram~regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector18~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|aout_valid~regout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|dout_valid~regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|current_address_s[2]~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector0~1_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|State.send_data_to_wbm~regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector0~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector36~2_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|read_controller_finish~regout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[0]~16_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[3]~22_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~1\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~3\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~5\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~6_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~59_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[12]~49_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Equal3~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[4]~25\ : std_logic;
SIGNAL \output_block_unit|fifo|count[5]~27\ : std_logic;
SIGNAL \output_block_unit|fifo|count[6]~29\ : std_logic;
SIGNAL \output_block_unit|fifo|count[7]~30_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[5]~26_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~7\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~9\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~10_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~61_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~11\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~13\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~14_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~63_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[7]~31\ : std_logic;
SIGNAL \output_block_unit|fifo|count[8]~33\ : std_logic;
SIGNAL \output_block_unit|fifo|count[9]~34_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[8]~32_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~15\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~16_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~50_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~17\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~18_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~51_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[9]~35\ : std_logic;
SIGNAL \output_block_unit|fifo|count[10]~37\ : std_logic;
SIGNAL \output_block_unit|fifo|count[11]~38_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[10]~36_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~19\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~20_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~52_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~21\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~22_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~53_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[11]~39\ : std_logic;
SIGNAL \output_block_unit|fifo|count[12]~41\ : std_logic;
SIGNAL \output_block_unit|fifo|count[13]~42_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~23\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~25\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~26_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~55_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[13]~43\ : std_logic;
SIGNAL \output_block_unit|fifo|count[14]~44_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~27\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~28_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~56_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[14]~45\ : std_logic;
SIGNAL \output_block_unit|fifo|count[15]~46_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~29\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~30_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~48_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Equal3~2_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector27~1_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|data_out_to_WBM_valid~regout\ : std_logic;
SIGNAL \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|count_proc~0_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|count~7_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|count[3]~1_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|count[3]~2_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|count[3]~3_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|count[2]~5_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|count[2]~4_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|count[2]~6_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|Equal3~0_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|count[1]~8_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|count[1]~9_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|Equal2~0_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|data_valid_proc~0_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|dout_valid~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|dout_valid~regout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[0]~17\ : std_logic;
SIGNAL \output_block_unit|fifo|count[1]~18_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~2_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~57_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[1]~19\ : std_logic;
SIGNAL \output_block_unit|fifo|count[2]~20_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~4_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~58_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[2]~21\ : std_logic;
SIGNAL \output_block_unit|fifo|count[3]~23\ : std_logic;
SIGNAL \output_block_unit|fifo|count[4]~24_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~8_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~60_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Equal3~1_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Equal2~0_combout\ : std_logic;
SIGNAL \output_block_unit|fsm_in_state~0_combout\ : std_logic;
SIGNAL \output_block_unit|fsm_in_state~regout\ : std_logic;
SIGNAL \output_block_unit|LessThan0~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count[12]~40_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add2~24_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count~54_combout\ : std_logic;
SIGNAL \output_block_unit|LessThan0~1_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes[0]~4_combout\ : std_logic;
SIGNAL \output_block_unit|Add6~1\ : std_logic;
SIGNAL \output_block_unit|Add6~2_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes~12_combout\ : std_logic;
SIGNAL \intercon|Equal3~0_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[0]~19_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[8]~21_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[0]~20\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[1]~23\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[2]~24_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[2]~25\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[3]~27\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[4]~28_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[4]~29\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[5]~31\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[6]~32_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[6]~33\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[7]~34_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[7]~35\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[8]~36_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[8]~37\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[9]~38_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[9]~39\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[10]~40_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[10]~41\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[11]~42_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|Equal0~2_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[5]~30_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|Equal0~1_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[1]~22_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|Equal0~0_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|Equal0~4_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[11]~43\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[12]~45\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[13]~46_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[13]~47\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[14]~49\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[15]~51\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[16]~52_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[16]~53\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[17]~55\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|counter[18]~56_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|Equal0~5_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|timer_tick~0_combout\ : std_logic;
SIGNAL \intercon|watchdog_timer_inst|timer_tick~regout\ : std_logic;
SIGNAL \intercon|ERR_I_M3~combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~15_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state.stall_wr_st~regout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~25_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state.idle_st~regout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~14_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state.initiate_st~regout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|WideOr1~0_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[0]~9_combout\ : std_logic;
SIGNAL \intercon|STALL_I_M3~0_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~18_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state.stall_rd_st~regout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~17_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state.read_st~regout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[3]~27_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[0]~10\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[1]~11_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[1]~12\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[2]~13_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[2]~14\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[3]~16\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[4]~17_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[4]~18\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[5]~20\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[6]~22\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[7]~23_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[7]~24\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[8]~25_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|Equal1~0_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|len_cnt[6]~21_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|Equal1~1_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~20_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[0]~9_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[5]~27_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[0]~10\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[1]~12\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[2]~14\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[3]~15_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[3]~16\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[4]~18\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[5]~19_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[5]~20\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[6]~22\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[7]~23_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[7]~24\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[8]~25_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ack_cnt[1]~11_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|Equal0~0_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~22_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~23_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state.get_acks_rd_st~regout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~19_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~21_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state.get_acks_wr_st~regout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|CYC_O~0_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|CYC_O~combout\ : std_logic;
SIGNAL \intercon|cyc_sig~0_combout\ : std_logic;
SIGNAL \intercon|cyc_sig~1_combout\ : std_logic;
SIGNAL \intercon|cyc_sig~regout\ : std_logic;
SIGNAL \output_block_unit|fifo|data_valid_proc~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|dout_valid~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|dout_valid~regout\ : std_logic;
SIGNAL \intercon|stb_sig~1_combout\ : std_logic;
SIGNAL \intercon|stb_sig~regout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|valid_data_out~3_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|WideOr1~1_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state~13_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|wm_state.write_st~regout\ : std_logic;
SIGNAL \intercon|we_sig~0_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~19_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|STB_O~0_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~20_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|len_reg[6]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_reg[6]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[0]~10\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[1]~12\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[2]~14_combout\ : std_logic;
SIGNAL \intercon|ERR_I_M1~combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~24_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|len_reg[2]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_reg[2]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|len_reg[1]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_reg[1]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~1\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~2_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[0]~9_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[0]~10\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[1]~11_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[1]~12\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[2]~13_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[2]~14\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[3]~15_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Equal0~1_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|len_reg[7]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_reg[7]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|len_reg[4]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_reg[4]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|len_reg[3]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_reg[3]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~3\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~5\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~7\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~9\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~11\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~12_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[3]~16\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[4]~17_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[4]~18\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[5]~20\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[6]~22\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[7]~23_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt[6]~21_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Equal0~3_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~8_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~6_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Equal0~2_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Equal0~4_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~13\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add0~14_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Equal0~5_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~13_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~12_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~14_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~25_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[2]~15\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[3]~17\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[4]~18_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[4]~19\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[5]~21\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[6]~22_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[6]~23\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[7]~24_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Equal1~4_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|len_reg[5]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_reg[5]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[5]~20_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Equal1~3_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[7]~25\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt[8]~26_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Equal1~5_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~17_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~18_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\ : std_logic;
SIGNAL \intercon|we_sig~regout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[0]~8_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[1]~24_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[0]~9\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[1]~11\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[2]~12_combout\ : std_logic;
SIGNAL \intercon|adr_sig~7_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~1\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~2_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|addr_blk[1]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|addr_blk[7]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|addr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|addr_reg~24_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|addr_reg[3]~16_combout\ : std_logic;
SIGNAL \intercon|CYC_I_S2~0_combout\ : std_logic;
SIGNAL \intercon|CYC_I_S2~1_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|active_cycle_sample~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|req_crc_proc~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|req_crc~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_crc_inst|crc_valid~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_crc_inst|crc_valid~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|crc_ack_i~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|crc_ack_i~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector7~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector21~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector18~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector19~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|blk_pos[3]~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add0~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector18~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Equal0~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector8~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|cur_st~13_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector3~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~29_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|get_acks_rd_st_sample~regout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~28_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|get_acks_wr_st_sample~regout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~24feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~24_regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|dout[0]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|write_en~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Add1~4_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|w_addr~6_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~0_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ram_addr_sig~1_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ram_addr_sig~2_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~1\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~3\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~4_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ram_addr_sig~3_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ram_addr_sig~4_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~5\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~7\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~8_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ram_addr_sig~5_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ram_addr_sig~6_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~9\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~11\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~12_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ram_addr_sig~7_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~13\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add2~14_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|ram_addr_sig~8_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|dout[1]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|dout[3]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|dout[4]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|dout[5]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|dout[6]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|data_out[7]~7_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~30_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|write_en~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|write_en~regout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~26_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~28_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~31_combout\ : std_logic;
SIGNAL \intercon|dat_sig~7_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|Selector1~1_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.ws_read_req_st~regout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~regout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes~9_combout\ : std_logic;
SIGNAL \output_block_unit|Add6~5\ : std_logic;
SIGNAL \output_block_unit|Add6~6_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes~10_combout\ : std_logic;
SIGNAL \output_block_unit|Add6~7\ : std_logic;
SIGNAL \output_block_unit|Add6~8_combout\ : std_logic;
SIGNAL \intercon|dat_sig~6_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|len_reg[4]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|data_out[3]~3_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \intercon|dat_sig~3_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~19feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~33_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~32_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~34_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~19_regout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|data_out[1]~1_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \intercon|dat_sig~2_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~1\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~3\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~5\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~7\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~9\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~11\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~13\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~14_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[0]~9_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[0]~10\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[1]~11_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[1]~12\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[2]~14_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[2]~15\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[3]~17\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[4]~18_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[4]~19\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[5]~21\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[6]~23\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[7]~24_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[7]~25\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[8]~26_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~8_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt[5]~20_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal0~2_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~12_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add0~10_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal0~3_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal0~0_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal0~4_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal0~5_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|Selector2~0_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\ : std_logic;
SIGNAL \intercon|ERR_I_M2~combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~26_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~27_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_end~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|reg_ready_sig~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|reg_ready_sig~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector2~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|mp_done_blink_done~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|mp_done~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|mp_done_blink_done~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|mp_done~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|mp_done~regout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|Selector3~0_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.sending_packet_st~regout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|Selector1~0_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|Selector0~0_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.idle_st~regout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~0_combout\ : std_logic;
SIGNAL \intercon|adr_sig~5_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|addr_blk[0]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|addr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|addr_reg~22_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_reg~6_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~23_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~25_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~22_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~24_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_reg[4]~1_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~1\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~2_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_reg~8_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~3\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~4_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_reg~7_combout\ : std_logic;
SIGNAL \intercon|adr_sig~6_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~3\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~4_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|addr_blk[2]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|addr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|addr_reg~23_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|Equal3~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|valid_data_out~2_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|valid_data_out~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|type_blk[0]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|type_reg[0]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|type_reg[0]~feeder_combout\ : std_logic;
SIGNAL \intercon|tga_sig~4_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|type_reg[0]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|type_reg[0]~feeder_combout\ : std_logic;
SIGNAL \intercon|tga_sig~0_combout\ : std_logic;
SIGNAL \intercon|slave_signal_router_mux_proc~0_combout\ : std_logic;
SIGNAL \intercon|slave_ack_sig~1_combout\ : std_logic;
SIGNAL \intercon|Equal2~0_combout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|valid_data_out~2_combout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|valid_data_out~regout\ : std_logic;
SIGNAL \intercon|slave_ack_sig~0_combout\ : std_logic;
SIGNAL \intercon|slave_ack_sig~2_combout\ : std_logic;
SIGNAL \output_block_unit|fifo_rd_en~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|valid_data_out~3_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|valid_data_out~2_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|valid_data_out~regout\ : std_logic;
SIGNAL \intercon|slave_ack_sig~3_combout\ : std_logic;
SIGNAL \intercon|slave_ack_sig~4_combout\ : std_logic;
SIGNAL \intercon|slave_ack_sig~5_combout\ : std_logic;
SIGNAL \output_block_unit|Selector2~0_combout\ : std_logic;
SIGNAL \output_block_unit|Selector2~1_combout\ : std_logic;
SIGNAL \output_block_unit|fsm_out_state.send_data_st~regout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes[0]~6_combout\ : std_logic;
SIGNAL \output_block_unit|Add6~3\ : std_logic;
SIGNAL \output_block_unit|Add6~4_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes~11_combout\ : std_logic;
SIGNAL \output_block_unit|Equal2~1_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes~1_combout\ : std_logic;
SIGNAL \output_block_unit|Add6~9\ : std_logic;
SIGNAL \output_block_unit|Add6~11\ : std_logic;
SIGNAL \output_block_unit|Add6~12_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes~7_combout\ : std_logic;
SIGNAL \output_block_unit|Add6~13\ : std_logic;
SIGNAL \output_block_unit|Add6~14_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes~5_combout\ : std_logic;
SIGNAL \output_block_unit|Add6~15\ : std_logic;
SIGNAL \output_block_unit|Add6~16_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes~2_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes~3_combout\ : std_logic;
SIGNAL \output_block_unit|Add6~10_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes~8_combout\ : std_logic;
SIGNAL \output_block_unit|Equal2~0_combout\ : std_logic;
SIGNAL \output_block_unit|Equal2~2_combout\ : std_logic;
SIGNAL \output_block_unit|Selector3~0_combout\ : std_logic;
SIGNAL \output_block_unit|fsm_out_state.wait_after_send_st~regout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~31_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \output_block_unit|Add6~0_combout\ : std_logic;
SIGNAL \output_block_unit|requested_bytes~13_combout\ : std_logic;
SIGNAL \output_block_unit|Add0~1\ : std_logic;
SIGNAL \output_block_unit|Add0~3\ : std_logic;
SIGNAL \output_block_unit|Add0~5\ : std_logic;
SIGNAL \output_block_unit|Add0~6_combout\ : std_logic;
SIGNAL \output_block_unit|Add1~0_combout\ : std_logic;
SIGNAL \output_block_unit|Add3~1\ : std_logic;
SIGNAL \output_block_unit|Add3~3\ : std_logic;
SIGNAL \output_block_unit|Add3~4_combout\ : std_logic;
SIGNAL \output_block_unit|Add4~1\ : std_logic;
SIGNAL \output_block_unit|Add4~3\ : std_logic;
SIGNAL \output_block_unit|Add4~4_combout\ : std_logic;
SIGNAL \output_block_unit|Add0~7\ : std_logic;
SIGNAL \output_block_unit|Add0~9\ : std_logic;
SIGNAL \output_block_unit|Add0~10_combout\ : std_logic;
SIGNAL \output_block_unit|Add1~1\ : std_logic;
SIGNAL \output_block_unit|Add1~3\ : std_logic;
SIGNAL \output_block_unit|Add1~4_combout\ : std_logic;
SIGNAL \output_block_unit|Add1~2_combout\ : std_logic;
SIGNAL \output_block_unit|Add3~5\ : std_logic;
SIGNAL \output_block_unit|Add3~7\ : std_logic;
SIGNAL \output_block_unit|Add3~8_combout\ : std_logic;
SIGNAL \output_block_unit|Add4~5\ : std_logic;
SIGNAL \output_block_unit|Add4~6_combout\ : std_logic;
SIGNAL \output_block_unit|Add3~9\ : std_logic;
SIGNAL \output_block_unit|Add3~10_combout\ : std_logic;
SIGNAL \output_block_unit|Add4~7\ : std_logic;
SIGNAL \output_block_unit|Add4~8_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[1][3]~9_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[1][10]~11_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~20_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles[4]~4_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~1\ : std_logic;
SIGNAL \output_block_unit|Add5~2_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~0_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~30_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~3\ : std_logic;
SIGNAL \output_block_unit|Add5~5\ : std_logic;
SIGNAL \output_block_unit|Add5~6_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles[3]~5_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~27_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~7\ : std_logic;
SIGNAL \output_block_unit|Add5~9\ : std_logic;
SIGNAL \output_block_unit|Add5~11\ : std_logic;
SIGNAL \output_block_unit|Add5~12_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~21_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~22_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~13\ : std_logic;
SIGNAL \output_block_unit|Add5~15\ : std_logic;
SIGNAL \output_block_unit|Add5~16_combout\ : std_logic;
SIGNAL \output_block_unit|Add4~0_combout\ : std_logic;
SIGNAL \output_block_unit|Add0~0_combout\ : std_logic;
SIGNAL \output_block_unit|Add4~2_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[0][8]~8_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~18_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~17\ : std_logic;
SIGNAL \output_block_unit|Add5~19\ : std_logic;
SIGNAL \output_block_unit|Add5~21\ : std_logic;
SIGNAL \output_block_unit|Add5~22_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \output_block_unit|Add0~11\ : std_logic;
SIGNAL \output_block_unit|Add0~13\ : std_logic;
SIGNAL \output_block_unit|Add0~14_combout\ : std_logic;
SIGNAL \output_block_unit|Add0~12_combout\ : std_logic;
SIGNAL \output_block_unit|Add1~5\ : std_logic;
SIGNAL \output_block_unit|Add1~7\ : std_logic;
SIGNAL \output_block_unit|Add1~8_combout\ : std_logic;
SIGNAL \output_block_unit|Add3~11\ : std_logic;
SIGNAL \output_block_unit|Add3~13\ : std_logic;
SIGNAL \output_block_unit|Add3~14_combout\ : std_logic;
SIGNAL \output_block_unit|Add4~9\ : std_logic;
SIGNAL \output_block_unit|Add4~11\ : std_logic;
SIGNAL \output_block_unit|Add4~12_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~14_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~23\ : std_logic;
SIGNAL \output_block_unit|Add5~24_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~13_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~25\ : std_logic;
SIGNAL \output_block_unit|Add5~26_combout\ : std_logic;
SIGNAL \output_block_unit|Add0~15\ : std_logic;
SIGNAL \output_block_unit|Add0~17\ : std_logic;
SIGNAL \output_block_unit|Add0~18_combout\ : std_logic;
SIGNAL \output_block_unit|Add1~9\ : std_logic;
SIGNAL \output_block_unit|Add1~11\ : std_logic;
SIGNAL \output_block_unit|Add1~12_combout\ : std_logic;
SIGNAL \output_block_unit|Add3~15\ : std_logic;
SIGNAL \output_block_unit|Add3~16_combout\ : std_logic;
SIGNAL \output_block_unit|Add4~13\ : std_logic;
SIGNAL \output_block_unit|Add4~14_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~12_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~27\ : std_logic;
SIGNAL \output_block_unit|Add5~28_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|romout[1][9]~2_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~11_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~29\ : std_logic;
SIGNAL \output_block_unit|Add5~31\ : std_logic;
SIGNAL \output_block_unit|Add5~32_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~9_combout\ : std_logic;
SIGNAL \output_block_unit|Equal3~1_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~18_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~17_combout\ : std_logic;
SIGNAL \output_block_unit|Equal3~2_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~1_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~33\ : std_logic;
SIGNAL \output_block_unit|Add5~34_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~8_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~2_combout\ : std_logic;
SIGNAL \output_block_unit|Add4~10_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~3_combout\ : std_logic;
SIGNAL \output_block_unit|Add5~35\ : std_logic;
SIGNAL \output_block_unit|Add5~36_combout\ : std_logic;
SIGNAL \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \output_block_unit|wait_cycles~7_combout\ : std_logic;
SIGNAL \output_block_unit|Equal3~0_combout\ : std_logic;
SIGNAL \output_block_unit|Equal3~4_combout\ : std_logic;
SIGNAL \output_block_unit|Equal3~6_combout\ : std_logic;
SIGNAL \output_block_unit|Selector0~0_combout\ : std_logic;
SIGNAL \output_block_unit|fsm_out_state.idle_st~regout\ : std_logic;
SIGNAL \output_block_unit|Selector1~0_combout\ : std_logic;
SIGNAL \output_block_unit|fsm_out_state.wm_request_st~regout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|type_reg[6]~0_combout\ : std_logic;
SIGNAL \intercon|tga_sig~6_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|type_reg[1]~feeder_combout\ : std_logic;
SIGNAL \intercon|tga_sig~3_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|type_blk[1]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|type_reg[1]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|type_reg[1]~feeder_combout\ : std_logic;
SIGNAL \intercon|slave_stall_sig~1_combout\ : std_logic;
SIGNAL \intercon|slave_stall_sig~0_combout\ : std_logic;
SIGNAL \intercon|slave_stall_sig~2_combout\ : std_logic;
SIGNAL \intercon|STALL_I_M1~0_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~22_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state~23_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|CYC_O~0_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|CYC_O~combout\ : std_logic;
SIGNAL \intercon|Selector2~1_combout\ : std_logic;
SIGNAL \intercon|Selector2~0_combout\ : std_logic;
SIGNAL \intercon|Selector2~2_combout\ : std_logic;
SIGNAL \intercon|intercon_state.master_3_st~regout\ : std_logic;
SIGNAL \intercon|Selector0~0_combout\ : std_logic;
SIGNAL \intercon|Selector0~1_combout\ : std_logic;
SIGNAL \intercon|intercon_state.master_1_st~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|type_blk[2]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|type_reg[2]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|type_reg[2]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|type_blk[7]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|type_reg[7]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|type_reg[7]~feeder_combout\ : std_logic;
SIGNAL \intercon|tga_sig~5_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|type_reg[2]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|type_reg[2]~feeder_combout\ : std_logic;
SIGNAL \intercon|tga_sig~1_combout\ : std_logic;
SIGNAL \intercon|ERR_I_M1~0_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~20_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~21_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|wm_state~16_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|CYC_O~0_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|CYC_O~combout\ : std_logic;
SIGNAL \intercon|arbiter_state_machine_proc~0_combout\ : std_logic;
SIGNAL \intercon|intercon_state.idle_st~feeder_combout\ : std_logic;
SIGNAL \intercon|intercon_state.idle_st~regout\ : std_logic;
SIGNAL \intercon|dat_sig[0]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~18_regout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|data_out[0]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \intercon|dat_sig~1_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~1\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Equal1~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~15_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~16_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~9_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~10_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~3\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~8_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~5\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~7\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~9\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~11\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~12_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~13_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~14_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~13\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~14_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|data_out[6]~6_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \intercon|dat_sig~8_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|len_reg[6]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|len_blk[6]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Equal1~3_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~23feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data~23_regout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|data_out[5]~5_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \intercon|dat_sig~5_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|len_reg[5]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|len_blk[5]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Add1~10_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Equal1~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Equal1~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector0~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|read_addr_en~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|read_addr_en~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|dout_valid~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|dout_valid~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|dout_valid_i~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|count_proc~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|count~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|Equal2~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|data_valid_proc~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|dout_valid~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|Selector1~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|eof_blk[0]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector17~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector17~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector17~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector17~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector17~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|write_addr[1]~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|write_addr~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|write_addr[2]~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~25_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~26_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~14_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|dout[0]~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|read_addr_dup~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|read_addr_dup~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|Equal0~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|read_addr_dup~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~22_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~24_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|write_addr~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|Add0~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|read_addr_dup~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector16~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector16~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector16~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector16~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector15~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector15~4_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|data_out[2]~2_combout\ : std_logic;
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \intercon|dat_sig~4_combout\ : std_logic;
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|len_reg[2]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector15~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector17~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector15~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector15~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector15~5_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[2]~13\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[3]~14_combout\ : std_logic;
SIGNAL \intercon|adr_sig~4_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~5\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~6_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|addr_reg~21_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector14~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|fsm_proc~0_wirecell_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|read_addr_dup[0]~1_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|read_addr_dup[1]~0_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|read_addr_dup[2]~2_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|Equal0~2_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|en_reg_proc~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|en_reg~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector54~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|State.set_configurations~regout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector55~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|State.wait_for_enable_rise~regout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|Equal2~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|trigger_position_reg_2_proc~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|trigger_position_reg_2[4]~feeder_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Add0~3_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~67_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~68_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~70_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~73_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~74_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~7\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~64_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~9\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~11_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~76_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~6_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~77_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~78_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~79_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~80_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~83_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~7\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~9\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~11_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~93_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~6_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~85_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~86_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~87_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~104_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~7\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~9_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Add0~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~89_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~97_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~103_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~98_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~92_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~1_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~3_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~5_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~9_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~10_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~12_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[0]~7\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[1]~12\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[2]~13_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector57~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|State.write_controller_is_finish~feeder_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|State.write_controller_is_finish~regout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|State.idle~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|State.idle~regout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|trigger_type_reg_1[0]~feeder_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[4]~27_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|Equal1~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|trigger_type_reg_1_proc~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector27~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector18~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector26~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|trigger_counter_s[1]~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector37~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Mux1~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|Equal0~3_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|scene_number_reg_1_proc~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|enable_reg_2_proc~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|enable_reg_2~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector0~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector1~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector24~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|State.output_data~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|State.output_data~regout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector29~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~1\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~2_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector34~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~3\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~4_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector33~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~5\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~7\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~8_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector31~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~9\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~10_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector30~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector19~2_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector19~3_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector26~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~11\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~13\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~14_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector28~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector19~4_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector19~5_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|scene_number_reg_1[1]~feeder_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector25~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector19~7_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector19~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|scene_number_reg_1[6]~feeder_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector20~1_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector21~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|scene_number_reg_1[4]~feeder_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector22~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector19~8_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector19~9_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|trigger_s~regout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector10~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|trigger_out~regout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Mux1~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|trigger_counter_s[0]~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector38~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector36~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector36~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector36~2_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|trigger_found_s~regout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[5]~9_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[5]~10_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Add0~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[2]~14\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[3]~15_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Add0~2_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[3]~16\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[4]~17_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Add0~4_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[4]~18\ : std_logic;
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s[5]~19_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|State_machine~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector56~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|State.record_data~regout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Add0~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector35~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector18~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector9~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector35~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector40~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector7~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector41~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|current_address_s[0]~_wirecell_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector11~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|addr_out_to_RAM[0]~feeder_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector40~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector10~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector39~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|current_address_s[2]~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector39~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector9~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|addr_out_to_RAM[2]~feeder_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector42~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|current_row_s~regout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector8~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|addr_out_to_RAM[3]~feeder_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector12~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|write_controller_finish~regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector1~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|State.wait_for_start_address~regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector13~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|current_address_s[2]~1_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector17~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector52~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector52~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector52~2_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Add5~1\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Add5~2_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Add5~3\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Add5~4_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector19~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector20~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector22~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~65_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~67_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~69_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~71_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~72_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~75_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~7\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~9\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~11_cout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Add5~5\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Add5~6_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector13~1_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector13~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Add0~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector10~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|current_address_s[2]~2_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector12~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector12~1_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector16~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector14~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector11~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector11~1_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector15~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector14~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector6~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector7~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector33~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector5~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector32~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector4~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector14~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector5~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector31~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector3~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector4~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector30~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector2~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector12~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector3~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector29~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector1~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector11~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|signal_generator_inst|Selector2~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector28~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector0~0_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[0]~0_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~22_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|Selector17~0_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|din_valid~regout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~23_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector35~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector28~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector26~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector19~0_combout\ : std_logic;
SIGNAL \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|write_addr[0]~2_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|write_addr[1]~0_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|write_addr[2]~1_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~81_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~60_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~83_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~44_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~76_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~77_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~88_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~36_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~87_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~12_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~86_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~20_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~78_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~79_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~80_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~25feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[0]~15_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|count_proc~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[0]~16\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[1]~17_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[1]~18\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[2]~20\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[3]~21_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[3]~22\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[4]~24\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[5]~26\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[6]~27_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[6]~28\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[7]~29_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[4]~23_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~45_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[7]~30\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[8]~31_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[8]~32\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[9]~34\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[10]~35_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[10]~36\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[11]~38\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[12]~39_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[12]~40\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[13]~41_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[13]~42\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[14]~43_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~43_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~44_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~47_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~25_regout\ : std_logic;
SIGNAL \output_block_unit|fifo|dout[0]~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~0_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~1\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~2_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~3\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~5\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~6_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~7\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~9\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~11\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~12_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~13\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~15\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~16_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[9]~33_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~38_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~17\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~19\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~20_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~21\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~23\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~24_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|read_addr_dup[12]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~25\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~26_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~40_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~41_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[2]~19_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~34_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~33_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~36_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~37_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~42_combout\ : std_logic;
SIGNAL \output_block_unit|fifo_rd_en~1_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|data_out[3]~1_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|data_out~2_combout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|data_out~0_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[0]~12_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[0]~36_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[0]~11_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[0]~12\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[1]~15_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[0]~31_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[1]~16\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[2]~18\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[3]~19_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[3]~20\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[4]~22\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[5]~24\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[6]~25_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[6]~26\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[7]~28\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[8]~29_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[4]~21_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[5]~23_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[7]~27_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal2~1_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Equal2~0_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[0]~14_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd[2]~17_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~6_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~11_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i~12_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out[0]~4_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out[0]~5_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~9_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[1]~3_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[1]~35_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|data_out~3_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[2]~2_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector33~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector24~0_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~38_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~22_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~97_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~98_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem~27_regout\ : std_logic;
SIGNAL \output_block_unit|fifo|dout[2]~2_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|eof_err~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|eof_err~regout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|err_reg~3_combout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|err_reg~5_combout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|data_out~1_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[2]~18_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[2]~37_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~27\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~28_combout\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[3]~3_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector32~0_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector23~0_combout\ : std_logic;
SIGNAL \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~63_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~84_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~71_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~47_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~99_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~100_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~39_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~15_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~85_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~31_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~101_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~102_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~103_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[5]~25_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|write_addr[11]~37_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~4_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~8_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~10_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~14_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~18_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|Add0~22_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~22_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~18_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~19_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~20_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~23_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|dout[3]~3_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|scene_number_reg_1[3]~feeder_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|data_out~5_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|en_reg[4]~feeder_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|Equal4~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|enable_reg_4_proc~0_combout\ : std_logic;
SIGNAL \signal_generator_inst|registers_inst|data_out[3]~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~16_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|clk_to_start_reg_3_proc~0_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|trigger_type_reg_1[4]~feeder_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~17_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~18_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[4]~29_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~19_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~20_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~21_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[5]~31_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~22_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~23_combout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|data_out~24_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[6]~33_combout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|Selector19~1_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~43_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~19_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~35feeder_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~35_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~121_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~122_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~51_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~119_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~67_regout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~120_combout\ : std_logic;
SIGNAL \output_block_unit|short_fifo|mem~123_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~45_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~43_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~42_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~44_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~46_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~47_combout\ : std_logic;
SIGNAL \output_block_unit|fifo|dout[7]~7_combout\ : std_logic;
SIGNAL \intercon|slave_stall_sig~3_combout\ : std_logic;
SIGNAL \intercon|DAT_I_M1[7]~34_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~33_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~32_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ram_dout_valid~0_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ram_dout_valid~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~34_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~21_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|data_out[3]~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~30_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~29_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~31_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector14~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector14~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|dout[3]~0_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~5\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~7\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|Add1~8_combout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|addr_reg~4_combout\ : std_logic;
SIGNAL \intercon|adr_sig~3_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~7\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~8_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|addr_reg[4]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|addr_reg~20_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector13~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~17feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~17_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|data_out[4]~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector13~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector13~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|crc_blk~6_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|crc_blk[7]~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector12~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector12~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector12~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc[6]~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~24_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|data_out[6]~6_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc[7]~18_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|reset_crc~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|reset_crc~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_crc_inst|crc_r~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector7~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector21~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc_val~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc_val~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_crc_inst|crc_r[0]~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|crc_blk~7_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector11~0_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[3]~15\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[4]~17\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[5]~18_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[5]~19\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[6]~20_combout\ : std_logic;
SIGNAL \intercon|adr_sig~1_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~9\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~10_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|addr_reg~19_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~11\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~12_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|addr_blk[6]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|addr_reg~18_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector11~2_combout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[6]~21\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|addr_reg[7]~22_combout\ : std_logic;
SIGNAL \intercon|adr_sig~0_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~13\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|Add1~14_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|addr_blk[7]~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|wishbone_master_inst|addr_reg~17_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|addr_blk[7]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc[7]~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~25feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data~25_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|data_out[7]~7_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_crc_inst|crc_r~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|crc_blk~8_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector10~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector10~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector10~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|Selector10~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~15feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~15_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|dout[1]~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~16_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|dout[2]~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|dout[3]~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~18feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem~18_regout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|dout[4]~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|dout[6]~6_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sr~9_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sr[4]~3_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sr~8_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sr~7_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sr~6_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sr~5_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sr~4_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sr~2_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sr~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|sr~1_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|dout~feeder_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|dout~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|crc_reset_proc~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|reset_crc~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|data_crc~5_combout\ : std_logic;
SIGNAL \rx_path_unit|crc_gen_inst|crc_r~3_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|data_crc_val~regout\ : std_logic;
SIGNAL \rx_path_unit|crc_gen_inst|crc_r[3]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|crc_blk[7]~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|data_crc~4_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal4~2_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|data_crc~7_combout\ : std_logic;
SIGNAL \rx_path_unit|crc_gen_inst|crc_r~5_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal4~3_combout\ : std_logic;
SIGNAL \rx_path_unit|crc_gen_inst|crc_r~2_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|data_crc~2_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal4~1_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|Equal4~4_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|req_crc~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|req_crc~regout\ : std_logic;
SIGNAL \rx_path_unit|crc_gen_inst|crc_valid~feeder_combout\ : std_logic;
SIGNAL \rx_path_unit|crc_gen_inst|crc_valid~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|crc_err_proc~0_combout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|crc_err_i~regout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|err_reg~2_combout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|WideOr0~0_combout\ : std_logic;
SIGNAL \rx_path_unit|error_register_inst|error_led_out~regout\ : std_logic;
SIGNAL \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\ : std_logic_vector(0 TO 16);
SIGNAL \output_block_unit|fifo|mem_rtl_0_bypass\ : std_logic_vector(0 TO 38);
SIGNAL \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\ : std_logic_vector(0 TO 24);
SIGNAL \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\ : std_logic_vector(0 TO 16);
SIGNAL \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\ : std_logic_vector(0 TO 24);
SIGNAL \output_block_unit|output_block_wm|ack_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \output_block_unit|output_block_wm|len_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \output_block_unit|output_block_wm|type_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \output_block_unit|output_block_wm|addr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \tx_path_unit|tx_ram_inst|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_crc_inst|crc_r\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_crc_inst|crc_c\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|wishbone_master_inst|addr_rd\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \tx_path_unit|wishbone_master_inst|ack_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \tx_path_unit|wishbone_master_inst|len_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \tx_path_unit|wishbone_master_inst|len_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|wishbone_master_inst|type_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|wishbone_master_inst|addr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \rx_path_unit|uart_rx_inst|sample_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \rx_path_unit|uart_rx_inst|pos_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rx_path_unit|uart_rx_inst|one_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \rx_path_unit|uart_rx_inst|dout_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|uart_rx_inst|dout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|write_addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|w_addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|type_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|type_blk\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|len_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|len_blk\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|eof_blk\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|dout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|data_crc\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|crc_blk\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|blk_pos\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|addr_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|mp_dec_inst|addr_blk\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|crc_gen_inst|crc_r\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|crc_gen_inst|crc_c\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|ram_simple_inst|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|wishbone_master_inst|type_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|wishbone_master_inst|ram_addr_sig\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \rx_path_unit|wishbone_master_inst|len_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|wishbone_master_inst|len_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \rx_path_unit|wishbone_master_inst|addr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \rx_path_unit|wishbone_master_inst|ack_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \rx_path_unit|error_register_inst|err_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rx_path_unit|error_register_inst|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \intercon|tga_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \intercon|dat_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \intercon|adr_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \intercon|DAT_I_M1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \intercon|watchdog_timer_inst|counter\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \core_inst|write_controller_inst|trigger_type_s\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \core_inst|write_controller_inst|trigger_position_s\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \core_inst|write_controller_inst|trigger_counter_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \core_inst|write_controller_inst|trigger_address_s\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \core_inst|write_controller_inst|start_addr_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \core_inst|write_controller_inst|data_out_of_wc\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \core_inst|write_controller_inst|current_data_s\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \core_inst|write_controller_inst|current_address_s\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \core_inst|write_controller_inst|all_data_rec_count_s\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core_inst|write_controller_inst|addr_out_to_RAM\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \core_inst|read_controller_inst|read_controller_counter_s\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core_inst|read_controller_inst|data_out_to_WBM\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \core_inst|read_controller_inst|data_from_ram_to_wbs_s\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \core_inst|read_controller_inst|current_address_s\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \core_inst|read_controller_inst|addr_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \core_inst|core_registers_inst|trigger_type_reg_1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \core_inst|core_registers_inst|trigger_position_reg_2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \core_inst|core_registers_inst|enable_reg_4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \core_inst|core_registers_inst|en_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \core_inst|core_registers_inst|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \core_inst|core_registers_inst|clk_to_start_reg_3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \signal_generator_inst|signal_generator_inst|scene_number_s\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \signal_generator_inst|signal_generator_inst|data_out_s\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \signal_generator_inst|signal_generator_inst|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \signal_generator_inst|signal_generator_inst|data_counter_s\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \signal_generator_inst|registers_inst|scene_number_reg_1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \signal_generator_inst|registers_inst|enable_reg_2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \signal_generator_inst|registers_inst|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \output_block_unit|wait_cycles\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \output_block_unit|requested_bytes\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \output_block_unit|short_fifo|write_addr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \output_block_unit|short_fifo|read_addr_dup\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \output_block_unit|short_fifo|dout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \output_block_unit|short_fifo|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \output_block_unit|fifo|write_addr\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \output_block_unit|fifo|read_addr_dup\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \output_block_unit|fifo|dout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \output_block_unit|fifo|count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|type_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|len_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_mpe_inst|type_blk\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_mpe_inst|ram_addr_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_mpe_inst|len_blk\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_mpe_inst|eof_blk\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_mpe_inst|dout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_mpe_inst|data_crc\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_mpe_inst|crc_blk\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_mpe_inst|blk_pos\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tx_path_unit|tx_mpe_inst|addr_blk\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_uart_inst|sr\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \tx_path_unit|tx_uart_inst|sample_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \tx_path_unit|tx_uart_inst|pos_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tx_path_unit|tx_fifo_inst|write_addr\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tx_path_unit|tx_fifo_inst|read_addr_dup\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tx_path_unit|tx_fifo_inst|dout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tx_path_unit|tx_fifo_inst|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\ : std_logic;
SIGNAL \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\ : std_logic;
SIGNAL \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\ : std_logic;
SIGNAL \rx_path_unit|mp_dec_inst|ALT_INV_reset_crc~regout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|ALT_INV_cur_st.STOPBIT_ST~regout\ : std_logic;
SIGNAL \intercon|ALT_INV_intercon_state.idle_st~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_uart_inst|ALT_INV_dout~regout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|ALT_INV_valid~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_wirecell_combout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|ALT_INV_State.record_data~regout\ : std_logic;
SIGNAL \core_inst|write_controller_inst|ALT_INV_State.idle~regout\ : std_logic;
SIGNAL \core_inst|core_registers_inst|ALT_INV_en_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tx_path_unit|tx_mpe_inst|ALT_INV_reset_crc~regout\ : std_logic;
SIGNAL \core_inst|read_controller_inst|ALT_INV_State.send_data_to_wbm~regout\ : std_logic;
SIGNAL \output_block_unit|ALT_INV_fsm_out_state.idle_st~regout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\ : std_logic;
SIGNAL \tx_path_unit|tx_mpe_inst|ALT_INV_cur_st.reg_crc_st~regout\ : std_logic;
SIGNAL \rx_path_unit|uart_rx_inst|ALT_INV_cur_st.RX_ST~regout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_reset <= reset;
ww_rx_din <= rx_din;
tx_dout <= ww_tx_dout;
error_led_out <= ww_error_led_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\tx_path_unit|tx_mpe_inst|dout\(7) & \tx_path_unit|tx_mpe_inst|dout\(6) & \tx_path_unit|tx_mpe_inst|dout\(5) & \tx_path_unit|tx_mpe_inst|dout\(4) & 
\tx_path_unit|tx_mpe_inst|dout\(3) & \tx_path_unit|tx_mpe_inst|dout\(2) & \tx_path_unit|tx_mpe_inst|dout\(1) & \tx_path_unit|tx_mpe_inst|dout\(0));

\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\tx_path_unit|tx_fifo_inst|write_addr\(3) & \tx_path_unit|tx_fifo_inst|write_addr\(2) & \tx_path_unit|tx_fifo_inst|write_addr\(1) & 
\tx_path_unit|tx_fifo_inst|write_addr\(0));

\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\tx_path_unit|tx_fifo_inst|read_addr_dup~3_combout\ & \tx_path_unit|tx_fifo_inst|read_addr_dup~2_combout\ & \tx_path_unit|tx_fifo_inst|read_addr_dup~1_combout\ & 
\tx_path_unit|tx_fifo_inst|read_addr_dup~0_combout\);

\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a1\ <= \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a2\ <= \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a3\ <= \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a4\ <= \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a5\ <= \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a6\ <= \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a7\ <= \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\intercon|DAT_I_M1[7]~34_combout\ & \intercon|DAT_I_M1[6]~33_combout\ & \intercon|DAT_I_M1[5]~31_combout\ & \intercon|DAT_I_M1[4]~29_combout\ & 
\intercon|DAT_I_M1\(3) & \intercon|DAT_I_M1\(2) & \intercon|DAT_I_M1\(1) & \intercon|DAT_I_M1\(0));

\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\tx_path_unit|wishbone_master_inst|addr_rd\(7) & \tx_path_unit|wishbone_master_inst|addr_rd\(6) & \tx_path_unit|wishbone_master_inst|addr_rd\(5) & 
\tx_path_unit|wishbone_master_inst|addr_rd\(4) & \tx_path_unit|wishbone_master_inst|addr_rd\(3) & \tx_path_unit|wishbone_master_inst|addr_rd\(2) & \tx_path_unit|wishbone_master_inst|addr_rd\(1) & \tx_path_unit|wishbone_master_inst|addr_rd\(0));

\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\tx_path_unit|tx_mpe_inst|ram_addr_i~14_combout\ & \tx_path_unit|tx_mpe_inst|ram_addr_i~16_combout\ & \tx_path_unit|tx_mpe_inst|ram_addr_i~10_combout\ & 
\tx_path_unit|tx_mpe_inst|ram_addr_i~12_combout\ & \tx_path_unit|tx_mpe_inst|ram_addr_i~6_combout\ & \tx_path_unit|tx_mpe_inst|ram_addr_i~8_combout\ & \tx_path_unit|tx_mpe_inst|ram_addr_i~2_combout\ & \tx_path_unit|tx_mpe_inst|ram_addr_i~4_combout\);

\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a1\ <= \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a2\ <= \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a3\ <= \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a4\ <= \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a5\ <= \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a6\ <= \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a7\ <= \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\rx_path_unit|mp_dec_inst|dout\(7) & \rx_path_unit|mp_dec_inst|dout\(6) & \rx_path_unit|mp_dec_inst|dout\(5) & \rx_path_unit|mp_dec_inst|dout\(4) & 
\rx_path_unit|mp_dec_inst|dout\(3) & \rx_path_unit|mp_dec_inst|dout\(2) & \rx_path_unit|mp_dec_inst|dout\(1) & \rx_path_unit|mp_dec_inst|dout\(0));

\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\rx_path_unit|mp_dec_inst|write_addr\(7) & \rx_path_unit|mp_dec_inst|write_addr\(6) & \rx_path_unit|mp_dec_inst|write_addr\(5) & 
\rx_path_unit|mp_dec_inst|write_addr\(4) & \rx_path_unit|mp_dec_inst|write_addr\(3) & \rx_path_unit|mp_dec_inst|write_addr\(2) & \rx_path_unit|mp_dec_inst|write_addr\(1) & \rx_path_unit|mp_dec_inst|write_addr\(0));

\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\rx_path_unit|wishbone_master_inst|ram_addr_sig~8_combout\ & \rx_path_unit|wishbone_master_inst|ram_addr_sig~7_combout\ & 
\rx_path_unit|wishbone_master_inst|ram_addr_sig~6_combout\ & \rx_path_unit|wishbone_master_inst|ram_addr_sig~5_combout\ & \rx_path_unit|wishbone_master_inst|ram_addr_sig~4_combout\ & \rx_path_unit|wishbone_master_inst|ram_addr_sig~3_combout\ & 
\rx_path_unit|wishbone_master_inst|ram_addr_sig~2_combout\ & \rx_path_unit|wishbone_master_inst|ram_addr_sig~1_combout\);

\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a1\ <= \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a2\ <= \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a3\ <= \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a4\ <= \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a5\ <= \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a6\ <= \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a7\ <= \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(1);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(1);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(1);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(1);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(1);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(1);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(1);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(1);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(2);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(2);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(2);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(2);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(2);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(2);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(2);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(2);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(3);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(3);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(3);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(3);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(3);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(3);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(3);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(3);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(4);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(4);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(4);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(4);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(4);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(4);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(4);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(4);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(5);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(5);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(5);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(5);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(5);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(5);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(5);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(5);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(6);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(6);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(6);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(6);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(6);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(6);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(6);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(6);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\core_inst|write_controller_inst|data_out_of_wc\(7) & \core_inst|write_controller_inst|data_out_of_wc\(6) & 
\core_inst|write_controller_inst|data_out_of_wc\(5) & \core_inst|write_controller_inst|data_out_of_wc\(4) & \core_inst|write_controller_inst|data_out_of_wc\(3) & \core_inst|write_controller_inst|data_out_of_wc\(2) & 
\core_inst|write_controller_inst|data_out_of_wc\(1) & \core_inst|write_controller_inst|data_out_of_wc\(0));

\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\core_inst|write_controller_inst|addr_out_to_RAM\(3) & \core_inst|write_controller_inst|addr_out_to_RAM\(2) & 
\core_inst|write_controller_inst|addr_out_to_RAM\(1) & \core_inst|write_controller_inst|addr_out_to_RAM\(0));

\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\core_inst|read_controller_inst|Selector14~0_combout\ & \core_inst|read_controller_inst|Selector15~0_combout\ & 
\core_inst|read_controller_inst|Selector16~0_combout\ & \core_inst|read_controller_inst|Selector17~0_combout\);

\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a1\ <= \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a2\ <= \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a3\ <= \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a4\ <= \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a5\ <= \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a6\ <= \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a7\ <= \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(7);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(7);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(7);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(7);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(7);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(7);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(7);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \output_block_unit|short_fifo|dout\(7);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\output_block_unit|fifo|write_addr\(11) & \output_block_unit|fifo|write_addr\(10) & \output_block_unit|fifo|write_addr\(9) & \output_block_unit|fifo|write_addr\(8) & 
\output_block_unit|fifo|write_addr\(7) & \output_block_unit|fifo|write_addr\(6) & \output_block_unit|fifo|write_addr\(5) & \output_block_unit|fifo|write_addr\(4) & \output_block_unit|fifo|write_addr\(3) & \output_block_unit|fifo|write_addr\(2)
& \output_block_unit|fifo|write_addr\(1) & \output_block_unit|fifo|write_addr\(0));

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\output_block_unit|fifo|Add0~22_combout\ & \output_block_unit|fifo|Add0~20_combout\ & \output_block_unit|fifo|Add0~18_combout\ & \output_block_unit|fifo|Add0~16_combout\ & 
\output_block_unit|fifo|Add0~14_combout\ & \output_block_unit|fifo|Add0~12_combout\ & \output_block_unit|fifo|Add0~10_combout\ & \output_block_unit|fifo|Add0~8_combout\ & \output_block_unit|fifo|Add0~6_combout\ & \output_block_unit|fifo|Add0~4_combout\ & 
\output_block_unit|fifo|Add0~2_combout\ & \output_block_unit|fifo|Add0~0_combout\);

\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55~portbdataout\ <= \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

\reset~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \reset~combout\);
\rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\ <= NOT \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\;
\output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\ <= NOT \output_block_unit|output_block_wm|wm_state.idle_st~regout\;
\tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\ <= NOT \tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\;
\rx_path_unit|mp_dec_inst|ALT_INV_reset_crc~regout\ <= NOT \rx_path_unit|mp_dec_inst|reset_crc~regout\;
\rx_path_unit|uart_rx_inst|ALT_INV_cur_st.STOPBIT_ST~regout\ <= NOT \rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\;
\intercon|ALT_INV_intercon_state.idle_st~regout\ <= NOT \intercon|intercon_state.idle_st~regout\;
\tx_path_unit|tx_uart_inst|ALT_INV_dout~regout\ <= NOT \tx_path_unit|tx_uart_inst|dout~regout\;
\rx_path_unit|uart_rx_inst|ALT_INV_valid~regout\ <= NOT \rx_path_unit|uart_rx_inst|valid~regout\;
\tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_wirecell_combout\ <= NOT \tx_path_unit|tx_mpe_inst|fsm_proc~0_wirecell_combout\;
\core_inst|write_controller_inst|ALT_INV_State.record_data~regout\ <= NOT \core_inst|write_controller_inst|State.record_data~regout\;
\core_inst|write_controller_inst|ALT_INV_State.idle~regout\ <= NOT \core_inst|write_controller_inst|State.idle~regout\;
\core_inst|core_registers_inst|ALT_INV_en_reg\(0) <= NOT \core_inst|core_registers_inst|en_reg\(0);
\tx_path_unit|tx_mpe_inst|ALT_INV_reset_crc~regout\ <= NOT \tx_path_unit|tx_mpe_inst|reset_crc~regout\;
\core_inst|read_controller_inst|ALT_INV_State.send_data_to_wbm~regout\ <= NOT \core_inst|read_controller_inst|State.send_data_to_wbm~regout\;
\output_block_unit|ALT_INV_fsm_out_state.idle_st~regout\ <= NOT \output_block_unit|fsm_out_state.idle_st~regout\;
\tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\ <= NOT \tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\;
\tx_path_unit|tx_mpe_inst|ALT_INV_cur_st.reg_crc_st~regout\ <= NOT \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\;
\rx_path_unit|uart_rx_inst|ALT_INV_cur_st.RX_ST~regout\ <= NOT \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\;

-- Location: LCFF_X48_Y20_N21
\rx_path_unit|uart_rx_inst|stop_bit_err\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|stop_bit_err~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|uart_rx_inst|ALT_INV_cur_st.STOPBIT_ST~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|stop_bit_err~regout\);

-- Location: LCFF_X44_Y20_N17
\rx_path_unit|crc_gen_inst|crc_r[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|crc_gen_inst|crc_c\(0),
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|mp_dec_inst|ALT_INV_reset_crc~regout\,
	ena => \rx_path_unit|crc_gen_inst|crc_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|crc_gen_inst|crc_r\(0));

-- Location: LCFF_X36_Y20_N19
\intercon|adr_sig[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|adr_sig~2_combout\,
	sdata => \rx_path_unit|wishbone_master_inst|addr_reg\(5),
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	sload => \intercon|intercon_state.master_1_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|adr_sig\(5));

-- Location: M4K_X26_Y19
\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "tx_path:tx_path_unit|general_fifo:tx_fifo_inst|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 9,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 9,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \tx_path_unit|tx_fifo_inst|count_proc~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y20_N4
\tx_path_unit|tx_uart_inst|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Add0~0_combout\ = \tx_path_unit|tx_uart_inst|sample_cnt\(0) $ (GND)
-- \tx_path_unit|tx_uart_inst|Add0~1\ = CARRY(!\tx_path_unit|tx_uart_inst|sample_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|sample_cnt\(0),
	datad => VCC,
	combout => \tx_path_unit|tx_uart_inst|Add0~0_combout\,
	cout => \tx_path_unit|tx_uart_inst|Add0~1\);

-- Location: LCCOMB_X27_Y20_N6
\tx_path_unit|tx_uart_inst|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Add0~2_combout\ = (\tx_path_unit|tx_uart_inst|sample_cnt\(1) & (!\tx_path_unit|tx_uart_inst|Add0~1\)) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(1) & ((\tx_path_unit|tx_uart_inst|Add0~1\) # (GND)))
-- \tx_path_unit|tx_uart_inst|Add0~3\ = CARRY((!\tx_path_unit|tx_uart_inst|Add0~1\) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|sample_cnt\(1),
	datad => VCC,
	cin => \tx_path_unit|tx_uart_inst|Add0~1\,
	combout => \tx_path_unit|tx_uart_inst|Add0~2_combout\,
	cout => \tx_path_unit|tx_uart_inst|Add0~3\);

-- Location: LCCOMB_X27_Y20_N8
\tx_path_unit|tx_uart_inst|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Add0~4_combout\ = (\tx_path_unit|tx_uart_inst|sample_cnt\(2) & (\tx_path_unit|tx_uart_inst|Add0~3\ $ (GND))) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(2) & (!\tx_path_unit|tx_uart_inst|Add0~3\ & VCC))
-- \tx_path_unit|tx_uart_inst|Add0~5\ = CARRY((\tx_path_unit|tx_uart_inst|sample_cnt\(2) & !\tx_path_unit|tx_uart_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|sample_cnt\(2),
	datad => VCC,
	cin => \tx_path_unit|tx_uart_inst|Add0~3\,
	combout => \tx_path_unit|tx_uart_inst|Add0~4_combout\,
	cout => \tx_path_unit|tx_uart_inst|Add0~5\);

-- Location: LCCOMB_X27_Y20_N10
\tx_path_unit|tx_uart_inst|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Add0~6_combout\ = (\tx_path_unit|tx_uart_inst|sample_cnt\(3) & (!\tx_path_unit|tx_uart_inst|Add0~5\)) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(3) & ((\tx_path_unit|tx_uart_inst|Add0~5\) # (GND)))
-- \tx_path_unit|tx_uart_inst|Add0~7\ = CARRY((!\tx_path_unit|tx_uart_inst|Add0~5\) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|sample_cnt\(3),
	datad => VCC,
	cin => \tx_path_unit|tx_uart_inst|Add0~5\,
	combout => \tx_path_unit|tx_uart_inst|Add0~6_combout\,
	cout => \tx_path_unit|tx_uart_inst|Add0~7\);

-- Location: LCCOMB_X27_Y20_N12
\tx_path_unit|tx_uart_inst|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Add0~8_combout\ = (\tx_path_unit|tx_uart_inst|sample_cnt\(4) & (\tx_path_unit|tx_uart_inst|Add0~7\ $ (GND))) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(4) & (!\tx_path_unit|tx_uart_inst|Add0~7\ & VCC))
-- \tx_path_unit|tx_uart_inst|Add0~9\ = CARRY((\tx_path_unit|tx_uart_inst|sample_cnt\(4) & !\tx_path_unit|tx_uart_inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|sample_cnt\(4),
	datad => VCC,
	cin => \tx_path_unit|tx_uart_inst|Add0~7\,
	combout => \tx_path_unit|tx_uart_inst|Add0~8_combout\,
	cout => \tx_path_unit|tx_uart_inst|Add0~9\);

-- Location: LCCOMB_X27_Y20_N14
\tx_path_unit|tx_uart_inst|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Add0~10_combout\ = (\tx_path_unit|tx_uart_inst|sample_cnt\(5) & (!\tx_path_unit|tx_uart_inst|Add0~9\)) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(5) & ((\tx_path_unit|tx_uart_inst|Add0~9\) # (GND)))
-- \tx_path_unit|tx_uart_inst|Add0~11\ = CARRY((!\tx_path_unit|tx_uart_inst|Add0~9\) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|sample_cnt\(5),
	datad => VCC,
	cin => \tx_path_unit|tx_uart_inst|Add0~9\,
	combout => \tx_path_unit|tx_uart_inst|Add0~10_combout\,
	cout => \tx_path_unit|tx_uart_inst|Add0~11\);

-- Location: LCCOMB_X27_Y20_N16
\tx_path_unit|tx_uart_inst|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Add0~12_combout\ = (\tx_path_unit|tx_uart_inst|sample_cnt\(6) & (\tx_path_unit|tx_uart_inst|Add0~11\ $ (GND))) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(6) & (!\tx_path_unit|tx_uart_inst|Add0~11\ & VCC))
-- \tx_path_unit|tx_uart_inst|Add0~13\ = CARRY((\tx_path_unit|tx_uart_inst|sample_cnt\(6) & !\tx_path_unit|tx_uart_inst|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|sample_cnt\(6),
	datad => VCC,
	cin => \tx_path_unit|tx_uart_inst|Add0~11\,
	combout => \tx_path_unit|tx_uart_inst|Add0~12_combout\,
	cout => \tx_path_unit|tx_uart_inst|Add0~13\);

-- Location: LCCOMB_X27_Y20_N18
\tx_path_unit|tx_uart_inst|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Add0~14_combout\ = (\tx_path_unit|tx_uart_inst|sample_cnt\(7) & (!\tx_path_unit|tx_uart_inst|Add0~13\)) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(7) & ((\tx_path_unit|tx_uart_inst|Add0~13\) # (GND)))
-- \tx_path_unit|tx_uart_inst|Add0~15\ = CARRY((!\tx_path_unit|tx_uart_inst|Add0~13\) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|sample_cnt\(7),
	datad => VCC,
	cin => \tx_path_unit|tx_uart_inst|Add0~13\,
	combout => \tx_path_unit|tx_uart_inst|Add0~14_combout\,
	cout => \tx_path_unit|tx_uart_inst|Add0~15\);

-- Location: LCCOMB_X27_Y20_N20
\tx_path_unit|tx_uart_inst|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Add0~16_combout\ = \tx_path_unit|tx_uart_inst|Add0~15\ $ (!\tx_path_unit|tx_uart_inst|sample_cnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_uart_inst|sample_cnt\(8),
	cin => \tx_path_unit|tx_uart_inst|Add0~15\,
	combout => \tx_path_unit|tx_uart_inst|Add0~16_combout\);

-- Location: LCFF_X35_Y20_N13
\output_block_unit|output_block_wm|addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|addr_reg[4]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\,
	ena => \output_block_unit|output_block_wm|addr_reg[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|addr_reg\(4));

-- Location: LCFF_X35_Y20_N7
\output_block_unit|output_block_wm|addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|addr_reg[1]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\,
	ena => \output_block_unit|output_block_wm|addr_reg[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|addr_reg\(1));

-- Location: LCFF_X29_Y23_N3
\tx_path_unit|wishbone_master_inst|len_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|len_cnt[1]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_cnt\(1));

-- Location: LCFF_X29_Y23_N1
\tx_path_unit|wishbone_master_inst|len_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|len_cnt[0]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_cnt\(0));

-- Location: LCFF_X29_Y23_N5
\tx_path_unit|wishbone_master_inst|len_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|len_cnt[2]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_cnt\(2));

-- Location: LCFF_X29_Y23_N7
\tx_path_unit|wishbone_master_inst|len_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|len_cnt[3]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_cnt\(3));

-- Location: LCFF_X29_Y23_N9
\tx_path_unit|wishbone_master_inst|len_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|len_cnt[4]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_cnt\(4));

-- Location: LCFF_X29_Y23_N11
\tx_path_unit|wishbone_master_inst|len_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|len_cnt[5]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_cnt\(5));

-- Location: LCFF_X29_Y23_N13
\tx_path_unit|wishbone_master_inst|len_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|len_cnt[6]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_cnt\(6));

-- Location: LCFF_X29_Y23_N15
\tx_path_unit|wishbone_master_inst|len_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|len_cnt[7]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_cnt\(7));

-- Location: LCFF_X29_Y23_N17
\tx_path_unit|wishbone_master_inst|len_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|len_cnt[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_cnt\(8));

-- Location: LCFF_X35_Y19_N13
\output_block_unit|fifo|count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[6]~28_combout\,
	sdata => \output_block_unit|fifo|count~62_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(6));

-- Location: LCCOMB_X30_Y23_N4
\tx_path_unit|wishbone_master_inst|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add0~0_combout\ = (\tx_path_unit|wishbone_master_inst|len_reg\(0) & (\tx_path_unit|wishbone_master_inst|len_reg\(1) $ (VCC))) # (!\tx_path_unit|wishbone_master_inst|len_reg\(0) & 
-- (\tx_path_unit|wishbone_master_inst|len_reg\(1) & VCC))
-- \tx_path_unit|wishbone_master_inst|Add0~1\ = CARRY((\tx_path_unit|wishbone_master_inst|len_reg\(0) & \tx_path_unit|wishbone_master_inst|len_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|len_reg\(0),
	datab => \tx_path_unit|wishbone_master_inst|len_reg\(1),
	datad => VCC,
	combout => \tx_path_unit|wishbone_master_inst|Add0~0_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add0~1\);

-- Location: LCCOMB_X30_Y23_N6
\tx_path_unit|wishbone_master_inst|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add0~2_combout\ = (\tx_path_unit|wishbone_master_inst|len_reg\(2) & (!\tx_path_unit|wishbone_master_inst|Add0~1\)) # (!\tx_path_unit|wishbone_master_inst|len_reg\(2) & ((\tx_path_unit|wishbone_master_inst|Add0~1\) # 
-- (GND)))
-- \tx_path_unit|wishbone_master_inst|Add0~3\ = CARRY((!\tx_path_unit|wishbone_master_inst|Add0~1\) # (!\tx_path_unit|wishbone_master_inst|len_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|len_reg\(2),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|Add0~1\,
	combout => \tx_path_unit|wishbone_master_inst|Add0~2_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add0~3\);

-- Location: LCCOMB_X30_Y23_N8
\tx_path_unit|wishbone_master_inst|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add0~4_combout\ = (\tx_path_unit|wishbone_master_inst|len_reg\(3) & (\tx_path_unit|wishbone_master_inst|Add0~3\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|len_reg\(3) & (!\tx_path_unit|wishbone_master_inst|Add0~3\ 
-- & VCC))
-- \tx_path_unit|wishbone_master_inst|Add0~5\ = CARRY((\tx_path_unit|wishbone_master_inst|len_reg\(3) & !\tx_path_unit|wishbone_master_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|len_reg\(3),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|Add0~3\,
	combout => \tx_path_unit|wishbone_master_inst|Add0~4_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add0~5\);

-- Location: LCFF_X31_Y23_N7
\tx_path_unit|wishbone_master_inst|ack_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|ack_cnt[3]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|ack_cnt\(3));

-- Location: LCCOMB_X30_Y23_N10
\tx_path_unit|wishbone_master_inst|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add0~6_combout\ = (\tx_path_unit|wishbone_master_inst|len_reg\(4) & (!\tx_path_unit|wishbone_master_inst|Add0~5\)) # (!\tx_path_unit|wishbone_master_inst|len_reg\(4) & ((\tx_path_unit|wishbone_master_inst|Add0~5\) # 
-- (GND)))
-- \tx_path_unit|wishbone_master_inst|Add0~7\ = CARRY((!\tx_path_unit|wishbone_master_inst|Add0~5\) # (!\tx_path_unit|wishbone_master_inst|len_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|len_reg\(4),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|Add0~5\,
	combout => \tx_path_unit|wishbone_master_inst|Add0~6_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add0~7\);

-- Location: LCFF_X31_Y23_N13
\tx_path_unit|wishbone_master_inst|ack_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|ack_cnt[6]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|ack_cnt\(6));

-- Location: LCFF_X29_Y20_N7
\output_block_unit|output_block_wm|len_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|len_cnt[3]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|len_cnt[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|len_cnt\(3));

-- Location: LCFF_X29_Y20_N11
\output_block_unit|output_block_wm|len_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|len_cnt[5]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|len_cnt[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|len_cnt\(5));

-- Location: LCFF_X30_Y19_N13
\output_block_unit|output_block_wm|ack_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|ack_cnt[2]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|ack_cnt[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|ack_cnt\(2));

-- Location: LCFF_X30_Y19_N17
\output_block_unit|output_block_wm|ack_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|ack_cnt[4]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|ack_cnt[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|ack_cnt\(4));

-- Location: LCFF_X30_Y19_N21
\output_block_unit|output_block_wm|ack_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|ack_cnt[6]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|ack_cnt[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|ack_cnt\(6));

-- Location: LCCOMB_X33_Y19_N0
\rx_path_unit|wishbone_master_inst|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add0~0_combout\ = (\rx_path_unit|wishbone_master_inst|len_reg\(0) & (\rx_path_unit|wishbone_master_inst|len_reg\(1) $ (VCC))) # (!\rx_path_unit|wishbone_master_inst|len_reg\(0) & 
-- (\rx_path_unit|wishbone_master_inst|len_reg\(1) & VCC))
-- \rx_path_unit|wishbone_master_inst|Add0~1\ = CARRY((\rx_path_unit|wishbone_master_inst|len_reg\(0) & \rx_path_unit|wishbone_master_inst|len_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|len_reg\(0),
	datab => \rx_path_unit|wishbone_master_inst|len_reg\(1),
	datad => VCC,
	combout => \rx_path_unit|wishbone_master_inst|Add0~0_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add0~1\);

-- Location: LCCOMB_X33_Y19_N4
\rx_path_unit|wishbone_master_inst|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add0~4_combout\ = (\rx_path_unit|wishbone_master_inst|len_reg\(3) & (\rx_path_unit|wishbone_master_inst|Add0~3\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|len_reg\(3) & (!\rx_path_unit|wishbone_master_inst|Add0~3\ 
-- & VCC))
-- \rx_path_unit|wishbone_master_inst|Add0~5\ = CARRY((\rx_path_unit|wishbone_master_inst|len_reg\(3) & !\rx_path_unit|wishbone_master_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|len_reg\(3),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add0~3\,
	combout => \rx_path_unit|wishbone_master_inst|Add0~4_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add0~5\);

-- Location: LCCOMB_X33_Y19_N10
\rx_path_unit|wishbone_master_inst|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add0~10_combout\ = (\rx_path_unit|wishbone_master_inst|len_reg\(6) & (!\rx_path_unit|wishbone_master_inst|Add0~9\)) # (!\rx_path_unit|wishbone_master_inst|len_reg\(6) & ((\rx_path_unit|wishbone_master_inst|Add0~9\) # 
-- (GND)))
-- \rx_path_unit|wishbone_master_inst|Add0~11\ = CARRY((!\rx_path_unit|wishbone_master_inst|Add0~9\) # (!\rx_path_unit|wishbone_master_inst|len_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|len_reg\(6),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add0~9\,
	combout => \rx_path_unit|wishbone_master_inst|Add0~10_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add0~11\);

-- Location: LCFF_X32_Y19_N17
\rx_path_unit|wishbone_master_inst|ack_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ack_cnt[8]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ack_cnt\(8));

-- Location: LCFF_X32_Y19_N11
\rx_path_unit|wishbone_master_inst|ack_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ack_cnt[5]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ack_cnt\(5));

-- Location: LCFF_X34_Y19_N13
\rx_path_unit|wishbone_master_inst|len_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_cnt[1]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_cnt\(1));

-- Location: LCFF_X34_Y19_N11
\rx_path_unit|wishbone_master_inst|len_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_cnt[0]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_cnt\(0));

-- Location: LCFF_X34_Y19_N17
\rx_path_unit|wishbone_master_inst|len_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_cnt[3]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_cnt\(3));

-- Location: LCCOMB_X54_Y18_N6
\rx_path_unit|uart_rx_inst|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add2~0_combout\ = \rx_path_unit|uart_rx_inst|sample_cnt\(0) $ (VCC)
-- \rx_path_unit|uart_rx_inst|Add2~1\ = CARRY(\rx_path_unit|uart_rx_inst|sample_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(0),
	datad => VCC,
	combout => \rx_path_unit|uart_rx_inst|Add2~0_combout\,
	cout => \rx_path_unit|uart_rx_inst|Add2~1\);

-- Location: LCCOMB_X54_Y18_N12
\rx_path_unit|uart_rx_inst|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add2~6_combout\ = (\rx_path_unit|uart_rx_inst|sample_cnt\(3) & (!\rx_path_unit|uart_rx_inst|Add2~5\)) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(3) & ((\rx_path_unit|uart_rx_inst|Add2~5\) # (GND)))
-- \rx_path_unit|uart_rx_inst|Add2~7\ = CARRY((!\rx_path_unit|uart_rx_inst|Add2~5\) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(3),
	datad => VCC,
	cin => \rx_path_unit|uart_rx_inst|Add2~5\,
	combout => \rx_path_unit|uart_rx_inst|Add2~6_combout\,
	cout => \rx_path_unit|uart_rx_inst|Add2~7\);

-- Location: LCCOMB_X54_Y18_N20
\rx_path_unit|uart_rx_inst|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add2~14_combout\ = (\rx_path_unit|uart_rx_inst|sample_cnt\(7) & (!\rx_path_unit|uart_rx_inst|Add2~13\)) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(7) & ((\rx_path_unit|uart_rx_inst|Add2~13\) # (GND)))
-- \rx_path_unit|uart_rx_inst|Add2~15\ = CARRY((!\rx_path_unit|uart_rx_inst|Add2~13\) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|sample_cnt\(7),
	datad => VCC,
	cin => \rx_path_unit|uart_rx_inst|Add2~13\,
	combout => \rx_path_unit|uart_rx_inst|Add2~14_combout\,
	cout => \rx_path_unit|uart_rx_inst|Add2~15\);

-- Location: LCCOMB_X54_Y18_N22
\rx_path_unit|uart_rx_inst|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add2~16_combout\ = \rx_path_unit|uart_rx_inst|sample_cnt\(8) $ (!\rx_path_unit|uart_rx_inst|Add2~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(8),
	cin => \rx_path_unit|uart_rx_inst|Add2~15\,
	combout => \rx_path_unit|uart_rx_inst|Add2~16_combout\);

-- Location: LCFF_X49_Y18_N11
\rx_path_unit|uart_rx_inst|pos_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Add3~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|uart_rx_inst|ALT_INV_cur_st.RX_ST~regout\,
	ena => \rx_path_unit|uart_rx_inst|pos_cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|pos_cnt\(2));

-- Location: LCCOMB_X48_Y18_N26
\rx_path_unit|mp_dec_inst|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Add1~14_combout\ = (\rx_path_unit|mp_dec_inst|w_addr\(7) & (!\rx_path_unit|mp_dec_inst|Add1~13\)) # (!\rx_path_unit|mp_dec_inst|w_addr\(7) & ((\rx_path_unit|mp_dec_inst|Add1~13\) # (GND)))
-- \rx_path_unit|mp_dec_inst|Add1~15\ = CARRY((!\rx_path_unit|mp_dec_inst|Add1~13\) # (!\rx_path_unit|mp_dec_inst|w_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|w_addr\(7),
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|Add1~13\,
	combout => \rx_path_unit|mp_dec_inst|Add1~14_combout\,
	cout => \rx_path_unit|mp_dec_inst|Add1~15\);

-- Location: LCCOMB_X48_Y18_N28
\rx_path_unit|mp_dec_inst|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Add1~16_combout\ = !\rx_path_unit|mp_dec_inst|Add1~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \rx_path_unit|mp_dec_inst|Add1~15\,
	combout => \rx_path_unit|mp_dec_inst|Add1~16_combout\);

-- Location: LCCOMB_X36_Y23_N10
\tx_path_unit|wishbone_master_inst|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add1~6_combout\ = (\tx_path_unit|wishbone_master_inst|addr_reg\(3) & (!\tx_path_unit|wishbone_master_inst|Add1~5\)) # (!\tx_path_unit|wishbone_master_inst|addr_reg\(3) & ((\tx_path_unit|wishbone_master_inst|Add1~5\) # 
-- (GND)))
-- \tx_path_unit|wishbone_master_inst|Add1~7\ = CARRY((!\tx_path_unit|wishbone_master_inst|Add1~5\) # (!\tx_path_unit|wishbone_master_inst|addr_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_reg\(3),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|Add1~5\,
	combout => \tx_path_unit|wishbone_master_inst|Add1~6_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add1~7\);

-- Location: LCCOMB_X36_Y23_N12
\tx_path_unit|wishbone_master_inst|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add1~8_combout\ = (\tx_path_unit|wishbone_master_inst|addr_reg\(4) & (\tx_path_unit|wishbone_master_inst|Add1~7\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|addr_reg\(4) & 
-- (!\tx_path_unit|wishbone_master_inst|Add1~7\ & VCC))
-- \tx_path_unit|wishbone_master_inst|Add1~9\ = CARRY((\tx_path_unit|wishbone_master_inst|addr_reg\(4) & !\tx_path_unit|wishbone_master_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|addr_reg\(4),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|Add1~7\,
	combout => \tx_path_unit|wishbone_master_inst|Add1~8_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add1~9\);

-- Location: LCCOMB_X36_Y23_N14
\tx_path_unit|wishbone_master_inst|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add1~10_combout\ = (\tx_path_unit|wishbone_master_inst|addr_reg\(5) & (!\tx_path_unit|wishbone_master_inst|Add1~9\)) # (!\tx_path_unit|wishbone_master_inst|addr_reg\(5) & ((\tx_path_unit|wishbone_master_inst|Add1~9\) # 
-- (GND)))
-- \tx_path_unit|wishbone_master_inst|Add1~11\ = CARRY((!\tx_path_unit|wishbone_master_inst|Add1~9\) # (!\tx_path_unit|wishbone_master_inst|addr_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_reg\(5),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|Add1~9\,
	combout => \tx_path_unit|wishbone_master_inst|Add1~10_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add1~11\);

-- Location: LCCOMB_X36_Y23_N16
\tx_path_unit|wishbone_master_inst|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add1~12_combout\ = (\tx_path_unit|wishbone_master_inst|addr_reg\(6) & (\tx_path_unit|wishbone_master_inst|Add1~11\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|addr_reg\(6) & 
-- (!\tx_path_unit|wishbone_master_inst|Add1~11\ & VCC))
-- \tx_path_unit|wishbone_master_inst|Add1~13\ = CARRY((\tx_path_unit|wishbone_master_inst|addr_reg\(6) & !\tx_path_unit|wishbone_master_inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|addr_reg\(6),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|Add1~11\,
	combout => \tx_path_unit|wishbone_master_inst|Add1~12_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add1~13\);

-- Location: LCCOMB_X36_Y23_N18
\tx_path_unit|wishbone_master_inst|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add1~14_combout\ = \tx_path_unit|wishbone_master_inst|Add1~13\ $ (\tx_path_unit|wishbone_master_inst|addr_reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|wishbone_master_inst|addr_reg\(7),
	cin => \tx_path_unit|wishbone_master_inst|Add1~13\,
	combout => \tx_path_unit|wishbone_master_inst|Add1~14_combout\);

-- Location: LCCOMB_X35_Y20_N6
\output_block_unit|output_block_wm|addr_reg[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|addr_reg[1]~10_combout\ = (\output_block_unit|output_block_wm|addr_reg\(1) & (!\output_block_unit|output_block_wm|addr_reg[0]~9\)) # (!\output_block_unit|output_block_wm|addr_reg\(1) & 
-- ((\output_block_unit|output_block_wm|addr_reg[0]~9\) # (GND)))
-- \output_block_unit|output_block_wm|addr_reg[1]~11\ = CARRY((!\output_block_unit|output_block_wm|addr_reg[0]~9\) # (!\output_block_unit|output_block_wm|addr_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|addr_reg\(1),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|addr_reg[0]~9\,
	combout => \output_block_unit|output_block_wm|addr_reg[1]~10_combout\,
	cout => \output_block_unit|output_block_wm|addr_reg[1]~11\);

-- Location: LCCOMB_X35_Y20_N12
\output_block_unit|output_block_wm|addr_reg[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|addr_reg[4]~16_combout\ = (\output_block_unit|output_block_wm|addr_reg\(4) & (\output_block_unit|output_block_wm|addr_reg[3]~15\ $ (GND))) # (!\output_block_unit|output_block_wm|addr_reg\(4) & 
-- (!\output_block_unit|output_block_wm|addr_reg[3]~15\ & VCC))
-- \output_block_unit|output_block_wm|addr_reg[4]~17\ = CARRY((\output_block_unit|output_block_wm|addr_reg\(4) & !\output_block_unit|output_block_wm|addr_reg[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|addr_reg\(4),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|addr_reg[3]~15\,
	combout => \output_block_unit|output_block_wm|addr_reg[4]~16_combout\,
	cout => \output_block_unit|output_block_wm|addr_reg[4]~17\);

-- Location: LCCOMB_X29_Y23_N0
\tx_path_unit|wishbone_master_inst|len_cnt[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|len_cnt[0]~9_combout\ = \tx_path_unit|wishbone_master_inst|len_cnt\(0) $ (VCC)
-- \tx_path_unit|wishbone_master_inst|len_cnt[0]~10\ = CARRY(\tx_path_unit|wishbone_master_inst|len_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|len_cnt\(0),
	datad => VCC,
	combout => \tx_path_unit|wishbone_master_inst|len_cnt[0]~9_combout\,
	cout => \tx_path_unit|wishbone_master_inst|len_cnt[0]~10\);

-- Location: LCCOMB_X29_Y23_N2
\tx_path_unit|wishbone_master_inst|len_cnt[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|len_cnt[1]~11_combout\ = (\tx_path_unit|wishbone_master_inst|len_cnt\(1) & (!\tx_path_unit|wishbone_master_inst|len_cnt[0]~10\)) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(1) & 
-- ((\tx_path_unit|wishbone_master_inst|len_cnt[0]~10\) # (GND)))
-- \tx_path_unit|wishbone_master_inst|len_cnt[1]~12\ = CARRY((!\tx_path_unit|wishbone_master_inst|len_cnt[0]~10\) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|len_cnt\(1),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|len_cnt[0]~10\,
	combout => \tx_path_unit|wishbone_master_inst|len_cnt[1]~11_combout\,
	cout => \tx_path_unit|wishbone_master_inst|len_cnt[1]~12\);

-- Location: LCCOMB_X29_Y23_N4
\tx_path_unit|wishbone_master_inst|len_cnt[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|len_cnt[2]~14_combout\ = (\tx_path_unit|wishbone_master_inst|len_cnt\(2) & (\tx_path_unit|wishbone_master_inst|len_cnt[1]~12\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(2) & 
-- (!\tx_path_unit|wishbone_master_inst|len_cnt[1]~12\ & VCC))
-- \tx_path_unit|wishbone_master_inst|len_cnt[2]~15\ = CARRY((\tx_path_unit|wishbone_master_inst|len_cnt\(2) & !\tx_path_unit|wishbone_master_inst|len_cnt[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|len_cnt\(2),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|len_cnt[1]~12\,
	combout => \tx_path_unit|wishbone_master_inst|len_cnt[2]~14_combout\,
	cout => \tx_path_unit|wishbone_master_inst|len_cnt[2]~15\);

-- Location: LCCOMB_X29_Y23_N6
\tx_path_unit|wishbone_master_inst|len_cnt[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|len_cnt[3]~16_combout\ = (\tx_path_unit|wishbone_master_inst|len_cnt\(3) & (!\tx_path_unit|wishbone_master_inst|len_cnt[2]~15\)) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(3) & 
-- ((\tx_path_unit|wishbone_master_inst|len_cnt[2]~15\) # (GND)))
-- \tx_path_unit|wishbone_master_inst|len_cnt[3]~17\ = CARRY((!\tx_path_unit|wishbone_master_inst|len_cnt[2]~15\) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|len_cnt\(3),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|len_cnt[2]~15\,
	combout => \tx_path_unit|wishbone_master_inst|len_cnt[3]~16_combout\,
	cout => \tx_path_unit|wishbone_master_inst|len_cnt[3]~17\);

-- Location: LCCOMB_X29_Y23_N8
\tx_path_unit|wishbone_master_inst|len_cnt[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|len_cnt[4]~18_combout\ = (\tx_path_unit|wishbone_master_inst|len_cnt\(4) & (\tx_path_unit|wishbone_master_inst|len_cnt[3]~17\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(4) & 
-- (!\tx_path_unit|wishbone_master_inst|len_cnt[3]~17\ & VCC))
-- \tx_path_unit|wishbone_master_inst|len_cnt[4]~19\ = CARRY((\tx_path_unit|wishbone_master_inst|len_cnt\(4) & !\tx_path_unit|wishbone_master_inst|len_cnt[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|len_cnt\(4),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|len_cnt[3]~17\,
	combout => \tx_path_unit|wishbone_master_inst|len_cnt[4]~18_combout\,
	cout => \tx_path_unit|wishbone_master_inst|len_cnt[4]~19\);

-- Location: LCCOMB_X29_Y23_N10
\tx_path_unit|wishbone_master_inst|len_cnt[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|len_cnt[5]~20_combout\ = (\tx_path_unit|wishbone_master_inst|len_cnt\(5) & (!\tx_path_unit|wishbone_master_inst|len_cnt[4]~19\)) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(5) & 
-- ((\tx_path_unit|wishbone_master_inst|len_cnt[4]~19\) # (GND)))
-- \tx_path_unit|wishbone_master_inst|len_cnt[5]~21\ = CARRY((!\tx_path_unit|wishbone_master_inst|len_cnt[4]~19\) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|len_cnt\(5),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|len_cnt[4]~19\,
	combout => \tx_path_unit|wishbone_master_inst|len_cnt[5]~20_combout\,
	cout => \tx_path_unit|wishbone_master_inst|len_cnt[5]~21\);

-- Location: LCCOMB_X29_Y23_N12
\tx_path_unit|wishbone_master_inst|len_cnt[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|len_cnt[6]~22_combout\ = (\tx_path_unit|wishbone_master_inst|len_cnt\(6) & (\tx_path_unit|wishbone_master_inst|len_cnt[5]~21\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(6) & 
-- (!\tx_path_unit|wishbone_master_inst|len_cnt[5]~21\ & VCC))
-- \tx_path_unit|wishbone_master_inst|len_cnt[6]~23\ = CARRY((\tx_path_unit|wishbone_master_inst|len_cnt\(6) & !\tx_path_unit|wishbone_master_inst|len_cnt[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|len_cnt\(6),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|len_cnt[5]~21\,
	combout => \tx_path_unit|wishbone_master_inst|len_cnt[6]~22_combout\,
	cout => \tx_path_unit|wishbone_master_inst|len_cnt[6]~23\);

-- Location: LCCOMB_X29_Y23_N14
\tx_path_unit|wishbone_master_inst|len_cnt[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|len_cnt[7]~24_combout\ = (\tx_path_unit|wishbone_master_inst|len_cnt\(7) & (!\tx_path_unit|wishbone_master_inst|len_cnt[6]~23\)) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(7) & 
-- ((\tx_path_unit|wishbone_master_inst|len_cnt[6]~23\) # (GND)))
-- \tx_path_unit|wishbone_master_inst|len_cnt[7]~25\ = CARRY((!\tx_path_unit|wishbone_master_inst|len_cnt[6]~23\) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|len_cnt\(7),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|len_cnt[6]~23\,
	combout => \tx_path_unit|wishbone_master_inst|len_cnt[7]~24_combout\,
	cout => \tx_path_unit|wishbone_master_inst|len_cnt[7]~25\);

-- Location: LCCOMB_X29_Y23_N16
\tx_path_unit|wishbone_master_inst|len_cnt[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|len_cnt[8]~26_combout\ = \tx_path_unit|wishbone_master_inst|len_cnt\(8) $ (!\tx_path_unit|wishbone_master_inst|len_cnt[7]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|len_cnt\(8),
	cin => \tx_path_unit|wishbone_master_inst|len_cnt[7]~25\,
	combout => \tx_path_unit|wishbone_master_inst|len_cnt[8]~26_combout\);

-- Location: LCCOMB_X35_Y19_N12
\output_block_unit|fifo|count[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[6]~28_combout\ = (\output_block_unit|fifo|count\(6) & ((GND) # (!\output_block_unit|fifo|count[5]~27\))) # (!\output_block_unit|fifo|count\(6) & (\output_block_unit|fifo|count[5]~27\ $ (GND)))
-- \output_block_unit|fifo|count[6]~29\ = CARRY((\output_block_unit|fifo|count\(6)) # (!\output_block_unit|fifo|count[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(6),
	datad => VCC,
	cin => \output_block_unit|fifo|count[5]~27\,
	combout => \output_block_unit|fifo|count[6]~28_combout\,
	cout => \output_block_unit|fifo|count[6]~29\);

-- Location: LCCOMB_X37_Y19_N12
\output_block_unit|fifo|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~12_combout\ = (\output_block_unit|fifo|count\(6) & (\output_block_unit|fifo|Add2~11\ $ (GND))) # (!\output_block_unit|fifo|count\(6) & (!\output_block_unit|fifo|Add2~11\ & VCC))
-- \output_block_unit|fifo|Add2~13\ = CARRY((\output_block_unit|fifo|count\(6) & !\output_block_unit|fifo|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(6),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~11\,
	combout => \output_block_unit|fifo|Add2~12_combout\,
	cout => \output_block_unit|fifo|Add2~13\);

-- Location: LCCOMB_X31_Y23_N6
\tx_path_unit|wishbone_master_inst|ack_cnt[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ack_cnt[3]~16_combout\ = (\tx_path_unit|wishbone_master_inst|ack_cnt\(3) & (!\tx_path_unit|wishbone_master_inst|ack_cnt[2]~15\)) # (!\tx_path_unit|wishbone_master_inst|ack_cnt\(3) & 
-- ((\tx_path_unit|wishbone_master_inst|ack_cnt[2]~15\) # (GND)))
-- \tx_path_unit|wishbone_master_inst|ack_cnt[3]~17\ = CARRY((!\tx_path_unit|wishbone_master_inst|ack_cnt[2]~15\) # (!\tx_path_unit|wishbone_master_inst|ack_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|ack_cnt\(3),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|ack_cnt[2]~15\,
	combout => \tx_path_unit|wishbone_master_inst|ack_cnt[3]~16_combout\,
	cout => \tx_path_unit|wishbone_master_inst|ack_cnt[3]~17\);

-- Location: LCCOMB_X31_Y23_N12
\tx_path_unit|wishbone_master_inst|ack_cnt[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ack_cnt[6]~22_combout\ = (\tx_path_unit|wishbone_master_inst|ack_cnt\(6) & (\tx_path_unit|wishbone_master_inst|ack_cnt[5]~21\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|ack_cnt\(6) & 
-- (!\tx_path_unit|wishbone_master_inst|ack_cnt[5]~21\ & VCC))
-- \tx_path_unit|wishbone_master_inst|ack_cnt[6]~23\ = CARRY((\tx_path_unit|wishbone_master_inst|ack_cnt\(6) & !\tx_path_unit|wishbone_master_inst|ack_cnt[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|ack_cnt\(6),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|ack_cnt[5]~21\,
	combout => \tx_path_unit|wishbone_master_inst|ack_cnt[6]~22_combout\,
	cout => \tx_path_unit|wishbone_master_inst|ack_cnt[6]~23\);

-- Location: LCFF_X40_Y23_N21
\intercon|watchdog_timer_inst|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[3]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(3));

-- Location: LCFF_X40_Y22_N7
\intercon|watchdog_timer_inst|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[12]~44_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(12));

-- Location: LCFF_X40_Y22_N11
\intercon|watchdog_timer_inst|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[14]~48_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(14));

-- Location: LCFF_X40_Y22_N13
\intercon|watchdog_timer_inst|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[15]~50_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(15));

-- Location: LCFF_X40_Y22_N17
\intercon|watchdog_timer_inst|counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[17]~54_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(17));

-- Location: LCCOMB_X29_Y20_N6
\output_block_unit|output_block_wm|len_cnt[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|len_cnt[3]~15_combout\ = (\output_block_unit|output_block_wm|len_cnt\(3) & (!\output_block_unit|output_block_wm|len_cnt[2]~14\)) # (!\output_block_unit|output_block_wm|len_cnt\(3) & 
-- ((\output_block_unit|output_block_wm|len_cnt[2]~14\) # (GND)))
-- \output_block_unit|output_block_wm|len_cnt[3]~16\ = CARRY((!\output_block_unit|output_block_wm|len_cnt[2]~14\) # (!\output_block_unit|output_block_wm|len_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|len_cnt\(3),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|len_cnt[2]~14\,
	combout => \output_block_unit|output_block_wm|len_cnt[3]~15_combout\,
	cout => \output_block_unit|output_block_wm|len_cnt[3]~16\);

-- Location: LCCOMB_X29_Y20_N10
\output_block_unit|output_block_wm|len_cnt[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|len_cnt[5]~19_combout\ = (\output_block_unit|output_block_wm|len_cnt\(5) & (!\output_block_unit|output_block_wm|len_cnt[4]~18\)) # (!\output_block_unit|output_block_wm|len_cnt\(5) & 
-- ((\output_block_unit|output_block_wm|len_cnt[4]~18\) # (GND)))
-- \output_block_unit|output_block_wm|len_cnt[5]~20\ = CARRY((!\output_block_unit|output_block_wm|len_cnt[4]~18\) # (!\output_block_unit|output_block_wm|len_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|len_cnt\(5),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|len_cnt[4]~18\,
	combout => \output_block_unit|output_block_wm|len_cnt[5]~19_combout\,
	cout => \output_block_unit|output_block_wm|len_cnt[5]~20\);

-- Location: LCCOMB_X30_Y19_N12
\output_block_unit|output_block_wm|ack_cnt[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|ack_cnt[2]~13_combout\ = (\output_block_unit|output_block_wm|ack_cnt\(2) & (\output_block_unit|output_block_wm|ack_cnt[1]~12\ $ (GND))) # (!\output_block_unit|output_block_wm|ack_cnt\(2) & 
-- (!\output_block_unit|output_block_wm|ack_cnt[1]~12\ & VCC))
-- \output_block_unit|output_block_wm|ack_cnt[2]~14\ = CARRY((\output_block_unit|output_block_wm|ack_cnt\(2) & !\output_block_unit|output_block_wm|ack_cnt[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|ack_cnt\(2),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|ack_cnt[1]~12\,
	combout => \output_block_unit|output_block_wm|ack_cnt[2]~13_combout\,
	cout => \output_block_unit|output_block_wm|ack_cnt[2]~14\);

-- Location: LCCOMB_X30_Y19_N16
\output_block_unit|output_block_wm|ack_cnt[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|ack_cnt[4]~17_combout\ = (\output_block_unit|output_block_wm|ack_cnt\(4) & (\output_block_unit|output_block_wm|ack_cnt[3]~16\ $ (GND))) # (!\output_block_unit|output_block_wm|ack_cnt\(4) & 
-- (!\output_block_unit|output_block_wm|ack_cnt[3]~16\ & VCC))
-- \output_block_unit|output_block_wm|ack_cnt[4]~18\ = CARRY((\output_block_unit|output_block_wm|ack_cnt\(4) & !\output_block_unit|output_block_wm|ack_cnt[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|ack_cnt\(4),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|ack_cnt[3]~16\,
	combout => \output_block_unit|output_block_wm|ack_cnt[4]~17_combout\,
	cout => \output_block_unit|output_block_wm|ack_cnt[4]~18\);

-- Location: LCCOMB_X30_Y19_N20
\output_block_unit|output_block_wm|ack_cnt[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|ack_cnt[6]~21_combout\ = (\output_block_unit|output_block_wm|ack_cnt\(6) & (\output_block_unit|output_block_wm|ack_cnt[5]~20\ $ (GND))) # (!\output_block_unit|output_block_wm|ack_cnt\(6) & 
-- (!\output_block_unit|output_block_wm|ack_cnt[5]~20\ & VCC))
-- \output_block_unit|output_block_wm|ack_cnt[6]~22\ = CARRY((\output_block_unit|output_block_wm|ack_cnt\(6) & !\output_block_unit|output_block_wm|ack_cnt[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|ack_cnt\(6),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|ack_cnt[5]~20\,
	combout => \output_block_unit|output_block_wm|ack_cnt[6]~21_combout\,
	cout => \output_block_unit|output_block_wm|ack_cnt[6]~22\);

-- Location: LCCOMB_X32_Y19_N10
\rx_path_unit|wishbone_master_inst|ack_cnt[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ack_cnt[5]~19_combout\ = (\rx_path_unit|wishbone_master_inst|ack_cnt\(5) & (!\rx_path_unit|wishbone_master_inst|ack_cnt[4]~18\)) # (!\rx_path_unit|wishbone_master_inst|ack_cnt\(5) & 
-- ((\rx_path_unit|wishbone_master_inst|ack_cnt[4]~18\) # (GND)))
-- \rx_path_unit|wishbone_master_inst|ack_cnt[5]~20\ = CARRY((!\rx_path_unit|wishbone_master_inst|ack_cnt[4]~18\) # (!\rx_path_unit|wishbone_master_inst|ack_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ack_cnt\(5),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|ack_cnt[4]~18\,
	combout => \rx_path_unit|wishbone_master_inst|ack_cnt[5]~19_combout\,
	cout => \rx_path_unit|wishbone_master_inst|ack_cnt[5]~20\);

-- Location: LCCOMB_X32_Y19_N14
\rx_path_unit|wishbone_master_inst|ack_cnt[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ack_cnt[7]~23_combout\ = (\rx_path_unit|wishbone_master_inst|ack_cnt\(7) & (!\rx_path_unit|wishbone_master_inst|ack_cnt[6]~22\)) # (!\rx_path_unit|wishbone_master_inst|ack_cnt\(7) & 
-- ((\rx_path_unit|wishbone_master_inst|ack_cnt[6]~22\) # (GND)))
-- \rx_path_unit|wishbone_master_inst|ack_cnt[7]~24\ = CARRY((!\rx_path_unit|wishbone_master_inst|ack_cnt[6]~22\) # (!\rx_path_unit|wishbone_master_inst|ack_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|ack_cnt\(7),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|ack_cnt[6]~22\,
	combout => \rx_path_unit|wishbone_master_inst|ack_cnt[7]~23_combout\,
	cout => \rx_path_unit|wishbone_master_inst|ack_cnt[7]~24\);

-- Location: LCCOMB_X32_Y19_N16
\rx_path_unit|wishbone_master_inst|ack_cnt[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ack_cnt[8]~25_combout\ = \rx_path_unit|wishbone_master_inst|ack_cnt\(8) $ (!\rx_path_unit|wishbone_master_inst|ack_cnt[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ack_cnt\(8),
	cin => \rx_path_unit|wishbone_master_inst|ack_cnt[7]~24\,
	combout => \rx_path_unit|wishbone_master_inst|ack_cnt[8]~25_combout\);

-- Location: LCCOMB_X34_Y19_N10
\rx_path_unit|wishbone_master_inst|len_cnt[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_cnt[0]~9_combout\ = \rx_path_unit|wishbone_master_inst|len_cnt\(0) $ (VCC)
-- \rx_path_unit|wishbone_master_inst|len_cnt[0]~10\ = CARRY(\rx_path_unit|wishbone_master_inst|len_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|len_cnt\(0),
	datad => VCC,
	combout => \rx_path_unit|wishbone_master_inst|len_cnt[0]~9_combout\,
	cout => \rx_path_unit|wishbone_master_inst|len_cnt[0]~10\);

-- Location: LCCOMB_X34_Y19_N12
\rx_path_unit|wishbone_master_inst|len_cnt[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_cnt[1]~11_combout\ = (\rx_path_unit|wishbone_master_inst|len_cnt\(1) & (!\rx_path_unit|wishbone_master_inst|len_cnt[0]~10\)) # (!\rx_path_unit|wishbone_master_inst|len_cnt\(1) & 
-- ((\rx_path_unit|wishbone_master_inst|len_cnt[0]~10\) # (GND)))
-- \rx_path_unit|wishbone_master_inst|len_cnt[1]~12\ = CARRY((!\rx_path_unit|wishbone_master_inst|len_cnt[0]~10\) # (!\rx_path_unit|wishbone_master_inst|len_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|len_cnt\(1),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|len_cnt[0]~10\,
	combout => \rx_path_unit|wishbone_master_inst|len_cnt[1]~11_combout\,
	cout => \rx_path_unit|wishbone_master_inst|len_cnt[1]~12\);

-- Location: LCCOMB_X34_Y19_N16
\rx_path_unit|wishbone_master_inst|len_cnt[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_cnt[3]~16_combout\ = (\rx_path_unit|wishbone_master_inst|len_cnt\(3) & (!\rx_path_unit|wishbone_master_inst|len_cnt[2]~15\)) # (!\rx_path_unit|wishbone_master_inst|len_cnt\(3) & 
-- ((\rx_path_unit|wishbone_master_inst|len_cnt[2]~15\) # (GND)))
-- \rx_path_unit|wishbone_master_inst|len_cnt[3]~17\ = CARRY((!\rx_path_unit|wishbone_master_inst|len_cnt[2]~15\) # (!\rx_path_unit|wishbone_master_inst|len_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|len_cnt\(3),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|len_cnt[2]~15\,
	combout => \rx_path_unit|wishbone_master_inst|len_cnt[3]~16_combout\,
	cout => \rx_path_unit|wishbone_master_inst|len_cnt[3]~17\);

-- Location: LCFF_X28_Y21_N13
\tx_path_unit|tx_ram_inst|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|data_out[0]~0_combout\,
	sdata => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(17),
	sload => \tx_path_unit|tx_ram_inst|ram_data~31_combout\,
	ena => \tx_path_unit|tx_mpe_inst|read_addr_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|data_out\(0));

-- Location: LCCOMB_X24_Y21_N6
\tx_path_unit|tx_mpe_inst|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Add1~6_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(3) & (!\tx_path_unit|tx_mpe_inst|Add1~5\)) # (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(3) & ((\tx_path_unit|tx_mpe_inst|Add1~5\) # (GND)))
-- \tx_path_unit|tx_mpe_inst|Add1~7\ = CARRY((!\tx_path_unit|tx_mpe_inst|Add1~5\) # (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|ram_addr_i\(3),
	datad => VCC,
	cin => \tx_path_unit|tx_mpe_inst|Add1~5\,
	combout => \tx_path_unit|tx_mpe_inst|Add1~6_combout\,
	cout => \tx_path_unit|tx_mpe_inst|Add1~7\);

-- Location: LCCOMB_X24_Y21_N8
\tx_path_unit|tx_mpe_inst|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Add1~8_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(4) & (\tx_path_unit|tx_mpe_inst|Add1~7\ $ (GND))) # (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(4) & (!\tx_path_unit|tx_mpe_inst|Add1~7\ & VCC))
-- \tx_path_unit|tx_mpe_inst|Add1~9\ = CARRY((\tx_path_unit|tx_mpe_inst|ram_addr_i\(4) & !\tx_path_unit|tx_mpe_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|ram_addr_i\(4),
	datad => VCC,
	cin => \tx_path_unit|tx_mpe_inst|Add1~7\,
	combout => \tx_path_unit|tx_mpe_inst|Add1~8_combout\,
	cout => \tx_path_unit|tx_mpe_inst|Add1~9\);

-- Location: LCCOMB_X40_Y23_N20
\intercon|watchdog_timer_inst|counter[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[3]~26_combout\ = (\intercon|watchdog_timer_inst|counter\(3) & (!\intercon|watchdog_timer_inst|counter[2]~25\)) # (!\intercon|watchdog_timer_inst|counter\(3) & ((\intercon|watchdog_timer_inst|counter[2]~25\) # (GND)))
-- \intercon|watchdog_timer_inst|counter[3]~27\ = CARRY((!\intercon|watchdog_timer_inst|counter[2]~25\) # (!\intercon|watchdog_timer_inst|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|counter\(3),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[2]~25\,
	combout => \intercon|watchdog_timer_inst|counter[3]~26_combout\,
	cout => \intercon|watchdog_timer_inst|counter[3]~27\);

-- Location: LCCOMB_X40_Y22_N6
\intercon|watchdog_timer_inst|counter[12]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[12]~44_combout\ = (\intercon|watchdog_timer_inst|counter\(12) & (\intercon|watchdog_timer_inst|counter[11]~43\ $ (GND))) # (!\intercon|watchdog_timer_inst|counter\(12) & (!\intercon|watchdog_timer_inst|counter[11]~43\ 
-- & VCC))
-- \intercon|watchdog_timer_inst|counter[12]~45\ = CARRY((\intercon|watchdog_timer_inst|counter\(12) & !\intercon|watchdog_timer_inst|counter[11]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|counter\(12),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[11]~43\,
	combout => \intercon|watchdog_timer_inst|counter[12]~44_combout\,
	cout => \intercon|watchdog_timer_inst|counter[12]~45\);

-- Location: LCCOMB_X40_Y22_N10
\intercon|watchdog_timer_inst|counter[14]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[14]~48_combout\ = (\intercon|watchdog_timer_inst|counter\(14) & (\intercon|watchdog_timer_inst|counter[13]~47\ $ (GND))) # (!\intercon|watchdog_timer_inst|counter\(14) & (!\intercon|watchdog_timer_inst|counter[13]~47\ 
-- & VCC))
-- \intercon|watchdog_timer_inst|counter[14]~49\ = CARRY((\intercon|watchdog_timer_inst|counter\(14) & !\intercon|watchdog_timer_inst|counter[13]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|counter\(14),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[13]~47\,
	combout => \intercon|watchdog_timer_inst|counter[14]~48_combout\,
	cout => \intercon|watchdog_timer_inst|counter[14]~49\);

-- Location: LCCOMB_X40_Y22_N12
\intercon|watchdog_timer_inst|counter[15]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[15]~50_combout\ = (\intercon|watchdog_timer_inst|counter\(15) & (!\intercon|watchdog_timer_inst|counter[14]~49\)) # (!\intercon|watchdog_timer_inst|counter\(15) & ((\intercon|watchdog_timer_inst|counter[14]~49\) # 
-- (GND)))
-- \intercon|watchdog_timer_inst|counter[15]~51\ = CARRY((!\intercon|watchdog_timer_inst|counter[14]~49\) # (!\intercon|watchdog_timer_inst|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|counter\(15),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[14]~49\,
	combout => \intercon|watchdog_timer_inst|counter[15]~50_combout\,
	cout => \intercon|watchdog_timer_inst|counter[15]~51\);

-- Location: LCCOMB_X40_Y22_N16
\intercon|watchdog_timer_inst|counter[17]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[17]~54_combout\ = (\intercon|watchdog_timer_inst|counter\(17) & (!\intercon|watchdog_timer_inst|counter[16]~53\)) # (!\intercon|watchdog_timer_inst|counter\(17) & ((\intercon|watchdog_timer_inst|counter[16]~53\) # 
-- (GND)))
-- \intercon|watchdog_timer_inst|counter[17]~55\ = CARRY((!\intercon|watchdog_timer_inst|counter[16]~53\) # (!\intercon|watchdog_timer_inst|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|counter\(17),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[16]~53\,
	combout => \intercon|watchdog_timer_inst|counter[17]~54_combout\,
	cout => \intercon|watchdog_timer_inst|counter[17]~55\);

-- Location: LCFF_X28_Y22_N9
\tx_path_unit|tx_crc_inst|crc_r[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_crc_inst|crc_c\(0),
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|tx_mpe_inst|ALT_INV_reset_crc~regout\,
	ena => \tx_path_unit|tx_crc_inst|crc_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_crc_inst|crc_r\(0));

-- Location: M4K_X26_Y21
\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "tx_path:tx_path_unit|ram_simple:tx_ram_inst|altsyncram:ram_data_rtl_0|altsyncram_v7i1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \tx_path_unit|wishbone_master_inst|ram_dout_valid~1_combout\,
	portbrewe => VCC,
	portbaddrstall => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_wirecell_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y21_N12
\tx_path_unit|tx_ram_inst|data_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|data_out[0]~0_combout\ = (\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & (\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # (!\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & 
-- ((\tx_path_unit|tx_ram_inst|ram_data~18_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|ram_data~17_regout\,
	datab => \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \tx_path_unit|tx_ram_inst|ram_data~18_regout\,
	combout => \tx_path_unit|tx_ram_inst|data_out[0]~0_combout\);

-- Location: LCFF_X28_Y21_N3
\tx_path_unit|tx_ram_inst|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|data_out[1]~1_combout\,
	sdata => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(18),
	sload => \tx_path_unit|tx_ram_inst|ram_data~31_combout\,
	ena => \tx_path_unit|tx_mpe_inst|read_addr_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|data_out\(1));

-- Location: LCFF_X45_Y18_N27
\rx_path_unit|ram_simple_inst|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|data_out[4]~4_combout\,
	sdata => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(21),
	sload => \rx_path_unit|ram_simple_inst|ram_data~31_combout\,
	ena => \rx_path_unit|wishbone_master_inst|STB_O~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|data_out\(4));

-- Location: LCCOMB_X37_Y18_N16
\output_block_unit|Add6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add6~16_combout\ = (\output_block_unit|requested_bytes\(8) & ((GND) # (!\output_block_unit|Add6~15\))) # (!\output_block_unit|requested_bytes\(8) & (\output_block_unit|Add6~15\ $ (GND)))
-- \output_block_unit|Add6~17\ = CARRY((\output_block_unit|requested_bytes\(8)) # (!\output_block_unit|Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|requested_bytes\(8),
	datad => VCC,
	cin => \output_block_unit|Add6~15\,
	combout => \output_block_unit|Add6~16_combout\,
	cout => \output_block_unit|Add6~17\);

-- Location: LCCOMB_X37_Y18_N18
\output_block_unit|Add6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add6~18_combout\ = \output_block_unit|Add6~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \output_block_unit|Add6~17\,
	combout => \output_block_unit|Add6~18_combout\);

-- Location: LCFF_X42_Y21_N25
\core_inst|read_controller_inst|read_controller_counter_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Add1~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|read_controller_inst|ALT_INV_State.send_data_to_wbm~regout\,
	ena => \core_inst|read_controller_inst|State~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|read_controller_counter_s\(2));

-- Location: LCCOMB_X38_Y18_N2
\output_block_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add0~2_combout\ = (\output_block_unit|requested_bytes\(1) & (!\output_block_unit|Add0~1\)) # (!\output_block_unit|requested_bytes\(1) & ((\output_block_unit|Add0~1\) # (GND)))
-- \output_block_unit|Add0~3\ = CARRY((!\output_block_unit|Add0~1\) # (!\output_block_unit|requested_bytes\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|requested_bytes\(1),
	datad => VCC,
	cin => \output_block_unit|Add0~1\,
	combout => \output_block_unit|Add0~2_combout\,
	cout => \output_block_unit|Add0~3\);

-- Location: LCCOMB_X38_Y18_N4
\output_block_unit|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add0~4_combout\ = (\output_block_unit|requested_bytes\(2) & (\output_block_unit|Add0~3\ $ (GND))) # (!\output_block_unit|requested_bytes\(2) & (!\output_block_unit|Add0~3\ & VCC))
-- \output_block_unit|Add0~5\ = CARRY((\output_block_unit|requested_bytes\(2) & !\output_block_unit|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|requested_bytes\(2),
	datad => VCC,
	cin => \output_block_unit|Add0~3\,
	combout => \output_block_unit|Add0~4_combout\,
	cout => \output_block_unit|Add0~5\);

-- Location: LCCOMB_X38_Y18_N8
\output_block_unit|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add0~8_combout\ = (\output_block_unit|requested_bytes\(4) & (\output_block_unit|Add0~7\ $ (GND))) # (!\output_block_unit|requested_bytes\(4) & (!\output_block_unit|Add0~7\ & VCC))
-- \output_block_unit|Add0~9\ = CARRY((\output_block_unit|requested_bytes\(4) & !\output_block_unit|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|requested_bytes\(4),
	datad => VCC,
	cin => \output_block_unit|Add0~7\,
	combout => \output_block_unit|Add0~8_combout\,
	cout => \output_block_unit|Add0~9\);

-- Location: LCCOMB_X38_Y17_N6
\output_block_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add1~6_combout\ = (\output_block_unit|Add0~12_combout\ & (!\output_block_unit|Add1~5\)) # (!\output_block_unit|Add0~12_combout\ & ((\output_block_unit|Add1~5\) # (GND)))
-- \output_block_unit|Add1~7\ = CARRY((!\output_block_unit|Add1~5\) # (!\output_block_unit|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add0~12_combout\,
	datad => VCC,
	cin => \output_block_unit|Add1~5\,
	combout => \output_block_unit|Add1~6_combout\,
	cout => \output_block_unit|Add1~7\);

-- Location: LCCOMB_X38_Y17_N14
\output_block_unit|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add3~0_combout\ = \output_block_unit|Add0~2_combout\ $ (VCC)
-- \output_block_unit|Add3~1\ = CARRY(\output_block_unit|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add0~2_combout\,
	datad => VCC,
	combout => \output_block_unit|Add3~0_combout\,
	cout => \output_block_unit|Add3~1\);

-- Location: LCCOMB_X38_Y17_N16
\output_block_unit|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add3~2_combout\ = (\output_block_unit|Add0~4_combout\ & (!\output_block_unit|Add3~1\)) # (!\output_block_unit|Add0~4_combout\ & ((\output_block_unit|Add3~1\) # (GND)))
-- \output_block_unit|Add3~3\ = CARRY((!\output_block_unit|Add3~1\) # (!\output_block_unit|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add0~4_combout\,
	datad => VCC,
	cin => \output_block_unit|Add3~1\,
	combout => \output_block_unit|Add3~2_combout\,
	cout => \output_block_unit|Add3~3\);

-- Location: LCCOMB_X38_Y17_N20
\output_block_unit|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add3~6_combout\ = (\output_block_unit|Add1~2_combout\ & (!\output_block_unit|Add3~5\)) # (!\output_block_unit|Add1~2_combout\ & ((\output_block_unit|Add3~5\) # (GND)))
-- \output_block_unit|Add3~7\ = CARRY((!\output_block_unit|Add3~5\) # (!\output_block_unit|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add1~2_combout\,
	datad => VCC,
	cin => \output_block_unit|Add3~5\,
	combout => \output_block_unit|Add3~6_combout\,
	cout => \output_block_unit|Add3~7\);

-- Location: LCCOMB_X38_Y17_N26
\output_block_unit|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add3~12_combout\ = (\output_block_unit|Add1~8_combout\ & (\output_block_unit|Add3~11\ $ (GND))) # (!\output_block_unit|Add1~8_combout\ & (!\output_block_unit|Add3~11\ & VCC))
-- \output_block_unit|Add3~13\ = CARRY((\output_block_unit|Add1~8_combout\ & !\output_block_unit|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add1~8_combout\,
	datad => VCC,
	cin => \output_block_unit|Add3~11\,
	combout => \output_block_unit|Add3~12_combout\,
	cout => \output_block_unit|Add3~13\);

-- Location: LCCOMB_X36_Y17_N0
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\ & (\output_block_unit|Add4~4_combout\ $ (VCC))) # 
-- (!\output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\ & (\output_block_unit|Add4~4_combout\ & VCC))
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\ & \output_block_unit|Add4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\,
	datab => \output_block_unit|Add4~4_combout\,
	datad => VCC,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X36_Y17_N8
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\output_block_unit|Mult0|mult_core|romout[0][9]~7_combout\ $ (\output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\ $ 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\output_block_unit|Mult0|mult_core|romout[0][9]~7_combout\ & ((\output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # (!\output_block_unit|Mult0|mult_core|romout[0][9]~7_combout\ & (\output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[0][9]~7_combout\,
	datab => \output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X36_Y17_N16
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\output_block_unit|Add3~0_combout\ $ (\output_block_unit|Mult0|mult_core|romout[1][9]~2_combout\ $ 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\output_block_unit|Add3~0_combout\ & ((\output_block_unit|Mult0|mult_core|romout[1][9]~2_combout\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # (!\output_block_unit|Add3~0_combout\ & (\output_block_unit|Mult0|mult_core|romout[1][9]~2_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add3~0_combout\,
	datab => \output_block_unit|Mult0|mult_core|romout[1][9]~2_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X36_Y17_N26
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\output_block_unit|Add4~8_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\output_block_unit|Add4~8_combout\ & 
-- ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\output_block_unit|Add4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add4~8_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X38_Y18_N16
\output_block_unit|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add0~16_combout\ = (\output_block_unit|requested_bytes\(8) & (\output_block_unit|Add0~15\ $ (GND))) # (!\output_block_unit|requested_bytes\(8) & (!\output_block_unit|Add0~15\ & VCC))
-- \output_block_unit|Add0~17\ = CARRY((\output_block_unit|requested_bytes\(8) & !\output_block_unit|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|requested_bytes\(8),
	datad => VCC,
	cin => \output_block_unit|Add0~15\,
	combout => \output_block_unit|Add0~16_combout\,
	cout => \output_block_unit|Add0~17\);

-- Location: LCCOMB_X38_Y17_N10
\output_block_unit|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add1~10_combout\ = (\output_block_unit|Add0~16_combout\ & (!\output_block_unit|Add1~9\)) # (!\output_block_unit|Add0~16_combout\ & ((\output_block_unit|Add1~9\) # (GND)))
-- \output_block_unit|Add1~11\ = CARRY((!\output_block_unit|Add1~9\) # (!\output_block_unit|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add0~16_combout\,
	datad => VCC,
	cin => \output_block_unit|Add1~9\,
	combout => \output_block_unit|Add1~10_combout\,
	cout => \output_block_unit|Add1~11\);

-- Location: LCCOMB_X35_Y17_N4
\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\output_block_unit|Mult0|mult_core|romout[2][2]~13_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # (!\output_block_unit|Mult0|mult_core|romout[2][2]~13_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\output_block_unit|Mult0|mult_core|romout[2][2]~13_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\output_block_unit|Mult0|mult_core|romout[2][2]~13_combout\ & ((!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[2][2]~13_combout\,
	datab => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X35_Y17_N14
\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ $ (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\,
	datab => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X35_Y17_N22
\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ & VCC))
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X35_Y16_N12
\output_block_unit|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~0_combout\ = \output_block_unit|wait_cycles\(0) $ (VCC)
-- \output_block_unit|Add5~1\ = CARRY(\output_block_unit|wait_cycles\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|wait_cycles\(0),
	datad => VCC,
	combout => \output_block_unit|Add5~0_combout\,
	cout => \output_block_unit|Add5~1\);

-- Location: LCCOMB_X35_Y16_N16
\output_block_unit|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~4_combout\ = (\output_block_unit|wait_cycles\(2) & ((GND) # (!\output_block_unit|Add5~3\))) # (!\output_block_unit|wait_cycles\(2) & (\output_block_unit|Add5~3\ $ (GND)))
-- \output_block_unit|Add5~5\ = CARRY((\output_block_unit|wait_cycles\(2)) # (!\output_block_unit|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(2),
	datad => VCC,
	cin => \output_block_unit|Add5~3\,
	combout => \output_block_unit|Add5~4_combout\,
	cout => \output_block_unit|Add5~5\);

-- Location: LCCOMB_X35_Y16_N20
\output_block_unit|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~8_combout\ = (\output_block_unit|wait_cycles\(4) & ((GND) # (!\output_block_unit|Add5~7\))) # (!\output_block_unit|wait_cycles\(4) & (\output_block_unit|Add5~7\ $ (GND)))
-- \output_block_unit|Add5~9\ = CARRY((\output_block_unit|wait_cycles\(4)) # (!\output_block_unit|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(4),
	datad => VCC,
	cin => \output_block_unit|Add5~7\,
	combout => \output_block_unit|Add5~8_combout\,
	cout => \output_block_unit|Add5~9\);

-- Location: LCCOMB_X35_Y16_N22
\output_block_unit|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~10_combout\ = (\output_block_unit|wait_cycles\(5) & (\output_block_unit|Add5~9\ & VCC)) # (!\output_block_unit|wait_cycles\(5) & (!\output_block_unit|Add5~9\))
-- \output_block_unit|Add5~11\ = CARRY((!\output_block_unit|wait_cycles\(5) & !\output_block_unit|Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(5),
	datad => VCC,
	cin => \output_block_unit|Add5~9\,
	combout => \output_block_unit|Add5~10_combout\,
	cout => \output_block_unit|Add5~11\);

-- Location: LCCOMB_X35_Y16_N26
\output_block_unit|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~14_combout\ = (\output_block_unit|wait_cycles\(7) & (\output_block_unit|Add5~13\ & VCC)) # (!\output_block_unit|wait_cycles\(7) & (!\output_block_unit|Add5~13\))
-- \output_block_unit|Add5~15\ = CARRY((!\output_block_unit|wait_cycles\(7) & !\output_block_unit|Add5~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|wait_cycles\(7),
	datad => VCC,
	cin => \output_block_unit|Add5~13\,
	combout => \output_block_unit|Add5~14_combout\,
	cout => \output_block_unit|Add5~15\);

-- Location: LCCOMB_X35_Y15_N0
\output_block_unit|Add5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~20_combout\ = (\output_block_unit|wait_cycles\(10) & ((GND) # (!\output_block_unit|Add5~19\))) # (!\output_block_unit|wait_cycles\(10) & (\output_block_unit|Add5~19\ $ (GND)))
-- \output_block_unit|Add5~21\ = CARRY((\output_block_unit|wait_cycles\(10)) # (!\output_block_unit|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(10),
	datad => VCC,
	cin => \output_block_unit|Add5~19\,
	combout => \output_block_unit|Add5~20_combout\,
	cout => \output_block_unit|Add5~21\);

-- Location: LCCOMB_X35_Y15_N10
\output_block_unit|Add5~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~30_combout\ = (\output_block_unit|wait_cycles\(15) & (\output_block_unit|Add5~29\ & VCC)) # (!\output_block_unit|wait_cycles\(15) & (!\output_block_unit|Add5~29\))
-- \output_block_unit|Add5~31\ = CARRY((!\output_block_unit|wait_cycles\(15) & !\output_block_unit|Add5~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(15),
	datad => VCC,
	cin => \output_block_unit|Add5~29\,
	combout => \output_block_unit|Add5~30_combout\,
	cout => \output_block_unit|Add5~31\);

-- Location: LCCOMB_X35_Y15_N16
\output_block_unit|Add5~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~36_combout\ = (\output_block_unit|wait_cycles\(18) & ((GND) # (!\output_block_unit|Add5~35\))) # (!\output_block_unit|wait_cycles\(18) & (\output_block_unit|Add5~35\ $ (GND)))
-- \output_block_unit|Add5~37\ = CARRY((\output_block_unit|wait_cycles\(18)) # (!\output_block_unit|Add5~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|wait_cycles\(18),
	datad => VCC,
	cin => \output_block_unit|Add5~35\,
	combout => \output_block_unit|Add5~36_combout\,
	cout => \output_block_unit|Add5~37\);

-- Location: LCCOMB_X35_Y15_N18
\output_block_unit|Add5~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~38_combout\ = (\output_block_unit|wait_cycles\(19) & (\output_block_unit|Add5~37\ & VCC)) # (!\output_block_unit|wait_cycles\(19) & (!\output_block_unit|Add5~37\))
-- \output_block_unit|Add5~39\ = CARRY((!\output_block_unit|wait_cycles\(19) & !\output_block_unit|Add5~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(19),
	datad => VCC,
	cin => \output_block_unit|Add5~37\,
	combout => \output_block_unit|Add5~38_combout\,
	cout => \output_block_unit|Add5~39\);

-- Location: LCCOMB_X35_Y15_N20
\output_block_unit|Add5~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~40_combout\ = \output_block_unit|Add5~39\ $ (\output_block_unit|wait_cycles\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|wait_cycles\(20),
	cin => \output_block_unit|Add5~39\,
	combout => \output_block_unit|Add5~40_combout\);

-- Location: LCCOMB_X28_Y21_N2
\tx_path_unit|tx_ram_inst|data_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|data_out[1]~1_combout\ = (\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & ((\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a1\))) # (!\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & 
-- (\tx_path_unit|tx_ram_inst|ram_data~19_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|ram_data~19_regout\,
	datab => \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a1\,
	datad => \tx_path_unit|tx_ram_inst|ram_data~17_regout\,
	combout => \tx_path_unit|tx_ram_inst|data_out[1]~1_combout\);

-- Location: LCFF_X28_Y21_N29
\tx_path_unit|tx_ram_inst|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|data_out[2]~2_combout\,
	sdata => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(19),
	sload => \tx_path_unit|tx_ram_inst|ram_data~31_combout\,
	ena => \tx_path_unit|tx_mpe_inst|read_addr_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|data_out\(2));

-- Location: LCFF_X25_Y19_N11
\tx_path_unit|tx_fifo_inst|dout[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|dout[5]~5_combout\,
	sdata => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(14),
	sload => \tx_path_unit|tx_fifo_inst|mem~24_combout\,
	ena => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|dout\(5));

-- Location: M4K_X52_Y18
\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "rx_path:rx_path_unit|ram_simple:ram_simple_inst|altsyncram:ram_data_rtl_0|altsyncram_oog1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \rx_path_unit|mp_dec_inst|write_en~regout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y18_N26
\rx_path_unit|ram_simple_inst|data_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|data_out[4]~4_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a4\))) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- (\rx_path_unit|ram_simple_inst|ram_data~22_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|ram_data~22_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a4\,
	combout => \rx_path_unit|ram_simple_inst|data_out[4]~4_combout\);

-- Location: LCCOMB_X42_Y21_N6
\core_inst|read_controller_inst|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Add1~0_combout\ = \core_inst|read_controller_inst|read_controller_counter_s\(0) $ (VCC)
-- \core_inst|read_controller_inst|Add1~1\ = CARRY(\core_inst|read_controller_inst|read_controller_counter_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datad => VCC,
	combout => \core_inst|read_controller_inst|Add1~0_combout\,
	cout => \core_inst|read_controller_inst|Add1~1\);

-- Location: LCCOMB_X42_Y21_N10
\core_inst|read_controller_inst|Add1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Add1~5_combout\ = (\core_inst|read_controller_inst|read_controller_counter_s\(2) & ((GND) # (!\core_inst|read_controller_inst|Add1~4\))) # (!\core_inst|read_controller_inst|read_controller_counter_s\(2) & 
-- (\core_inst|read_controller_inst|Add1~4\ $ (GND)))
-- \core_inst|read_controller_inst|Add1~6\ = CARRY((\core_inst|read_controller_inst|read_controller_counter_s\(2)) # (!\core_inst|read_controller_inst|Add1~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|read_controller_counter_s\(2),
	datad => VCC,
	cin => \core_inst|read_controller_inst|Add1~4\,
	combout => \core_inst|read_controller_inst|Add1~5_combout\,
	cout => \core_inst|read_controller_inst|Add1~6\);

-- Location: LCCOMB_X42_Y21_N12
\core_inst|read_controller_inst|Add1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Add1~7_combout\ = (\core_inst|read_controller_inst|read_controller_counter_s\(3) & (\core_inst|read_controller_inst|Add1~6\ & VCC)) # (!\core_inst|read_controller_inst|read_controller_counter_s\(3) & 
-- (!\core_inst|read_controller_inst|Add1~6\))
-- \core_inst|read_controller_inst|Add1~8\ = CARRY((!\core_inst|read_controller_inst|read_controller_counter_s\(3) & !\core_inst|read_controller_inst|Add1~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|read_controller_inst|read_controller_counter_s\(3),
	datad => VCC,
	cin => \core_inst|read_controller_inst|Add1~6\,
	combout => \core_inst|read_controller_inst|Add1~7_combout\,
	cout => \core_inst|read_controller_inst|Add1~8\);

-- Location: M4K_X52_Y26
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y22
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem~43_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y25
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y28
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y23
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y27
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y28
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y26
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCFF_X31_Y21_N11
\output_block_unit|fifo|dout[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|dout[1]~1_combout\,
	sdata => \output_block_unit|fifo|mem_rtl_0_bypass\(32),
	sload => \output_block_unit|fifo|mem~42_combout\,
	ena => \output_block_unit|fifo_rd_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|dout\(1));

-- Location: LCCOMB_X28_Y21_N28
\tx_path_unit|tx_ram_inst|data_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|data_out[2]~2_combout\ = (\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & (\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a2\)) # (!\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & 
-- ((\tx_path_unit|tx_ram_inst|ram_data~20_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|ram_data~17_regout\,
	datab => \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a2\,
	datad => \tx_path_unit|tx_ram_inst|ram_data~20_regout\,
	combout => \tx_path_unit|tx_ram_inst|data_out[2]~2_combout\);

-- Location: LCFF_X28_Y22_N3
\tx_path_unit|tx_crc_inst|crc_r[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_crc_inst|crc_c\(2),
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|tx_mpe_inst|ALT_INV_reset_crc~regout\,
	ena => \tx_path_unit|tx_crc_inst|crc_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_crc_inst|crc_r\(2));

-- Location: LCCOMB_X25_Y19_N10
\tx_path_unit|tx_fifo_inst|dout[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|dout[5]~5_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a5\))) # (!\output_block_unit|fifo|mem~24_regout\ & (\tx_path_unit|tx_fifo_inst|mem~19_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem~24_regout\,
	datab => \tx_path_unit|tx_fifo_inst|mem~19_regout\,
	datad => \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a5\,
	combout => \tx_path_unit|tx_fifo_inst|dout[5]~5_combout\);

-- Location: LCCOMB_X51_Y18_N16
\rx_path_unit|wishbone_master_inst|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add2~2_combout\ = (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(1) & (!\rx_path_unit|wishbone_master_inst|Add2~1\)) # (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(1) & 
-- ((\rx_path_unit|wishbone_master_inst|Add2~1\) # (GND)))
-- \rx_path_unit|wishbone_master_inst|Add2~3\ = CARRY((!\rx_path_unit|wishbone_master_inst|Add2~1\) # (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(1),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add2~1\,
	combout => \rx_path_unit|wishbone_master_inst|Add2~2_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add2~3\);

-- Location: LCCOMB_X51_Y18_N20
\rx_path_unit|wishbone_master_inst|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add2~6_combout\ = (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(3) & (!\rx_path_unit|wishbone_master_inst|Add2~5\)) # (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(3) & 
-- ((\rx_path_unit|wishbone_master_inst|Add2~5\) # (GND)))
-- \rx_path_unit|wishbone_master_inst|Add2~7\ = CARRY((!\rx_path_unit|wishbone_master_inst|Add2~5\) # (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(3),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add2~5\,
	combout => \rx_path_unit|wishbone_master_inst|Add2~6_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add2~7\);

-- Location: LCCOMB_X51_Y18_N24
\rx_path_unit|wishbone_master_inst|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add2~10_combout\ = (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(5) & (!\rx_path_unit|wishbone_master_inst|Add2~9\)) # (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(5) & 
-- ((\rx_path_unit|wishbone_master_inst|Add2~9\) # (GND)))
-- \rx_path_unit|wishbone_master_inst|Add2~11\ = CARRY((!\rx_path_unit|wishbone_master_inst|Add2~9\) # (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(5),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add2~9\,
	combout => \rx_path_unit|wishbone_master_inst|Add2~10_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add2~11\);

-- Location: M4K_X26_Y18
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y16
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem~43_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y29
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y25
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y25
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y29
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y30
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y26
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y21_N10
\output_block_unit|fifo|dout[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|dout[1]~1_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~11_combout\))) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- (\output_block_unit|fifo|mem~26_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem~26_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~11_combout\,
	combout => \output_block_unit|fifo|dout[1]~1_combout\);

-- Location: LCFF_X25_Y19_N23
\tx_path_unit|tx_fifo_inst|dout[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|dout[7]~7_combout\,
	sdata => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(16),
	sload => \tx_path_unit|tx_fifo_inst|mem~24_combout\,
	ena => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|dout\(7));

-- Location: M4K_X52_Y27
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y23
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem~43_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y29
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y33
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y22
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y32
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y33
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y21
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCFF_X24_Y22_N9
\tx_path_unit|tx_mpe_inst|data_crc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|data_crc[3]~0_combout\,
	sdata => \tx_path_unit|tx_ram_inst|data_out\(3),
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|tx_mpe_inst|data_crc[7]~18_combout\,
	sload => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|data_crc\(3));

-- Location: LCFF_X28_Y22_N5
\tx_path_unit|tx_crc_inst|crc_r[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_crc_inst|crc_c\(4),
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|tx_mpe_inst|ALT_INV_reset_crc~regout\,
	ena => \tx_path_unit|tx_crc_inst|crc_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_crc_inst|crc_r\(4));

-- Location: LCFF_X28_Y21_N27
\tx_path_unit|tx_ram_inst|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|data_out[5]~5_combout\,
	sdata => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(22),
	sload => \tx_path_unit|tx_ram_inst|ram_data~31_combout\,
	ena => \tx_path_unit|tx_mpe_inst|read_addr_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|data_out\(5));

-- Location: LCCOMB_X25_Y19_N22
\tx_path_unit|tx_fifo_inst|dout[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|dout[7]~7_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a7\))) # (!\output_block_unit|fifo|mem~24_regout\ & (\tx_path_unit|tx_fifo_inst|mem~21_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|mem~21_regout\,
	datab => \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a7\,
	datad => \output_block_unit|fifo|mem~24_regout\,
	combout => \tx_path_unit|tx_fifo_inst|dout[7]~7_combout\);

-- Location: LCCOMB_X24_Y22_N8
\tx_path_unit|tx_mpe_inst|data_crc[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc[3]~0_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & ((\tx_path_unit|tx_mpe_inst|len_blk\(3)))) # (!\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & (\tx_path_unit|tx_mpe_inst|addr_blk\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|addr_blk\(3),
	datab => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|len_blk\(3),
	combout => \tx_path_unit|tx_mpe_inst|data_crc[3]~0_combout\);

-- Location: M4K_X13_Y16
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y18
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LCFF_X24_Y22_N23
\tx_path_unit|tx_mpe_inst|data_crc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|data_crc[4]~1_combout\,
	sdata => \tx_path_unit|tx_ram_inst|data_out\(4),
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|tx_mpe_inst|data_crc[7]~18_combout\,
	sload => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|data_crc\(4));

-- Location: LCFF_X31_Y21_N13
\output_block_unit|fifo|dout[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|dout[4]~4_combout\,
	sdata => \output_block_unit|fifo|mem_rtl_0_bypass\(35),
	sload => \output_block_unit|fifo|mem~42_combout\,
	ena => \output_block_unit|fifo_rd_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|dout\(4));

-- Location: LCCOMB_X28_Y21_N26
\tx_path_unit|tx_ram_inst|data_out[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|data_out[5]~5_combout\ = (\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & (\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a5\)) # (!\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & 
-- ((\tx_path_unit|tx_ram_inst|ram_data~23_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|ram_data~17_regout\,
	datab => \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a5\,
	datad => \tx_path_unit|tx_ram_inst|ram_data~23_regout\,
	combout => \tx_path_unit|tx_ram_inst|data_out[5]~5_combout\);

-- Location: LCFF_X37_Y24_N21
\core_inst|write_controller_inst|all_data_rec_count_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|all_data_rec_count_s[0]~6_combout\,
	sdata => \~GND~combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \core_inst|write_controller_inst|ALT_INV_State.idle~regout\,
	ena => \core_inst|write_controller_inst|all_data_rec_count_s[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|all_data_rec_count_s\(0));

-- Location: LCFF_X37_Y24_N23
\core_inst|write_controller_inst|all_data_rec_count_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|all_data_rec_count_s[1]~11_combout\,
	sdata => \~GND~combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \core_inst|write_controller_inst|ALT_INV_State.idle~regout\,
	ena => \core_inst|write_controller_inst|all_data_rec_count_s[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|all_data_rec_count_s\(1));

-- Location: LCCOMB_X24_Y22_N22
\tx_path_unit|tx_mpe_inst|data_crc[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc[4]~1_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & ((\tx_path_unit|tx_mpe_inst|len_blk\(4)))) # (!\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & (\tx_path_unit|tx_mpe_inst|addr_blk\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|addr_blk\(4),
	datab => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|len_blk\(4),
	combout => \tx_path_unit|tx_mpe_inst|data_crc[4]~1_combout\);

-- Location: M4K_X52_Y13
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y13
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem~43_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y17
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y15
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y20
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y19
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y15
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y12
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y21_N12
\output_block_unit|fifo|dout[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|dout[4]~4_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~29_combout\))) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- (\output_block_unit|fifo|mem~29_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem~29_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~29_combout\,
	combout => \output_block_unit|fifo|dout[4]~4_combout\);

-- Location: LCFF_X31_Y21_N7
\output_block_unit|fifo|dout[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|dout[5]~5_combout\,
	sdata => \output_block_unit|fifo|mem_rtl_0_bypass\(36),
	sload => \output_block_unit|fifo|mem~42_combout\,
	ena => \output_block_unit|fifo_rd_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|dout\(5));

-- Location: LCFF_X24_Y22_N1
\tx_path_unit|tx_mpe_inst|data_crc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|data_crc[5]~2_combout\,
	sdata => \tx_path_unit|tx_ram_inst|data_out\(5),
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|tx_mpe_inst|data_crc[7]~18_combout\,
	sload => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|data_crc\(5));

-- Location: LCCOMB_X33_Y24_N10
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \core_inst|core_registers_inst|trigger_position_reg_2\(2) $ (VCC)
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\core_inst|core_registers_inst|trigger_position_reg_2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(2),
	datad => VCC,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X33_Y24_N12
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(3) & 
-- (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\core_inst|core_registers_inst|trigger_position_reg_2\(3) & 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\core_inst|core_registers_inst|trigger_position_reg_2\(3) & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|trigger_position_reg_2\(3),
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X33_Y24_N14
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(4) & ((GND) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\core_inst|core_registers_inst|trigger_position_reg_2\(4) & 
-- (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\core_inst|core_registers_inst|trigger_position_reg_2\(4)) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(4),
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X33_Y24_N16
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(5) & 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\core_inst|core_registers_inst|trigger_position_reg_2\(5) & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (!\core_inst|core_registers_inst|trigger_position_reg_2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|trigger_position_reg_2\(5),
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X33_Y24_N18
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(6) & 
-- (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\core_inst|core_registers_inst|trigger_position_reg_2\(6) & 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\core_inst|core_registers_inst|trigger_position_reg_2\(6) & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(6),
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X35_Y24_N16
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~0_combout\ = (((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~82_combout\) # 
-- (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~83_combout\)))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~1\ = CARRY((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~82_combout\) # 
-- (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~82_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~83_combout\,
	datad => VCC,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~0_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X35_Y24_N24
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~8_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~7\ & 
-- (((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~100_combout\) # (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~77_combout\)))) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~7\ & ((((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~100_combout\) # 
-- (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~77_combout\)))))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~9\ = CARRY((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~7\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~100_combout\) # (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~100_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~77_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~7\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~8_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~9\);

-- Location: LCCOMB_X36_Y24_N2
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~2_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~1\ & 
-- (((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~103_combout\) # (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~87_combout\)))) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~1\ & (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~103_combout\ & 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~87_combout\)))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~3\ = CARRY((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~103_combout\ & 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~87_combout\ & !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~103_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~87_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~1\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~2_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X36_Y24_N4
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~4_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~3\ & 
-- (((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~95_combout\) # (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~86_combout\)))) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~3\ & ((((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~95_combout\) # 
-- (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~86_combout\)))))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~5\ = CARRY((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~3\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~95_combout\) # (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~95_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~86_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~3\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~4_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X36_Y24_N6
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~6_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~94_combout\ & 
-- (((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~5\)))) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~94_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~85_combout\ & (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~5\)) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~85_combout\ & ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~5\) # (GND)))))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~7\ = CARRY(((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~94_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~85_combout\)) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~94_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~85_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~5\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~6_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~7\);

-- Location: LCCOMB_X37_Y24_N20
\core_inst|write_controller_inst|all_data_rec_count_s[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|all_data_rec_count_s[0]~6_combout\ = \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~12_combout\
-- \core_inst|write_controller_inst|all_data_rec_count_s[0]~7\ = CARRY(\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~12_combout\,
	combout => \core_inst|write_controller_inst|all_data_rec_count_s[0]~6_combout\,
	cout => \core_inst|write_controller_inst|all_data_rec_count_s[0]~7\);

-- Location: LCCOMB_X37_Y24_N22
\core_inst|write_controller_inst|all_data_rec_count_s[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|all_data_rec_count_s[1]~11_combout\ = ((\core_inst|write_controller_inst|State.set_configurations~regout\ $ (\core_inst|write_controller_inst|Add0~0_combout\ $ 
-- (\core_inst|write_controller_inst|all_data_rec_count_s[0]~7\)))) # (GND)
-- \core_inst|write_controller_inst|all_data_rec_count_s[1]~12\ = CARRY((\core_inst|write_controller_inst|State.set_configurations~regout\ & ((!\core_inst|write_controller_inst|all_data_rec_count_s[0]~7\) # 
-- (!\core_inst|write_controller_inst|Add0~0_combout\))) # (!\core_inst|write_controller_inst|State.set_configurations~regout\ & (!\core_inst|write_controller_inst|Add0~0_combout\ & !\core_inst|write_controller_inst|all_data_rec_count_s[0]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.set_configurations~regout\,
	datab => \core_inst|write_controller_inst|Add0~0_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|all_data_rec_count_s[0]~7\,
	combout => \core_inst|write_controller_inst|all_data_rec_count_s[1]~11_combout\,
	cout => \core_inst|write_controller_inst|all_data_rec_count_s[1]~12\);

-- Location: LCFF_X36_Y22_N7
\core_inst|write_controller_inst|trigger_type_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector25~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|core_registers_inst|ALT_INV_en_reg\(0),
	ena => \core_inst|write_controller_inst|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_type_s\(2));

-- Location: M4K_X26_Y12
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y13
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem~43_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y17
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y14
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y16
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y20
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y14
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y12
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y21_N6
\output_block_unit|fifo|dout[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|dout[5]~5_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~35_combout\)) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- ((\output_block_unit|fifo|mem~30_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~35_combout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \output_block_unit|fifo|mem~30_regout\,
	combout => \output_block_unit|fifo|dout[5]~5_combout\);

-- Location: LCCOMB_X24_Y22_N0
\tx_path_unit|tx_mpe_inst|data_crc[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc[5]~2_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & (\tx_path_unit|tx_mpe_inst|len_blk\(5))) # (!\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & ((\tx_path_unit|tx_mpe_inst|addr_blk\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|len_blk\(5),
	datab => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|addr_blk\(5),
	combout => \tx_path_unit|tx_mpe_inst|data_crc[5]~2_combout\);

-- Location: LCFF_X31_Y21_N21
\output_block_unit|fifo|dout[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|dout[6]~6_combout\,
	sdata => \output_block_unit|fifo|mem_rtl_0_bypass\(37),
	sload => \output_block_unit|fifo|mem~42_combout\,
	ena => \output_block_unit|fifo_rd_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|dout\(6));

-- Location: M4K_X26_Y23
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y24
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem~43_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y28
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y32
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y22
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y32
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y31
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y19
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y21_N20
\output_block_unit|fifo|dout[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|dout[6]~6_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~41_combout\))) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- (\output_block_unit|fifo|mem~31_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem~31_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~41_combout\,
	combout => \output_block_unit|fifo|dout[6]~6_combout\);

-- Location: M4K_X52_Y21
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \core_inst|write_controller_inst|din_valid~regout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X48_Y21_N27
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[1]~1_combout\,
	sdata => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(10),
	sload => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24_combout\,
	ena => \core_inst|read_controller_inst|aout_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(1));

-- Location: LCCOMB_X44_Y22_N14
\signal_generator_inst|signal_generator_inst|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Add0~6_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(3) & (!\signal_generator_inst|signal_generator_inst|Add0~5\)) # (!\signal_generator_inst|signal_generator_inst|data_counter_s\(3) 
-- & ((\signal_generator_inst|signal_generator_inst|Add0~5\) # (GND)))
-- \signal_generator_inst|signal_generator_inst|Add0~7\ = CARRY((!\signal_generator_inst|signal_generator_inst|Add0~5\) # (!\signal_generator_inst|signal_generator_inst|data_counter_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(3),
	datad => VCC,
	cin => \signal_generator_inst|signal_generator_inst|Add0~5\,
	combout => \signal_generator_inst|signal_generator_inst|Add0~6_combout\,
	cout => \signal_generator_inst|signal_generator_inst|Add0~7\);

-- Location: LCCOMB_X44_Y22_N20
\signal_generator_inst|signal_generator_inst|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Add0~12_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(6) & (\signal_generator_inst|signal_generator_inst|Add0~11\ $ (GND))) # 
-- (!\signal_generator_inst|signal_generator_inst|data_counter_s\(6) & (!\signal_generator_inst|signal_generator_inst|Add0~11\ & VCC))
-- \signal_generator_inst|signal_generator_inst|Add0~13\ = CARRY((\signal_generator_inst|signal_generator_inst|data_counter_s\(6) & !\signal_generator_inst|signal_generator_inst|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \signal_generator_inst|signal_generator_inst|data_counter_s\(6),
	datad => VCC,
	cin => \signal_generator_inst|signal_generator_inst|Add0~11\,
	combout => \signal_generator_inst|signal_generator_inst|Add0~12_combout\,
	cout => \signal_generator_inst|signal_generator_inst|Add0~13\);

-- Location: LCCOMB_X44_Y22_N22
\signal_generator_inst|signal_generator_inst|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Add0~14_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(7) & (!\signal_generator_inst|signal_generator_inst|Add0~13\)) # 
-- (!\signal_generator_inst|signal_generator_inst|data_counter_s\(7) & ((\signal_generator_inst|signal_generator_inst|Add0~13\) # (GND)))
-- \signal_generator_inst|signal_generator_inst|Add0~15\ = CARRY((!\signal_generator_inst|signal_generator_inst|Add0~13\) # (!\signal_generator_inst|signal_generator_inst|data_counter_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(7),
	datad => VCC,
	cin => \signal_generator_inst|signal_generator_inst|Add0~13\,
	combout => \signal_generator_inst|signal_generator_inst|Add0~14_combout\,
	cout => \signal_generator_inst|signal_generator_inst|Add0~15\);

-- Location: LCCOMB_X44_Y22_N24
\signal_generator_inst|signal_generator_inst|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Add0~16_combout\ = \signal_generator_inst|signal_generator_inst|Add0~15\ $ (!\signal_generator_inst|signal_generator_inst|data_counter_s\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \signal_generator_inst|signal_generator_inst|data_counter_s\(8),
	cin => \signal_generator_inst|signal_generator_inst|Add0~15\,
	combout => \signal_generator_inst|signal_generator_inst|Add0~16_combout\);

-- Location: LCCOMB_X48_Y21_N26
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[1]~1_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a1\))) # 
-- (!\output_block_unit|fifo|mem~24_regout\ & (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~15_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~15_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a1\,
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[1]~1_combout\);

-- Location: LCFF_X34_Y22_N13
\core_inst|write_controller_inst|trigger_position_s[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|Selector18~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|core_registers_inst|ALT_INV_en_reg\(0),
	sload => VCC,
	ena => \core_inst|write_controller_inst|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_position_s\(6));

-- Location: LCFF_X34_Y22_N11
\core_inst|write_controller_inst|trigger_position_s[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|Selector21~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|core_registers_inst|ALT_INV_en_reg\(0),
	sload => VCC,
	ena => \core_inst|write_controller_inst|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_position_s\(3));

-- Location: LCCOMB_X34_Y22_N18
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \core_inst|write_controller_inst|trigger_position_s\(2) $ (VCC)
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\core_inst|write_controller_inst|trigger_position_s\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|trigger_position_s\(2),
	datad => VCC,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCFF_X35_Y22_N5
\core_inst|write_controller_inst|trigger_position_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|Selector23~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|core_registers_inst|ALT_INV_en_reg\(0),
	sload => VCC,
	ena => \core_inst|write_controller_inst|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_position_s\(1));

-- Location: LCCOMB_X35_Y22_N18
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~0_combout\ = (((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~74_combout\) # 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~75_combout\)))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~1\ = CARRY((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~74_combout\) # 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~74_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~75_combout\,
	datad => VCC,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~0_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X35_Y22_N20
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~2_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~1\ & 
-- (((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~73_combout\) # (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~72_combout\)))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~1\ & (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~73_combout\ & 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~72_combout\)))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~3\ = CARRY((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~73_combout\ & 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~72_combout\ & !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~73_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~72_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~1\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~2_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X35_Y22_N22
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~4_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~3\ & 
-- ((((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~70_combout\) # (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~71_combout\))))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~3\ & ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~70_combout\) # 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~71_combout\) # (GND))))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~5\ = CARRY((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~70_combout\) # 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~71_combout\) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~70_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~71_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~3\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~4_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X35_Y22_N24
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~6_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~68_combout\ & 
-- (((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~5\)))) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~68_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~69_combout\ & (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~5\)) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~69_combout\ & ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~5\) # (GND)))))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~7\ = CARRY(((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~68_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~69_combout\)) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~68_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~69_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~5\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~6_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~7\);

-- Location: LCCOMB_X35_Y22_N26
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~8_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~7\ & 
-- (((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~66_combout\) # (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~67_combout\)))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~7\ & ((((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~66_combout\) # 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~67_combout\)))))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~9\ = CARRY((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~7\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~66_combout\) # (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~66_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~67_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~7\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~8_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~9\);

-- Location: LCCOMB_X35_Y21_N10
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~0_combout\ = (((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~83_combout\) # 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~82_combout\)))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~1\ = CARRY((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~83_combout\) # 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~83_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~82_combout\,
	datad => VCC,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~0_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X35_Y21_N12
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~2_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~1\ & 
-- (((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~80_combout\) # (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~81_combout\)))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~1\ & (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~80_combout\ & 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~81_combout\)))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~3\ = CARRY((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~80_combout\ & 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~81_combout\ & !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~80_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~81_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~1\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~2_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X35_Y21_N14
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~4_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~3\ & 
-- ((((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~102_combout\) # (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~79_combout\))))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~3\ & ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~102_combout\) # 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~79_combout\) # (GND))))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~5\ = CARRY((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~102_combout\) # 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~79_combout\) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~102_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~79_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~3\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~4_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X35_Y21_N16
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~6_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~78_combout\ & 
-- (((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~5\)))) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~78_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~101_combout\ & (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~5\)) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~101_combout\ & ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~5\) # (GND)))))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~7\ = CARRY(((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~78_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~101_combout\)) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~78_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~101_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~5\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~6_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~7\);

-- Location: LCCOMB_X35_Y21_N18
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~8_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~7\ & 
-- (((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~100_combout\) # (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~77_combout\)))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~7\ & ((((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~100_combout\) # 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~77_combout\)))))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~9\ = CARRY((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~7\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~100_combout\) # (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~100_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~77_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~7\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~8_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~9\);

-- Location: LCCOMB_X35_Y21_N20
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~11_cout\ = CARRY((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~99_combout\ & 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~76_combout\ & !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~99_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~76_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~9\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~11_cout\);

-- Location: LCCOMB_X35_Y21_N22
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\ = \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~11_cout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\);

-- Location: LCCOMB_X36_Y21_N10
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~0_combout\ = (((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~88_combout\) # 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~104_combout\)))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~1\ = CARRY((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~88_combout\) # 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~88_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~104_combout\,
	datad => VCC,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~0_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X36_Y21_N12
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~2_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~1\ & 
-- (((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~87_combout\) # (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~103_combout\)))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~1\ & (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~87_combout\ & 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~103_combout\)))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~3\ = CARRY((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~87_combout\ & 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~103_combout\ & !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~87_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~103_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~1\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~2_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X36_Y21_N14
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~4_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~3\ & 
-- (((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~86_combout\) # (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~95_combout\)))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~3\ & ((((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~86_combout\) # 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~95_combout\)))))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~5\ = CARRY((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~3\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~86_combout\) # (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~86_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~95_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~3\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~4_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X36_Y21_N16
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~6_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~94_combout\ & 
-- (((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~5\)))) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~94_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~85_combout\ & (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~5\)) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~85_combout\ & ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~5\) # (GND)))))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~7\ = CARRY(((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~94_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~85_combout\)) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~94_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~85_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~5\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~6_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~7\);

-- Location: LCCOMB_X36_Y21_N18
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~9_cout\ = CARRY((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~84_combout\) # 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~93_combout\) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~84_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~93_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~7\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~9_cout\);

-- Location: LCCOMB_X36_Y21_N20
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\ = !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~9_cout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\);

-- Location: LCCOMB_X37_Y21_N0
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~1_cout\ = CARRY(!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\,
	datad => VCC,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~1_cout\);

-- Location: LCCOMB_X37_Y21_N2
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~3_cout\ = CARRY((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\ & 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~92_combout\ & !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~92_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~1_cout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~3_cout\);

-- Location: LCCOMB_X37_Y21_N4
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~5_cout\ = CARRY((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~3_cout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~98_combout\) # (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~98_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~91_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~3_cout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~5_cout\);

-- Location: LCCOMB_X37_Y21_N6
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~7_cout\ = CARRY(((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~97_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~90_combout\)) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~97_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~90_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~5_cout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X37_Y21_N8
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~9_cout\ = CARRY((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~96_combout\) # 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~89_combout\) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~96_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~89_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~7_cout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~9_cout\);

-- Location: LCCOMB_X37_Y21_N10
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~10_combout\ = !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~9_cout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~10_combout\);

-- Location: LCCOMB_X37_Y21_N16
\core_inst|write_controller_inst|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Add5~0_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~10_combout\ & ((\core_inst|write_controller_inst|trigger_address_s\(0)) # (GND))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~10_combout\ & (\core_inst|write_controller_inst|trigger_address_s\(0) $ (VCC)))
-- \core_inst|write_controller_inst|Add5~1\ = CARRY((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~10_combout\) # (\core_inst|write_controller_inst|trigger_address_s\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~10_combout\,
	datab => \core_inst|write_controller_inst|trigger_address_s\(0),
	datad => VCC,
	combout => \core_inst|write_controller_inst|Add5~0_combout\,
	cout => \core_inst|write_controller_inst|Add5~1\);

-- Location: LCFF_X48_Y21_N5
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[4]~4_combout\,
	sdata => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(13),
	sload => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24_combout\,
	ena => \core_inst|read_controller_inst|aout_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(4));

-- Location: LCCOMB_X48_Y21_N4
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[4]~4_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a4\)) # 
-- (!\output_block_unit|fifo|mem~24_regout\ & ((\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~18_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a4\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~18_regout\,
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[4]~4_combout\);

-- Location: LCFF_X48_Y21_N23
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[5]~5_combout\,
	sdata => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(14),
	sload => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24_combout\,
	ena => \core_inst|read_controller_inst|aout_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(5));

-- Location: LCCOMB_X48_Y21_N22
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[5]~5_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a5\)) # 
-- (!\output_block_unit|fifo|mem~24_regout\ & ((\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~19_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a5\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~19_regout\,
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[5]~5_combout\);

-- Location: LCFF_X48_Y21_N9
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[6]~6_combout\,
	sdata => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(15),
	sload => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24_combout\,
	ena => \core_inst|read_controller_inst|aout_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(6));

-- Location: LCCOMB_X48_Y21_N8
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[6]~6_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a6\)) # 
-- (!\output_block_unit|fifo|mem~24_regout\ & ((\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~20_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a6\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~20_regout\,
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[6]~6_combout\);

-- Location: LCFF_X48_Y21_N11
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[7]~7_combout\,
	sdata => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(16),
	sload => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24_combout\,
	ena => \core_inst|read_controller_inst|aout_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(7));

-- Location: LCCOMB_X48_Y21_N10
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[7]~7_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a7\))) # 
-- (!\output_block_unit|fifo|mem~24_regout\ & (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~21_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~21_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a7\,
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[7]~7_combout\);

-- Location: LCFF_X34_Y23_N11
\rx_path_unit|error_register_inst|err_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|error_register_inst|err_reg~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|error_register_inst|err_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|error_register_inst|err_reg\(0));

-- Location: LCFF_X34_Y23_N17
\rx_path_unit|error_register_inst|read_sig\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|error_register_inst|read_proc~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|error_register_inst|read_sig~regout\);

-- Location: LCCOMB_X34_Y23_N10
\rx_path_unit|error_register_inst|err_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|error_register_inst|err_reg~4_combout\ = (\rx_path_unit|uart_rx_inst|stop_bit_err~regout\) # ((!\rx_path_unit|error_register_inst|read_sig~regout\ & \rx_path_unit|error_register_inst|err_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|error_register_inst|read_sig~regout\,
	datac => \rx_path_unit|error_register_inst|err_reg\(0),
	datad => \rx_path_unit|uart_rx_inst|stop_bit_err~regout\,
	combout => \rx_path_unit|error_register_inst|err_reg~4_combout\);

-- Location: LCFF_X27_Y21_N11
\tx_path_unit|tx_fifo_inst|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|count[1]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|count\(1));

-- Location: LCFF_X27_Y20_N29
\tx_path_unit|tx_uart_inst|sample_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sample_cnt~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sample_cnt\(6));

-- Location: LCFF_X27_Y20_N23
\tx_path_unit|tx_uart_inst|sample_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sample_cnt~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sample_cnt\(8));

-- Location: LCFF_X27_Y20_N27
\tx_path_unit|tx_uart_inst|sample_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sample_cnt~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sample_cnt\(7));

-- Location: LCFF_X27_Y20_N1
\tx_path_unit|tx_uart_inst|sample_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sample_cnt~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sample_cnt\(5));

-- Location: LCCOMB_X27_Y20_N2
\tx_path_unit|tx_uart_inst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Equal0~0_combout\ = ((\tx_path_unit|tx_uart_inst|sample_cnt\(6)) # ((!\tx_path_unit|tx_uart_inst|sample_cnt\(8)) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(5)))) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|sample_cnt\(7),
	datab => \tx_path_unit|tx_uart_inst|sample_cnt\(6),
	datac => \tx_path_unit|tx_uart_inst|sample_cnt\(5),
	datad => \tx_path_unit|tx_uart_inst|sample_cnt\(8),
	combout => \tx_path_unit|tx_uart_inst|Equal0~0_combout\);

-- Location: LCFF_X28_Y20_N13
\tx_path_unit|tx_uart_inst|sample_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sample_cnt~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sample_cnt\(2));

-- Location: LCFF_X28_Y19_N9
\tx_path_unit|tx_uart_inst|pos_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|pos_cnt~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|pos_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|pos_cnt\(0));

-- Location: LCFF_X43_Y20_N27
\rx_path_unit|mp_dec_inst|crc_blk[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|crc_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|crc_blk\(0));

-- Location: LCFF_X43_Y20_N13
\rx_path_unit|mp_dec_inst|crc_blk[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|crc_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|crc_blk\(1));

-- Location: LCFF_X44_Y20_N9
\rx_path_unit|crc_gen_inst|crc_r[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|crc_gen_inst|crc_r~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|crc_gen_inst|crc_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|crc_gen_inst|crc_r\(1));

-- Location: LCCOMB_X43_Y20_N12
\rx_path_unit|mp_dec_inst|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal4~0_combout\ = (\rx_path_unit|crc_gen_inst|crc_r\(0) & (\rx_path_unit|mp_dec_inst|crc_blk\(0) & (\rx_path_unit|crc_gen_inst|crc_r\(1) $ (\rx_path_unit|mp_dec_inst|crc_blk\(1))))) # (!\rx_path_unit|crc_gen_inst|crc_r\(0) & 
-- (!\rx_path_unit|mp_dec_inst|crc_blk\(0) & (\rx_path_unit|crc_gen_inst|crc_r\(1) $ (\rx_path_unit|mp_dec_inst|crc_blk\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|crc_gen_inst|crc_r\(0),
	datab => \rx_path_unit|crc_gen_inst|crc_r\(1),
	datac => \rx_path_unit|mp_dec_inst|crc_blk\(1),
	datad => \rx_path_unit|mp_dec_inst|crc_blk\(0),
	combout => \rx_path_unit|mp_dec_inst|Equal4~0_combout\);

-- Location: LCFF_X43_Y20_N7
\rx_path_unit|mp_dec_inst|crc_blk[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|crc_blk[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|crc_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|crc_blk\(2));

-- Location: LCFF_X43_Y20_N11
\rx_path_unit|mp_dec_inst|crc_blk[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|crc_blk[4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|crc_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|crc_blk\(4));

-- Location: LCFF_X44_Y20_N3
\rx_path_unit|crc_gen_inst|crc_r[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|crc_gen_inst|crc_r~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|crc_gen_inst|crc_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|crc_gen_inst|crc_r\(6));

-- Location: LCCOMB_X36_Y20_N10
\core_inst|core_registers_inst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|Equal0~0_combout\ = (!\intercon|adr_sig\(6) & (!\intercon|adr_sig\(5) & (!\intercon|adr_sig\(4) & !\intercon|adr_sig\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|adr_sig\(6),
	datab => \intercon|adr_sig\(5),
	datac => \intercon|adr_sig\(4),
	datad => \intercon|adr_sig\(7),
	combout => \core_inst|core_registers_inst|Equal0~0_combout\);

-- Location: LCCOMB_X37_Y23_N10
\core_inst|core_registers_inst|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|Equal0~1_combout\ = (!\intercon|adr_sig\(3) & \core_inst|core_registers_inst|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \intercon|adr_sig\(3),
	datad => \core_inst|core_registers_inst|Equal0~0_combout\,
	combout => \core_inst|core_registers_inst|Equal0~1_combout\);

-- Location: LCCOMB_X34_Y23_N16
\rx_path_unit|error_register_inst|read_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|error_register_inst|read_proc~0_combout\ = (\core_inst|core_registers_inst|Equal0~2_combout\ & (\intercon|Equal2~0_combout\ & (\output_block_unit|fifo_rd_en~0_combout\ & !\intercon|we_sig~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|Equal0~2_combout\,
	datab => \intercon|Equal2~0_combout\,
	datac => \output_block_unit|fifo_rd_en~0_combout\,
	datad => \intercon|we_sig~regout\,
	combout => \rx_path_unit|error_register_inst|read_proc~0_combout\);

-- Location: LCFF_X33_Y20_N13
\rx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|wm_state~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\);

-- Location: LCCOMB_X31_Y20_N12
\output_block_unit|output_block_wm|CYC_O~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|CYC_O~1_combout\ = (!\output_block_unit|output_block_wm|WideOr1~0_combout\ & (!\output_block_unit|output_block_wm|wm_state.stall_rd_st~regout\ & !\output_block_unit|output_block_wm|wm_state.read_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|WideOr1~0_combout\,
	datac => \output_block_unit|output_block_wm|wm_state.stall_rd_st~regout\,
	datad => \output_block_unit|output_block_wm|wm_state.read_st~regout\,
	combout => \output_block_unit|output_block_wm|CYC_O~1_combout\);

-- Location: LCCOMB_X31_Y20_N2
\intercon|stb_sig~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|stb_sig~0_combout\ = (!\intercon|intercon_state.master_1_st~regout\ & ((\intercon|intercon_state.master_2_st~regout\ & ((!\tx_path_unit|wishbone_master_inst|CYC_O~0_combout\))) # (!\intercon|intercon_state.master_2_st~regout\ & 
-- (!\output_block_unit|output_block_wm|CYC_O~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|CYC_O~1_combout\,
	datab => \intercon|intercon_state.master_1_st~regout\,
	datac => \tx_path_unit|wishbone_master_inst|CYC_O~0_combout\,
	datad => \intercon|intercon_state.master_2_st~regout\,
	combout => \intercon|stb_sig~0_combout\);

-- Location: LCFF_X54_Y18_N5
\rx_path_unit|uart_rx_inst|sample_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector18~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|sample_cnt[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|sample_cnt\(8));

-- Location: LCCOMB_X48_Y20_N20
\rx_path_unit|uart_rx_inst|stop_bit_err~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|stop_bit_err~2_combout\ = (\rx_path_unit|uart_rx_inst|stop_bit_err~regout\) # ((\rx_path_unit|uart_rx_inst|stop_bit_err~1_combout\ & \rx_path_unit|uart_rx_inst|stop_bit_err~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|stop_bit_err~1_combout\,
	datac => \rx_path_unit|uart_rx_inst|stop_bit_err~regout\,
	datad => \rx_path_unit|uart_rx_inst|stop_bit_err~0_combout\,
	combout => \rx_path_unit|uart_rx_inst|stop_bit_err~2_combout\);

-- Location: LCFF_X27_Y19_N7
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_fifo_inst|write_addr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(1));

-- Location: LCFF_X27_Y19_N11
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_fifo_inst|write_addr\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(7));

-- Location: LCFF_X27_Y19_N13
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_fifo_inst|write_addr\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(5));

-- Location: LCCOMB_X27_Y19_N12
\tx_path_unit|tx_fifo_inst|mem~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem~23_combout\ = (\tx_path_unit|tx_fifo_inst|read_addr_dup\(2) & (\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(5) & (\tx_path_unit|tx_fifo_inst|read_addr_dup\(3) $ (!\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(7))))) # 
-- (!\tx_path_unit|tx_fifo_inst|read_addr_dup\(2) & (!\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(5) & (\tx_path_unit|tx_fifo_inst|read_addr_dup\(3) $ (!\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|read_addr_dup\(2),
	datab => \tx_path_unit|tx_fifo_inst|read_addr_dup\(3),
	datac => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(5),
	datad => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(7),
	combout => \tx_path_unit|tx_fifo_inst|mem~23_combout\);

-- Location: LCCOMB_X27_Y21_N12
\tx_path_unit|tx_fifo_inst|count[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|count[1]~1_combout\ = (\tx_path_unit|tx_mpe_inst|dout_valid_i~regout\ & (!\tx_path_unit|tx_fifo_inst|Equal3~0_combout\ & (\tx_path_unit|tx_fifo_inst|count\(1) $ (\tx_path_unit|tx_fifo_inst|count\(0))))) # 
-- (!\tx_path_unit|tx_mpe_inst|dout_valid_i~regout\ & (\tx_path_unit|tx_fifo_inst|count\(1) $ (((!\tx_path_unit|tx_fifo_inst|count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|count\(1),
	datab => \tx_path_unit|tx_fifo_inst|Equal3~0_combout\,
	datac => \tx_path_unit|tx_fifo_inst|count\(0),
	datad => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	combout => \tx_path_unit|tx_fifo_inst|count[1]~1_combout\);

-- Location: LCCOMB_X27_Y21_N10
\tx_path_unit|tx_fifo_inst|count[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|count[1]~3_combout\ = (\tx_path_unit|tx_fifo_inst|count[1]~2_combout\ & ((\tx_path_unit|tx_fifo_inst|count\(1)))) # (!\tx_path_unit|tx_fifo_inst|count[1]~2_combout\ & (\tx_path_unit|tx_fifo_inst|count[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|count[1]~1_combout\,
	datac => \tx_path_unit|tx_fifo_inst|count\(1),
	datad => \tx_path_unit|tx_fifo_inst|count[1]~2_combout\,
	combout => \tx_path_unit|tx_fifo_inst|count[1]~3_combout\);

-- Location: LCCOMB_X27_Y20_N28
\tx_path_unit|tx_uart_inst|sample_cnt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sample_cnt~1_combout\ = (\tx_path_unit|tx_uart_inst|Add0~12_combout\ & \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_uart_inst|Add0~12_combout\,
	datad => \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\,
	combout => \tx_path_unit|tx_uart_inst|sample_cnt~1_combout\);

-- Location: LCCOMB_X27_Y20_N22
\tx_path_unit|tx_uart_inst|sample_cnt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sample_cnt~2_combout\ = (\tx_path_unit|tx_uart_inst|Add0~16_combout\ & \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_uart_inst|Add0~16_combout\,
	datad => \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\,
	combout => \tx_path_unit|tx_uart_inst|sample_cnt~2_combout\);

-- Location: LCCOMB_X27_Y20_N26
\tx_path_unit|tx_uart_inst|sample_cnt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sample_cnt~3_combout\ = (\tx_path_unit|tx_uart_inst|Add0~14_combout\ & \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|Add0~14_combout\,
	datad => \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\,
	combout => \tx_path_unit|tx_uart_inst|sample_cnt~3_combout\);

-- Location: LCCOMB_X27_Y20_N0
\tx_path_unit|tx_uart_inst|sample_cnt~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sample_cnt~4_combout\ = (\tx_path_unit|tx_uart_inst|Add0~10_combout\ & \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_uart_inst|Add0~10_combout\,
	datad => \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\,
	combout => \tx_path_unit|tx_uart_inst|sample_cnt~4_combout\);

-- Location: LCCOMB_X28_Y20_N12
\tx_path_unit|tx_uart_inst|sample_cnt~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sample_cnt~6_combout\ = (\tx_path_unit|tx_uart_inst|Add0~4_combout\ & \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|Add0~4_combout\,
	datad => \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\,
	combout => \tx_path_unit|tx_uart_inst|sample_cnt~6_combout\);

-- Location: LCCOMB_X28_Y19_N10
\tx_path_unit|tx_uart_inst|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Add1~0_combout\ = \tx_path_unit|tx_uart_inst|pos_cnt\(3) $ (((\tx_path_unit|tx_uart_inst|pos_cnt\(0) & (\tx_path_unit|tx_uart_inst|pos_cnt\(2) & \tx_path_unit|tx_uart_inst|pos_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|pos_cnt\(0),
	datab => \tx_path_unit|tx_uart_inst|pos_cnt\(2),
	datac => \tx_path_unit|tx_uart_inst|pos_cnt\(1),
	datad => \tx_path_unit|tx_uart_inst|pos_cnt\(3),
	combout => \tx_path_unit|tx_uart_inst|Add1~0_combout\);

-- Location: LCCOMB_X28_Y19_N8
\tx_path_unit|tx_uart_inst|pos_cnt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|pos_cnt~2_combout\ = (!\tx_path_unit|tx_uart_inst|pos_cnt\(0) & \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_uart_inst|pos_cnt\(0),
	datad => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\,
	combout => \tx_path_unit|tx_uart_inst|pos_cnt~2_combout\);

-- Location: LCCOMB_X28_Y19_N6
\tx_path_unit|tx_uart_inst|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Add1~1_combout\ = \tx_path_unit|tx_uart_inst|pos_cnt\(2) $ (((\tx_path_unit|tx_uart_inst|pos_cnt\(0) & \tx_path_unit|tx_uart_inst|pos_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|pos_cnt\(0),
	datac => \tx_path_unit|tx_uart_inst|pos_cnt\(1),
	datad => \tx_path_unit|tx_uart_inst|pos_cnt\(2),
	combout => \tx_path_unit|tx_uart_inst|Add1~1_combout\);

-- Location: LCFF_X44_Y20_N27
\rx_path_unit|mp_dec_inst|data_crc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|data_crc~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|data_crc\(0));

-- Location: LCCOMB_X44_Y20_N16
\rx_path_unit|crc_gen_inst|crc_c[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|crc_gen_inst|crc_c\(0) = \rx_path_unit|mp_dec_inst|data_crc\(0) $ (((\rx_path_unit|mp_dec_inst|reset_crc~regout\ & \rx_path_unit|crc_gen_inst|crc_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|reset_crc~regout\,
	datac => \rx_path_unit|crc_gen_inst|crc_r\(0),
	datad => \rx_path_unit|mp_dec_inst|data_crc\(0),
	combout => \rx_path_unit|crc_gen_inst|crc_c\(0));

-- Location: LCFF_X44_Y20_N5
\rx_path_unit|mp_dec_inst|data_crc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|data_crc~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|data_crc\(1));

-- Location: LCCOMB_X44_Y20_N8
\rx_path_unit|crc_gen_inst|crc_r~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|crc_gen_inst|crc_r~1_combout\ = (\rx_path_unit|mp_dec_inst|reset_crc~regout\ & (\rx_path_unit|mp_dec_inst|data_crc\(1) $ (\rx_path_unit|crc_gen_inst|crc_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|data_crc\(1),
	datac => \rx_path_unit|crc_gen_inst|crc_r\(1),
	datad => \rx_path_unit|mp_dec_inst|reset_crc~regout\,
	combout => \rx_path_unit|crc_gen_inst|crc_r~1_combout\);

-- Location: LCFF_X45_Y20_N27
\rx_path_unit|mp_dec_inst|data_crc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|data_crc~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|data_crc\(3));

-- Location: LCFF_X44_Y20_N1
\rx_path_unit|mp_dec_inst|data_crc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|data_crc~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|data_crc\(6));

-- Location: LCCOMB_X44_Y20_N2
\rx_path_unit|crc_gen_inst|crc_r~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|crc_gen_inst|crc_r~4_combout\ = (\rx_path_unit|mp_dec_inst|reset_crc~regout\ & (\rx_path_unit|crc_gen_inst|crc_r\(6) $ (\rx_path_unit|mp_dec_inst|data_crc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|reset_crc~regout\,
	datac => \rx_path_unit|crc_gen_inst|crc_r\(6),
	datad => \rx_path_unit|mp_dec_inst|data_crc\(6),
	combout => \rx_path_unit|crc_gen_inst|crc_r~4_combout\);

-- Location: LCFF_X36_Y23_N29
\tx_path_unit|wishbone_master_inst|addr_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_reg~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|wishbone_master_inst|addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_reg\(7));

-- Location: LCFF_X36_Y23_N31
\tx_path_unit|wishbone_master_inst|addr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_reg~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|wishbone_master_inst|addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_reg\(6));

-- Location: LCFF_X36_Y23_N21
\tx_path_unit|wishbone_master_inst|addr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_reg~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|wishbone_master_inst|addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_reg\(5));

-- Location: LCCOMB_X36_Y20_N18
\intercon|adr_sig~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|adr_sig~2_combout\ = (\intercon|intercon_state.master_2_st~regout\ & ((\tx_path_unit|wishbone_master_inst|addr_reg\(5)))) # (!\intercon|intercon_state.master_2_st~regout\ & (\output_block_unit|output_block_wm|addr_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|addr_reg\(5),
	datab => \tx_path_unit|wishbone_master_inst|addr_reg\(5),
	datad => \intercon|intercon_state.master_2_st~regout\,
	combout => \intercon|adr_sig~2_combout\);

-- Location: LCFF_X36_Y23_N25
\tx_path_unit|wishbone_master_inst|addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_reg~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|wishbone_master_inst|addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_reg\(3));

-- Location: LCCOMB_X30_Y23_N30
\tx_path_unit|wishbone_master_inst|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal1~0_combout\ = (\tx_path_unit|wishbone_master_inst|len_cnt\(0) & (\tx_path_unit|wishbone_master_inst|len_reg\(0) & (\tx_path_unit|wishbone_master_inst|len_reg\(1) $ 
-- (!\tx_path_unit|wishbone_master_inst|len_cnt\(1))))) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(0) & (!\tx_path_unit|wishbone_master_inst|len_reg\(0) & (\tx_path_unit|wishbone_master_inst|len_reg\(1) $ 
-- (!\tx_path_unit|wishbone_master_inst|len_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|len_cnt\(0),
	datab => \tx_path_unit|wishbone_master_inst|len_reg\(0),
	datac => \tx_path_unit|wishbone_master_inst|len_reg\(1),
	datad => \tx_path_unit|wishbone_master_inst|len_cnt\(1),
	combout => \tx_path_unit|wishbone_master_inst|Equal1~0_combout\);

-- Location: LCFF_X30_Y23_N7
\tx_path_unit|wishbone_master_inst|len_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_reg\(2));

-- Location: LCCOMB_X29_Y23_N26
\tx_path_unit|wishbone_master_inst|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal1~1_combout\ = (\tx_path_unit|wishbone_master_inst|len_cnt\(3) & (\tx_path_unit|wishbone_master_inst|len_reg\(3) & (\tx_path_unit|wishbone_master_inst|len_cnt\(2) $ 
-- (!\tx_path_unit|wishbone_master_inst|len_reg\(2))))) # (!\tx_path_unit|wishbone_master_inst|len_cnt\(3) & (!\tx_path_unit|wishbone_master_inst|len_reg\(3) & (\tx_path_unit|wishbone_master_inst|len_cnt\(2) $ 
-- (!\tx_path_unit|wishbone_master_inst|len_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|len_cnt\(3),
	datab => \tx_path_unit|wishbone_master_inst|len_cnt\(2),
	datac => \tx_path_unit|wishbone_master_inst|len_reg\(3),
	datad => \tx_path_unit|wishbone_master_inst|len_reg\(2),
	combout => \tx_path_unit|wishbone_master_inst|Equal1~1_combout\);

-- Location: LCFF_X30_Y23_N13
\tx_path_unit|wishbone_master_inst|len_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_reg\(5));

-- Location: LCCOMB_X29_Y23_N28
\tx_path_unit|wishbone_master_inst|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal1~2_combout\ = (\tx_path_unit|wishbone_master_inst|len_reg\(5) & (\tx_path_unit|wishbone_master_inst|len_cnt\(5) & (\tx_path_unit|wishbone_master_inst|len_reg\(4) $ 
-- (!\tx_path_unit|wishbone_master_inst|len_cnt\(4))))) # (!\tx_path_unit|wishbone_master_inst|len_reg\(5) & (!\tx_path_unit|wishbone_master_inst|len_cnt\(5) & (\tx_path_unit|wishbone_master_inst|len_reg\(4) $ 
-- (!\tx_path_unit|wishbone_master_inst|len_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|len_reg\(5),
	datab => \tx_path_unit|wishbone_master_inst|len_reg\(4),
	datac => \tx_path_unit|wishbone_master_inst|len_cnt\(4),
	datad => \tx_path_unit|wishbone_master_inst|len_cnt\(5),
	combout => \tx_path_unit|wishbone_master_inst|Equal1~2_combout\);

-- Location: LCFF_X30_Y23_N15
\tx_path_unit|wishbone_master_inst|len_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_reg\(6));

-- Location: LCCOMB_X29_Y23_N18
\tx_path_unit|wishbone_master_inst|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal1~3_combout\ = (\tx_path_unit|wishbone_master_inst|len_reg\(7) & (\tx_path_unit|wishbone_master_inst|len_cnt\(7) & (\tx_path_unit|wishbone_master_inst|len_reg\(6) $ 
-- (!\tx_path_unit|wishbone_master_inst|len_cnt\(6))))) # (!\tx_path_unit|wishbone_master_inst|len_reg\(7) & (!\tx_path_unit|wishbone_master_inst|len_cnt\(7) & (\tx_path_unit|wishbone_master_inst|len_reg\(6) $ 
-- (!\tx_path_unit|wishbone_master_inst|len_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|len_reg\(7),
	datab => \tx_path_unit|wishbone_master_inst|len_cnt\(7),
	datac => \tx_path_unit|wishbone_master_inst|len_reg\(6),
	datad => \tx_path_unit|wishbone_master_inst|len_cnt\(6),
	combout => \tx_path_unit|wishbone_master_inst|Equal1~3_combout\);

-- Location: LCCOMB_X29_Y23_N20
\tx_path_unit|wishbone_master_inst|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal1~4_combout\ = (\tx_path_unit|wishbone_master_inst|Equal1~3_combout\ & \tx_path_unit|wishbone_master_inst|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|Equal1~3_combout\,
	datad => \tx_path_unit|wishbone_master_inst|Equal1~2_combout\,
	combout => \tx_path_unit|wishbone_master_inst|Equal1~4_combout\);

-- Location: LCCOMB_X29_Y23_N22
\tx_path_unit|wishbone_master_inst|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal1~5_combout\ = (\tx_path_unit|wishbone_master_inst|Equal1~4_combout\ & (\tx_path_unit|wishbone_master_inst|Equal1~1_combout\ & (!\tx_path_unit|wishbone_master_inst|len_cnt\(8) & 
-- \tx_path_unit|wishbone_master_inst|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|Equal1~4_combout\,
	datab => \tx_path_unit|wishbone_master_inst|Equal1~1_combout\,
	datac => \tx_path_unit|wishbone_master_inst|len_cnt\(8),
	datad => \tx_path_unit|wishbone_master_inst|Equal1~0_combout\,
	combout => \tx_path_unit|wishbone_master_inst|Equal1~5_combout\);

-- Location: LCCOMB_X32_Y22_N4
\tx_path_unit|wishbone_master_inst|wm_state~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~17_combout\ = (\tx_path_unit|wishbone_master_inst|Equal1~5_combout\ & (((\intercon|intercon_state.master_2_st~regout\ & !\intercon|slave_stall_sig~2_combout\)) # (!\intercon|intercon_state.idle_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.idle_st~regout\,
	datab => \intercon|intercon_state.master_2_st~regout\,
	datac => \tx_path_unit|wishbone_master_inst|Equal1~5_combout\,
	datad => \intercon|slave_stall_sig~2_combout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~17_combout\);

-- Location: LCCOMB_X31_Y23_N24
\tx_path_unit|wishbone_master_inst|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal0~1_combout\ = (\tx_path_unit|wishbone_master_inst|Add0~4_combout\ & (\tx_path_unit|wishbone_master_inst|ack_cnt\(3) & (\tx_path_unit|wishbone_master_inst|Add0~2_combout\ $ 
-- (!\tx_path_unit|wishbone_master_inst|ack_cnt\(2))))) # (!\tx_path_unit|wishbone_master_inst|Add0~4_combout\ & (!\tx_path_unit|wishbone_master_inst|ack_cnt\(3) & (\tx_path_unit|wishbone_master_inst|Add0~2_combout\ $ 
-- (!\tx_path_unit|wishbone_master_inst|ack_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|Add0~4_combout\,
	datab => \tx_path_unit|wishbone_master_inst|Add0~2_combout\,
	datac => \tx_path_unit|wishbone_master_inst|ack_cnt\(2),
	datad => \tx_path_unit|wishbone_master_inst|ack_cnt\(3),
	combout => \tx_path_unit|wishbone_master_inst|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y23_N28
\tx_path_unit|wishbone_master_inst|wm_state~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~18_combout\ = (\tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\ & (((\tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\ & \tx_path_unit|wishbone_master_inst|wm_state~17_combout\)) # 
-- (!\tx_path_unit|wishbone_master_inst|Equal0~5_combout\))) # (!\tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\ & (((\tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\ & 
-- \tx_path_unit|wishbone_master_inst|wm_state~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\,
	datab => \tx_path_unit|wishbone_master_inst|Equal0~5_combout\,
	datac => \tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_state~17_combout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~18_combout\);

-- Location: LCCOMB_X32_Y23_N6
\tx_path_unit|wishbone_master_inst|wm_state~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~19_combout\ = (\tx_path_unit|wishbone_master_inst|Equal0~5_combout\ & (\tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\ & ((\tx_path_unit|wishbone_master_inst|wm_state~17_combout\)))) # 
-- (!\tx_path_unit|wishbone_master_inst|Equal0~5_combout\ & ((\tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\) # ((\tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\ & \tx_path_unit|wishbone_master_inst|wm_state~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|Equal0~5_combout\,
	datab => \tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	datac => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_state~17_combout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~19_combout\);

-- Location: LCCOMB_X32_Y22_N20
\intercon|STALL_I_M2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|STALL_I_M2~0_combout\ = (\intercon|intercon_state.idle_st~regout\ & ((\intercon|slave_stall_sig~2_combout\) # (!\intercon|intercon_state.master_2_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.idle_st~regout\,
	datab => \intercon|slave_stall_sig~2_combout\,
	datac => \intercon|intercon_state.master_2_st~regout\,
	combout => \intercon|STALL_I_M2~0_combout\);

-- Location: LCCOMB_X30_Y20_N12
\output_block_unit|output_block_wm|wm_state~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~12_combout\ = (\output_block_unit|output_block_wm|wm_state.write_st~regout\ & (((\output_block_unit|output_block_wm|len_cnt\(8)) # (!\output_block_unit|output_block_wm|Equal1~0_combout\)) # 
-- (!\output_block_unit|output_block_wm|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|wm_state.write_st~regout\,
	datab => \output_block_unit|output_block_wm|Equal1~1_combout\,
	datac => \output_block_unit|output_block_wm|Equal1~0_combout\,
	datad => \output_block_unit|output_block_wm|len_cnt\(8),
	combout => \output_block_unit|output_block_wm|wm_state~12_combout\);

-- Location: LCCOMB_X30_Y20_N8
\output_block_unit|output_block_wm|wm_state~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~16_combout\ = (\output_block_unit|output_block_wm|wm_state.read_st~regout\ & (((\output_block_unit|output_block_wm|len_cnt\(8)) # (!\output_block_unit|output_block_wm|Equal1~1_combout\)) # 
-- (!\output_block_unit|output_block_wm|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|Equal1~0_combout\,
	datab => \output_block_unit|output_block_wm|Equal1~1_combout\,
	datac => \output_block_unit|output_block_wm|wm_state.read_st~regout\,
	datad => \output_block_unit|output_block_wm|len_cnt\(8),
	combout => \output_block_unit|output_block_wm|wm_state~16_combout\);

-- Location: LCCOMB_X30_Y19_N2
\output_block_unit|output_block_wm|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|Equal0~1_combout\ = (!\output_block_unit|output_block_wm|ack_cnt\(6) & (!\output_block_unit|output_block_wm|ack_cnt\(7) & (!\output_block_unit|output_block_wm|ack_cnt\(4) & 
-- !\output_block_unit|output_block_wm|ack_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|ack_cnt\(6),
	datab => \output_block_unit|output_block_wm|ack_cnt\(7),
	datac => \output_block_unit|output_block_wm|ack_cnt\(4),
	datad => \output_block_unit|output_block_wm|ack_cnt\(5),
	combout => \output_block_unit|output_block_wm|Equal0~1_combout\);

-- Location: LCFF_X33_Y19_N21
\rx_path_unit|wishbone_master_inst|len_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_reg[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_reg\(0));

-- Location: LCCOMB_X32_Y19_N30
\rx_path_unit|wishbone_master_inst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Equal0~0_combout\ = (\rx_path_unit|wishbone_master_inst|len_reg\(0) & (!\rx_path_unit|wishbone_master_inst|ack_cnt\(0) & (\rx_path_unit|wishbone_master_inst|Add0~0_combout\ $ 
-- (!\rx_path_unit|wishbone_master_inst|ack_cnt\(1))))) # (!\rx_path_unit|wishbone_master_inst|len_reg\(0) & (\rx_path_unit|wishbone_master_inst|ack_cnt\(0) & (\rx_path_unit|wishbone_master_inst|Add0~0_combout\ $ 
-- (!\rx_path_unit|wishbone_master_inst|ack_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|len_reg\(0),
	datab => \rx_path_unit|wishbone_master_inst|ack_cnt\(0),
	datac => \rx_path_unit|wishbone_master_inst|Add0~0_combout\,
	datad => \rx_path_unit|wishbone_master_inst|ack_cnt\(1),
	combout => \rx_path_unit|wishbone_master_inst|Equal0~0_combout\);

-- Location: LCCOMB_X33_Y19_N26
\rx_path_unit|wishbone_master_inst|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Equal1~0_combout\ = (\rx_path_unit|wishbone_master_inst|len_reg\(0) & (\rx_path_unit|wishbone_master_inst|len_cnt\(0) & (\rx_path_unit|wishbone_master_inst|len_cnt\(1) $ 
-- (!\rx_path_unit|wishbone_master_inst|len_reg\(1))))) # (!\rx_path_unit|wishbone_master_inst|len_reg\(0) & (!\rx_path_unit|wishbone_master_inst|len_cnt\(0) & (\rx_path_unit|wishbone_master_inst|len_cnt\(1) $ 
-- (!\rx_path_unit|wishbone_master_inst|len_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|len_reg\(0),
	datab => \rx_path_unit|wishbone_master_inst|len_cnt\(0),
	datac => \rx_path_unit|wishbone_master_inst|len_cnt\(1),
	datad => \rx_path_unit|wishbone_master_inst|len_reg\(1),
	combout => \rx_path_unit|wishbone_master_inst|Equal1~0_combout\);

-- Location: LCCOMB_X33_Y19_N16
\rx_path_unit|wishbone_master_inst|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Equal1~1_combout\ = \rx_path_unit|wishbone_master_inst|len_cnt\(2) $ (\rx_path_unit|wishbone_master_inst|len_reg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|wishbone_master_inst|len_cnt\(2),
	datad => \rx_path_unit|wishbone_master_inst|len_reg\(2),
	combout => \rx_path_unit|wishbone_master_inst|Equal1~1_combout\);

-- Location: LCCOMB_X33_Y19_N30
\rx_path_unit|wishbone_master_inst|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Equal1~2_combout\ = (!\rx_path_unit|wishbone_master_inst|Equal1~1_combout\ & (\rx_path_unit|wishbone_master_inst|Equal1~0_combout\ & (\rx_path_unit|wishbone_master_inst|len_reg\(3) $ 
-- (!\rx_path_unit|wishbone_master_inst|len_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|Equal1~1_combout\,
	datab => \rx_path_unit|wishbone_master_inst|len_reg\(3),
	datac => \rx_path_unit|wishbone_master_inst|len_cnt\(3),
	datad => \rx_path_unit|wishbone_master_inst|Equal1~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|Equal1~2_combout\);

-- Location: LCCOMB_X33_Y20_N22
\rx_path_unit|wishbone_master_inst|wm_state~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~15_combout\ = (\rx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\ & ((\rx_path_unit|wishbone_master_inst|ack_cnt\(8) $ (\rx_path_unit|wishbone_master_inst|Add0~14_combout\)) # 
-- (!\rx_path_unit|wishbone_master_inst|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ack_cnt\(8),
	datab => \rx_path_unit|wishbone_master_inst|Equal0~4_combout\,
	datac => \rx_path_unit|wishbone_master_inst|Add0~14_combout\,
	datad => \rx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~15_combout\);

-- Location: LCCOMB_X33_Y20_N12
\rx_path_unit|wishbone_master_inst|wm_state~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~16_combout\ = (!\intercon|ERR_I_M1~combout\ & ((\rx_path_unit|wishbone_master_inst|wm_state~15_combout\) # ((\rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\ & 
-- \rx_path_unit|wishbone_master_inst|wm_state~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|ERR_I_M1~combout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|wm_state~13_combout\,
	datad => \rx_path_unit|wishbone_master_inst|wm_state~15_combout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~16_combout\);

-- Location: LCCOMB_X33_Y20_N10
\rx_path_unit|wishbone_master_inst|wm_state~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~21_combout\ = (\rx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\) # ((!\rx_path_unit|wishbone_master_inst|Equal1~5_combout\ & \rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|Equal1~5_combout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~21_combout\);

-- Location: LCCOMB_X53_Y18_N12
\rx_path_unit|uart_rx_inst|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Equal4~0_combout\ = (\rx_path_unit|uart_rx_inst|sample_cnt\(8)) # ((\rx_path_unit|uart_rx_inst|sample_cnt\(5)) # ((\rx_path_unit|uart_rx_inst|sample_cnt\(1)) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|sample_cnt\(8),
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(5),
	datac => \rx_path_unit|uart_rx_inst|sample_cnt\(1),
	datad => \rx_path_unit|uart_rx_inst|sample_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|Equal4~0_combout\);

-- Location: LCCOMB_X55_Y18_N4
\rx_path_unit|uart_rx_inst|one_cnt[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~5_combout\ = (!\rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\ & \rx_path_unit|uart_rx_inst|one_cnt[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|one_cnt[2]~4_combout\,
	combout => \rx_path_unit|uart_rx_inst|one_cnt[2]~5_combout\);

-- Location: LCCOMB_X55_Y18_N10
\rx_path_unit|uart_rx_inst|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add0~0_combout\ = \rx_path_unit|uart_rx_inst|one_cnt\(1) $ (\rx_path_unit|uart_rx_inst|one_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	datad => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|Add0~0_combout\);

-- Location: LCCOMB_X55_Y18_N24
\rx_path_unit|uart_rx_inst|one_cnt[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[1]~6_combout\ = (\rx_path_unit|uart_rx_inst|Add0~0_combout\ & (!\rx_path_unit|uart_rx_inst|one_cnt[2]~5_combout\ & ((\rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\) # 
-- (!\rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\)))) # (!\rx_path_unit|uart_rx_inst|Add0~0_combout\ & (((\rx_path_unit|uart_rx_inst|one_cnt[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Add0~0_combout\,
	datab => \rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\,
	datac => \rx_path_unit|uart_rx_inst|one_cnt[2]~5_combout\,
	datad => \rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\,
	combout => \rx_path_unit|uart_rx_inst|one_cnt[1]~6_combout\);

-- Location: LCCOMB_X53_Y18_N8
\rx_path_unit|uart_rx_inst|one_cnt~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt~8_combout\ = \rx_path_unit|uart_rx_inst|one_cnt\(0) $ (((!\rx_path_unit|uart_rx_inst|LessThan3~0_combout\ & !\rx_path_unit|uart_rx_inst|din_d2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|LessThan3~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|din_d2~regout\,
	datad => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|one_cnt~8_combout\);

-- Location: LCCOMB_X56_Y18_N20
\rx_path_unit|uart_rx_inst|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector12~1_combout\ = (\rx_path_unit|uart_rx_inst|one_cnt\(2) & ((\rx_path_unit|uart_rx_inst|one_cnt\(1) & ((\rx_path_unit|uart_rx_inst|one_cnt\(0)))) # (!\rx_path_unit|uart_rx_inst|one_cnt\(1) & 
-- ((\rx_path_unit|uart_rx_inst|Equal4~1_combout\) # (!\rx_path_unit|uart_rx_inst|one_cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|one_cnt\(2),
	datab => \rx_path_unit|uart_rx_inst|Equal4~1_combout\,
	datac => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	datad => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|Selector12~1_combout\);

-- Location: LCCOMB_X55_Y18_N6
\rx_path_unit|uart_rx_inst|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add0~1_combout\ = \rx_path_unit|uart_rx_inst|one_cnt\(2) $ (((\rx_path_unit|uart_rx_inst|one_cnt\(1) & \rx_path_unit|uart_rx_inst|one_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	datac => \rx_path_unit|uart_rx_inst|one_cnt\(2),
	datad => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|Add0~1_combout\);

-- Location: LCCOMB_X55_Y18_N20
\rx_path_unit|uart_rx_inst|one_cnt[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~9_combout\ = (\rx_path_unit|uart_rx_inst|Add0~1_combout\ & (!\rx_path_unit|uart_rx_inst|one_cnt[2]~5_combout\ & ((\rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\) # 
-- (!\rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Add0~1_combout\,
	datab => \rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\,
	datac => \rx_path_unit|uart_rx_inst|one_cnt[2]~5_combout\,
	datad => \rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\,
	combout => \rx_path_unit|uart_rx_inst|one_cnt[2]~9_combout\);

-- Location: LCCOMB_X55_Y18_N18
\rx_path_unit|uart_rx_inst|one_cnt[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~10_combout\ = (!\rx_path_unit|uart_rx_inst|one_cnt\(0) & (\rx_path_unit|uart_rx_inst|one_cnt[2]~5_combout\ & (!\rx_path_unit|uart_rx_inst|one_cnt\(2) & !\rx_path_unit|uart_rx_inst|one_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	datab => \rx_path_unit|uart_rx_inst|one_cnt[2]~5_combout\,
	datac => \rx_path_unit|uart_rx_inst|one_cnt\(2),
	datad => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	combout => \rx_path_unit|uart_rx_inst|one_cnt[2]~10_combout\);

-- Location: LCCOMB_X55_Y18_N12
\rx_path_unit|uart_rx_inst|one_cnt[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~11_combout\ = (!\rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\ & (!\rx_path_unit|uart_rx_inst|one_cnt[2]~3_combout\ & ((\rx_path_unit|uart_rx_inst|one_cnt[2]~9_combout\) # 
-- (\rx_path_unit|uart_rx_inst|one_cnt[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|one_cnt[2]~9_combout\,
	datab => \rx_path_unit|uart_rx_inst|one_cnt[2]~10_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|one_cnt[2]~3_combout\,
	combout => \rx_path_unit|uart_rx_inst|one_cnt[2]~11_combout\);

-- Location: LCCOMB_X54_Y18_N4
\rx_path_unit|uart_rx_inst|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector18~1_combout\ = (\rx_path_unit|uart_rx_inst|Add2~16_combout\ & \rx_path_unit|uart_rx_inst|Selector18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|Add2~16_combout\,
	datad => \rx_path_unit|uart_rx_inst|Selector18~0_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector18~1_combout\);

-- Location: LCCOMB_X27_Y23_N12
\tx_path_unit|tx_mpe_inst|dout_valid_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|dout_valid_i~2_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\ & !\tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|dout_valid_i~2_combout\);

-- Location: LCFF_X47_Y20_N17
\rx_path_unit|mp_dec_inst|len_blk[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|len_blk[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_blk\(0));

-- Location: LCCOMB_X44_Y20_N26
\rx_path_unit|mp_dec_inst|data_crc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|data_crc~0_combout\ = (\rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\ & \rx_path_unit|uart_rx_inst|dout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout\(0),
	combout => \rx_path_unit|mp_dec_inst|data_crc~0_combout\);

-- Location: LCCOMB_X44_Y20_N4
\rx_path_unit|mp_dec_inst|data_crc~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|data_crc~1_combout\ = (\rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\ & \rx_path_unit|uart_rx_inst|dout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\,
	datad => \rx_path_unit|uart_rx_inst|dout\(1),
	combout => \rx_path_unit|mp_dec_inst|data_crc~1_combout\);

-- Location: LCCOMB_X45_Y20_N26
\rx_path_unit|mp_dec_inst|data_crc~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|data_crc~3_combout\ = (\rx_path_unit|uart_rx_inst|dout\(3) & \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|dout\(3),
	datac => \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\,
	combout => \rx_path_unit|mp_dec_inst|data_crc~3_combout\);

-- Location: LCCOMB_X44_Y20_N0
\rx_path_unit|mp_dec_inst|data_crc~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|data_crc~6_combout\ = (\rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\ & \rx_path_unit|uart_rx_inst|dout\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout\(6),
	combout => \rx_path_unit|mp_dec_inst|data_crc~6_combout\);

-- Location: LCCOMB_X36_Y23_N28
\tx_path_unit|wishbone_master_inst|addr_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_reg~0_combout\ = (\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & (\tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(7))) # (!\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & 
-- ((\tx_path_unit|wishbone_master_inst|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(7),
	datab => \tx_path_unit|wishbone_master_inst|Add1~14_combout\,
	datad => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	combout => \tx_path_unit|wishbone_master_inst|addr_reg~0_combout\);

-- Location: LCCOMB_X36_Y23_N30
\tx_path_unit|wishbone_master_inst|addr_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_reg~2_combout\ = (\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(6)))) # (!\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & 
-- (\tx_path_unit|wishbone_master_inst|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datac => \tx_path_unit|wishbone_master_inst|Add1~12_combout\,
	datad => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(6),
	combout => \tx_path_unit|wishbone_master_inst|addr_reg~2_combout\);

-- Location: LCFF_X36_Y23_N5
\tx_path_unit|bus_to_enc_fsm_inst|addr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|adr_sig\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(5));

-- Location: LCCOMB_X36_Y23_N20
\tx_path_unit|wishbone_master_inst|addr_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_reg~3_combout\ = (\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(5)))) # (!\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & 
-- (\tx_path_unit|wishbone_master_inst|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|Add1~10_combout\,
	datac => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(5),
	datad => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	combout => \tx_path_unit|wishbone_master_inst|addr_reg~3_combout\);

-- Location: LCCOMB_X36_Y23_N24
\tx_path_unit|wishbone_master_inst|addr_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_reg~5_combout\ = (\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(3)))) # (!\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & 
-- (\tx_path_unit|wishbone_master_inst|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|Add1~6_combout\,
	datac => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(3),
	datad => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	combout => \tx_path_unit|wishbone_master_inst|addr_reg~5_combout\);

-- Location: LCCOMB_X32_Y23_N24
\tx_path_unit|wishbone_master_inst|len_cnt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\ = (\tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\) # ((\tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\) # (!\tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	datac => \tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	combout => \tx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\);

-- Location: LCCOMB_X36_Y19_N24
\output_block_unit|fifo|count~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~62_combout\ = (\output_block_unit|fifo|Add2~12_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|fifo|Add2~12_combout\,
	datad => \output_block_unit|fifo|Equal3~2_combout\,
	combout => \output_block_unit|fifo|count~62_combout\);

-- Location: LCCOMB_X33_Y23_N0
\intercon|slave_signal_router_mux_proc~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|slave_signal_router_mux_proc~1_combout\ = (!\intercon|tga_sig\(3) & (\intercon|tga_sig\(2) $ (((\intercon|tga_sig\(0)) # (\intercon|tga_sig\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(3),
	datab => \intercon|tga_sig\(2),
	datac => \intercon|tga_sig\(0),
	datad => \intercon|tga_sig\(1),
	combout => \intercon|slave_signal_router_mux_proc~1_combout\);

-- Location: LCCOMB_X40_Y22_N24
\intercon|watchdog_timer_inst|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|Equal0~3_combout\ = (\intercon|watchdog_timer_inst|counter\(14)) # (((\intercon|watchdog_timer_inst|counter\(12)) # (!\intercon|watchdog_timer_inst|counter\(13))) # (!\intercon|watchdog_timer_inst|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|counter\(14),
	datab => \intercon|watchdog_timer_inst|counter\(15),
	datac => \intercon|watchdog_timer_inst|counter\(13),
	datad => \intercon|watchdog_timer_inst|counter\(12),
	combout => \intercon|watchdog_timer_inst|Equal0~3_combout\);

-- Location: LCCOMB_X30_Y20_N22
\output_block_unit|output_block_wm|wm_state~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~24_combout\ = (\output_block_unit|output_block_wm|Equal0~1_combout\ & (\output_block_unit|output_block_wm|Equal0~0_combout\ & (!\output_block_unit|output_block_wm|ack_cnt\(8) & 
-- !\output_block_unit|output_block_wm|CYC_O~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|Equal0~1_combout\,
	datab => \output_block_unit|output_block_wm|Equal0~0_combout\,
	datac => \output_block_unit|output_block_wm|ack_cnt\(8),
	datad => \output_block_unit|output_block_wm|CYC_O~0_combout\,
	combout => \output_block_unit|output_block_wm|wm_state~24_combout\);

-- Location: LCFF_X40_Y20_N3
\rx_path_unit|mp_dec_inst|len_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|len_reg[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_reg\(0));

-- Location: LCCOMB_X48_Y20_N24
\rx_path_unit|uart_rx_inst|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector1~1_combout\ = (\rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\) # ((\rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\ & !\rx_path_unit|uart_rx_inst|stop_bit_err~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|stop_bit_err~1_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector1~1_combout\);

-- Location: LCCOMB_X49_Y18_N10
\rx_path_unit|uart_rx_inst|Add3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add3~1_combout\ = \rx_path_unit|uart_rx_inst|pos_cnt\(2) $ (((\rx_path_unit|uart_rx_inst|pos_cnt\(1) & \rx_path_unit|uart_rx_inst|pos_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|pos_cnt\(1),
	datac => \rx_path_unit|uart_rx_inst|pos_cnt\(2),
	datad => \rx_path_unit|uart_rx_inst|pos_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|Add3~1_combout\);

-- Location: LCFF_X25_Y22_N5
\tx_path_unit|tx_mpe_inst|crc_blk[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|crc_blk~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|crc_blk[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|crc_blk\(0));

-- Location: LCFF_X25_Y23_N21
\tx_path_unit|tx_mpe_inst|addr_blk[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|addr_blk\(0));

-- Location: LCFF_X28_Y23_N17
\tx_path_unit|tx_mpe_inst|blk_pos[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector20~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|blk_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|blk_pos\(1));

-- Location: LCCOMB_X27_Y23_N10
\tx_path_unit|tx_mpe_inst|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector0~0_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & !\tx_path_unit|tx_mpe_inst|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|Equal0~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector0~0_combout\);

-- Location: LCCOMB_X24_Y22_N14
\tx_path_unit|tx_mpe_inst|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Equal1~1_combout\ = (\tx_path_unit|tx_mpe_inst|Add1~6_combout\ & (\tx_path_unit|tx_mpe_inst|len_blk\(3) & (\tx_path_unit|tx_mpe_inst|len_blk\(2) $ (!\tx_path_unit|tx_mpe_inst|Add1~4_combout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|Add1~6_combout\ & (!\tx_path_unit|tx_mpe_inst|len_blk\(3) & (\tx_path_unit|tx_mpe_inst|len_blk\(2) $ (!\tx_path_unit|tx_mpe_inst|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Add1~6_combout\,
	datab => \tx_path_unit|tx_mpe_inst|len_blk\(3),
	datac => \tx_path_unit|tx_mpe_inst|len_blk\(2),
	datad => \tx_path_unit|tx_mpe_inst|Add1~4_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Equal1~1_combout\);

-- Location: LCFF_X25_Y22_N7
\tx_path_unit|tx_mpe_inst|len_blk[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|len_blk[7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|len_blk\(7));

-- Location: LCFF_X34_Y16_N1
\output_block_unit|wait_cycles[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(19));

-- Location: LCFF_X35_Y15_N25
\output_block_unit|wait_cycles[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(15));

-- Location: LCFF_X36_Y16_N15
\output_block_unit|wait_cycles[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(10));

-- Location: LCFF_X36_Y16_N27
\output_block_unit|wait_cycles[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(5));

-- Location: LCCOMB_X35_Y16_N0
\output_block_unit|Equal3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal3~3_combout\ = (!\output_block_unit|wait_cycles\(5) & (!\output_block_unit|wait_cycles\(6) & (!\output_block_unit|wait_cycles\(7) & !\output_block_unit|wait_cycles\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(5),
	datab => \output_block_unit|wait_cycles\(6),
	datac => \output_block_unit|wait_cycles\(7),
	datad => \output_block_unit|wait_cycles\(8),
	combout => \output_block_unit|Equal3~3_combout\);

-- Location: LCFF_X34_Y16_N31
\output_block_unit|wait_cycles[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(4));

-- Location: LCFF_X36_Y16_N3
\output_block_unit|wait_cycles[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(2));

-- Location: LCCOMB_X35_Y16_N2
\output_block_unit|Equal3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal3~5_combout\ = (!\output_block_unit|wait_cycles\(4) & (!\output_block_unit|wait_cycles\(1) & (!\output_block_unit|wait_cycles\(3) & !\output_block_unit|wait_cycles\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(4),
	datab => \output_block_unit|wait_cycles\(1),
	datac => \output_block_unit|wait_cycles\(3),
	datad => \output_block_unit|wait_cycles\(2),
	combout => \output_block_unit|Equal3~5_combout\);

-- Location: LCFF_X34_Y20_N13
\rx_path_unit|wishbone_master_inst|type_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|type_reg[5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|type_reg\(5));

-- Location: LCFF_X35_Y20_N27
\rx_path_unit|wishbone_master_inst|type_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|type_reg[6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|type_reg\(6));

-- Location: LCCOMB_X25_Y22_N4
\tx_path_unit|tx_mpe_inst|crc_blk~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|crc_blk~0_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\ & \tx_path_unit|tx_crc_inst|crc_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	datad => \tx_path_unit|tx_crc_inst|crc_r\(0),
	combout => \tx_path_unit|tx_mpe_inst|crc_blk~0_combout\);

-- Location: LCFF_X32_Y21_N13
\tx_path_unit|tx_ram_inst|ram_data~18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|DAT_I_M1\(0),
	sload => VCC,
	ena => \tx_path_unit|tx_ram_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data~18_regout\);

-- Location: LCFF_X28_Y21_N31
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(17));

-- Location: LCFF_X25_Y21_N1
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|wishbone_master_inst|addr_rd\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(7));

-- Location: LCFF_X25_Y21_N23
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|wishbone_master_inst|addr_rd\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(5));

-- Location: LCCOMB_X25_Y21_N0
\tx_path_unit|tx_ram_inst|ram_data~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~26_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(2) & (\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(5) & (\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(7) $ (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(3))))) # 
-- (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(2) & (!\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(5) & (\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(7) $ (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|ram_addr_i\(2),
	datab => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(5),
	datac => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(7),
	datad => \tx_path_unit|tx_mpe_inst|ram_addr_i\(3),
	combout => \tx_path_unit|tx_ram_inst|ram_data~26_combout\);

-- Location: LCFF_X25_Y21_N29
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|wishbone_master_inst|addr_rd\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(1));

-- Location: LCFF_X25_Y21_N19
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|wishbone_master_inst|addr_rd\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(3));

-- Location: LCCOMB_X25_Y21_N18
\tx_path_unit|tx_ram_inst|ram_data~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~27_combout\ = \tx_path_unit|tx_mpe_inst|ram_addr_i\(1) $ (\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|ram_addr_i\(1),
	datac => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(3),
	combout => \tx_path_unit|tx_ram_inst|ram_data~27_combout\);

-- Location: LCCOMB_X25_Y21_N28
\tx_path_unit|tx_ram_inst|ram_data~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~28_combout\ = (\tx_path_unit|tx_ram_inst|ram_data~26_combout\ & (!\tx_path_unit|tx_ram_inst|ram_data~27_combout\ & (\tx_path_unit|tx_mpe_inst|ram_addr_i\(0) $ (!\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|ram_addr_i\(0),
	datab => \tx_path_unit|tx_ram_inst|ram_data~26_combout\,
	datac => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(1),
	datad => \tx_path_unit|tx_ram_inst|ram_data~27_combout\,
	combout => \tx_path_unit|tx_ram_inst|ram_data~28_combout\);

-- Location: LCFF_X25_Y21_N13
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|wishbone_master_inst|addr_rd\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(11));

-- Location: LCFF_X25_Y22_N23
\tx_path_unit|tx_mpe_inst|crc_blk[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|crc_blk~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|crc_blk[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|crc_blk\(1));

-- Location: LCFF_X24_Y19_N21
\tx_path_unit|tx_fifo_inst|mem~17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|mem~17feeder_combout\,
	ena => \tx_path_unit|tx_fifo_inst|mem~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem~17_regout\);

-- Location: LCCOMB_X28_Y23_N16
\tx_path_unit|tx_mpe_inst|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector20~0_combout\ = (\tx_path_unit|tx_mpe_inst|Selector18~1_combout\ & (\tx_path_unit|tx_mpe_inst|blk_pos\(0) $ (!\tx_path_unit|tx_mpe_inst|blk_pos\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|blk_pos\(0),
	datac => \tx_path_unit|tx_mpe_inst|blk_pos\(1),
	datad => \tx_path_unit|tx_mpe_inst|Selector18~1_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector20~0_combout\);

-- Location: LCCOMB_X28_Y23_N12
\tx_path_unit|tx_mpe_inst|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector21~1_combout\ = (!\tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\ & (!\tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\ & (\tx_path_unit|tx_mpe_inst|Selector21~0_combout\ & 
-- !\tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|Selector21~0_combout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector21~1_combout\);

-- Location: LCCOMB_X27_Y21_N20
\tx_path_unit|tx_mpe_inst|ram_addr_i~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~7_combout\ = (!\tx_path_unit|tx_ram_inst|dout_valid~regout\ & \tx_path_unit|tx_mpe_inst|ram_addr_i\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	datad => \tx_path_unit|tx_mpe_inst|ram_addr_i\(2),
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~7_combout\);

-- Location: LCCOMB_X29_Y17_N16
\output_block_unit|short_fifo|count[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|count[3]~0_combout\ = (\output_block_unit|short_fifo|Equal2~0_combout\ & (\output_block_unit|fifo|Equal3~2_combout\ $ (((\output_block_unit|short_fifo|Equal3~0_combout\) # 
-- (!\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\))))) # (!\output_block_unit|short_fifo|Equal2~0_combout\ & ((\output_block_unit|short_fifo|Equal3~0_combout\) # 
-- ((!\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|Equal2~0_combout\,
	datab => \output_block_unit|short_fifo|Equal3~0_combout\,
	datac => \output_block_unit|fifo|Equal3~2_combout\,
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\,
	combout => \output_block_unit|short_fifo|count[3]~0_combout\);

-- Location: LCCOMB_X36_Y18_N6
\output_block_unit|requested_bytes~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes~0_combout\ = (!\output_block_unit|fsm_out_state.idle_st~regout\ & (((\output_block_unit|fifo|count\(8)) # (\output_block_unit|fifo|count\(15))) # (!\output_block_unit|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|LessThan0~1_combout\,
	datab => \output_block_unit|fifo|count\(8),
	datac => \output_block_unit|fsm_out_state.idle_st~regout\,
	datad => \output_block_unit|fifo|count\(15),
	combout => \output_block_unit|requested_bytes~0_combout\);

-- Location: LCCOMB_X37_Y18_N24
\output_block_unit|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal4~0_combout\ = (!\output_block_unit|Add6~6_combout\ & (!\output_block_unit|Add6~2_combout\ & (!\output_block_unit|Add6~4_combout\ & !\output_block_unit|Add6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add6~6_combout\,
	datab => \output_block_unit|Add6~2_combout\,
	datac => \output_block_unit|Add6~4_combout\,
	datad => \output_block_unit|Add6~0_combout\,
	combout => \output_block_unit|Equal4~0_combout\);

-- Location: LCCOMB_X37_Y18_N26
\output_block_unit|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal4~1_combout\ = (!\output_block_unit|Add6~10_combout\ & (!\output_block_unit|Add6~8_combout\ & (!\output_block_unit|Add6~14_combout\ & !\output_block_unit|Add6~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add6~10_combout\,
	datab => \output_block_unit|Add6~8_combout\,
	datac => \output_block_unit|Add6~14_combout\,
	datad => \output_block_unit|Add6~12_combout\,
	combout => \output_block_unit|Equal4~1_combout\);

-- Location: LCCOMB_X36_Y18_N14
\output_block_unit|Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal4~2_combout\ = (!\output_block_unit|Add6~16_combout\ & \output_block_unit|Add6~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|Add6~16_combout\,
	datad => \output_block_unit|Add6~18_combout\,
	combout => \output_block_unit|Equal4~2_combout\);

-- Location: LCCOMB_X36_Y18_N12
\output_block_unit|requested_bytes_to_send_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes_to_send_proc~0_combout\ = (\output_block_unit|Equal2~2_combout\) # ((\output_block_unit|Equal4~1_combout\ & (\output_block_unit|Equal4~0_combout\ & \output_block_unit|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Equal4~1_combout\,
	datab => \output_block_unit|Equal4~0_combout\,
	datac => \output_block_unit|Equal4~2_combout\,
	datad => \output_block_unit|Equal2~2_combout\,
	combout => \output_block_unit|requested_bytes_to_send_proc~0_combout\);

-- Location: LCCOMB_X37_Y17_N4
\output_block_unit|Mult0|mult_core|romout[1][11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[1][11]~0_combout\ = (\output_block_unit|Add4~10_combout\ & ((\output_block_unit|Add4~6_combout\) # ((\output_block_unit|Add4~4_combout\) # (\output_block_unit|Add4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add4~6_combout\,
	datab => \output_block_unit|Add4~4_combout\,
	datac => \output_block_unit|Add4~10_combout\,
	datad => \output_block_unit|Add4~8_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[1][11]~0_combout\);

-- Location: LCCOMB_X37_Y17_N6
\output_block_unit|Mult0|mult_core|romout[1][10]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[1][10]~1_combout\ = (\output_block_unit|Add4~4_combout\ & (((\output_block_unit|Add4~8_combout\)))) # (!\output_block_unit|Add4~4_combout\ & ((\output_block_unit|Add4~6_combout\ & 
-- ((\output_block_unit|Add4~8_combout\))) # (!\output_block_unit|Add4~6_combout\ & (\output_block_unit|Add4~10_combout\ & !\output_block_unit|Add4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add4~10_combout\,
	datab => \output_block_unit|Add4~4_combout\,
	datac => \output_block_unit|Add4~6_combout\,
	datad => \output_block_unit|Add4~8_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[1][10]~1_combout\);

-- Location: LCCOMB_X37_Y17_N26
\output_block_unit|Mult0|mult_core|romout[1][8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[1][8]~3_combout\ = (!\output_block_unit|Add4~4_combout\ & ((\output_block_unit|Add4~10_combout\) # ((\output_block_unit|Add4~6_combout\) # (\output_block_unit|Add4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add4~10_combout\,
	datab => \output_block_unit|Add4~4_combout\,
	datac => \output_block_unit|Add4~6_combout\,
	datad => \output_block_unit|Add4~8_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[1][8]~3_combout\);

-- Location: LCCOMB_X34_Y17_N12
\output_block_unit|Mult0|mult_core|romout[0][11]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[0][11]~5_combout\ = (\output_block_unit|Add4~2_combout\ & ((\output_block_unit|Add3~0_combout\) # ((\output_block_unit|Add0~0_combout\) # (\output_block_unit|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add3~0_combout\,
	datab => \output_block_unit|Add4~2_combout\,
	datac => \output_block_unit|Add0~0_combout\,
	datad => \output_block_unit|Add4~0_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[0][11]~5_combout\);

-- Location: LCCOMB_X35_Y17_N0
\output_block_unit|Mult0|mult_core|romout[0][10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[0][10]~6_combout\ = (\output_block_unit|Add3~0_combout\ & (\output_block_unit|Add4~0_combout\)) # (!\output_block_unit|Add3~0_combout\ & ((\output_block_unit|Add4~0_combout\ & (\output_block_unit|Add0~0_combout\)) 
-- # (!\output_block_unit|Add4~0_combout\ & (!\output_block_unit|Add0~0_combout\ & \output_block_unit|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add3~0_combout\,
	datab => \output_block_unit|Add4~0_combout\,
	datac => \output_block_unit|Add0~0_combout\,
	datad => \output_block_unit|Add4~2_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[0][10]~6_combout\);

-- Location: LCCOMB_X35_Y17_N26
\output_block_unit|Mult0|mult_core|romout[0][9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[0][9]~7_combout\ = (\output_block_unit|Add3~0_combout\ & (((\output_block_unit|Add0~0_combout\)))) # (!\output_block_unit|Add3~0_combout\ & (!\output_block_unit|Add0~0_combout\ & 
-- ((\output_block_unit|Add4~0_combout\) # (\output_block_unit|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add3~0_combout\,
	datab => \output_block_unit|Add4~0_combout\,
	datac => \output_block_unit|Add0~0_combout\,
	datad => \output_block_unit|Add4~2_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[0][9]~7_combout\);

-- Location: LCCOMB_X37_Y17_N2
\output_block_unit|Mult0|mult_core|romout[1][4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[1][4]~combout\ = \output_block_unit|Add4~10_combout\ $ (((\output_block_unit|Add4~4_combout\) # ((\output_block_unit|Add4~6_combout\) # (\output_block_unit|Add4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add4~10_combout\,
	datab => \output_block_unit|Add4~4_combout\,
	datac => \output_block_unit|Add4~6_combout\,
	datad => \output_block_unit|Add4~8_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[1][4]~combout\);

-- Location: LCCOMB_X35_Y17_N30
\output_block_unit|Mult0|mult_core|romout[0][7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\ = (\output_block_unit|Add3~0_combout\) # ((\output_block_unit|Add4~0_combout\) # ((\output_block_unit|Add0~0_combout\) # (\output_block_unit|Add4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add3~0_combout\,
	datab => \output_block_unit|Add4~0_combout\,
	datac => \output_block_unit|Add0~0_combout\,
	datad => \output_block_unit|Add4~2_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\);

-- Location: LCCOMB_X34_Y17_N14
\output_block_unit|Mult0|mult_core|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|_~0_combout\ = (\output_block_unit|Add4~12_combout\ & \output_block_unit|Add4~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|Add4~12_combout\,
	datad => \output_block_unit|Add4~14_combout\,
	combout => \output_block_unit|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X34_Y17_N20
\output_block_unit|Mult0|mult_core|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|_~1_combout\ = (!\output_block_unit|Add4~12_combout\ & \output_block_unit|Add4~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|Add4~12_combout\,
	datad => \output_block_unit|Add4~14_combout\,
	combout => \output_block_unit|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X34_Y17_N0
\output_block_unit|Mult0|mult_core|romout[2][2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[2][2]~13_combout\ = \output_block_unit|Add4~12_combout\ $ (\output_block_unit|Add4~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|Add4~12_combout\,
	datad => \output_block_unit|Add4~14_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[2][2]~13_combout\);

-- Location: LCCOMB_X34_Y16_N0
\output_block_unit|wait_cycles~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~6_combout\ = (!\output_block_unit|wait_cycles[3]~5_combout\ & ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))) # 
-- (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & (\output_block_unit|Add5~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datab => \output_block_unit|wait_cycles[3]~5_combout\,
	datac => \output_block_unit|Add5~38_combout\,
	datad => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \output_block_unit|wait_cycles~6_combout\);

-- Location: LCCOMB_X35_Y15_N24
\output_block_unit|wait_cycles~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~10_combout\ = (\output_block_unit|wait_cycles~2_combout\ & ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # ((\output_block_unit|wait_cycles~1_combout\ & 
-- \output_block_unit|Add5~30_combout\)))) # (!\output_block_unit|wait_cycles~2_combout\ & (\output_block_unit|wait_cycles~1_combout\ & ((\output_block_unit|Add5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles~2_combout\,
	datab => \output_block_unit|wait_cycles~1_combout\,
	datac => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \output_block_unit|Add5~30_combout\,
	combout => \output_block_unit|wait_cycles~10_combout\);

-- Location: LCCOMB_X36_Y16_N24
\output_block_unit|wait_cycles~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~15_combout\ = (\output_block_unit|Add5~20_combout\ & \output_block_unit|wait_cycles~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|Add5~20_combout\,
	datad => \output_block_unit|wait_cycles~0_combout\,
	combout => \output_block_unit|wait_cycles~15_combout\);

-- Location: LCCOMB_X36_Y16_N14
\output_block_unit|wait_cycles~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~16_combout\ = (\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|wait_cycles~15_combout\) # ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & 
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datab => \output_block_unit|fsm_out_state.idle_st~regout\,
	datac => \output_block_unit|wait_cycles~15_combout\,
	datad => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	combout => \output_block_unit|wait_cycles~16_combout\);

-- Location: LCCOMB_X36_Y16_N6
\output_block_unit|wait_cycles~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~19_combout\ = (\output_block_unit|Add5~14_combout\ & \output_block_unit|wait_cycles~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add5~14_combout\,
	datad => \output_block_unit|wait_cycles~0_combout\,
	combout => \output_block_unit|wait_cycles~19_combout\);

-- Location: LCCOMB_X36_Y16_N26
\output_block_unit|wait_cycles~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~23_combout\ = (!\output_block_unit|wait_cycles[3]~5_combout\ & ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\))) # 
-- (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & (\output_block_unit|Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles[3]~5_combout\,
	datab => \output_block_unit|Add5~10_combout\,
	datac => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|wait_cycles~23_combout\);

-- Location: LCCOMB_X34_Y16_N22
\output_block_unit|wait_cycles~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~24_combout\ = (\output_block_unit|Add5~8_combout\ & \output_block_unit|wait_cycles~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add5~8_combout\,
	datac => \output_block_unit|wait_cycles~0_combout\,
	combout => \output_block_unit|wait_cycles~24_combout\);

-- Location: LCCOMB_X34_Y17_N18
\output_block_unit|Mult0|mult_core|romout[0][4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[0][4]~14_combout\ = \output_block_unit|Add4~2_combout\ $ (((\output_block_unit|Add4~0_combout\) # ((\output_block_unit|Add0~0_combout\) # (\output_block_unit|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add4~0_combout\,
	datab => \output_block_unit|Add4~2_combout\,
	datac => \output_block_unit|Add0~0_combout\,
	datad => \output_block_unit|Add3~0_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[0][4]~14_combout\);

-- Location: LCCOMB_X34_Y16_N30
\output_block_unit|wait_cycles~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~25_combout\ = (\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|wait_cycles~24_combout\) # ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & 
-- \output_block_unit|Mult0|mult_core|romout[0][4]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datab => \output_block_unit|wait_cycles~24_combout\,
	datac => \output_block_unit|Mult0|mult_core|romout[0][4]~14_combout\,
	datad => \output_block_unit|fsm_out_state.idle_st~regout\,
	combout => \output_block_unit|wait_cycles~25_combout\);

-- Location: LCCOMB_X34_Y17_N16
\output_block_unit|wait_cycles~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~26_combout\ = (\output_block_unit|fsm_out_state.wm_request_st~regout\ & (\output_block_unit|Add4~0_combout\ $ (((\output_block_unit|Add0~0_combout\) # (\output_block_unit|Add3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add4~0_combout\,
	datab => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datac => \output_block_unit|Add0~0_combout\,
	datad => \output_block_unit|Add3~0_combout\,
	combout => \output_block_unit|wait_cycles~26_combout\);

-- Location: LCCOMB_X36_Y16_N2
\output_block_unit|wait_cycles~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~28_combout\ = (!\output_block_unit|wait_cycles[3]~5_combout\ & ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & (\output_block_unit|requested_bytes\(1))) # (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & 
-- ((\output_block_unit|Add5~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles[3]~5_combout\,
	datab => \output_block_unit|requested_bytes\(1),
	datac => \output_block_unit|Add5~4_combout\,
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|wait_cycles~28_combout\);

-- Location: LCCOMB_X34_Y18_N24
\output_block_unit|wait_cycles~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~29_combout\ = (\output_block_unit|fsm_out_state.wm_request_st~regout\ & !\output_block_unit|requested_bytes\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datac => \output_block_unit|requested_bytes\(0),
	combout => \output_block_unit|wait_cycles~29_combout\);

-- Location: LCFF_X38_Y20_N23
\rx_path_unit|mp_dec_inst|type_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|type_blk\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_reg\(5));

-- Location: LCFF_X38_Y20_N7
\rx_path_unit|mp_dec_inst|type_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|type_reg[6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_reg\(6));

-- Location: LCFF_X27_Y23_N31
\tx_path_unit|tx_mpe_inst|data_crc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|data_crc~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|data_crc\(0));

-- Location: LCCOMB_X28_Y22_N8
\tx_path_unit|tx_crc_inst|crc_c[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_crc_inst|crc_c\(0) = \tx_path_unit|tx_mpe_inst|data_crc\(0) $ (((\tx_path_unit|tx_mpe_inst|reset_crc~regout\ & \tx_path_unit|tx_crc_inst|crc_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|data_crc\(0),
	datab => \tx_path_unit|tx_mpe_inst|reset_crc~regout\,
	datac => \tx_path_unit|tx_crc_inst|crc_r\(0),
	combout => \tx_path_unit|tx_crc_inst|crc_c\(0));

-- Location: LCFF_X32_Y22_N1
\core_inst|core_registers_inst|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|data_out~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|data_out\(0));

-- Location: LCFF_X24_Y22_N25
\tx_path_unit|tx_crc_inst|crc_r[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_crc_inst|crc_r~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_crc_inst|crc_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_crc_inst|crc_r\(1));

-- Location: LCCOMB_X25_Y22_N22
\tx_path_unit|tx_mpe_inst|crc_blk~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|crc_blk~2_combout\ = (!\tx_path_unit|tx_crc_inst|crc_r\(1) & \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_crc_inst|crc_r\(1),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|crc_blk~2_combout\);

-- Location: LCFF_X32_Y21_N21
\tx_path_unit|tx_ram_inst|ram_data~19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|DAT_I_M1\(1),
	sload => VCC,
	ena => \tx_path_unit|tx_ram_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data~19_regout\);

-- Location: LCFF_X28_Y21_N15
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(18));

-- Location: LCFF_X28_Y22_N1
\tx_path_unit|tx_mpe_inst|crc_blk[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|crc_blk~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|crc_blk[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|crc_blk\(2));

-- Location: LCFF_X50_Y18_N13
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(1));

-- Location: LCFF_X50_Y18_N17
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|write_addr\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(5));

-- Location: LCCOMB_X50_Y18_N16
\rx_path_unit|ram_simple_inst|ram_data~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~27_combout\ = \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(5) $ (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(5),
	datad => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(2),
	combout => \rx_path_unit|ram_simple_inst|ram_data~27_combout\);

-- Location: LCFF_X50_Y18_N7
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|write_addr\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(11));

-- Location: LCFF_X50_Y18_N25
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|write_addr\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(9));

-- Location: LCCOMB_X50_Y18_N6
\rx_path_unit|ram_simple_inst|ram_data~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~29_combout\ = (\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(9) & (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(4) & (\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(11) $ 
-- (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(5))))) # (!\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(9) & (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(4) & (\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(11) $ 
-- (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(9),
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(4),
	datac => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(11),
	datad => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(5),
	combout => \rx_path_unit|ram_simple_inst|ram_data~29_combout\);

-- Location: LCFF_X46_Y18_N5
\rx_path_unit|ram_simple_inst|ram_data~21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data~21feeder_combout\,
	ena => \rx_path_unit|ram_simple_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data~21_regout\);

-- Location: LCFF_X46_Y18_N15
\rx_path_unit|ram_simple_inst|ram_data~20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data~20feeder_combout\,
	ena => \rx_path_unit|ram_simple_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data~20_regout\);

-- Location: LCFF_X46_Y18_N27
\rx_path_unit|ram_simple_inst|ram_data~22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data~22feeder_combout\,
	ena => \rx_path_unit|ram_simple_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data~22_regout\);

-- Location: LCFF_X45_Y18_N1
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(21));

-- Location: LCFF_X46_Y18_N17
\rx_path_unit|ram_simple_inst|ram_data~25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|dout\(7),
	sload => VCC,
	ena => \rx_path_unit|ram_simple_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data~25_regout\);

-- Location: LCFF_X46_Y18_N7
\rx_path_unit|ram_simple_inst|ram_data~24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data~24feeder_combout\,
	ena => \rx_path_unit|ram_simple_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data~24_regout\);

-- Location: LCCOMB_X42_Y21_N24
\core_inst|read_controller_inst|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Add1~12_combout\ = (\core_inst|read_controller_inst|Add1~5_combout\ & ((\core_inst|read_controller_inst|Equal1~0_combout\) # (\core_inst|read_controller_inst|read_controller_counter_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|Add1~5_combout\,
	datab => \core_inst|read_controller_inst|Equal1~0_combout\,
	datad => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	combout => \core_inst|read_controller_inst|Add1~12_combout\);

-- Location: LCFF_X42_Y20_N1
\rx_path_unit|mp_dec_inst|type_blk[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|type_blk[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_blk\(5));

-- Location: LCFF_X42_Y20_N21
\rx_path_unit|mp_dec_inst|type_blk[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|type_blk[6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|type_blk[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_blk\(6));

-- Location: LCCOMB_X25_Y23_N20
\tx_path_unit|tx_mpe_inst|data_crc[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc[2]~5_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\) # (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|data_crc[2]~5_combout\);

-- Location: LCCOMB_X25_Y23_N16
\tx_path_unit|tx_mpe_inst|data_crc[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc[2]~6_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & (\tx_path_unit|tx_ram_inst|dout_valid~regout\)) # (!\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & 
-- ((\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|data_crc[2]~6_combout\);

-- Location: LCCOMB_X25_Y23_N4
\tx_path_unit|tx_mpe_inst|data_crc[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\) # ((\tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\ & !\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\);

-- Location: LCCOMB_X25_Y23_N26
\tx_path_unit|tx_mpe_inst|data_crc~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc~8_combout\ = (\tx_path_unit|tx_mpe_inst|data_crc[2]~6_combout\ & ((\tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\ & ((\tx_path_unit|tx_ram_inst|data_out\(0)))) # (!\tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\ & 
-- (\tx_path_unit|tx_mpe_inst|len_blk\(0))))) # (!\tx_path_unit|tx_mpe_inst|data_crc[2]~6_combout\ & (!\tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|data_crc[2]~6_combout\,
	datab => \tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\,
	datac => \tx_path_unit|tx_mpe_inst|len_blk\(0),
	datad => \tx_path_unit|tx_ram_inst|data_out\(0),
	combout => \tx_path_unit|tx_mpe_inst|data_crc~8_combout\);

-- Location: LCCOMB_X25_Y23_N0
\tx_path_unit|tx_mpe_inst|data_crc~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc~9_combout\ = (\tx_path_unit|tx_mpe_inst|data_crc~8_combout\ & (((\tx_path_unit|tx_mpe_inst|type_blk\(0)) # (\tx_path_unit|tx_mpe_inst|data_crc[2]~5_combout\)))) # (!\tx_path_unit|tx_mpe_inst|data_crc~8_combout\ & 
-- (\tx_path_unit|tx_mpe_inst|addr_blk\(0) & ((!\tx_path_unit|tx_mpe_inst|data_crc[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|addr_blk\(0),
	datab => \tx_path_unit|tx_mpe_inst|data_crc~8_combout\,
	datac => \tx_path_unit|tx_mpe_inst|type_blk\(0),
	datad => \tx_path_unit|tx_mpe_inst|data_crc[2]~5_combout\,
	combout => \tx_path_unit|tx_mpe_inst|data_crc~9_combout\);

-- Location: LCCOMB_X27_Y23_N30
\tx_path_unit|tx_mpe_inst|data_crc~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc~10_combout\ = (\tx_path_unit|tx_mpe_inst|data_crc~9_combout\ & (!\tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\ & ((\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\) # (!\tx_path_unit|tx_mpe_inst|Selector21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|Selector21~0_combout\,
	datac => \tx_path_unit|tx_mpe_inst|data_crc~9_combout\,
	datad => \tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|data_crc~10_combout\);

-- Location: LCCOMB_X25_Y25_N12
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout\);

-- Location: LCCOMB_X25_Y25_N10
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout\);

-- Location: LCCOMB_X25_Y25_N20
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout\) # 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout\);

-- Location: LCCOMB_X25_Y24_N0
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout\);

-- Location: LCCOMB_X25_Y25_N26
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout\);

-- Location: LCCOMB_X25_Y25_N24
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout\) # ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout\) # (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout\);

-- Location: LCFF_X29_Y24_N7
\output_block_unit|fifo|read_addr_dup[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(2));

-- Location: LCFF_X29_Y24_N11
\output_block_unit|fifo|read_addr_dup[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(4));

-- Location: LCFF_X29_Y24_N13
\output_block_unit|fifo|read_addr_dup[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(5));

-- Location: LCFF_X30_Y24_N1
\output_block_unit|fifo|mem_rtl_0_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(11));

-- Location: LCFF_X30_Y24_N11
\output_block_unit|fifo|mem_rtl_0_bypass[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|write_addr\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(9));

-- Location: LCCOMB_X30_Y24_N10
\output_block_unit|fifo|mem~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~35_combout\ = (\output_block_unit|fifo|read_addr_dup\(5) & (\output_block_unit|fifo|mem_rtl_0_bypass\(11) & (\output_block_unit|fifo|mem_rtl_0_bypass\(9) $ (!\output_block_unit|fifo|read_addr_dup\(4))))) # 
-- (!\output_block_unit|fifo|read_addr_dup\(5) & (!\output_block_unit|fifo|mem_rtl_0_bypass\(11) & (\output_block_unit|fifo|mem_rtl_0_bypass\(9) $ (!\output_block_unit|fifo|read_addr_dup\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|read_addr_dup\(5),
	datab => \output_block_unit|fifo|mem_rtl_0_bypass\(11),
	datac => \output_block_unit|fifo|mem_rtl_0_bypass\(9),
	datad => \output_block_unit|fifo|read_addr_dup\(4),
	combout => \output_block_unit|fifo|mem~35_combout\);

-- Location: LCFF_X29_Y24_N17
\output_block_unit|fifo|read_addr_dup[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(7));

-- Location: LCFF_X29_Y24_N21
\output_block_unit|fifo|read_addr_dup[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(9));

-- Location: LCFF_X29_Y24_N25
\output_block_unit|fifo|read_addr_dup[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(11));

-- Location: LCFF_X30_Y24_N25
\output_block_unit|fifo|mem_rtl_0_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|write_addr\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(23));

-- Location: LCFF_X30_Y24_N7
\output_block_unit|fifo|mem_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|write_addr\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(21));

-- Location: LCCOMB_X30_Y24_N6
\output_block_unit|fifo|mem~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~39_combout\ = (\output_block_unit|fifo|mem_rtl_0_bypass\(23) & (\output_block_unit|fifo|read_addr_dup\(11) & (\output_block_unit|fifo|mem_rtl_0_bypass\(21) $ (!\output_block_unit|fifo|read_addr_dup\(10))))) # 
-- (!\output_block_unit|fifo|mem_rtl_0_bypass\(23) & (!\output_block_unit|fifo|read_addr_dup\(11) & (\output_block_unit|fifo|mem_rtl_0_bypass\(21) $ (!\output_block_unit|fifo|read_addr_dup\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0_bypass\(23),
	datab => \output_block_unit|fifo|read_addr_dup\(11),
	datac => \output_block_unit|fifo|mem_rtl_0_bypass\(21),
	datad => \output_block_unit|fifo|read_addr_dup\(10),
	combout => \output_block_unit|fifo|mem~39_combout\);

-- Location: LCFF_X28_Y24_N9
\output_block_unit|fifo|mem_rtl_0_bypass[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(25));

-- Location: LCFF_X31_Y22_N17
\core_inst|core_registers_inst|clk_to_start_reg_3[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|clk_to_start_reg_3_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|clk_to_start_reg_3\(0));

-- Location: LCFF_X33_Y22_N15
\core_inst|core_registers_inst|enable_reg_4[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|enable_reg_4~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|enable_reg_4\(0));

-- Location: LCCOMB_X32_Y22_N28
\core_inst|core_registers_inst|data_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~2_combout\ = (\signal_generator_inst|registers_inst|data_out[3]~0_combout\ & (\core_inst|core_registers_inst|enable_reg_4\(0) & ((!\core_inst|core_registers_inst|data_out[0]~28_combout\)))) # 
-- (!\signal_generator_inst|registers_inst|data_out[3]~0_combout\ & (((\core_inst|core_registers_inst|trigger_position_reg_2\(0)) # (\core_inst|core_registers_inst|data_out[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	datab => \core_inst|core_registers_inst|enable_reg_4\(0),
	datac => \core_inst|core_registers_inst|trigger_position_reg_2\(0),
	datad => \core_inst|core_registers_inst|data_out[0]~28_combout\,
	combout => \core_inst|core_registers_inst|data_out~2_combout\);

-- Location: LCCOMB_X31_Y22_N16
\core_inst|core_registers_inst|data_out~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~3_combout\ = (\core_inst|core_registers_inst|data_out[0]~28_combout\ & ((\core_inst|core_registers_inst|data_out~2_combout\ & (\core_inst|core_registers_inst|trigger_type_reg_1\(0))) # 
-- (!\core_inst|core_registers_inst|data_out~2_combout\ & ((\core_inst|core_registers_inst|clk_to_start_reg_3\(0)))))) # (!\core_inst|core_registers_inst|data_out[0]~28_combout\ & (((\core_inst|core_registers_inst|data_out~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~28_combout\,
	datab => \core_inst|core_registers_inst|trigger_type_reg_1\(0),
	datac => \core_inst|core_registers_inst|clk_to_start_reg_3\(0),
	datad => \core_inst|core_registers_inst|data_out~2_combout\,
	combout => \core_inst|core_registers_inst|data_out~3_combout\);

-- Location: LCCOMB_X32_Y22_N0
\core_inst|core_registers_inst|data_out~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~6_combout\ = (!\core_inst|core_registers_inst|data_out[0]~5_combout\ & ((\core_inst|core_registers_inst|Equal0~2_combout\ & (\core_inst|core_registers_inst|en_reg\(0))) # 
-- (!\core_inst|core_registers_inst|Equal0~2_combout\ & ((\core_inst|core_registers_inst|data_out~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|en_reg\(0),
	datab => \core_inst|core_registers_inst|data_out~3_combout\,
	datac => \core_inst|core_registers_inst|data_out[0]~5_combout\,
	datad => \core_inst|core_registers_inst|Equal0~2_combout\,
	combout => \core_inst|core_registers_inst|data_out~6_combout\);

-- Location: LCCOMB_X30_Y21_N26
\tx_path_unit|wishbone_master_inst|addr_rd[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_rd[0]~13_combout\ = (!\tx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\ & \tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	combout => \tx_path_unit|wishbone_master_inst|addr_rd[0]~13_combout\);

-- Location: LCFF_X27_Y23_N19
\tx_path_unit|tx_mpe_inst|data_crc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|data_crc~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|data_crc\(1));

-- Location: LCCOMB_X24_Y22_N24
\tx_path_unit|tx_crc_inst|crc_r~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_crc_inst|crc_r~1_combout\ = (\tx_path_unit|tx_mpe_inst|reset_crc~regout\ & (\tx_path_unit|tx_crc_inst|crc_r\(1) $ (\tx_path_unit|tx_mpe_inst|data_crc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|reset_crc~regout\,
	datac => \tx_path_unit|tx_crc_inst|crc_r\(1),
	datad => \tx_path_unit|tx_mpe_inst|data_crc\(1),
	combout => \tx_path_unit|tx_crc_inst|crc_r~1_combout\);

-- Location: LCFF_X32_Y21_N29
\tx_path_unit|tx_ram_inst|ram_data~20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|DAT_I_M1\(2),
	ena => \tx_path_unit|tx_ram_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data~20_regout\);

-- Location: LCFF_X28_Y21_N5
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(19));

-- Location: LCCOMB_X28_Y22_N0
\tx_path_unit|tx_mpe_inst|crc_blk~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|crc_blk~3_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\ & \tx_path_unit|tx_crc_inst|crc_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	datad => \tx_path_unit|tx_crc_inst|crc_r\(2),
	combout => \tx_path_unit|tx_mpe_inst|crc_blk~3_combout\);

-- Location: LCFF_X27_Y22_N29
\tx_path_unit|tx_mpe_inst|crc_blk[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|crc_blk~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|crc_blk[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|crc_blk\(3));

-- Location: LCFF_X24_Y19_N17
\tx_path_unit|tx_fifo_inst|mem~19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_mpe_inst|dout\(5),
	sload => VCC,
	ena => \tx_path_unit|tx_fifo_inst|mem~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem~19_regout\);

-- Location: LCFF_X24_Y19_N19
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_mpe_inst|dout\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(14));

-- Location: LCFF_X29_Y19_N21
\tx_path_unit|tx_uart_inst|sr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sr~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|sr[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sr\(8));

-- Location: LCCOMB_X41_Y21_N16
\core_inst|read_controller_inst|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector27~0_combout\ = (\core_inst|read_controller_inst|data_out_to_WBM_valid~regout\ & ((\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\) # 
-- ((\core_inst|read_controller_inst|State.wait_for_start_address~regout\) # (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datab => \core_inst|read_controller_inst|State.wait_for_start_address~regout\,
	datac => \core_inst|read_controller_inst|data_out_to_WBM_valid~regout\,
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector27~0_combout\);

-- Location: LCCOMB_X30_Y24_N16
\output_block_unit|fifo|mem~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~46_combout\ = (!\output_block_unit|fifo|write_addr\(8) & (!\output_block_unit|fifo|write_addr\(10) & (!\output_block_unit|fifo|write_addr\(11) & !\output_block_unit|fifo|write_addr\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(8),
	datab => \output_block_unit|fifo|write_addr\(10),
	datac => \output_block_unit|fifo|write_addr\(11),
	datad => \output_block_unit|fifo|write_addr\(9),
	combout => \output_block_unit|fifo|mem~46_combout\);

-- Location: LCCOMB_X28_Y24_N24
\output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0_combout\ = (!\output_block_unit|fifo|write_addr\(13) & (\output_block_unit|fifo|write_addr\(12) & (!\output_block_unit|fifo|write_addr\(14) & 
-- \output_block_unit|fifo|count_proc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(13),
	datab => \output_block_unit|fifo|write_addr\(12),
	datac => \output_block_unit|fifo|write_addr\(14),
	datad => \output_block_unit|fifo|count_proc~0_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0_combout\);

-- Location: LCCOMB_X28_Y24_N6
\output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0_combout\ = (\output_block_unit|fifo|write_addr\(13) & (\output_block_unit|fifo|write_addr\(12) & (!\output_block_unit|fifo|write_addr\(14) & 
-- \output_block_unit|fifo|count_proc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(13),
	datab => \output_block_unit|fifo|write_addr\(12),
	datac => \output_block_unit|fifo|write_addr\(14),
	datad => \output_block_unit|fifo|count_proc~0_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0_combout\);

-- Location: LCCOMB_X28_Y24_N20
\output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0_combout\ = (\output_block_unit|fifo|write_addr\(13) & (!\output_block_unit|fifo|write_addr\(12) & (!\output_block_unit|fifo|write_addr\(14) & 
-- \output_block_unit|fifo|count_proc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(13),
	datab => \output_block_unit|fifo|write_addr\(12),
	datac => \output_block_unit|fifo|write_addr\(14),
	datad => \output_block_unit|fifo|count_proc~0_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0_combout\);

-- Location: LCCOMB_X28_Y24_N22
\output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0_combout\ = (!\output_block_unit|fifo|write_addr\(13) & (\output_block_unit|fifo|write_addr\(12) & (\output_block_unit|fifo|write_addr\(14) & 
-- \output_block_unit|fifo|count_proc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(13),
	datab => \output_block_unit|fifo|write_addr\(12),
	datac => \output_block_unit|fifo|write_addr\(14),
	datad => \output_block_unit|fifo|count_proc~0_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0_combout\);

-- Location: LCCOMB_X28_Y24_N12
\output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0_combout\ = (!\output_block_unit|fifo|write_addr\(13) & (!\output_block_unit|fifo|write_addr\(12) & (\output_block_unit|fifo|write_addr\(14) & 
-- \output_block_unit|fifo|count_proc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(13),
	datab => \output_block_unit|fifo|write_addr\(12),
	datac => \output_block_unit|fifo|write_addr\(14),
	datad => \output_block_unit|fifo|count_proc~0_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0_combout\);

-- Location: LCCOMB_X28_Y24_N26
\output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0_combout\ = (\output_block_unit|fifo|write_addr\(13) & (\output_block_unit|fifo|write_addr\(12) & (\output_block_unit|fifo|write_addr\(14) & 
-- \output_block_unit|fifo|count_proc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(13),
	datab => \output_block_unit|fifo|write_addr\(12),
	datac => \output_block_unit|fifo|write_addr\(14),
	datad => \output_block_unit|fifo|count_proc~0_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0_combout\);

-- Location: LCCOMB_X28_Y24_N16
\output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0_combout\ = (\output_block_unit|fifo|write_addr\(13) & (!\output_block_unit|fifo|write_addr\(12) & (\output_block_unit|fifo|write_addr\(14) & 
-- \output_block_unit|fifo|count_proc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(13),
	datab => \output_block_unit|fifo|write_addr\(12),
	datac => \output_block_unit|fifo|write_addr\(14),
	datad => \output_block_unit|fifo|count_proc~0_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0_combout\);

-- Location: LCCOMB_X33_Y22_N14
\core_inst|core_registers_inst|enable_reg_4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|enable_reg_4~0_combout\ = (\core_inst|core_registers_inst|enable_reg_4_proc~0_combout\ & (\intercon|dat_sig\(0))) # (!\core_inst|core_registers_inst|enable_reg_4_proc~0_combout\ & 
-- (((\core_inst|core_registers_inst|enable_reg_4\(0) & !\core_inst|read_controller_inst|read_controller_finish~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|enable_reg_4_proc~0_combout\,
	datab => \intercon|dat_sig\(0),
	datac => \core_inst|core_registers_inst|enable_reg_4\(0),
	datad => \core_inst|read_controller_inst|read_controller_finish~regout\,
	combout => \core_inst|core_registers_inst|enable_reg_4~0_combout\);

-- Location: LCCOMB_X25_Y23_N6
\tx_path_unit|tx_mpe_inst|data_crc~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc~11_combout\ = (\tx_path_unit|tx_mpe_inst|data_crc[2]~6_combout\ & ((\tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\ & ((\tx_path_unit|tx_ram_inst|data_out\(1)))) # (!\tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\ & 
-- (\tx_path_unit|tx_mpe_inst|len_blk\(1))))) # (!\tx_path_unit|tx_mpe_inst|data_crc[2]~6_combout\ & (!\tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|data_crc[2]~6_combout\,
	datab => \tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\,
	datac => \tx_path_unit|tx_mpe_inst|len_blk\(1),
	datad => \tx_path_unit|tx_ram_inst|data_out\(1),
	combout => \tx_path_unit|tx_mpe_inst|data_crc~11_combout\);

-- Location: LCCOMB_X25_Y23_N22
\tx_path_unit|tx_mpe_inst|data_crc~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc~12_combout\ = (\tx_path_unit|tx_mpe_inst|data_crc~11_combout\ & ((\tx_path_unit|tx_mpe_inst|type_blk\(1)) # ((\tx_path_unit|tx_mpe_inst|data_crc[2]~5_combout\)))) # (!\tx_path_unit|tx_mpe_inst|data_crc~11_combout\ & 
-- (((\tx_path_unit|tx_mpe_inst|addr_blk\(1) & !\tx_path_unit|tx_mpe_inst|data_crc[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|data_crc~11_combout\,
	datab => \tx_path_unit|tx_mpe_inst|type_blk\(1),
	datac => \tx_path_unit|tx_mpe_inst|addr_blk\(1),
	datad => \tx_path_unit|tx_mpe_inst|data_crc[2]~5_combout\,
	combout => \tx_path_unit|tx_mpe_inst|data_crc~12_combout\);

-- Location: LCCOMB_X27_Y23_N18
\tx_path_unit|tx_mpe_inst|data_crc~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc~13_combout\ = (\tx_path_unit|tx_mpe_inst|data_crc~12_combout\ & (!\tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\ & ((\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\) # 
-- (!\tx_path_unit|tx_mpe_inst|Selector21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|Selector21~0_combout\,
	datac => \tx_path_unit|tx_mpe_inst|data_crc~12_combout\,
	datad => \tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|data_crc~13_combout\);

-- Location: LCFF_X30_Y21_N13
\output_block_unit|fifo|mem~26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem~26feeder_combout\,
	ena => \output_block_unit|fifo|mem~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem~26_regout\);

-- Location: LCCOMB_X25_Y20_N8
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~6_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\,
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~6_combout\);

-- Location: LCCOMB_X25_Y25_N2
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~7_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~7_combout\);

-- Location: LCCOMB_X25_Y25_N16
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~8_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~6_combout\) # 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~6_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~7_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~8_combout\);

-- Location: LCCOMB_X25_Y25_N14
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~9_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~9_combout\);

-- Location: LCCOMB_X25_Y25_N0
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~10_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~10_combout\);

-- Location: LCCOMB_X25_Y25_N30
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~11_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~8_combout\) # ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~9_combout\) # (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~9_combout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~8_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~10_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~11_combout\);

-- Location: LCFF_X30_Y21_N31
\output_block_unit|fifo|mem_rtl_0_bypass[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(32));

-- Location: LCFF_X31_Y22_N27
\core_inst|core_registers_inst|clk_to_start_reg_3[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|clk_to_start_reg_3_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|clk_to_start_reg_3\(1));

-- Location: LCFF_X31_Y22_N9
\core_inst|core_registers_inst|enable_reg_4[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|enable_reg_4_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|enable_reg_4\(1));

-- Location: LCCOMB_X31_Y22_N8
\core_inst|core_registers_inst|data_out~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~7_combout\ = (\core_inst|core_registers_inst|data_out[0]~28_combout\ & ((\core_inst|core_registers_inst|clk_to_start_reg_3\(1)) # ((!\signal_generator_inst|registers_inst|data_out[3]~0_combout\)))) # 
-- (!\core_inst|core_registers_inst|data_out[0]~28_combout\ & (((\core_inst|core_registers_inst|enable_reg_4\(1) & \signal_generator_inst|registers_inst|data_out[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~28_combout\,
	datab => \core_inst|core_registers_inst|clk_to_start_reg_3\(1),
	datac => \core_inst|core_registers_inst|enable_reg_4\(1),
	datad => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	combout => \core_inst|core_registers_inst|data_out~7_combout\);

-- Location: LCFF_X30_Y22_N1
\core_inst|core_registers_inst|trigger_type_reg_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|trigger_type_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_type_reg_1\(1));

-- Location: LCCOMB_X30_Y22_N26
\core_inst|core_registers_inst|data_out~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~8_combout\ = (\signal_generator_inst|registers_inst|data_out[3]~0_combout\ & (((\core_inst|core_registers_inst|data_out~7_combout\)))) # (!\signal_generator_inst|registers_inst|data_out[3]~0_combout\ & 
-- ((\core_inst|core_registers_inst|data_out~7_combout\ & (\core_inst|core_registers_inst|trigger_type_reg_1\(1))) # (!\core_inst|core_registers_inst|data_out~7_combout\ & ((\core_inst|core_registers_inst|trigger_position_reg_2\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	datab => \core_inst|core_registers_inst|trigger_type_reg_1\(1),
	datac => \core_inst|core_registers_inst|data_out~7_combout\,
	datad => \core_inst|core_registers_inst|trigger_position_reg_2\(1),
	combout => \core_inst|core_registers_inst|data_out~8_combout\);

-- Location: LCFF_X33_Y22_N3
\signal_generator_inst|registers_inst|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|data_out~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|data_out\(2));

-- Location: LCFF_X32_Y22_N11
\core_inst|core_registers_inst|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|data_out~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|data_out\(2));

-- Location: LCFF_X27_Y23_N27
\tx_path_unit|tx_mpe_inst|data_crc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|data_crc~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|data_crc\(2));

-- Location: LCCOMB_X28_Y22_N2
\tx_path_unit|tx_crc_inst|crc_c[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_crc_inst|crc_c\(2) = \tx_path_unit|tx_mpe_inst|data_crc\(2) $ (((\tx_path_unit|tx_mpe_inst|reset_crc~regout\ & \tx_path_unit|tx_crc_inst|crc_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|reset_crc~regout\,
	datac => \tx_path_unit|tx_crc_inst|crc_r\(2),
	datad => \tx_path_unit|tx_mpe_inst|data_crc\(2),
	combout => \tx_path_unit|tx_crc_inst|crc_c\(2));

-- Location: LCFF_X24_Y22_N11
\tx_path_unit|tx_crc_inst|crc_r[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_crc_inst|crc_r~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_crc_inst|crc_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_crc_inst|crc_r\(3));

-- Location: LCCOMB_X27_Y22_N28
\tx_path_unit|tx_mpe_inst|crc_blk~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|crc_blk~4_combout\ = (!\tx_path_unit|tx_crc_inst|crc_r\(3) & \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_crc_inst|crc_r\(3),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|crc_blk~4_combout\);

-- Location: LCFF_X27_Y22_N13
\tx_path_unit|tx_mpe_inst|crc_blk[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|crc_blk~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|crc_blk[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|crc_blk\(4));

-- Location: LCFF_X24_Y19_N9
\tx_path_unit|tx_fifo_inst|mem~20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_mpe_inst|dout\(6),
	sload => VCC,
	ena => \tx_path_unit|tx_fifo_inst|mem~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem~20_regout\);

-- Location: LCFF_X29_Y19_N23
\tx_path_unit|tx_uart_inst|sr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sr[9]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sr\(9));

-- Location: LCCOMB_X29_Y19_N20
\tx_path_unit|tx_uart_inst|sr~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sr~10_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & (\tx_path_unit|tx_fifo_inst|dout\(7))) # (!\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & ((\tx_path_unit|tx_uart_inst|sr\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datac => \tx_path_unit|tx_fifo_inst|dout\(7),
	datad => \tx_path_unit|tx_uart_inst|sr\(9),
	combout => \tx_path_unit|tx_uart_inst|sr~10_combout\);

-- Location: LCCOMB_X41_Y21_N24
\core_inst|read_controller_inst|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector2~0_combout\ = (\core_inst|write_controller_inst|write_controller_finish~regout\ & (\core_inst|read_controller_inst|State.wait_for_start_address~regout\ & (!\core_inst|read_controller_inst|Selector0~1_combout\ & 
-- !\core_inst|read_controller_inst|State.send_data_to_wbm~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|write_controller_finish~regout\,
	datab => \core_inst|read_controller_inst|State.wait_for_start_address~regout\,
	datac => \core_inst|read_controller_inst|Selector0~1_combout\,
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector2~0_combout\);

-- Location: LCFF_X31_Y17_N11
\output_block_unit|short_fifo|mem~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(0),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~52_regout\);

-- Location: LCFF_X31_Y18_N17
\output_block_unit|short_fifo|mem~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~68feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~68_regout\);

-- Location: LCFF_X31_Y18_N7
\output_block_unit|short_fifo|mem~28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~28feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~28_regout\);

-- Location: LCFF_X30_Y18_N23
\output_block_unit|short_fifo|dout[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~93_combout\,
	ena => \output_block_unit|fifo|Equal3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|dout\(1));

-- Location: LCCOMB_X25_Y25_N4
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~12_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~12_combout\);

-- Location: LCCOMB_X25_Y25_N6
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~13_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~13_combout\);

-- Location: LCCOMB_X25_Y25_N8
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~14_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~12_combout\) # 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~12_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~13_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~14_combout\);

-- Location: LCCOMB_X25_Y25_N18
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~15_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~15_combout\);

-- Location: LCCOMB_X25_Y25_N28
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~16_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~16_combout\);

-- Location: LCCOMB_X25_Y25_N22
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~17_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~14_combout\) # ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~16_combout\) # (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~16_combout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~14_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~15_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~17_combout\);

-- Location: LCFF_X33_Y22_N5
\signal_generator_inst|registers_inst|enable_reg_2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|enable_reg_2[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \signal_generator_inst|registers_inst|enable_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|enable_reg_2\(2));

-- Location: LCCOMB_X33_Y22_N2
\signal_generator_inst|registers_inst|data_out~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|data_out~4_combout\ = (!\signal_generator_inst|registers_inst|data_out[3]~1_combout\ & ((\core_inst|core_registers_inst|Equal1~0_combout\ & ((\signal_generator_inst|registers_inst|scene_number_reg_1\(2)))) # 
-- (!\core_inst|core_registers_inst|Equal1~0_combout\ & (\signal_generator_inst|registers_inst|enable_reg_2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|data_out[3]~1_combout\,
	datab => \signal_generator_inst|registers_inst|enable_reg_2\(2),
	datac => \core_inst|core_registers_inst|Equal1~0_combout\,
	datad => \signal_generator_inst|registers_inst|scene_number_reg_1\(2),
	combout => \signal_generator_inst|registers_inst|data_out~4_combout\);

-- Location: LCFF_X30_Y22_N21
\core_inst|core_registers_inst|en_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|en_reg[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|core_registers_inst|en_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|en_reg\(2));

-- Location: LCFF_X31_Y22_N15
\core_inst|core_registers_inst|clk_to_start_reg_3[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|clk_to_start_reg_3_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|clk_to_start_reg_3\(2));

-- Location: LCFF_X31_Y22_N1
\core_inst|core_registers_inst|enable_reg_4[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|enable_reg_4_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|enable_reg_4\(2));

-- Location: LCCOMB_X31_Y22_N0
\core_inst|core_registers_inst|data_out~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~10_combout\ = (\core_inst|core_registers_inst|data_out[0]~28_combout\ & (((!\signal_generator_inst|registers_inst|data_out[3]~0_combout\)))) # (!\core_inst|core_registers_inst|data_out[0]~28_combout\ & 
-- ((\signal_generator_inst|registers_inst|data_out[3]~0_combout\ & ((\core_inst|core_registers_inst|enable_reg_4\(2)))) # (!\signal_generator_inst|registers_inst|data_out[3]~0_combout\ & (\core_inst|core_registers_inst|trigger_position_reg_2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~28_combout\,
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(2),
	datac => \core_inst|core_registers_inst|enable_reg_4\(2),
	datad => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	combout => \core_inst|core_registers_inst|data_out~10_combout\);

-- Location: LCFF_X30_Y22_N15
\core_inst|core_registers_inst|trigger_type_reg_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|trigger_type_reg_1[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|core_registers_inst|trigger_type_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_type_reg_1\(2));

-- Location: LCCOMB_X31_Y22_N14
\core_inst|core_registers_inst|data_out~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~11_combout\ = (\core_inst|core_registers_inst|data_out[0]~28_combout\ & ((\core_inst|core_registers_inst|data_out~10_combout\ & ((\core_inst|core_registers_inst|trigger_type_reg_1\(2)))) # 
-- (!\core_inst|core_registers_inst|data_out~10_combout\ & (\core_inst|core_registers_inst|clk_to_start_reg_3\(2))))) # (!\core_inst|core_registers_inst|data_out[0]~28_combout\ & (\core_inst|core_registers_inst|data_out~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~28_combout\,
	datab => \core_inst|core_registers_inst|data_out~10_combout\,
	datac => \core_inst|core_registers_inst|clk_to_start_reg_3\(2),
	datad => \core_inst|core_registers_inst|trigger_type_reg_1\(2),
	combout => \core_inst|core_registers_inst|data_out~11_combout\);

-- Location: LCCOMB_X32_Y22_N10
\core_inst|core_registers_inst|data_out~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~12_combout\ = (!\core_inst|core_registers_inst|data_out[0]~5_combout\ & ((\core_inst|core_registers_inst|Equal0~2_combout\ & ((\core_inst|core_registers_inst|en_reg\(2)))) # 
-- (!\core_inst|core_registers_inst|Equal0~2_combout\ & (\core_inst|core_registers_inst|data_out~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out~11_combout\,
	datab => \core_inst|core_registers_inst|en_reg\(2),
	datac => \core_inst|core_registers_inst|data_out[0]~5_combout\,
	datad => \core_inst|core_registers_inst|Equal0~2_combout\,
	combout => \core_inst|core_registers_inst|data_out~12_combout\);

-- Location: LCCOMB_X25_Y23_N28
\tx_path_unit|tx_mpe_inst|data_crc~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc~14_combout\ = (\tx_path_unit|tx_mpe_inst|data_crc[2]~6_combout\ & ((\tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\ & ((\tx_path_unit|tx_ram_inst|data_out\(2)))) # (!\tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\ & 
-- (\tx_path_unit|tx_mpe_inst|len_blk\(2))))) # (!\tx_path_unit|tx_mpe_inst|data_crc[2]~6_combout\ & (((!\tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|data_crc[2]~6_combout\,
	datab => \tx_path_unit|tx_mpe_inst|len_blk\(2),
	datac => \tx_path_unit|tx_mpe_inst|data_crc[2]~7_combout\,
	datad => \tx_path_unit|tx_ram_inst|data_out\(2),
	combout => \tx_path_unit|tx_mpe_inst|data_crc~14_combout\);

-- Location: LCCOMB_X25_Y23_N12
\tx_path_unit|tx_mpe_inst|data_crc~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc~15_combout\ = (\tx_path_unit|tx_mpe_inst|data_crc~14_combout\ & (((\tx_path_unit|tx_mpe_inst|type_blk\(2)) # (\tx_path_unit|tx_mpe_inst|data_crc[2]~5_combout\)))) # (!\tx_path_unit|tx_mpe_inst|data_crc~14_combout\ & 
-- (\tx_path_unit|tx_mpe_inst|addr_blk\(2) & ((!\tx_path_unit|tx_mpe_inst|data_crc[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|data_crc~14_combout\,
	datab => \tx_path_unit|tx_mpe_inst|addr_blk\(2),
	datac => \tx_path_unit|tx_mpe_inst|type_blk\(2),
	datad => \tx_path_unit|tx_mpe_inst|data_crc[2]~5_combout\,
	combout => \tx_path_unit|tx_mpe_inst|data_crc~15_combout\);

-- Location: LCCOMB_X27_Y23_N26
\tx_path_unit|tx_mpe_inst|data_crc~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc~16_combout\ = (\tx_path_unit|tx_mpe_inst|data_crc~15_combout\ & (!\tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\ & ((\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\) # 
-- (!\tx_path_unit|tx_mpe_inst|Selector21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|Selector21~0_combout\,
	datac => \tx_path_unit|tx_mpe_inst|data_crc~15_combout\,
	datad => \tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|data_crc~16_combout\);

-- Location: LCCOMB_X24_Y22_N10
\tx_path_unit|tx_crc_inst|crc_r~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_crc_inst|crc_r~2_combout\ = (\tx_path_unit|tx_mpe_inst|reset_crc~regout\ & (\tx_path_unit|tx_mpe_inst|data_crc\(3) $ (\tx_path_unit|tx_crc_inst|crc_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|data_crc\(3),
	datac => \tx_path_unit|tx_crc_inst|crc_r\(3),
	datad => \tx_path_unit|tx_mpe_inst|reset_crc~regout\,
	combout => \tx_path_unit|tx_crc_inst|crc_r~2_combout\);

-- Location: LCFF_X34_Y23_N19
\rx_path_unit|error_register_inst|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|error_register_inst|data_out~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|error_register_inst|data_out\(3));

-- Location: LCFF_X29_Y22_N31
\core_inst|core_registers_inst|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|data_out~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|data_out\(3));

-- Location: LCCOMB_X27_Y22_N12
\tx_path_unit|tx_mpe_inst|crc_blk~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|crc_blk~5_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\ & \tx_path_unit|tx_crc_inst|crc_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	datad => \tx_path_unit|tx_crc_inst|crc_r\(4),
	combout => \tx_path_unit|tx_mpe_inst|crc_blk~5_combout\);

-- Location: LCFF_X29_Y22_N1
\tx_path_unit|tx_ram_inst|ram_data~22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data~22feeder_combout\,
	ena => \tx_path_unit|tx_ram_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data~22_regout\);

-- Location: LCCOMB_X24_Y23_N16
\tx_path_unit|tx_mpe_inst|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector12~0_combout\ = (\tx_path_unit|tx_ram_inst|data_out\(5) & (\tx_path_unit|tx_ram_inst|dout_valid~regout\ & \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|data_out\(5),
	datab => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector12~0_combout\);

-- Location: LCFF_X24_Y23_N1
\tx_path_unit|tx_mpe_inst|addr_blk[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|addr_blk\(5));

-- Location: LCFF_X24_Y19_N15
\tx_path_unit|tx_fifo_inst|mem~21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|mem~21feeder_combout\,
	ena => \tx_path_unit|tx_fifo_inst|mem~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem~21_regout\);

-- Location: LCFF_X24_Y19_N1
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(16));

-- Location: LCCOMB_X29_Y18_N16
\output_block_unit|short_fifo|mem~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~82_combout\ = (\output_block_unit|short_fifo|count_proc~0_combout\ & (\output_block_unit|short_fifo|write_addr\(0) & (!\output_block_unit|short_fifo|write_addr\(1) & \output_block_unit|short_fifo|write_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count_proc~0_combout\,
	datab => \output_block_unit|short_fifo|write_addr\(0),
	datac => \output_block_unit|short_fifo|write_addr\(1),
	datad => \output_block_unit|short_fifo|write_addr\(2),
	combout => \output_block_unit|short_fifo|mem~82_combout\);

-- Location: LCFF_X30_Y18_N25
\output_block_unit|short_fifo|mem~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(1),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~61_regout\);

-- Location: LCFF_X31_Y17_N21
\output_block_unit|short_fifo|mem~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~53feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~53_regout\);

-- Location: LCFF_X30_Y17_N19
\output_block_unit|short_fifo|mem~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(1),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~45_regout\);

-- Location: LCCOMB_X30_Y17_N18
\output_block_unit|short_fifo|mem~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~89_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~53_regout\) # ((\output_block_unit|short_fifo|read_addr_dup\(1))))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) 
-- & (((\output_block_unit|short_fifo|mem~45_regout\ & !\output_block_unit|short_fifo|read_addr_dup\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~53_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(0),
	datac => \output_block_unit|short_fifo|mem~45_regout\,
	datad => \output_block_unit|short_fifo|read_addr_dup\(1),
	combout => \output_block_unit|short_fifo|mem~89_combout\);

-- Location: LCFF_X31_Y18_N13
\output_block_unit|short_fifo|mem~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~69feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~69_regout\);

-- Location: LCCOMB_X30_Y18_N24
\output_block_unit|short_fifo|mem~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~90_combout\ = (\output_block_unit|short_fifo|mem~89_combout\ & (((\output_block_unit|short_fifo|mem~69_regout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(1)))) # (!\output_block_unit|short_fifo|mem~89_combout\ & 
-- (\output_block_unit|short_fifo|read_addr_dup\(1) & (\output_block_unit|short_fifo|mem~61_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~89_combout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~61_regout\,
	datad => \output_block_unit|short_fifo|mem~69_regout\,
	combout => \output_block_unit|short_fifo|mem~90_combout\);

-- Location: LCFF_X32_Y18_N25
\output_block_unit|short_fifo|mem~21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(1),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~21_regout\);

-- Location: LCFF_X31_Y18_N31
\output_block_unit|short_fifo|mem~29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~29feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~29_regout\);

-- Location: LCFF_X32_Y18_N31
\output_block_unit|short_fifo|mem~13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(1),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~13_regout\);

-- Location: LCCOMB_X32_Y18_N30
\output_block_unit|short_fifo|mem~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~91_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(1) & ((\output_block_unit|short_fifo|mem~29_regout\) # ((\output_block_unit|short_fifo|read_addr_dup\(0))))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) 
-- & (((\output_block_unit|short_fifo|mem~13_regout\ & !\output_block_unit|short_fifo|read_addr_dup\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~29_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~13_regout\,
	datad => \output_block_unit|short_fifo|read_addr_dup\(0),
	combout => \output_block_unit|short_fifo|mem~91_combout\);

-- Location: LCFF_X33_Y18_N7
\output_block_unit|short_fifo|mem~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(1),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~37_regout\);

-- Location: LCCOMB_X33_Y18_N6
\output_block_unit|short_fifo|mem~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~92_combout\ = (\output_block_unit|short_fifo|mem~91_combout\ & (((\output_block_unit|short_fifo|mem~37_regout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(0)))) # (!\output_block_unit|short_fifo|mem~91_combout\ & 
-- (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~21_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~91_combout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(0),
	datac => \output_block_unit|short_fifo|mem~37_regout\,
	datad => \output_block_unit|short_fifo|mem~21_regout\,
	combout => \output_block_unit|short_fifo|mem~92_combout\);

-- Location: LCCOMB_X30_Y18_N22
\output_block_unit|short_fifo|mem~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~93_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(2) & (\output_block_unit|short_fifo|mem~90_combout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(2) & ((\output_block_unit|short_fifo|mem~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|short_fifo|read_addr_dup\(2),
	datac => \output_block_unit|short_fifo|mem~90_combout\,
	datad => \output_block_unit|short_fifo|mem~92_combout\,
	combout => \output_block_unit|short_fifo|mem~93_combout\);

-- Location: LCCOMB_X27_Y23_N16
\tx_path_unit|tx_mpe_inst|data_crc[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc[7]~17_combout\ = (!\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & (!\tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\ & !\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|data_crc[7]~17_combout\);

-- Location: LCFF_X30_Y21_N1
\output_block_unit|fifo|mem~28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|short_fifo|dout\(3),
	sload => VCC,
	ena => \output_block_unit|fifo|mem~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem~28_regout\);

-- Location: LCCOMB_X25_Y17_N10
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~21_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~21_combout\);

-- Location: LCFF_X33_Y22_N25
\signal_generator_inst|registers_inst|enable_reg_2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \signal_generator_inst|registers_inst|enable_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|enable_reg_2\(3));

-- Location: LCCOMB_X34_Y23_N18
\rx_path_unit|error_register_inst|data_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|error_register_inst|data_out~2_combout\ = (\rx_path_unit|error_register_inst|err_reg\(3) & (\intercon|Equal2~0_combout\ & (\output_block_unit|fifo_rd_en~0_combout\ & \core_inst|core_registers_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|error_register_inst|err_reg\(3),
	datab => \intercon|Equal2~0_combout\,
	datac => \output_block_unit|fifo_rd_en~0_combout\,
	datad => \core_inst|core_registers_inst|Equal0~2_combout\,
	combout => \rx_path_unit|error_register_inst|data_out~2_combout\);

-- Location: LCFF_X30_Y22_N9
\core_inst|core_registers_inst|en_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|en_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|en_reg\(3));

-- Location: LCFF_X31_Y22_N23
\core_inst|core_registers_inst|clk_to_start_reg_3[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|clk_to_start_reg_3_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|clk_to_start_reg_3\(3));

-- Location: LCFF_X31_Y22_N5
\core_inst|core_registers_inst|enable_reg_4[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|enable_reg_4_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|enable_reg_4\(3));

-- Location: LCCOMB_X31_Y22_N4
\core_inst|core_registers_inst|data_out~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~13_combout\ = (\core_inst|core_registers_inst|data_out[0]~28_combout\ & ((\core_inst|core_registers_inst|clk_to_start_reg_3\(3)) # ((!\signal_generator_inst|registers_inst|data_out[3]~0_combout\)))) # 
-- (!\core_inst|core_registers_inst|data_out[0]~28_combout\ & (((\core_inst|core_registers_inst|enable_reg_4\(3) & \signal_generator_inst|registers_inst|data_out[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~28_combout\,
	datab => \core_inst|core_registers_inst|clk_to_start_reg_3\(3),
	datac => \core_inst|core_registers_inst|enable_reg_4\(3),
	datad => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	combout => \core_inst|core_registers_inst|data_out~13_combout\);

-- Location: LCFF_X30_Y22_N7
\core_inst|core_registers_inst|trigger_type_reg_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|trigger_type_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_type_reg_1\(3));

-- Location: LCCOMB_X30_Y22_N6
\core_inst|core_registers_inst|data_out~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~14_combout\ = (\core_inst|core_registers_inst|data_out~13_combout\ & (((\core_inst|core_registers_inst|trigger_type_reg_1\(3)) # (\signal_generator_inst|registers_inst|data_out[3]~0_combout\)))) # 
-- (!\core_inst|core_registers_inst|data_out~13_combout\ & (\core_inst|core_registers_inst|trigger_position_reg_2\(3) & ((!\signal_generator_inst|registers_inst|data_out[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out~13_combout\,
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(3),
	datac => \core_inst|core_registers_inst|trigger_type_reg_1\(3),
	datad => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	combout => \core_inst|core_registers_inst|data_out~14_combout\);

-- Location: LCCOMB_X29_Y22_N30
\core_inst|core_registers_inst|data_out~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~15_combout\ = (!\core_inst|core_registers_inst|data_out[0]~5_combout\ & ((\core_inst|core_registers_inst|Equal0~2_combout\ & (\core_inst|core_registers_inst|en_reg\(3))) # 
-- (!\core_inst|core_registers_inst|Equal0~2_combout\ & ((\core_inst|core_registers_inst|data_out~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~5_combout\,
	datab => \core_inst|core_registers_inst|en_reg\(3),
	datac => \core_inst|core_registers_inst|Equal0~2_combout\,
	datad => \core_inst|core_registers_inst|data_out~14_combout\,
	combout => \core_inst|core_registers_inst|data_out~15_combout\);

-- Location: LCCOMB_X28_Y22_N4
\tx_path_unit|tx_crc_inst|crc_c[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_crc_inst|crc_c\(4) = \tx_path_unit|tx_mpe_inst|data_crc\(4) $ (((\tx_path_unit|tx_crc_inst|crc_r\(4) & \tx_path_unit|tx_mpe_inst|reset_crc~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|data_crc\(4),
	datac => \tx_path_unit|tx_crc_inst|crc_r\(4),
	datad => \tx_path_unit|tx_mpe_inst|reset_crc~regout\,
	combout => \tx_path_unit|tx_crc_inst|crc_c\(4));

-- Location: LCFF_X33_Y22_N7
\signal_generator_inst|registers_inst|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|data_out~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|data_out\(4));

-- Location: LCCOMB_X32_Y21_N14
\intercon|DAT_I_M1[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[4]~28_combout\ = (\intercon|slave_stall_sig~1_combout\ & ((\intercon|Equal3~0_combout\ & (\signal_generator_inst|registers_inst|data_out\(4))) # (!\intercon|Equal3~0_combout\ & ((\output_block_unit|fifo|dout\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|slave_stall_sig~1_combout\,
	datab => \intercon|Equal3~0_combout\,
	datac => \signal_generator_inst|registers_inst|data_out\(4),
	datad => \output_block_unit|fifo|dout\(4),
	combout => \intercon|DAT_I_M1[4]~28_combout\);

-- Location: LCFF_X29_Y22_N11
\tx_path_unit|tx_ram_inst|ram_data~23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data~23feeder_combout\,
	ena => \tx_path_unit|tx_ram_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data~23_regout\);

-- Location: LCFF_X28_Y21_N25
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(22));

-- Location: LCFF_X24_Y22_N13
\tx_path_unit|tx_crc_inst|crc_r[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_crc_inst|crc_r~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_crc_inst|crc_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_crc_inst|crc_r\(5));

-- Location: LCCOMB_X24_Y23_N22
\tx_path_unit|tx_mpe_inst|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector11~1_combout\ = (\tx_path_unit|tx_mpe_inst|dout\(6) & ((\tx_path_unit|tx_mpe_inst|Selector17~2_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector7~0_combout\ & \tx_path_unit|tx_ram_inst|data_out\(6))))) # 
-- (!\tx_path_unit|tx_mpe_inst|dout\(6) & (\tx_path_unit|tx_mpe_inst|Selector7~0_combout\ & ((\tx_path_unit|tx_ram_inst|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|dout\(6),
	datab => \tx_path_unit|tx_mpe_inst|Selector7~0_combout\,
	datac => \tx_path_unit|tx_mpe_inst|Selector17~2_combout\,
	datad => \tx_path_unit|tx_ram_inst|data_out\(6),
	combout => \tx_path_unit|tx_mpe_inst|Selector11~1_combout\);

-- Location: LCCOMB_X38_Y24_N12
\core_inst|write_controller_inst|State_machine~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|State_machine~0_combout\ = (\core_inst|write_controller_inst|all_data_rec_count_s\(1)) # ((\core_inst|write_controller_inst|all_data_rec_count_s\(2)) # ((\core_inst|write_controller_inst|all_data_rec_count_s\(0)) # 
-- (!\core_inst|write_controller_inst|trigger_found_s~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|all_data_rec_count_s\(1),
	datab => \core_inst|write_controller_inst|all_data_rec_count_s\(2),
	datac => \core_inst|write_controller_inst|all_data_rec_count_s\(0),
	datad => \core_inst|write_controller_inst|trigger_found_s~regout\,
	combout => \core_inst|write_controller_inst|State_machine~0_combout\);

-- Location: LCFF_X33_Y18_N27
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(1));

-- Location: LCFF_X30_Y18_N13
\output_block_unit|short_fifo|mem~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(2),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~62_regout\);

-- Location: LCFF_X31_Y17_N7
\output_block_unit|short_fifo|mem~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(2),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~54_regout\);

-- Location: LCFF_X30_Y17_N13
\output_block_unit|short_fifo|mem~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(2),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~46_regout\);

-- Location: LCCOMB_X30_Y17_N12
\output_block_unit|short_fifo|mem~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~94_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~54_regout\) # ((\output_block_unit|short_fifo|read_addr_dup\(1))))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) 
-- & (((\output_block_unit|short_fifo|mem~46_regout\ & !\output_block_unit|short_fifo|read_addr_dup\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~54_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(0),
	datac => \output_block_unit|short_fifo|mem~46_regout\,
	datad => \output_block_unit|short_fifo|read_addr_dup\(1),
	combout => \output_block_unit|short_fifo|mem~94_combout\);

-- Location: LCFF_X31_Y18_N25
\output_block_unit|short_fifo|mem~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~70feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~70_regout\);

-- Location: LCCOMB_X30_Y18_N12
\output_block_unit|short_fifo|mem~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~95_combout\ = (\output_block_unit|short_fifo|mem~94_combout\ & (((\output_block_unit|short_fifo|mem~70_regout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(1)))) # (!\output_block_unit|short_fifo|mem~94_combout\ & 
-- (\output_block_unit|short_fifo|read_addr_dup\(1) & (\output_block_unit|short_fifo|mem~62_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~94_combout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~62_regout\,
	datad => \output_block_unit|short_fifo|mem~70_regout\,
	combout => \output_block_unit|short_fifo|mem~95_combout\);

-- Location: LCFF_X31_Y18_N27
\output_block_unit|short_fifo|mem~30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~30feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~30_regout\);

-- Location: LCFF_X32_Y18_N11
\output_block_unit|short_fifo|mem~14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(2),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~14_regout\);

-- Location: LCCOMB_X32_Y18_N10
\output_block_unit|short_fifo|mem~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~96_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & (\output_block_unit|short_fifo|read_addr_dup\(1))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|read_addr_dup\(1) & 
-- ((\output_block_unit|short_fifo|mem~30_regout\))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) & (\output_block_unit|short_fifo|mem~14_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|read_addr_dup\(0),
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~14_regout\,
	datad => \output_block_unit|short_fifo|mem~30_regout\,
	combout => \output_block_unit|short_fifo|mem~96_combout\);

-- Location: LCFF_X33_Y22_N13
\signal_generator_inst|registers_inst|enable_reg_2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|enable_reg_2[4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \signal_generator_inst|registers_inst|enable_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|enable_reg_2\(4));

-- Location: LCCOMB_X33_Y22_N6
\signal_generator_inst|registers_inst|data_out~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|data_out~6_combout\ = (!\signal_generator_inst|registers_inst|data_out[3]~1_combout\ & ((\core_inst|core_registers_inst|Equal1~0_combout\ & ((\signal_generator_inst|registers_inst|scene_number_reg_1\(4)))) # 
-- (!\core_inst|core_registers_inst|Equal1~0_combout\ & (\signal_generator_inst|registers_inst|enable_reg_2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|enable_reg_2\(4),
	datab => \signal_generator_inst|registers_inst|scene_number_reg_1\(4),
	datac => \core_inst|core_registers_inst|Equal1~0_combout\,
	datad => \signal_generator_inst|registers_inst|data_out[3]~1_combout\,
	combout => \signal_generator_inst|registers_inst|data_out~6_combout\);

-- Location: LCFF_X30_Y21_N9
\output_block_unit|fifo|mem~29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem~29feeder_combout\,
	ena => \output_block_unit|fifo|mem~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem~29_regout\);

-- Location: LCCOMB_X25_Y17_N8
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout\);

-- Location: LCCOMB_X25_Y17_N30
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20~portbdataout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout\);

-- Location: LCCOMB_X25_Y17_N12
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~26_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout\) # 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~26_combout\);

-- Location: LCCOMB_X25_Y20_N30
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~27_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36~portbdataout\,
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~27_combout\);

-- Location: LCCOMB_X25_Y17_N14
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~28_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~28_combout\);

-- Location: LCCOMB_X25_Y17_N4
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~29_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~26_combout\) # ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~28_combout\) # (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~26_combout\,
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~28_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~27_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~29_combout\);

-- Location: LCFF_X30_Y21_N11
\output_block_unit|fifo|mem_rtl_0_bypass[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem_rtl_0_bypass[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(35));

-- Location: LCFF_X33_Y22_N23
\signal_generator_inst|registers_inst|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|data_out~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|data_out\(5));

-- Location: LCCOMB_X32_Y21_N8
\intercon|DAT_I_M1[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[5]~30_combout\ = (\intercon|slave_stall_sig~1_combout\ & ((\intercon|Equal3~0_combout\ & ((\signal_generator_inst|registers_inst|data_out\(5)))) # (!\intercon|Equal3~0_combout\ & (\output_block_unit|fifo|dout\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|slave_stall_sig~1_combout\,
	datab => \intercon|Equal3~0_combout\,
	datac => \output_block_unit|fifo|dout\(5),
	datad => \signal_generator_inst|registers_inst|data_out\(5),
	combout => \intercon|DAT_I_M1[5]~30_combout\);

-- Location: LCCOMB_X24_Y22_N12
\tx_path_unit|tx_crc_inst|crc_r~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_crc_inst|crc_r~3_combout\ = (\tx_path_unit|tx_mpe_inst|reset_crc~regout\ & (\tx_path_unit|tx_mpe_inst|data_crc\(5) $ (\tx_path_unit|tx_crc_inst|crc_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|data_crc\(5),
	datac => \tx_path_unit|tx_crc_inst|crc_r\(5),
	datad => \tx_path_unit|tx_mpe_inst|reset_crc~regout\,
	combout => \tx_path_unit|tx_crc_inst|crc_r~3_combout\);

-- Location: LCFF_X33_Y21_N25
\core_inst|enable_fsm_inst|State.system_is_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|enable_fsm_inst|Selector3~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|enable_fsm_inst|State.system_is_enable~regout\);

-- Location: LCCOMB_X34_Y24_N10
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~65_combout\ = (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~65_combout\);

-- Location: LCCOMB_X34_Y24_N12
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~66_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \core_inst|core_registers_inst|trigger_position_reg_2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \core_inst|core_registers_inst|trigger_position_reg_2\(5),
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~66_combout\);

-- Location: LCCOMB_X33_Y24_N0
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~69_combout\ = (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~69_combout\);

-- Location: LCCOMB_X33_Y24_N30
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~71_combout\ = (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~71_combout\);

-- Location: LCCOMB_X33_Y24_N8
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~72_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(2) & 
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(2),
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~72_combout\);

-- Location: LCCOMB_X33_Y24_N2
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~75_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(1) & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(1),
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~75_combout\);

-- Location: LCCOMB_X34_Y24_N8
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~81_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~0_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~0_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~81_combout\);

-- Location: LCCOMB_X35_Y24_N12
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~82_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(0) & \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|core_registers_inst|trigger_position_reg_2\(0),
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~82_combout\);

-- Location: LCCOMB_X36_Y24_N24
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~84_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~8_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~8_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~84_combout\);

-- Location: LCCOMB_X36_Y24_N20
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~88_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~0_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~0_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~88_combout\);

-- Location: LCCOMB_X36_Y24_N12
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~90_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~4_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~4_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~90_combout\);

-- Location: LCCOMB_X37_Y24_N0
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~91_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~2_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~2_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~91_combout\);

-- Location: LCCOMB_X38_Y21_N6
\core_inst|write_controller_inst|all_data_rec_count_s[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|all_data_rec_count_s[5]~8_combout\ = (!\core_inst|write_controller_inst|State.record_data~regout\ & (!\core_inst|core_registers_inst|en_reg\(0) & \core_inst|write_controller_inst|State.set_configurations~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.record_data~regout\,
	datac => \core_inst|core_registers_inst|en_reg\(0),
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|all_data_rec_count_s[5]~8_combout\);

-- Location: LCFF_X40_Y21_N1
\core_inst|read_controller_inst|data_out_to_WBM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector25~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_out_to_WBM\(1));

-- Location: LCFF_X31_Y17_N27
\output_block_unit|short_fifo|mem~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(3),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~55_regout\);

-- Location: LCFF_X32_Y18_N9
\output_block_unit|short_fifo|mem~23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(3),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~23_regout\);

-- Location: LCFF_X30_Y18_N17
\output_block_unit|short_fifo|dout[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~108_combout\,
	ena => \output_block_unit|fifo|Equal3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|dout\(4));

-- Location: LCFF_X33_Y22_N21
\signal_generator_inst|registers_inst|enable_reg_2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \signal_generator_inst|registers_inst|enable_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|enable_reg_2\(5));

-- Location: LCCOMB_X33_Y22_N22
\signal_generator_inst|registers_inst|data_out~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|data_out~7_combout\ = (!\signal_generator_inst|registers_inst|data_out[3]~1_combout\ & ((\core_inst|core_registers_inst|Equal1~0_combout\ & ((\signal_generator_inst|registers_inst|scene_number_reg_1\(5)))) # 
-- (!\core_inst|core_registers_inst|Equal1~0_combout\ & (\signal_generator_inst|registers_inst|enable_reg_2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|enable_reg_2\(5),
	datab => \signal_generator_inst|registers_inst|scene_number_reg_1\(5),
	datac => \core_inst|core_registers_inst|Equal1~0_combout\,
	datad => \signal_generator_inst|registers_inst|data_out[3]~1_combout\,
	combout => \signal_generator_inst|registers_inst|data_out~7_combout\);

-- Location: LCFF_X30_Y21_N25
\output_block_unit|fifo|mem~30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem~30feeder_combout\,
	ena => \output_block_unit|fifo|mem~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem~30_regout\);

-- Location: LCCOMB_X25_Y17_N18
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~30_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13~portbdataout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~30_combout\);

-- Location: LCCOMB_X25_Y17_N16
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~31_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~31_combout\);

-- Location: LCCOMB_X25_Y17_N6
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~32_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~30_combout\) # 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~30_combout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~31_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~32_combout\);

-- Location: LCCOMB_X25_Y20_N20
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~33_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37~portbdataout\,
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~33_combout\);

-- Location: LCCOMB_X25_Y17_N28
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~34_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~34_combout\);

-- Location: LCCOMB_X25_Y17_N22
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~35_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~32_combout\) # ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~33_combout\) # (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~32_combout\,
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~33_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~34_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~35_combout\);

-- Location: LCFF_X31_Y21_N9
\output_block_unit|fifo|mem_rtl_0_bypass[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(36));

-- Location: LCFF_X33_Y22_N19
\signal_generator_inst|registers_inst|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|data_out~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|data_out\(6));

-- Location: LCCOMB_X32_Y21_N6
\intercon|DAT_I_M1[6]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[6]~32_combout\ = (\intercon|slave_stall_sig~1_combout\ & ((\intercon|Equal3~0_combout\ & ((\signal_generator_inst|registers_inst|data_out\(6)))) # (!\intercon|Equal3~0_combout\ & (\output_block_unit|fifo|dout\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|slave_stall_sig~1_combout\,
	datab => \intercon|Equal3~0_combout\,
	datac => \output_block_unit|fifo|dout\(6),
	datad => \signal_generator_inst|registers_inst|data_out\(6),
	combout => \intercon|DAT_I_M1[6]~32_combout\);

-- Location: LCFF_X33_Y21_N23
\core_inst|enable_fsm_inst|enable_trig_s\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|enable_fsm_inst|enable_trig_s~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|enable_fsm_inst|enable_trig_s~regout\);

-- Location: LCFF_X33_Y21_N5
\core_inst|enable_fsm_inst|State.wait_for_enable_rise\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|enable_fsm_inst|Selector0~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|enable_fsm_inst|State.wait_for_enable_rise~regout\);

-- Location: LCCOMB_X33_Y21_N24
\core_inst|enable_fsm_inst|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|enable_fsm_inst|Selector3~0_combout\ = (\core_inst|write_controller_inst|write_controller_finish~regout\ & (\core_inst|enable_fsm_inst|State.wait_for_enable_rise~regout\ & ((\core_inst|enable_fsm_inst|enable_trig_s~regout\)))) # 
-- (!\core_inst|write_controller_inst|write_controller_finish~regout\ & ((\core_inst|enable_fsm_inst|State.system_is_enable~regout\) # ((\core_inst|enable_fsm_inst|State.wait_for_enable_rise~regout\ & \core_inst|enable_fsm_inst|enable_trig_s~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|write_controller_finish~regout\,
	datab => \core_inst|enable_fsm_inst|State.wait_for_enable_rise~regout\,
	datac => \core_inst|enable_fsm_inst|State.system_is_enable~regout\,
	datad => \core_inst|enable_fsm_inst|enable_trig_s~regout\,
	combout => \core_inst|enable_fsm_inst|Selector3~0_combout\);

-- Location: LCCOMB_X36_Y22_N4
\core_inst|write_controller_inst|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Mux0~0_combout\ = ((\core_inst|write_controller_inst|trigger_counter_s\(1)) # (\signal_generator_inst|signal_generator_inst|trigger_out~regout\ $ (!\core_inst|write_controller_inst|trigger_type_s\(0)))) # 
-- (!\core_inst|write_controller_inst|trigger_counter_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|trigger_out~regout\,
	datab => \core_inst|write_controller_inst|trigger_counter_s\(0),
	datac => \core_inst|write_controller_inst|trigger_type_s\(0),
	datad => \core_inst|write_controller_inst|trigger_counter_s\(1),
	combout => \core_inst|write_controller_inst|Mux0~0_combout\);

-- Location: LCCOMB_X37_Y22_N0
\core_inst|write_controller_inst|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Mux0~1_combout\ = (\core_inst|write_controller_inst|trigger_type_s\(2)) # ((\core_inst|write_controller_inst|Mux0~0_combout\) # (!\core_inst|write_controller_inst|trigger_type_s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|trigger_type_s\(2),
	datac => \core_inst|write_controller_inst|Mux0~0_combout\,
	datad => \core_inst|write_controller_inst|trigger_type_s\(1),
	combout => \core_inst|write_controller_inst|Mux0~1_combout\);

-- Location: LCCOMB_X36_Y22_N6
\core_inst|write_controller_inst|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector25~0_combout\ = (\core_inst|core_registers_inst|trigger_type_reg_1\(2) & \core_inst|write_controller_inst|State.set_configurations~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|core_registers_inst|trigger_type_reg_1\(2),
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Selector25~0_combout\);

-- Location: LCFF_X40_Y21_N11
\core_inst|read_controller_inst|data_from_ram_to_wbs_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector34~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(1));

-- Location: LCCOMB_X40_Y21_N0
\core_inst|read_controller_inst|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector25~0_combout\ = (\core_inst|read_controller_inst|data_from_ram_to_wbs_s\(1) & (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & ((\core_inst|read_controller_inst|read_controller_counter_s\(0)) # 
-- (\core_inst|read_controller_inst|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(1),
	datab => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datac => \core_inst|read_controller_inst|Equal1~0_combout\,
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector25~0_combout\);

-- Location: LCFF_X30_Y18_N15
\output_block_unit|short_fifo|mem~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(4),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~64_regout\);

-- Location: LCFF_X31_Y17_N5
\output_block_unit|short_fifo|mem~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(4),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~56_regout\);

-- Location: LCFF_X30_Y17_N5
\output_block_unit|short_fifo|mem~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(4),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~48_regout\);

-- Location: LCCOMB_X30_Y17_N4
\output_block_unit|short_fifo|mem~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~104_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(1) & (((\output_block_unit|short_fifo|read_addr_dup\(0))))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) & 
-- ((\output_block_unit|short_fifo|read_addr_dup\(0) & (\output_block_unit|short_fifo|mem~56_regout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~48_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~56_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~48_regout\,
	datad => \output_block_unit|short_fifo|read_addr_dup\(0),
	combout => \output_block_unit|short_fifo|mem~104_combout\);

-- Location: LCFF_X31_Y18_N1
\output_block_unit|short_fifo|mem~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~72feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~72_regout\);

-- Location: LCCOMB_X30_Y18_N14
\output_block_unit|short_fifo|mem~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~105_combout\ = (\output_block_unit|short_fifo|mem~104_combout\ & ((\output_block_unit|short_fifo|mem~72_regout\) # ((!\output_block_unit|short_fifo|read_addr_dup\(1))))) # (!\output_block_unit|short_fifo|mem~104_combout\ 
-- & (((\output_block_unit|short_fifo|mem~64_regout\ & \output_block_unit|short_fifo|read_addr_dup\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~104_combout\,
	datab => \output_block_unit|short_fifo|mem~72_regout\,
	datac => \output_block_unit|short_fifo|mem~64_regout\,
	datad => \output_block_unit|short_fifo|read_addr_dup\(1),
	combout => \output_block_unit|short_fifo|mem~105_combout\);

-- Location: LCFF_X32_Y18_N17
\output_block_unit|short_fifo|mem~24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(4),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~24_regout\);

-- Location: LCFF_X31_Y18_N3
\output_block_unit|short_fifo|mem~32\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~32feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~32_regout\);

-- Location: LCFF_X32_Y18_N15
\output_block_unit|short_fifo|mem~16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(4),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~16_regout\);

-- Location: LCCOMB_X32_Y18_N14
\output_block_unit|short_fifo|mem~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~106_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & (\output_block_unit|short_fifo|read_addr_dup\(1))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|read_addr_dup\(1) 
-- & ((\output_block_unit|short_fifo|mem~32_regout\))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) & (\output_block_unit|short_fifo|mem~16_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|read_addr_dup\(0),
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~16_regout\,
	datad => \output_block_unit|short_fifo|mem~32_regout\,
	combout => \output_block_unit|short_fifo|mem~106_combout\);

-- Location: LCFF_X33_Y18_N25
\output_block_unit|short_fifo|mem~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(4),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~40_regout\);

-- Location: LCCOMB_X33_Y18_N24
\output_block_unit|short_fifo|mem~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~107_combout\ = (\output_block_unit|short_fifo|mem~106_combout\ & (((\output_block_unit|short_fifo|mem~40_regout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(0)))) # (!\output_block_unit|short_fifo|mem~106_combout\ 
-- & (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~24_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~106_combout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(0),
	datac => \output_block_unit|short_fifo|mem~40_regout\,
	datad => \output_block_unit|short_fifo|mem~24_regout\,
	combout => \output_block_unit|short_fifo|mem~107_combout\);

-- Location: LCCOMB_X30_Y18_N16
\output_block_unit|short_fifo|mem~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~108_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(2) & (\output_block_unit|short_fifo|mem~105_combout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(2) & ((\output_block_unit|short_fifo|mem~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|short_fifo|read_addr_dup\(2),
	datac => \output_block_unit|short_fifo|mem~105_combout\,
	datad => \output_block_unit|short_fifo|mem~107_combout\,
	combout => \output_block_unit|short_fifo|mem~108_combout\);

-- Location: LCFF_X30_Y18_N5
\output_block_unit|short_fifo|dout[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~113_combout\,
	ena => \output_block_unit|fifo|Equal3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|dout\(5));

-- Location: LCFF_X33_Y22_N9
\signal_generator_inst|registers_inst|enable_reg_2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \signal_generator_inst|registers_inst|enable_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|enable_reg_2\(6));

-- Location: LCCOMB_X33_Y22_N18
\signal_generator_inst|registers_inst|data_out~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|data_out~8_combout\ = (!\signal_generator_inst|registers_inst|data_out[3]~1_combout\ & ((\core_inst|core_registers_inst|Equal1~0_combout\ & ((\signal_generator_inst|registers_inst|scene_number_reg_1\(6)))) # 
-- (!\core_inst|core_registers_inst|Equal1~0_combout\ & (\signal_generator_inst|registers_inst|enable_reg_2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|data_out[3]~1_combout\,
	datab => \signal_generator_inst|registers_inst|enable_reg_2\(6),
	datac => \core_inst|core_registers_inst|Equal1~0_combout\,
	datad => \signal_generator_inst|registers_inst|scene_number_reg_1\(6),
	combout => \signal_generator_inst|registers_inst|data_out~8_combout\);

-- Location: LCFF_X30_Y21_N15
\output_block_unit|fifo|mem~31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem~31feeder_combout\,
	ena => \output_block_unit|fifo|mem~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem~31_regout\);

-- Location: LCCOMB_X25_Y24_N6
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~36_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~36_combout\);

-- Location: LCCOMB_X25_Y24_N8
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~37_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~37_combout\);

-- Location: LCCOMB_X25_Y24_N22
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~38_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~37_combout\) # 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~37_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~36_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~38_combout\);

-- Location: LCCOMB_X25_Y24_N4
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~39_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~39_combout\);

-- Location: LCCOMB_X25_Y24_N18
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~40_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62~portbdataout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~40_combout\);

-- Location: LCCOMB_X25_Y24_N24
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~41_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~38_combout\) # ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~40_combout\) # (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~40_combout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~39_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~38_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~41_combout\);

-- Location: LCFF_X30_Y21_N21
\output_block_unit|fifo|mem_rtl_0_bypass[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem_rtl_0_bypass[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(37));

-- Location: LCFF_X29_Y22_N21
\core_inst|core_registers_inst|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|data_out~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|data_out\(7));

-- Location: LCFF_X47_Y21_N13
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|data_out_of_wc\(0),
	sload => VCC,
	ena => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~14_regout\);

-- Location: LCFF_X33_Y21_N15
\core_inst|enable_fsm_inst|enable_d1_s\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|core_registers_inst|enable_reg_4\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|enable_fsm_inst|enable_d1_s~regout\);

-- Location: LCCOMB_X33_Y21_N22
\core_inst|enable_fsm_inst|enable_trig_s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|enable_fsm_inst|enable_trig_s~0_combout\ = (\core_inst|core_registers_inst|enable_reg_4\(0) & !\core_inst|enable_fsm_inst|enable_d1_s~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|enable_reg_4\(0),
	datac => \core_inst|enable_fsm_inst|enable_d1_s~regout\,
	combout => \core_inst|enable_fsm_inst|enable_trig_s~0_combout\);

-- Location: LCFF_X33_Y21_N17
\core_inst|enable_fsm_inst|State.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|enable_fsm_inst|State~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|enable_fsm_inst|State.idle~regout\);

-- Location: LCCOMB_X33_Y21_N4
\core_inst|enable_fsm_inst|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|enable_fsm_inst|Selector0~0_combout\ = ((!\core_inst|enable_fsm_inst|enable_trig_s~regout\ & \core_inst|enable_fsm_inst|State.wait_for_enable_rise~regout\)) # (!\core_inst|enable_fsm_inst|State.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|enable_fsm_inst|State.idle~regout\,
	datab => \core_inst|enable_fsm_inst|enable_trig_s~regout\,
	datac => \core_inst|enable_fsm_inst|State.wait_for_enable_rise~regout\,
	combout => \core_inst|enable_fsm_inst|Selector0~0_combout\);

-- Location: LCCOMB_X45_Y22_N20
\signal_generator_inst|signal_generator_inst|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector19~1_combout\ = \signal_generator_inst|signal_generator_inst|trigger_s~regout\ $ (((\signal_generator_inst|signal_generator_inst|data_counter_s\(1)) # 
-- (\signal_generator_inst|signal_generator_inst|data_counter_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|trigger_s~regout\,
	datab => \signal_generator_inst|signal_generator_inst|data_counter_s\(1),
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(0),
	combout => \signal_generator_inst|signal_generator_inst|Selector19~1_combout\);

-- Location: LCFF_X43_Y22_N21
\signal_generator_inst|signal_generator_inst|data_counter_s[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector32~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_counter_s\(3));

-- Location: LCFF_X44_Y22_N7
\signal_generator_inst|signal_generator_inst|data_counter_s[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector27~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_counter_s\(8));

-- Location: LCCOMB_X41_Y22_N6
\signal_generator_inst|signal_generator_inst|Selector19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector19~6_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(8)) # ((\signal_generator_inst|signal_generator_inst|Selector19~3_combout\ & 
-- (\signal_generator_inst|signal_generator_inst|scene_number_s\(0) & \signal_generator_inst|signal_generator_inst|data_counter_s\(7))) # (!\signal_generator_inst|signal_generator_inst|Selector19~3_combout\ & 
-- ((\signal_generator_inst|signal_generator_inst|scene_number_s\(0)) # (\signal_generator_inst|signal_generator_inst|data_counter_s\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(8),
	datab => \signal_generator_inst|signal_generator_inst|Selector19~3_combout\,
	datac => \signal_generator_inst|signal_generator_inst|scene_number_s\(0),
	datad => \signal_generator_inst|signal_generator_inst|data_counter_s\(7),
	combout => \signal_generator_inst|signal_generator_inst|Selector19~6_combout\);

-- Location: LCFF_X41_Y22_N11
\signal_generator_inst|signal_generator_inst|scene_number_s[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector23~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|scene_number_s\(3));

-- Location: LCCOMB_X40_Y21_N10
\core_inst|read_controller_inst|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector34~0_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(1),
	combout => \core_inst|read_controller_inst|Selector34~0_combout\);

-- Location: LCFF_X33_Y18_N31
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(4));

-- Location: LCFF_X30_Y18_N7
\output_block_unit|short_fifo|mem~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(5),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~65_regout\);

-- Location: LCFF_X31_Y17_N3
\output_block_unit|short_fifo|mem~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(5),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~57_regout\);

-- Location: LCFF_X30_Y17_N31
\output_block_unit|short_fifo|mem~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(5),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~49_regout\);

-- Location: LCCOMB_X30_Y17_N30
\output_block_unit|short_fifo|mem~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~109_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~57_regout\) # ((\output_block_unit|short_fifo|read_addr_dup\(1))))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) 
-- & (((\output_block_unit|short_fifo|mem~49_regout\ & !\output_block_unit|short_fifo|read_addr_dup\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~57_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(0),
	datac => \output_block_unit|short_fifo|mem~49_regout\,
	datad => \output_block_unit|short_fifo|read_addr_dup\(1),
	combout => \output_block_unit|short_fifo|mem~109_combout\);

-- Location: LCFF_X31_Y18_N29
\output_block_unit|short_fifo|mem~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~73feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~73_regout\);

-- Location: LCCOMB_X30_Y18_N6
\output_block_unit|short_fifo|mem~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~110_combout\ = (\output_block_unit|short_fifo|mem~109_combout\ & (((\output_block_unit|short_fifo|mem~73_regout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(1)))) # (!\output_block_unit|short_fifo|mem~109_combout\ 
-- & (\output_block_unit|short_fifo|read_addr_dup\(1) & (\output_block_unit|short_fifo|mem~65_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~109_combout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~65_regout\,
	datad => \output_block_unit|short_fifo|mem~73_regout\,
	combout => \output_block_unit|short_fifo|mem~110_combout\);

-- Location: LCFF_X32_Y18_N21
\output_block_unit|short_fifo|mem~25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(5),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~25_regout\);

-- Location: LCFF_X31_Y18_N23
\output_block_unit|short_fifo|mem~33\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~33feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~33_regout\);

-- Location: LCFF_X32_Y18_N19
\output_block_unit|short_fifo|mem~17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(5),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~17_regout\);

-- Location: LCCOMB_X32_Y18_N18
\output_block_unit|short_fifo|mem~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~111_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & (\output_block_unit|short_fifo|read_addr_dup\(1))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|read_addr_dup\(1) 
-- & ((\output_block_unit|short_fifo|mem~33_regout\))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) & (\output_block_unit|short_fifo|mem~17_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|read_addr_dup\(0),
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~17_regout\,
	datad => \output_block_unit|short_fifo|mem~33_regout\,
	combout => \output_block_unit|short_fifo|mem~111_combout\);

-- Location: LCFF_X33_Y18_N19
\output_block_unit|short_fifo|mem~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(5),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~41_regout\);

-- Location: LCCOMB_X32_Y18_N20
\output_block_unit|short_fifo|mem~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~112_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~111_combout\ & ((\output_block_unit|short_fifo|mem~41_regout\))) # (!\output_block_unit|short_fifo|mem~111_combout\ & 
-- (\output_block_unit|short_fifo|mem~25_regout\)))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) & (\output_block_unit|short_fifo|mem~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|read_addr_dup\(0),
	datab => \output_block_unit|short_fifo|mem~111_combout\,
	datac => \output_block_unit|short_fifo|mem~25_regout\,
	datad => \output_block_unit|short_fifo|mem~41_regout\,
	combout => \output_block_unit|short_fifo|mem~112_combout\);

-- Location: LCCOMB_X30_Y18_N4
\output_block_unit|short_fifo|mem~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~113_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(2) & (\output_block_unit|short_fifo|mem~110_combout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(2) & ((\output_block_unit|short_fifo|mem~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~110_combout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(2),
	datad => \output_block_unit|short_fifo|mem~112_combout\,
	combout => \output_block_unit|short_fifo|mem~113_combout\);

-- Location: LCFF_X30_Y18_N9
\output_block_unit|short_fifo|dout[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~118_combout\,
	ena => \output_block_unit|fifo|Equal3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|dout\(6));

-- Location: LCFF_X30_Y22_N13
\core_inst|core_registers_inst|en_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|en_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|en_reg\(7));

-- Location: LCFF_X33_Y24_N3
\core_inst|core_registers_inst|trigger_position_reg_2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|trigger_position_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_position_reg_2\(7));

-- Location: LCFF_X31_Y22_N3
\core_inst|core_registers_inst|clk_to_start_reg_3[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|clk_to_start_reg_3_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|clk_to_start_reg_3\(7));

-- Location: LCFF_X31_Y22_N25
\core_inst|core_registers_inst|enable_reg_4[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|enable_reg_4_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|enable_reg_4\(7));

-- Location: LCCOMB_X31_Y22_N24
\core_inst|core_registers_inst|data_out~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~25_combout\ = (\core_inst|core_registers_inst|data_out[0]~28_combout\ & ((\core_inst|core_registers_inst|clk_to_start_reg_3\(7)) # ((!\signal_generator_inst|registers_inst|data_out[3]~0_combout\)))) # 
-- (!\core_inst|core_registers_inst|data_out[0]~28_combout\ & (((\core_inst|core_registers_inst|enable_reg_4\(7) & \signal_generator_inst|registers_inst|data_out[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~28_combout\,
	datab => \core_inst|core_registers_inst|clk_to_start_reg_3\(7),
	datac => \core_inst|core_registers_inst|enable_reg_4\(7),
	datad => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	combout => \core_inst|core_registers_inst|data_out~25_combout\);

-- Location: LCFF_X30_Y22_N19
\core_inst|core_registers_inst|trigger_type_reg_1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|trigger_type_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_type_reg_1\(7));

-- Location: LCCOMB_X30_Y22_N18
\core_inst|core_registers_inst|data_out~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~26_combout\ = (\signal_generator_inst|registers_inst|data_out[3]~0_combout\ & (\core_inst|core_registers_inst|data_out~25_combout\)) # (!\signal_generator_inst|registers_inst|data_out[3]~0_combout\ & 
-- ((\core_inst|core_registers_inst|data_out~25_combout\ & (\core_inst|core_registers_inst|trigger_type_reg_1\(7))) # (!\core_inst|core_registers_inst|data_out~25_combout\ & ((\core_inst|core_registers_inst|trigger_position_reg_2\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	datab => \core_inst|core_registers_inst|data_out~25_combout\,
	datac => \core_inst|core_registers_inst|trigger_type_reg_1\(7),
	datad => \core_inst|core_registers_inst|trigger_position_reg_2\(7),
	combout => \core_inst|core_registers_inst|data_out~26_combout\);

-- Location: LCCOMB_X29_Y22_N20
\core_inst|core_registers_inst|data_out~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~27_combout\ = (!\core_inst|core_registers_inst|data_out[0]~5_combout\ & ((\core_inst|core_registers_inst|Equal0~2_combout\ & (\core_inst|core_registers_inst|en_reg\(7))) # 
-- (!\core_inst|core_registers_inst|Equal0~2_combout\ & ((\core_inst|core_registers_inst|data_out~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~5_combout\,
	datab => \core_inst|core_registers_inst|en_reg\(7),
	datac => \core_inst|core_registers_inst|Equal0~2_combout\,
	datad => \core_inst|core_registers_inst|data_out~26_combout\,
	combout => \core_inst|core_registers_inst|data_out~27_combout\);

-- Location: LCFF_X30_Y21_N19
\output_block_unit|fifo|mem~32\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|short_fifo|dout\(7),
	sload => VCC,
	ena => \output_block_unit|fifo|mem~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem~32_regout\);

-- Location: LCCOMB_X45_Y21_N14
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~25_combout\ = (!\core_inst|write_controller_inst|addr_out_to_RAM\(2) & (!\core_inst|write_controller_inst|addr_out_to_RAM\(1) & (!\core_inst|write_controller_inst|addr_out_to_RAM\(0) & 
-- !\core_inst|write_controller_inst|addr_out_to_RAM\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|addr_out_to_RAM\(2),
	datab => \core_inst|write_controller_inst|addr_out_to_RAM\(1),
	datac => \core_inst|write_controller_inst|addr_out_to_RAM\(0),
	datad => \core_inst|write_controller_inst|addr_out_to_RAM\(3),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~25_combout\);

-- Location: LCCOMB_X46_Y21_N16
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26_combout\ = (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~25_combout\ & \core_inst|write_controller_inst|din_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~25_combout\,
	datad => \core_inst|write_controller_inst|din_valid~regout\,
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26_combout\);

-- Location: LCFF_X33_Y21_N31
\core_inst|enable_fsm_inst|State.read_controller_finish\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|enable_fsm_inst|Selector2~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|enable_fsm_inst|State.read_controller_finish~regout\);

-- Location: LCCOMB_X33_Y21_N16
\core_inst|enable_fsm_inst|State~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|enable_fsm_inst|State~10_combout\ = (\core_inst|core_registers_inst|enable_reg_4\(0)) # (!\core_inst|enable_fsm_inst|State.read_controller_finish~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|enable_fsm_inst|State.read_controller_finish~regout\,
	datac => \core_inst|core_registers_inst|enable_reg_4\(0),
	combout => \core_inst|enable_fsm_inst|State~10_combout\);

-- Location: LCCOMB_X43_Y22_N28
\signal_generator_inst|signal_generator_inst|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector20~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\) # ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & 
-- !\signal_generator_inst|registers_inst|enable_reg_2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|registers_inst|enable_reg_2\(0),
	datad => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector20~0_combout\);

-- Location: LCCOMB_X43_Y22_N20
\signal_generator_inst|signal_generator_inst|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector32~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|Add0~6_combout\) # 
-- ((\signal_generator_inst|signal_generator_inst|data_counter_s\(3) & \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\)))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (((\signal_generator_inst|signal_generator_inst|data_counter_s\(3) & \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|Add0~6_combout\,
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(3),
	datad => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector32~0_combout\);

-- Location: LCCOMB_X44_Y22_N2
\signal_generator_inst|signal_generator_inst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Equal0~0_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(3) & (\signal_generator_inst|signal_generator_inst|data_counter_s\(2) & 
-- (\signal_generator_inst|signal_generator_inst|data_counter_s\(5) & \signal_generator_inst|signal_generator_inst|data_counter_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(3),
	datab => \signal_generator_inst|signal_generator_inst|data_counter_s\(2),
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(5),
	datad => \signal_generator_inst|signal_generator_inst|data_counter_s\(4),
	combout => \signal_generator_inst|signal_generator_inst|Equal0~0_combout\);

-- Location: LCCOMB_X44_Y22_N28
\signal_generator_inst|signal_generator_inst|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector27~0_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(7) & (\signal_generator_inst|signal_generator_inst|data_counter_s\(1) & 
-- (\signal_generator_inst|signal_generator_inst|data_counter_s\(6) & \signal_generator_inst|signal_generator_inst|data_counter_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(7),
	datab => \signal_generator_inst|signal_generator_inst|data_counter_s\(1),
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(6),
	datad => \signal_generator_inst|signal_generator_inst|data_counter_s\(0),
	combout => \signal_generator_inst|signal_generator_inst|Selector27~0_combout\);

-- Location: LCCOMB_X44_Y22_N26
\signal_generator_inst|signal_generator_inst|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector27~1_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|data_counter_s\(8)) # 
-- ((!\signal_generator_inst|signal_generator_inst|Equal0~0_combout\) # (!\signal_generator_inst|signal_generator_inst|Selector27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(8),
	datab => \signal_generator_inst|signal_generator_inst|Selector27~0_combout\,
	datac => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datad => \signal_generator_inst|signal_generator_inst|Equal0~0_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector27~1_combout\);

-- Location: LCCOMB_X44_Y22_N6
\signal_generator_inst|signal_generator_inst|Selector27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector27~2_combout\ = (\signal_generator_inst|signal_generator_inst|Add0~16_combout\ & ((\signal_generator_inst|signal_generator_inst|Selector27~1_combout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_counter_s\(8))))) # (!\signal_generator_inst|signal_generator_inst|Add0~16_combout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_counter_s\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|Add0~16_combout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(8),
	datad => \signal_generator_inst|signal_generator_inst|Selector27~1_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector27~2_combout\);

-- Location: LCCOMB_X41_Y22_N10
\signal_generator_inst|signal_generator_inst|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector23~0_combout\ = (\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & ((\signal_generator_inst|signal_generator_inst|scene_number_s\(3)) # 
-- ((\signal_generator_inst|registers_inst|scene_number_reg_1\(3) & \signal_generator_inst|signal_generator_inst|Selector1~0_combout\)))) # (!\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & 
-- (\signal_generator_inst|registers_inst|scene_number_reg_1\(3) & ((\signal_generator_inst|signal_generator_inst|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|Selector20~0_combout\,
	datab => \signal_generator_inst|registers_inst|scene_number_reg_1\(3),
	datac => \signal_generator_inst|signal_generator_inst|scene_number_s\(3),
	datad => \signal_generator_inst|signal_generator_inst|Selector1~0_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector23~0_combout\);

-- Location: LCFF_X47_Y21_N5
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~15feeder_combout\,
	ena => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~15_regout\);

-- Location: LCFF_X47_Y21_N3
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(10));

-- Location: LCFF_X40_Y21_N25
\core_inst|read_controller_inst|data_out_to_WBM[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector22~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_out_to_WBM\(4));

-- Location: LCFF_X33_Y18_N9
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|read_controller_inst|data_out_to_WBM\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(5));

-- Location: LCFF_X31_Y17_N25
\output_block_unit|short_fifo|mem~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(6),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~66_regout\);

-- Location: LCFF_X31_Y17_N31
\output_block_unit|short_fifo|mem~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(6),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~58_regout\);

-- Location: LCFF_X30_Y17_N17
\output_block_unit|short_fifo|mem~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(6),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~50_regout\);

-- Location: LCCOMB_X30_Y17_N16
\output_block_unit|short_fifo|mem~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~114_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~58_regout\) # ((\output_block_unit|short_fifo|read_addr_dup\(1))))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) 
-- & (((\output_block_unit|short_fifo|mem~50_regout\ & !\output_block_unit|short_fifo|read_addr_dup\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~58_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(0),
	datac => \output_block_unit|short_fifo|mem~50_regout\,
	datad => \output_block_unit|short_fifo|read_addr_dup\(1),
	combout => \output_block_unit|short_fifo|mem~114_combout\);

-- Location: LCFF_X31_Y18_N21
\output_block_unit|short_fifo|mem~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(6),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~74_regout\);

-- Location: LCCOMB_X31_Y17_N24
\output_block_unit|short_fifo|mem~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~115_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(1) & ((\output_block_unit|short_fifo|mem~114_combout\ & (\output_block_unit|short_fifo|mem~74_regout\)) # (!\output_block_unit|short_fifo|mem~114_combout\ & 
-- ((\output_block_unit|short_fifo|mem~66_regout\))))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) & (((\output_block_unit|short_fifo|mem~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~74_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~66_regout\,
	datad => \output_block_unit|short_fifo|mem~114_combout\,
	combout => \output_block_unit|short_fifo|mem~115_combout\);

-- Location: LCFF_X32_Y18_N5
\output_block_unit|short_fifo|mem~26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(6),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~26_regout\);

-- Location: LCFF_X31_Y18_N15
\output_block_unit|short_fifo|mem~34\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(6),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~34_regout\);

-- Location: LCFF_X32_Y18_N7
\output_block_unit|short_fifo|mem~18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(6),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~18_regout\);

-- Location: LCCOMB_X32_Y18_N6
\output_block_unit|short_fifo|mem~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~116_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & (\output_block_unit|short_fifo|read_addr_dup\(1))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|read_addr_dup\(1) 
-- & ((\output_block_unit|short_fifo|mem~34_regout\))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) & (\output_block_unit|short_fifo|mem~18_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|read_addr_dup\(0),
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~18_regout\,
	datad => \output_block_unit|short_fifo|mem~34_regout\,
	combout => \output_block_unit|short_fifo|mem~116_combout\);

-- Location: LCFF_X33_Y18_N15
\output_block_unit|short_fifo|mem~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(6),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~42_regout\);

-- Location: LCCOMB_X32_Y18_N4
\output_block_unit|short_fifo|mem~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~117_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~116_combout\ & (\output_block_unit|short_fifo|mem~42_regout\)) # (!\output_block_unit|short_fifo|mem~116_combout\ & 
-- ((\output_block_unit|short_fifo|mem~26_regout\))))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) & (((\output_block_unit|short_fifo|mem~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|read_addr_dup\(0),
	datab => \output_block_unit|short_fifo|mem~42_regout\,
	datac => \output_block_unit|short_fifo|mem~26_regout\,
	datad => \output_block_unit|short_fifo|mem~116_combout\,
	combout => \output_block_unit|short_fifo|mem~117_combout\);

-- Location: LCCOMB_X30_Y18_N8
\output_block_unit|short_fifo|mem~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~118_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(2) & (\output_block_unit|short_fifo|mem~115_combout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(2) & ((\output_block_unit|short_fifo|mem~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|short_fifo|read_addr_dup\(2),
	datac => \output_block_unit|short_fifo|mem~115_combout\,
	datad => \output_block_unit|short_fifo|mem~117_combout\,
	combout => \output_block_unit|short_fifo|mem~118_combout\);

-- Location: LCFF_X37_Y21_N13
\core_inst|write_controller_inst|start_addr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector16~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|start_addr_out\(0));

-- Location: LCFF_X38_Y21_N29
\core_inst|write_controller_inst|start_addr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector15~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|start_addr_out\(1));

-- Location: LCCOMB_X44_Y21_N16
\core_inst|read_controller_inst|current_address_s[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|current_address_s[2]~3_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & (\core_inst|read_controller_inst|current_address_s[2]~2_combout\)) # 
-- (!\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & ((!\core_inst|read_controller_inst|State.wait_for_start_address~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|current_address_s[2]~2_combout\,
	datab => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datad => \core_inst|read_controller_inst|State.wait_for_start_address~regout\,
	combout => \core_inst|read_controller_inst|current_address_s[2]~3_combout\);

-- Location: LCFF_X33_Y21_N29
\core_inst|enable_fsm_inst|State.write_controller_finish\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|enable_fsm_inst|Selector1~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|enable_fsm_inst|State.write_controller_finish~regout\);

-- Location: LCCOMB_X33_Y21_N30
\core_inst|enable_fsm_inst|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|enable_fsm_inst|Selector2~0_combout\ = (\core_inst|core_registers_inst|enable_reg_4\(0) & ((\core_inst|enable_fsm_inst|State.read_controller_finish~regout\) # ((\core_inst|read_controller_inst|read_controller_finish~regout\ & 
-- \core_inst|enable_fsm_inst|State.write_controller_finish~regout\)))) # (!\core_inst|core_registers_inst|enable_reg_4\(0) & (\core_inst|read_controller_inst|read_controller_finish~regout\ & 
-- ((\core_inst|enable_fsm_inst|State.write_controller_finish~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|enable_reg_4\(0),
	datab => \core_inst|read_controller_inst|read_controller_finish~regout\,
	datac => \core_inst|enable_fsm_inst|State.read_controller_finish~regout\,
	datad => \core_inst|enable_fsm_inst|State.write_controller_finish~regout\,
	combout => \core_inst|enable_fsm_inst|Selector2~0_combout\);

-- Location: LCFF_X47_Y21_N9
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|data_out_of_wc\(2),
	sload => VCC,
	ena => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~16_regout\);

-- Location: LCFF_X40_Y21_N19
\core_inst|read_controller_inst|data_from_ram_to_wbs_s[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector31~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(4));

-- Location: LCCOMB_X40_Y21_N24
\core_inst|read_controller_inst|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector22~0_combout\ = (\core_inst|read_controller_inst|data_from_ram_to_wbs_s\(4) & (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & ((\core_inst|read_controller_inst|Equal1~0_combout\) # 
-- (\core_inst|read_controller_inst|read_controller_counter_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|Equal1~0_combout\,
	datab => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(4),
	datac => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector22~0_combout\);

-- Location: LCFF_X40_Y21_N5
\core_inst|read_controller_inst|data_out_to_WBM[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector21~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_out_to_WBM\(5));

-- Location: LCFF_X33_Y18_N17
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(6));

-- Location: LCFF_X31_Y17_N13
\output_block_unit|short_fifo|mem~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~59feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~59_regout\);

-- Location: LCFF_X31_Y18_N5
\output_block_unit|short_fifo|mem~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~75feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~75_regout\);

-- Location: LCFF_X32_Y18_N13
\output_block_unit|short_fifo|mem~27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(7),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~27_regout\);

-- Location: LCCOMB_X35_Y22_N6
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~64_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(6) & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|trigger_position_s\(6),
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~64_combout\);

-- Location: LCCOMB_X35_Y22_N12
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~66_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(5) & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_position_s\(5),
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~66_combout\);

-- Location: LCCOMB_X34_Y22_N2
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~68_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(4) & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|trigger_position_s\(4),
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~68_combout\);

-- Location: LCCOMB_X34_Y22_N14
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~70_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(3) & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_position_s\(3),
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~70_combout\);

-- Location: LCCOMB_X34_Y22_N30
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~73_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~73_combout\);

-- Location: LCCOMB_X35_Y22_N16
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~74_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(1) & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_position_s\(1),
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~74_combout\);

-- Location: LCCOMB_X35_Y21_N4
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~76_combout\ = (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~8_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~76_combout\);

-- Location: LCCOMB_X35_Y21_N26
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~77_combout\ = (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~6_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~77_combout\);

-- Location: LCCOMB_X35_Y22_N0
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~78_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~4_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~4_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~78_combout\);

-- Location: LCCOMB_X35_Y22_N10
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~79_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~2_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~2_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~79_combout\);

-- Location: LCCOMB_X34_Y21_N12
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~80_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(1) & \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|trigger_position_s\(1),
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~80_combout\);

-- Location: LCCOMB_X35_Y21_N0
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~81_combout\ = (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~0_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~81_combout\);

-- Location: LCFF_X34_Y21_N23
\core_inst|write_controller_inst|trigger_position_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector24~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_position_s\(0));

-- Location: LCCOMB_X34_Y21_N24
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~82_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(0) & \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|trigger_position_s\(0),
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~82_combout\);

-- Location: LCCOMB_X34_Y21_N30
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~83_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(0) & !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|trigger_position_s\(0),
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~83_combout\);

-- Location: LCCOMB_X35_Y21_N2
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~84_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~8_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~8_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~84_combout\);

-- Location: LCCOMB_X35_Y21_N28
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~85_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~6_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~6_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~85_combout\);

-- Location: LCCOMB_X36_Y21_N24
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~86_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~4_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~4_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~86_combout\);

-- Location: LCCOMB_X35_Y21_N8
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~87_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~2_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~87_combout\);

-- Location: LCCOMB_X36_Y21_N6
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~88_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~0_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~0_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~88_combout\);

-- Location: LCCOMB_X37_Y21_N30
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~89_combout\ = (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\ & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~6_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~89_combout\);

-- Location: LCCOMB_X36_Y21_N4
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~90_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~4_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~4_combout\,
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~90_combout\);

-- Location: LCCOMB_X37_Y21_N28
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~91_combout\ = (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\ & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~2_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~91_combout\);

-- Location: LCCOMB_X37_Y21_N26
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~92_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~0_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~0_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~92_combout\);

-- Location: LCCOMB_X37_Y21_N12
\core_inst|write_controller_inst|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector16~0_combout\ = (\core_inst|write_controller_inst|Add5~0_combout\ & \core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Add5~0_combout\,
	datad => \core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\,
	combout => \core_inst|write_controller_inst|Selector16~0_combout\);

-- Location: LCCOMB_X38_Y21_N28
\core_inst|write_controller_inst|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector15~0_combout\ = (\core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\ & !\core_inst|write_controller_inst|Add5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\,
	datad => \core_inst|write_controller_inst|Add5~2_combout\,
	combout => \core_inst|write_controller_inst|Selector15~0_combout\);

-- Location: LCFF_X37_Y21_N23
\core_inst|write_controller_inst|trigger_row_s\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|Selector8~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|write_controller_inst|Selector52~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_row_s~regout\);

-- Location: LCCOMB_X33_Y21_N28
\core_inst|enable_fsm_inst|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|enable_fsm_inst|Selector1~0_combout\ = (\core_inst|enable_fsm_inst|State.system_is_enable~regout\ & ((\core_inst|write_controller_inst|write_controller_finish~regout\) # ((!\core_inst|read_controller_inst|read_controller_finish~regout\ & 
-- \core_inst|enable_fsm_inst|State.write_controller_finish~regout\)))) # (!\core_inst|enable_fsm_inst|State.system_is_enable~regout\ & (!\core_inst|read_controller_inst|read_controller_finish~regout\ & 
-- (\core_inst|enable_fsm_inst|State.write_controller_finish~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|enable_fsm_inst|State.system_is_enable~regout\,
	datab => \core_inst|read_controller_inst|read_controller_finish~regout\,
	datac => \core_inst|enable_fsm_inst|State.write_controller_finish~regout\,
	datad => \core_inst|write_controller_inst|write_controller_finish~regout\,
	combout => \core_inst|enable_fsm_inst|Selector1~0_combout\);

-- Location: LCFF_X45_Y21_N21
\core_inst|write_controller_inst|current_data_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector34~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|current_data_s\(1));

-- Location: LCFF_X47_Y21_N1
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|data_out_of_wc\(3),
	sload => VCC,
	ena => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~17_regout\);

-- Location: LCCOMB_X40_Y21_N18
\core_inst|read_controller_inst|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector31~0_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(4),
	combout => \core_inst|read_controller_inst|Selector31~0_combout\);

-- Location: LCFF_X40_Y21_N15
\core_inst|read_controller_inst|data_from_ram_to_wbs_s[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector30~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(5));

-- Location: LCCOMB_X40_Y21_N4
\core_inst|read_controller_inst|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector21~0_combout\ = (\core_inst|read_controller_inst|data_from_ram_to_wbs_s\(5) & (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & ((\core_inst|read_controller_inst|read_controller_counter_s\(0)) # 
-- (\core_inst|read_controller_inst|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(5),
	datab => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datac => \core_inst|read_controller_inst|Equal1~0_combout\,
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector21~0_combout\);

-- Location: LCFF_X40_Y21_N21
\core_inst|read_controller_inst|data_out_to_WBM[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector20~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_out_to_WBM\(6));

-- Location: LCCOMB_X34_Y22_N10
\core_inst|write_controller_inst|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector18~1_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(6) & \core_inst|write_controller_inst|State.set_configurations~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(6),
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Selector18~1_combout\);

-- Location: LCCOMB_X34_Y22_N0
\core_inst|write_controller_inst|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector21~0_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(3) & \core_inst|write_controller_inst|State.set_configurations~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(3),
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Selector21~0_combout\);

-- Location: LCCOMB_X36_Y22_N14
\core_inst|write_controller_inst|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector23~0_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(1) & \core_inst|write_controller_inst|State.set_configurations~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|core_registers_inst|trigger_position_reg_2\(1),
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Selector23~0_combout\);

-- Location: LCCOMB_X34_Y21_N22
\core_inst|write_controller_inst|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector24~0_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(0) & (\core_inst|write_controller_inst|State.set_configurations~regout\ & \core_inst|core_registers_inst|en_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|trigger_position_reg_2\(0),
	datac => \core_inst|write_controller_inst|State.set_configurations~regout\,
	datad => \core_inst|core_registers_inst|en_reg\(0),
	combout => \core_inst|write_controller_inst|Selector24~0_combout\);

-- Location: LCFF_X45_Y22_N17
\signal_generator_inst|signal_generator_inst|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector8~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out\(1));

-- Location: LCCOMB_X45_Y21_N20
\core_inst|write_controller_inst|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector34~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.record_data~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out\(1),
	combout => \core_inst|write_controller_inst|Selector34~0_combout\);

-- Location: LCFF_X47_Y21_N17
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~18feeder_combout\,
	ena => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~18_regout\);

-- Location: LCFF_X47_Y21_N15
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(13));

-- Location: LCCOMB_X40_Y21_N14
\core_inst|read_controller_inst|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector30~0_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(5),
	combout => \core_inst|read_controller_inst|Selector30~0_combout\);

-- Location: LCFF_X40_Y21_N27
\core_inst|read_controller_inst|data_from_ram_to_wbs_s[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector29~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(6));

-- Location: LCCOMB_X40_Y21_N20
\core_inst|read_controller_inst|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector20~0_combout\ = (\core_inst|read_controller_inst|data_from_ram_to_wbs_s\(6) & (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & ((\core_inst|read_controller_inst|Equal1~0_combout\) # 
-- (\core_inst|read_controller_inst|read_controller_counter_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|Equal1~0_combout\,
	datab => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(6),
	datac => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector20~0_combout\);

-- Location: LCFF_X45_Y22_N3
\signal_generator_inst|signal_generator_inst|data_out_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector17~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out_s\(1));

-- Location: LCCOMB_X45_Y22_N16
\signal_generator_inst|signal_generator_inst|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector8~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|data_out_s\(1)) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(1))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out\(1),
	datad => \signal_generator_inst|signal_generator_inst|data_out_s\(1),
	combout => \signal_generator_inst|signal_generator_inst|Selector8~0_combout\);

-- Location: LCFF_X47_Y21_N25
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~19feeder_combout\,
	ena => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~19_regout\);

-- Location: LCFF_X47_Y21_N23
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(14));

-- Location: LCCOMB_X40_Y21_N26
\core_inst|read_controller_inst|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector29~0_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(6),
	combout => \core_inst|read_controller_inst|Selector29~0_combout\);

-- Location: LCFF_X40_Y21_N7
\core_inst|read_controller_inst|data_from_ram_to_wbs_s[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector28~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(7));

-- Location: LCCOMB_X45_Y22_N2
\signal_generator_inst|signal_generator_inst|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector17~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|data_counter_s\(1)) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out_s\(1))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out_s\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out_s\(1),
	datad => \signal_generator_inst|signal_generator_inst|data_counter_s\(1),
	combout => \signal_generator_inst|signal_generator_inst|Selector17~0_combout\);

-- Location: LCFF_X43_Y22_N17
\signal_generator_inst|signal_generator_inst|data_out_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector16~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out_s\(2));

-- Location: LCFF_X43_Y22_N11
\signal_generator_inst|signal_generator_inst|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector6~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out\(3));

-- Location: LCFF_X47_Y21_N29
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~20feeder_combout\,
	ena => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~20_regout\);

-- Location: LCFF_X47_Y21_N19
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(15));

-- Location: LCCOMB_X40_Y21_N6
\core_inst|read_controller_inst|Selector28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector28~1_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(7),
	combout => \core_inst|read_controller_inst|Selector28~1_combout\);

-- Location: LCCOMB_X43_Y22_N16
\signal_generator_inst|signal_generator_inst|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector16~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|data_counter_s\(2)) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out_s\(2))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out_s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out_s\(2),
	datad => \signal_generator_inst|signal_generator_inst|data_counter_s\(2),
	combout => \signal_generator_inst|signal_generator_inst|Selector16~0_combout\);

-- Location: LCFF_X43_Y22_N25
\signal_generator_inst|signal_generator_inst|data_out_s[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector15~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out_s\(3));

-- Location: LCCOMB_X43_Y22_N10
\signal_generator_inst|signal_generator_inst|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector6~0_combout\ = (\signal_generator_inst|signal_generator_inst|data_out_s\(3) & ((\signal_generator_inst|signal_generator_inst|State.output_data~regout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(3))))) # (!\signal_generator_inst|signal_generator_inst|data_out_s\(3) & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_out_s\(3),
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out\(3),
	datad => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector6~0_combout\);

-- Location: LCFF_X47_Y21_N21
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~21feeder_combout\,
	ena => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~21_regout\);

-- Location: LCFF_X47_Y21_N7
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(16));

-- Location: LCCOMB_X43_Y22_N24
\signal_generator_inst|signal_generator_inst|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector15~0_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(3) & ((\signal_generator_inst|signal_generator_inst|State.output_data~regout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out_s\(3))))) # (!\signal_generator_inst|signal_generator_inst|data_counter_s\(3) & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(3),
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out_s\(3),
	datad => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector15~0_combout\);

-- Location: LCFF_X43_Y22_N13
\signal_generator_inst|signal_generator_inst|data_out_s[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector13~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out_s\(5));

-- Location: LCCOMB_X43_Y22_N12
\signal_generator_inst|signal_generator_inst|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector13~0_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(5) & ((\signal_generator_inst|signal_generator_inst|State.output_data~regout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out_s\(5))))) # (!\signal_generator_inst|signal_generator_inst|data_counter_s\(5) & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(5),
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out_s\(5),
	datad => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector13~0_combout\);

-- Location: LCCOMB_X37_Y23_N30
\core_inst|core_registers_inst|data_out[0]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out[0]~28_combout\ = (!\intercon|adr_sig\(3) & (!\intercon|adr_sig\(2) & (\intercon|adr_sig\(0) & \core_inst|core_registers_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|adr_sig\(3),
	datab => \intercon|adr_sig\(2),
	datac => \intercon|adr_sig\(0),
	datad => \core_inst|core_registers_inst|Equal0~0_combout\,
	combout => \core_inst|core_registers_inst|data_out[0]~28_combout\);

-- Location: LCCOMB_X35_Y24_N14
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~94_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~101_combout\) # ((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\ & 
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~101_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~4_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~94_combout\);

-- Location: LCCOMB_X35_Y24_N8
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~95_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~102_combout\) # ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~2_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~102_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~2_combout\,
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~95_combout\);

-- Location: LCCOMB_X36_Y24_N14
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~96_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~94_combout\) # ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~6_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~94_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~6_combout\,
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~96_combout\);

-- Location: LCCOMB_X36_Y21_N26
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~93_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~100_combout\) # ((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~100_combout\,
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~6_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~93_combout\);

-- Location: LCCOMB_X35_Y21_N30
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~94_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~101_combout\) # ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~4_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~4_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~101_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~94_combout\);

-- Location: LCCOMB_X36_Y21_N8
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~95_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~102_combout\) # ((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~102_combout\,
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~2_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~95_combout\);

-- Location: LCCOMB_X38_Y21_N4
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~96_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~94_combout\) # ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~6_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~6_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~94_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~96_combout\);

-- Location: LCCOMB_X36_Y21_N30
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~97_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~95_combout\) # ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~4_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~4_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~95_combout\,
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~97_combout\);

-- Location: LCCOMB_X36_Y21_N0
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~98_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~103_combout\) # ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~2_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~103_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~98_combout\);

-- Location: LCCOMB_X35_Y24_N6
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~99_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\core_inst|core_registers_inst|trigger_position_reg_2\(5))) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|trigger_position_reg_2\(5),
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~99_combout\);

-- Location: LCCOMB_X35_Y24_N10
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~100_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\core_inst|core_registers_inst|trigger_position_reg_2\(4))) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|trigger_position_reg_2\(4),
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~100_combout\);

-- Location: LCCOMB_X34_Y24_N14
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~101_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\core_inst|core_registers_inst|trigger_position_reg_2\(3)))) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(3),
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~101_combout\);

-- Location: LCCOMB_X34_Y24_N2
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~102_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\core_inst|core_registers_inst|trigger_position_reg_2\(2)))) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \core_inst|core_registers_inst|trigger_position_reg_2\(2),
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~102_combout\);

-- Location: LCCOMB_X35_Y21_N24
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~99_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\core_inst|write_controller_inst|trigger_position_s\(5))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \core_inst|write_controller_inst|trigger_position_s\(5),
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~99_combout\);

-- Location: LCCOMB_X35_Y21_N6
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~100_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\core_inst|write_controller_inst|trigger_position_s\(4))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_position_s\(4),
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~100_combout\);

-- Location: LCCOMB_X34_Y21_N4
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~101_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\core_inst|write_controller_inst|trigger_position_s\(3))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_position_s\(3),
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~101_combout\);

-- Location: LCCOMB_X35_Y22_N8
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~102_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\core_inst|write_controller_inst|trigger_position_s\(2))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_position_s\(2),
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~102_combout\);

-- Location: LCCOMB_X36_Y21_N22
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~103_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ & ((\core_inst|write_controller_inst|trigger_position_s\(1)))) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ & 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~0_combout\,
	datab => \core_inst|write_controller_inst|trigger_position_s\(1),
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~103_combout\);

-- Location: LCCOMB_X36_Y21_N28
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~104_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(0) & \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|trigger_position_s\(0),
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~104_combout\);

-- Location: LCCOMB_X36_Y24_N30
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~105_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\ & (\core_inst|core_registers_inst|trigger_position_reg_2\(0))) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|trigger_position_reg_2\(0),
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~0_combout\,
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~105_combout\);

-- Location: LCCOMB_X36_Y21_N2
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\ & (\core_inst|write_controller_inst|trigger_position_s\(0))) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_position_s\(0),
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~0_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\);

-- Location: LCCOMB_X33_Y23_N26
\intercon|DAT_I_M1[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[3]~24_combout\ = (\intercon|tga_sig\(0) & ((\intercon|tga_sig\(2) & (\core_inst|core_registers_inst|data_out\(3))) # (!\intercon|tga_sig\(2) & ((\rx_path_unit|error_register_inst|data_out\(3)))))) # (!\intercon|tga_sig\(0) & 
-- (\intercon|tga_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(0),
	datab => \intercon|tga_sig\(2),
	datac => \core_inst|core_registers_inst|data_out\(3),
	datad => \rx_path_unit|error_register_inst|data_out\(3),
	combout => \intercon|DAT_I_M1[3]~24_combout\);

-- Location: LCCOMB_X32_Y21_N10
\intercon|DAT_I_M1[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[3]~38_combout\ = (!\intercon|tga_sig\(3) & (\intercon|DAT_I_M1[3]~24_combout\ & !\intercon|tga_sig\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(3),
	datab => \intercon|DAT_I_M1[3]~24_combout\,
	datad => \intercon|tga_sig\(1),
	combout => \intercon|DAT_I_M1[3]~38_combout\);

-- Location: LCCOMB_X28_Y24_N8
\output_block_unit|fifo|mem_rtl_0_bypass[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0_bypass[25]~feeder_combout\ = \output_block_unit|fifo|write_addr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|fifo|write_addr\(12),
	combout => \output_block_unit|fifo|mem_rtl_0_bypass[25]~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N0
\output_block_unit|fifo|mem_rtl_0_bypass[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0_bypass[11]~feeder_combout\ = \output_block_unit|fifo|write_addr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|fifo|write_addr\(5),
	combout => \output_block_unit|fifo|mem_rtl_0_bypass[11]~feeder_combout\);

-- Location: LCCOMB_X43_Y20_N6
\rx_path_unit|mp_dec_inst|crc_blk[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|crc_blk[2]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(2),
	combout => \rx_path_unit|mp_dec_inst|crc_blk[2]~feeder_combout\);

-- Location: LCCOMB_X42_Y20_N20
\rx_path_unit|mp_dec_inst|type_blk[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|type_blk[6]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(6),
	combout => \rx_path_unit|mp_dec_inst|type_blk[6]~feeder_combout\);

-- Location: LCCOMB_X43_Y20_N10
\rx_path_unit|mp_dec_inst|crc_blk[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|crc_blk[4]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(4),
	combout => \rx_path_unit|mp_dec_inst|crc_blk[4]~feeder_combout\);

-- Location: LCCOMB_X40_Y20_N2
\rx_path_unit|mp_dec_inst|len_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|len_reg[0]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_blk\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_blk\(0),
	combout => \rx_path_unit|mp_dec_inst|len_reg[0]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N6
\tx_path_unit|tx_mpe_inst|len_blk[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|len_blk[7]~feeder_combout\ = \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(7),
	combout => \tx_path_unit|tx_mpe_inst|len_blk[7]~feeder_combout\);

-- Location: LCCOMB_X33_Y19_N20
\rx_path_unit|wishbone_master_inst|len_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_reg[0]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_reg\(0),
	combout => \rx_path_unit|wishbone_master_inst|len_reg[0]~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N4
\signal_generator_inst|registers_inst|enable_reg_2[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|enable_reg_2[2]~feeder_combout\ = \intercon|dat_sig\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(2),
	combout => \signal_generator_inst|registers_inst|enable_reg_2[2]~feeder_combout\);

-- Location: LCCOMB_X30_Y22_N14
\core_inst|core_registers_inst|trigger_type_reg_1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|trigger_type_reg_1[2]~feeder_combout\ = \intercon|dat_sig\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(2),
	combout => \core_inst|core_registers_inst|trigger_type_reg_1[2]~feeder_combout\);

-- Location: LCCOMB_X30_Y22_N20
\core_inst|core_registers_inst|en_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|en_reg[2]~feeder_combout\ = \intercon|dat_sig\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(2),
	combout => \core_inst|core_registers_inst|en_reg[2]~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N12
\signal_generator_inst|registers_inst|enable_reg_2[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|enable_reg_2[4]~feeder_combout\ = \intercon|dat_sig\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(4),
	combout => \signal_generator_inst|registers_inst|enable_reg_2[4]~feeder_combout\);

-- Location: LCCOMB_X34_Y20_N12
\rx_path_unit|wishbone_master_inst|type_reg[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|type_reg[5]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|type_reg\(5),
	combout => \rx_path_unit|wishbone_master_inst|type_reg[5]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N26
\rx_path_unit|wishbone_master_inst|type_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|type_reg[6]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|type_reg\(6),
	combout => \rx_path_unit|wishbone_master_inst|type_reg[6]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N30
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[17]~feeder_combout\ = \intercon|DAT_I_M1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \intercon|DAT_I_M1\(0),
	combout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[17]~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N20
\tx_path_unit|tx_fifo_inst|mem~17feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem~17feeder_combout\ = \tx_path_unit|tx_mpe_inst|dout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|dout\(3),
	combout => \tx_path_unit|tx_fifo_inst|mem~17feeder_combout\);

-- Location: LCCOMB_X38_Y20_N6
\rx_path_unit|mp_dec_inst|type_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|type_reg[6]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_blk\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|type_blk\(6),
	combout => \rx_path_unit|mp_dec_inst|type_reg[6]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N14
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[18]~feeder_combout\ = \intercon|DAT_I_M1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \intercon|DAT_I_M1\(1),
	combout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[18]~feeder_combout\);

-- Location: LCCOMB_X50_Y18_N12
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[1]~feeder_combout\ = \rx_path_unit|mp_dec_inst|write_addr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|write_addr\(0),
	combout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[1]~feeder_combout\);

-- Location: LCCOMB_X46_Y18_N4
\rx_path_unit|ram_simple_inst|ram_data~21feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~21feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|dout\(3),
	combout => \rx_path_unit|ram_simple_inst|ram_data~21feeder_combout\);

-- Location: LCCOMB_X46_Y18_N14
\rx_path_unit|ram_simple_inst|ram_data~20feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~20feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|dout\(2),
	combout => \rx_path_unit|ram_simple_inst|ram_data~20feeder_combout\);

-- Location: LCCOMB_X46_Y18_N26
\rx_path_unit|ram_simple_inst|ram_data~22feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~22feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|dout\(4),
	combout => \rx_path_unit|ram_simple_inst|ram_data~22feeder_combout\);

-- Location: LCCOMB_X45_Y18_N0
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[21]~feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|dout\(4),
	combout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[21]~feeder_combout\);

-- Location: LCCOMB_X46_Y18_N6
\rx_path_unit|ram_simple_inst|ram_data~24feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~24feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|dout\(6),
	combout => \rx_path_unit|ram_simple_inst|ram_data~24feeder_combout\);

-- Location: LCCOMB_X28_Y21_N4
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[19]~feeder_combout\ = \intercon|DAT_I_M1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|DAT_I_M1\(2),
	combout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[19]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N12
\output_block_unit|fifo|mem~26feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~26feeder_combout\ = \output_block_unit|short_fifo|dout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|short_fifo|dout\(1),
	combout => \output_block_unit|fifo|mem~26feeder_combout\);

-- Location: LCCOMB_X30_Y21_N30
\output_block_unit|fifo|mem_rtl_0_bypass[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0_bypass[32]~feeder_combout\ = \output_block_unit|short_fifo|dout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|short_fifo|dout\(1),
	combout => \output_block_unit|fifo|mem_rtl_0_bypass[32]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N6
\output_block_unit|short_fifo|mem~28feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~28feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(0),
	combout => \output_block_unit|short_fifo|mem~28feeder_combout\);

-- Location: LCCOMB_X31_Y18_N16
\output_block_unit|short_fifo|mem~68feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~68feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(0),
	combout => \output_block_unit|short_fifo|mem~68feeder_combout\);

-- Location: LCCOMB_X29_Y22_N0
\tx_path_unit|tx_ram_inst|ram_data~22feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~22feeder_combout\ = \intercon|DAT_I_M1[4]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|DAT_I_M1[4]~29_combout\,
	combout => \tx_path_unit|tx_ram_inst|ram_data~22feeder_combout\);

-- Location: LCCOMB_X24_Y19_N14
\tx_path_unit|tx_fifo_inst|mem~21feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem~21feeder_combout\ = \tx_path_unit|tx_mpe_inst|dout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|dout\(7),
	combout => \tx_path_unit|tx_fifo_inst|mem~21feeder_combout\);

-- Location: LCCOMB_X24_Y19_N0
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[16]~feeder_combout\ = \tx_path_unit|tx_mpe_inst|dout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|dout\(7),
	combout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[16]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N30
\output_block_unit|short_fifo|mem~29feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~29feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(1),
	combout => \output_block_unit|short_fifo|mem~29feeder_combout\);

-- Location: LCCOMB_X31_Y18_N12
\output_block_unit|short_fifo|mem~69feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~69feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(1),
	combout => \output_block_unit|short_fifo|mem~69feeder_combout\);

-- Location: LCCOMB_X31_Y17_N20
\output_block_unit|short_fifo|mem~53feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~53feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(1),
	combout => \output_block_unit|short_fifo|mem~53feeder_combout\);

-- Location: LCCOMB_X29_Y22_N10
\tx_path_unit|tx_ram_inst|ram_data~23feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~23feeder_combout\ = \intercon|DAT_I_M1[5]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|DAT_I_M1[5]~31_combout\,
	combout => \tx_path_unit|tx_ram_inst|ram_data~23feeder_combout\);

-- Location: LCCOMB_X28_Y21_N24
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[22]~feeder_combout\ = \intercon|DAT_I_M1[5]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \intercon|DAT_I_M1[5]~31_combout\,
	combout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[22]~feeder_combout\);

-- Location: LCCOMB_X33_Y18_N26
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[1]~feeder_combout\ = \core_inst|read_controller_inst|data_out_to_WBM\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|read_controller_inst|data_out_to_WBM\(1),
	combout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[1]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N26
\output_block_unit|short_fifo|mem~30feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~30feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(2),
	combout => \output_block_unit|short_fifo|mem~30feeder_combout\);

-- Location: LCCOMB_X31_Y18_N24
\output_block_unit|short_fifo|mem~70feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~70feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(2),
	combout => \output_block_unit|short_fifo|mem~70feeder_combout\);

-- Location: LCCOMB_X30_Y21_N8
\output_block_unit|fifo|mem~29feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~29feeder_combout\ = \output_block_unit|short_fifo|dout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|short_fifo|dout\(4),
	combout => \output_block_unit|fifo|mem~29feeder_combout\);

-- Location: LCCOMB_X30_Y21_N10
\output_block_unit|fifo|mem_rtl_0_bypass[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0_bypass[35]~feeder_combout\ = \output_block_unit|short_fifo|dout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|short_fifo|dout\(4),
	combout => \output_block_unit|fifo|mem_rtl_0_bypass[35]~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N8
\output_block_unit|fifo|mem_rtl_0_bypass[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0_bypass[36]~feeder_combout\ = \output_block_unit|short_fifo|dout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|short_fifo|dout\(5),
	combout => \output_block_unit|fifo|mem_rtl_0_bypass[36]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N24
\output_block_unit|fifo|mem~30feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~30feeder_combout\ = \output_block_unit|short_fifo|dout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|short_fifo|dout\(5),
	combout => \output_block_unit|fifo|mem~30feeder_combout\);

-- Location: LCCOMB_X31_Y18_N2
\output_block_unit|short_fifo|mem~32feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~32feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(4),
	combout => \output_block_unit|short_fifo|mem~32feeder_combout\);

-- Location: LCCOMB_X31_Y18_N0
\output_block_unit|short_fifo|mem~72feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~72feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(4),
	combout => \output_block_unit|short_fifo|mem~72feeder_combout\);

-- Location: LCCOMB_X30_Y21_N14
\output_block_unit|fifo|mem~31feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~31feeder_combout\ = \output_block_unit|short_fifo|dout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|short_fifo|dout\(6),
	combout => \output_block_unit|fifo|mem~31feeder_combout\);

-- Location: LCCOMB_X30_Y21_N20
\output_block_unit|fifo|mem_rtl_0_bypass[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0_bypass[37]~feeder_combout\ = \output_block_unit|short_fifo|dout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|short_fifo|dout\(6),
	combout => \output_block_unit|fifo|mem_rtl_0_bypass[37]~feeder_combout\);

-- Location: LCCOMB_X33_Y18_N30
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[4]~feeder_combout\ = \core_inst|read_controller_inst|data_out_to_WBM\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|read_controller_inst|data_out_to_WBM\(4),
	combout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[4]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N22
\output_block_unit|short_fifo|mem~33feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~33feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(5),
	combout => \output_block_unit|short_fifo|mem~33feeder_combout\);

-- Location: LCCOMB_X31_Y18_N28
\output_block_unit|short_fifo|mem~73feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~73feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(5),
	combout => \output_block_unit|short_fifo|mem~73feeder_combout\);

-- Location: LCCOMB_X47_Y21_N4
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~15feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~15feeder_combout\ = \core_inst|write_controller_inst|data_out_of_wc\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|data_out_of_wc\(1),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~15feeder_combout\);

-- Location: LCCOMB_X47_Y21_N2
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10]~feeder_combout\ = \core_inst|write_controller_inst|data_out_of_wc\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|data_out_of_wc\(1),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10]~feeder_combout\);

-- Location: LCCOMB_X33_Y18_N16
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[6]~feeder_combout\ = \core_inst|read_controller_inst|data_out_to_WBM\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|read_controller_inst|data_out_to_WBM\(6),
	combout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[6]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N4
\output_block_unit|short_fifo|mem~75feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~75feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(7),
	combout => \output_block_unit|short_fifo|mem~75feeder_combout\);

-- Location: LCCOMB_X31_Y17_N12
\output_block_unit|short_fifo|mem~59feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~59feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(7),
	combout => \output_block_unit|short_fifo|mem~59feeder_combout\);

-- Location: LCCOMB_X47_Y21_N16
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~18feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~18feeder_combout\ = \core_inst|write_controller_inst|data_out_of_wc\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|data_out_of_wc\(4),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~18feeder_combout\);

-- Location: LCCOMB_X47_Y21_N14
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[13]~feeder_combout\ = \core_inst|write_controller_inst|data_out_of_wc\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|data_out_of_wc\(4),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[13]~feeder_combout\);

-- Location: LCCOMB_X47_Y21_N24
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~19feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~19feeder_combout\ = \core_inst|write_controller_inst|data_out_of_wc\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|data_out_of_wc\(5),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~19feeder_combout\);

-- Location: LCCOMB_X47_Y21_N22
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14]~feeder_combout\ = \core_inst|write_controller_inst|data_out_of_wc\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|data_out_of_wc\(5),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14]~feeder_combout\);

-- Location: LCCOMB_X47_Y21_N28
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~20feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~20feeder_combout\ = \core_inst|write_controller_inst|data_out_of_wc\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|data_out_of_wc\(6),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~20feeder_combout\);

-- Location: LCCOMB_X47_Y21_N18
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[15]~feeder_combout\ = \core_inst|write_controller_inst|data_out_of_wc\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|data_out_of_wc\(6),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[15]~feeder_combout\);

-- Location: LCCOMB_X47_Y21_N20
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~21feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~21feeder_combout\ = \core_inst|write_controller_inst|data_out_of_wc\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|data_out_of_wc\(7),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~21feeder_combout\);

-- Location: LCCOMB_X47_Y21_N6
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16]~feeder_combout\ = \core_inst|write_controller_inst|data_out_of_wc\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|data_out_of_wc\(7),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16]~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N22
\tx_path_unit|tx_uart_inst|sr[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sr[9]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \tx_path_unit|tx_uart_inst|sr[9]~feeder_combout\);

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: CLKCTRL_G3
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: LCCOMB_X28_Y20_N0
\tx_path_unit|tx_uart_inst|sample_cnt~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sample_cnt~9_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\ & !\tx_path_unit|tx_uart_inst|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\,
	datac => \tx_path_unit|tx_uart_inst|Add0~0_combout\,
	combout => \tx_path_unit|tx_uart_inst|sample_cnt~9_combout\);

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset,
	combout => \reset~combout\);

-- Location: CLKCTRL_G1
\reset~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset~clkctrl_outclk\);

-- Location: LCFF_X28_Y20_N1
\tx_path_unit|tx_uart_inst|sample_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sample_cnt~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sample_cnt\(0));

-- Location: LCCOMB_X28_Y20_N30
\tx_path_unit|tx_uart_inst|sample_cnt[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\ & ((\tx_path_unit|tx_uart_inst|Equal0~0_combout\) # ((\tx_path_unit|tx_uart_inst|Equal0~1_combout\) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|Equal0~0_combout\,
	datab => \tx_path_unit|tx_uart_inst|Equal0~1_combout\,
	datac => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\,
	datad => \tx_path_unit|tx_uart_inst|sample_cnt\(0),
	combout => \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\);

-- Location: LCCOMB_X27_Y20_N24
\tx_path_unit|tx_uart_inst|sample_cnt~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sample_cnt~7_combout\ = (\tx_path_unit|tx_uart_inst|Add0~8_combout\ & \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|Add0~8_combout\,
	datad => \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\,
	combout => \tx_path_unit|tx_uart_inst|sample_cnt~7_combout\);

-- Location: LCFF_X27_Y20_N25
\tx_path_unit|tx_uart_inst|sample_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sample_cnt~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sample_cnt\(4));

-- Location: LCCOMB_X27_Y20_N30
\tx_path_unit|tx_uart_inst|sample_cnt~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sample_cnt~8_combout\ = (\tx_path_unit|tx_uart_inst|Add0~2_combout\ & \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|Add0~2_combout\,
	datad => \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\,
	combout => \tx_path_unit|tx_uart_inst|sample_cnt~8_combout\);

-- Location: LCFF_X27_Y20_N31
\tx_path_unit|tx_uart_inst|sample_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sample_cnt~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sample_cnt\(1));

-- Location: LCCOMB_X28_Y20_N22
\tx_path_unit|tx_uart_inst|sample_cnt~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sample_cnt~5_combout\ = (\tx_path_unit|tx_uart_inst|Add0~6_combout\ & \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|Add0~6_combout\,
	datad => \tx_path_unit|tx_uart_inst|sample_cnt[8]~0_combout\,
	combout => \tx_path_unit|tx_uart_inst|sample_cnt~5_combout\);

-- Location: LCFF_X28_Y20_N23
\tx_path_unit|tx_uart_inst|sample_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sample_cnt~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sample_cnt\(3));

-- Location: LCCOMB_X28_Y20_N2
\tx_path_unit|tx_uart_inst|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Equal0~1_combout\ = (\tx_path_unit|tx_uart_inst|sample_cnt\(2)) # (((\tx_path_unit|tx_uart_inst|sample_cnt\(3)) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(1))) # (!\tx_path_unit|tx_uart_inst|sample_cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|sample_cnt\(2),
	datab => \tx_path_unit|tx_uart_inst|sample_cnt\(4),
	datac => \tx_path_unit|tx_uart_inst|sample_cnt\(1),
	datad => \tx_path_unit|tx_uart_inst|sample_cnt\(3),
	combout => \tx_path_unit|tx_uart_inst|Equal0~1_combout\);

-- Location: LCCOMB_X28_Y20_N16
\tx_path_unit|tx_uart_inst|uart_clk~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|uart_clk~1_combout\ = (!\tx_path_unit|tx_uart_inst|Equal0~0_combout\ & (!\tx_path_unit|tx_uart_inst|Equal0~1_combout\ & (\tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\ & \tx_path_unit|tx_uart_inst|sample_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|Equal0~0_combout\,
	datab => \tx_path_unit|tx_uart_inst|Equal0~1_combout\,
	datac => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\,
	datad => \tx_path_unit|tx_uart_inst|sample_cnt\(0),
	combout => \tx_path_unit|tx_uart_inst|uart_clk~1_combout\);

-- Location: LCFF_X28_Y20_N17
\tx_path_unit|tx_uart_inst|uart_clk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|uart_clk~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|uart_clk~regout\);

-- Location: LCCOMB_X28_Y19_N26
\tx_path_unit|tx_uart_inst|pos_cnt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|pos_cnt~3_combout\ = (\tx_path_unit|tx_uart_inst|Add1~1_combout\ & (!\tx_path_unit|tx_uart_inst|cur_st~7_combout\ & \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|Add1~1_combout\,
	datab => \tx_path_unit|tx_uart_inst|cur_st~7_combout\,
	datad => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\,
	combout => \tx_path_unit|tx_uart_inst|pos_cnt~3_combout\);

-- Location: LCCOMB_X28_Y19_N20
\tx_path_unit|tx_uart_inst|pos_cnt[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|pos_cnt[2]~1_combout\ = (\tx_path_unit|tx_uart_inst|uart_clk~regout\) # (!\tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_uart_inst|uart_clk~regout\,
	datad => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\,
	combout => \tx_path_unit|tx_uart_inst|pos_cnt[2]~1_combout\);

-- Location: LCFF_X28_Y19_N27
\tx_path_unit|tx_uart_inst|pos_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|pos_cnt~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|pos_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|pos_cnt\(2));

-- Location: LCCOMB_X28_Y19_N4
\tx_path_unit|tx_uart_inst|pos_cnt~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|pos_cnt~4_combout\ = (!\tx_path_unit|tx_uart_inst|cur_st~7_combout\ & (\tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\ & (\tx_path_unit|tx_uart_inst|pos_cnt\(0) $ (\tx_path_unit|tx_uart_inst|pos_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|pos_cnt\(0),
	datab => \tx_path_unit|tx_uart_inst|cur_st~7_combout\,
	datac => \tx_path_unit|tx_uart_inst|pos_cnt\(1),
	datad => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\,
	combout => \tx_path_unit|tx_uart_inst|pos_cnt~4_combout\);

-- Location: LCFF_X28_Y19_N5
\tx_path_unit|tx_uart_inst|pos_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|pos_cnt~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|pos_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|pos_cnt\(1));

-- Location: LCCOMB_X28_Y19_N2
\tx_path_unit|tx_uart_inst|pos_cnt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|pos_cnt~0_combout\ = (\tx_path_unit|tx_uart_inst|Add1~0_combout\ & (!\tx_path_unit|tx_uart_inst|cur_st~7_combout\ & \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|Add1~0_combout\,
	datab => \tx_path_unit|tx_uart_inst|cur_st~7_combout\,
	datad => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\,
	combout => \tx_path_unit|tx_uart_inst|pos_cnt~0_combout\);

-- Location: LCFF_X28_Y19_N3
\tx_path_unit|tx_uart_inst|pos_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|pos_cnt~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|pos_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|pos_cnt\(3));

-- Location: LCCOMB_X28_Y19_N22
\tx_path_unit|tx_uart_inst|cur_st~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|cur_st~7_combout\ = (\tx_path_unit|tx_uart_inst|pos_cnt\(0) & (!\tx_path_unit|tx_uart_inst|pos_cnt\(2) & (!\tx_path_unit|tx_uart_inst|pos_cnt\(1) & \tx_path_unit|tx_uart_inst|pos_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|pos_cnt\(0),
	datab => \tx_path_unit|tx_uart_inst|pos_cnt\(2),
	datac => \tx_path_unit|tx_uart_inst|pos_cnt\(1),
	datad => \tx_path_unit|tx_uart_inst|pos_cnt\(3),
	combout => \tx_path_unit|tx_uart_inst|cur_st~7_combout\);

-- Location: LCCOMB_X28_Y19_N12
\tx_path_unit|tx_uart_inst|cur_st~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|cur_st~8_combout\ = (!\tx_path_unit|tx_uart_inst|cur_st~7_combout\) # (!\tx_path_unit|tx_uart_inst|uart_clk~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_uart_inst|uart_clk~regout\,
	datad => \tx_path_unit|tx_uart_inst|cur_st~7_combout\,
	combout => \tx_path_unit|tx_uart_inst|cur_st~8_combout\);

-- Location: LCCOMB_X28_Y19_N28
\tx_path_unit|tx_uart_inst|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Selector2~0_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & ((\tx_path_unit|tx_fifo_inst|dout_valid~regout\) # ((\tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\ & 
-- \tx_path_unit|tx_uart_inst|cur_st~8_combout\)))) # (!\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & (((\tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\ & \tx_path_unit|tx_uart_inst|cur_st~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datab => \tx_path_unit|tx_fifo_inst|dout_valid~regout\,
	datac => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\,
	datad => \tx_path_unit|tx_uart_inst|cur_st~8_combout\,
	combout => \tx_path_unit|tx_uart_inst|Selector2~0_combout\);

-- Location: LCFF_X28_Y19_N29
\tx_path_unit|tx_uart_inst|cur_st.TX_ST\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|Selector2~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\);

-- Location: LCCOMB_X28_Y19_N18
\tx_path_unit|tx_uart_inst|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Selector0~0_combout\ = (\tx_path_unit|tx_uart_inst|cur_st~8_combout\ & ((\tx_path_unit|tx_fifo_inst|Equal2~0_combout\) # ((\tx_path_unit|tx_uart_inst|cur_st.IDLE_ST~regout\)))) # (!\tx_path_unit|tx_uart_inst|cur_st~8_combout\ & 
-- (!\tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\ & ((\tx_path_unit|tx_fifo_inst|Equal2~0_combout\) # (\tx_path_unit|tx_uart_inst|cur_st.IDLE_ST~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|cur_st~8_combout\,
	datab => \tx_path_unit|tx_fifo_inst|Equal2~0_combout\,
	datac => \tx_path_unit|tx_uart_inst|cur_st.IDLE_ST~regout\,
	datad => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\,
	combout => \tx_path_unit|tx_uart_inst|Selector0~0_combout\);

-- Location: LCFF_X28_Y19_N19
\tx_path_unit|tx_uart_inst|cur_st.IDLE_ST\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|Selector0~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|cur_st.IDLE_ST~regout\);

-- Location: LCCOMB_X28_Y19_N24
\tx_path_unit|tx_uart_inst|fifo_rd_en~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|fifo_rd_en~1_combout\ = (\tx_path_unit|tx_fifo_inst|Equal2~0_combout\ & !\tx_path_unit|tx_uart_inst|cur_st.IDLE_ST~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_fifo_inst|Equal2~0_combout\,
	datad => \tx_path_unit|tx_uart_inst|cur_st.IDLE_ST~regout\,
	combout => \tx_path_unit|tx_uart_inst|fifo_rd_en~1_combout\);

-- Location: LCFF_X28_Y19_N25
\tx_path_unit|tx_uart_inst|fifo_rd_en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|fifo_rd_en~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\);

-- Location: LCCOMB_X27_Y21_N18
\tx_path_unit|tx_fifo_inst|count[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|count[2]~6_combout\ = (\tx_path_unit|tx_fifo_inst|count\(1) & (\tx_path_unit|tx_fifo_inst|count\(0) & \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\)) # (!\tx_path_unit|tx_fifo_inst|count\(1) & 
-- (!\tx_path_unit|tx_fifo_inst|count\(0) & !\tx_path_unit|tx_mpe_inst|dout_valid_i~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|count\(1),
	datac => \tx_path_unit|tx_fifo_inst|count\(0),
	datad => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	combout => \tx_path_unit|tx_fifo_inst|count[2]~6_combout\);

-- Location: LCCOMB_X27_Y21_N6
\tx_path_unit|tx_fifo_inst|count[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|count[1]~2_combout\ = (\tx_path_unit|tx_fifo_inst|Equal2~0_combout\ & (\tx_path_unit|tx_uart_inst|fifo_rd_en~regout\ $ (((\tx_path_unit|tx_fifo_inst|Equal3~0_combout\) # (!\tx_path_unit|tx_mpe_inst|dout_valid_i~regout\))))) # 
-- (!\tx_path_unit|tx_fifo_inst|Equal2~0_combout\ & ((\tx_path_unit|tx_fifo_inst|Equal3~0_combout\) # ((!\tx_path_unit|tx_mpe_inst|dout_valid_i~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|Equal2~0_combout\,
	datab => \tx_path_unit|tx_fifo_inst|Equal3~0_combout\,
	datac => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	datad => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	combout => \tx_path_unit|tx_fifo_inst|count[1]~2_combout\);

-- Location: LCCOMB_X27_Y21_N30
\tx_path_unit|tx_fifo_inst|count[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|count[2]~7_combout\ = \tx_path_unit|tx_fifo_inst|count\(2) $ (((\tx_path_unit|tx_fifo_inst|count[2]~6_combout\ & !\tx_path_unit|tx_fifo_inst|count[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_fifo_inst|count[2]~6_combout\,
	datac => \tx_path_unit|tx_fifo_inst|count\(2),
	datad => \tx_path_unit|tx_fifo_inst|count[1]~2_combout\,
	combout => \tx_path_unit|tx_fifo_inst|count[2]~7_combout\);

-- Location: LCFF_X27_Y21_N31
\tx_path_unit|tx_fifo_inst|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|count[2]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|count\(2));

-- Location: LCCOMB_X27_Y21_N4
\tx_path_unit|tx_fifo_inst|count[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|count[3]~4_combout\ = (\tx_path_unit|tx_fifo_inst|count\(1) & (\tx_path_unit|tx_fifo_inst|count\(2) & (\tx_path_unit|tx_fifo_inst|count\(0) & \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\))) # 
-- (!\tx_path_unit|tx_fifo_inst|count\(1) & (!\tx_path_unit|tx_fifo_inst|count\(2) & (!\tx_path_unit|tx_fifo_inst|count\(0) & !\tx_path_unit|tx_mpe_inst|dout_valid_i~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|count\(1),
	datab => \tx_path_unit|tx_fifo_inst|count\(2),
	datac => \tx_path_unit|tx_fifo_inst|count\(0),
	datad => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	combout => \tx_path_unit|tx_fifo_inst|count[3]~4_combout\);

-- Location: LCCOMB_X27_Y21_N24
\tx_path_unit|tx_fifo_inst|count[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|count[3]~5_combout\ = \tx_path_unit|tx_fifo_inst|count\(3) $ (((\tx_path_unit|tx_fifo_inst|count[3]~4_combout\ & !\tx_path_unit|tx_fifo_inst|count[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_fifo_inst|count[3]~4_combout\,
	datac => \tx_path_unit|tx_fifo_inst|count\(3),
	datad => \tx_path_unit|tx_fifo_inst|count[1]~2_combout\,
	combout => \tx_path_unit|tx_fifo_inst|count[3]~5_combout\);

-- Location: LCFF_X27_Y21_N25
\tx_path_unit|tx_fifo_inst|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|count[3]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|count\(3));

-- Location: LCCOMB_X27_Y21_N2
\tx_path_unit|tx_fifo_inst|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|Equal3~0_combout\ = (!\tx_path_unit|tx_fifo_inst|count\(1) & (\tx_path_unit|tx_fifo_inst|count\(0) & (\tx_path_unit|tx_fifo_inst|count\(3) & !\tx_path_unit|tx_fifo_inst|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|count\(1),
	datab => \tx_path_unit|tx_fifo_inst|count\(0),
	datac => \tx_path_unit|tx_fifo_inst|count\(3),
	datad => \tx_path_unit|tx_fifo_inst|count\(2),
	combout => \tx_path_unit|tx_fifo_inst|Equal3~0_combout\);

-- Location: LCCOMB_X28_Y23_N30
\tx_path_unit|tx_mpe_inst|fsm_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\ = (\tx_path_unit|tx_mpe_inst|dout_valid_i~regout\) # (\tx_path_unit|tx_fifo_inst|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	datac => \tx_path_unit|tx_fifo_inst|Equal3~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\);

-- Location: LCFF_X27_Y23_N9
\tx_path_unit|tx_mpe_inst|cur_st.data_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector0~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\);

-- Location: LCCOMB_X49_Y18_N12
\rx_path_unit|uart_rx_inst|pos_cnt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|pos_cnt~1_combout\ = (\rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\ & !\rx_path_unit|uart_rx_inst|pos_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\,
	datac => \rx_path_unit|uart_rx_inst|pos_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|pos_cnt~1_combout\);

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\rx_din~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_rx_din,
	combout => \rx_din~combout\);

-- Location: LCCOMB_X64_Y18_N20
\rx_path_unit|uart_rx_inst|din_d1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|din_d1~0_combout\ = !\rx_din~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_din~combout\,
	combout => \rx_path_unit|uart_rx_inst|din_d1~0_combout\);

-- Location: LCFF_X64_Y18_N21
\rx_path_unit|uart_rx_inst|din_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|din_d1~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|din_d1~regout\);

-- Location: LCCOMB_X56_Y18_N28
\rx_path_unit|uart_rx_inst|din_d2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|din_d2~feeder_combout\ = \rx_path_unit|uart_rx_inst|din_d1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|din_d1~regout\,
	combout => \rx_path_unit|uart_rx_inst|din_d2~feeder_combout\);

-- Location: LCFF_X56_Y18_N29
\rx_path_unit|uart_rx_inst|din_d2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|din_d2~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|din_d2~regout\);

-- Location: LCCOMB_X56_Y18_N8
\rx_path_unit|uart_rx_inst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Equal0~0_combout\ = (\rx_path_unit|uart_rx_inst|one_cnt\(2) & (!\rx_path_unit|uart_rx_inst|one_cnt\(1) & \rx_path_unit|uart_rx_inst|one_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|one_cnt\(2),
	datac => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	datad => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|Equal0~0_combout\);

-- Location: LCCOMB_X53_Y18_N0
\rx_path_unit|uart_rx_inst|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Equal4~1_combout\ = (\rx_path_unit|uart_rx_inst|Equal4~0_combout\) # (((!\rx_path_unit|uart_rx_inst|sample_cnt\(3)) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(6))) # (!\rx_path_unit|uart_rx_inst|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Equal4~0_combout\,
	datab => \rx_path_unit|uart_rx_inst|Equal1~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|sample_cnt\(6),
	datad => \rx_path_unit|uart_rx_inst|sample_cnt\(3),
	combout => \rx_path_unit|uart_rx_inst|Equal4~1_combout\);

-- Location: LCCOMB_X56_Y18_N10
\rx_path_unit|uart_rx_inst|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector13~0_combout\ = (!\rx_path_unit|uart_rx_inst|dout[7]~0_combout\ & ((\rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\) # ((\rx_path_unit|uart_rx_inst|Equal0~0_combout\ & !\rx_path_unit|uart_rx_inst|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\,
	datab => \rx_path_unit|uart_rx_inst|Equal0~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|Equal4~1_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector13~0_combout\);

-- Location: LCFF_X56_Y18_N11
\rx_path_unit|uart_rx_inst|cur_st.IDLE_ST\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector13~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\);

-- Location: LCCOMB_X56_Y18_N30
\rx_path_unit|uart_rx_inst|one_cnt[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~4_combout\ = ((\rx_path_unit|uart_rx_inst|one_cnt\(2) & ((\rx_path_unit|uart_rx_inst|one_cnt\(1)) # (\rx_path_unit|uart_rx_inst|one_cnt\(0))))) # (!\rx_path_unit|uart_rx_inst|din_d2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|one_cnt\(2),
	datab => \rx_path_unit|uart_rx_inst|din_d2~regout\,
	datac => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	datad => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|one_cnt[2]~4_combout\);

-- Location: LCCOMB_X55_Y18_N2
\rx_path_unit|uart_rx_inst|one_cnt[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~12_combout\ = (!\rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\ & (\rx_path_unit|uart_rx_inst|one_cnt\(1) & (!\rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\ & 
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\,
	datab => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	datac => \rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|one_cnt[2]~4_combout\,
	combout => \rx_path_unit|uart_rx_inst|one_cnt[2]~12_combout\);

-- Location: LCCOMB_X53_Y18_N22
\rx_path_unit|uart_rx_inst|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Equal3~0_combout\ = (!\rx_path_unit|uart_rx_inst|sample_cnt\(8) & (!\rx_path_unit|uart_rx_inst|sample_cnt\(5) & (!\rx_path_unit|uart_rx_inst|sample_cnt\(6) & !\rx_path_unit|uart_rx_inst|sample_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|sample_cnt\(8),
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(5),
	datac => \rx_path_unit|uart_rx_inst|sample_cnt\(6),
	datad => \rx_path_unit|uart_rx_inst|sample_cnt\(3),
	combout => \rx_path_unit|uart_rx_inst|Equal3~0_combout\);

-- Location: LCCOMB_X53_Y18_N24
\rx_path_unit|uart_rx_inst|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Equal3~2_combout\ = (!\rx_path_unit|uart_rx_inst|sample_cnt\(4) & !\rx_path_unit|uart_rx_inst|sample_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|uart_rx_inst|sample_cnt\(4),
	datad => \rx_path_unit|uart_rx_inst|sample_cnt\(7),
	combout => \rx_path_unit|uart_rx_inst|Equal3~2_combout\);

-- Location: LCCOMB_X56_Y18_N24
\rx_path_unit|uart_rx_inst|sample_cnt[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\ = (\rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\ & ((\rx_path_unit|uart_rx_inst|dout[7]~0_combout\) # ((\rx_path_unit|uart_rx_inst|Equal1~2_combout\ & 
-- !\rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\,
	datab => \rx_path_unit|uart_rx_inst|Equal1~2_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\,
	combout => \rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\);

-- Location: LCCOMB_X56_Y18_N12
\rx_path_unit|uart_rx_inst|cur_st~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|cur_st~14_combout\ = (!\rx_path_unit|uart_rx_inst|Equal4~1_combout\ & !\rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|uart_rx_inst|Equal4~1_combout\,
	datad => \rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\,
	combout => \rx_path_unit|uart_rx_inst|cur_st~14_combout\);

-- Location: LCCOMB_X54_Y18_N8
\rx_path_unit|uart_rx_inst|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add2~2_combout\ = (\rx_path_unit|uart_rx_inst|sample_cnt\(1) & (!\rx_path_unit|uart_rx_inst|Add2~1\)) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(1) & ((\rx_path_unit|uart_rx_inst|Add2~1\) # (GND)))
-- \rx_path_unit|uart_rx_inst|Add2~3\ = CARRY((!\rx_path_unit|uart_rx_inst|Add2~1\) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(1),
	datad => VCC,
	cin => \rx_path_unit|uart_rx_inst|Add2~1\,
	combout => \rx_path_unit|uart_rx_inst|Add2~2_combout\,
	cout => \rx_path_unit|uart_rx_inst|Add2~3\);

-- Location: LCCOMB_X55_Y18_N22
\rx_path_unit|uart_rx_inst|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector25~0_combout\ = (!\rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\ & ((\rx_path_unit|uart_rx_inst|cur_st~14_combout\ & (\rx_path_unit|uart_rx_inst|Add0~0_combout\)) # (!\rx_path_unit|uart_rx_inst|cur_st~14_combout\ & 
-- ((\rx_path_unit|uart_rx_inst|Add2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Add0~0_combout\,
	datab => \rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st~14_combout\,
	datad => \rx_path_unit|uart_rx_inst|Add2~2_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector25~0_combout\);

-- Location: LCCOMB_X55_Y18_N16
\rx_path_unit|uart_rx_inst|sample_cnt[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|sample_cnt[5]~2_combout\ = (\rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\) # ((\rx_path_unit|uart_rx_inst|one_cnt\(0) & (\rx_path_unit|uart_rx_inst|one_cnt\(2) & !\rx_path_unit|uart_rx_inst|one_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	datab => \rx_path_unit|uart_rx_inst|one_cnt\(2),
	datac => \rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	combout => \rx_path_unit|uart_rx_inst|sample_cnt[5]~2_combout\);

-- Location: LCFF_X55_Y18_N23
\rx_path_unit|uart_rx_inst|sample_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector25~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|sample_cnt[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|sample_cnt\(1));

-- Location: LCCOMB_X54_Y18_N10
\rx_path_unit|uart_rx_inst|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add2~4_combout\ = (\rx_path_unit|uart_rx_inst|sample_cnt\(2) & (\rx_path_unit|uart_rx_inst|Add2~3\ $ (GND))) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(2) & (!\rx_path_unit|uart_rx_inst|Add2~3\ & VCC))
-- \rx_path_unit|uart_rx_inst|Add2~5\ = CARRY((\rx_path_unit|uart_rx_inst|sample_cnt\(2) & !\rx_path_unit|uart_rx_inst|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(2),
	datad => VCC,
	cin => \rx_path_unit|uart_rx_inst|Add2~3\,
	combout => \rx_path_unit|uart_rx_inst|Add2~4_combout\,
	cout => \rx_path_unit|uart_rx_inst|Add2~5\);

-- Location: LCCOMB_X55_Y18_N28
\rx_path_unit|uart_rx_inst|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector24~0_combout\ = (!\rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\ & ((\rx_path_unit|uart_rx_inst|cur_st~14_combout\ & (\rx_path_unit|uart_rx_inst|Add0~1_combout\)) # (!\rx_path_unit|uart_rx_inst|cur_st~14_combout\ & 
-- ((\rx_path_unit|uart_rx_inst|Add2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Add0~1_combout\,
	datab => \rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st~14_combout\,
	datad => \rx_path_unit|uart_rx_inst|Add2~4_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector24~0_combout\);

-- Location: LCFF_X55_Y18_N29
\rx_path_unit|uart_rx_inst|sample_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector24~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|sample_cnt[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|sample_cnt\(2));

-- Location: LCCOMB_X53_Y18_N26
\rx_path_unit|uart_rx_inst|uart_fsm_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|uart_fsm_proc~0_combout\ = (((\rx_path_unit|uart_rx_inst|sample_cnt\(1) & \rx_path_unit|uart_rx_inst|sample_cnt\(2))) # (!\rx_path_unit|uart_rx_inst|Equal3~2_combout\)) # (!\rx_path_unit|uart_rx_inst|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|sample_cnt\(1),
	datab => \rx_path_unit|uart_rx_inst|Equal3~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|Equal3~2_combout\,
	datad => \rx_path_unit|uart_rx_inst|sample_cnt\(2),
	combout => \rx_path_unit|uart_rx_inst|uart_fsm_proc~0_combout\);

-- Location: LCCOMB_X53_Y18_N18
\rx_path_unit|uart_rx_inst|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector17~0_combout\ = (\rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\ & (\rx_path_unit|uart_rx_inst|Equal4~1_combout\ & ((!\rx_path_unit|uart_rx_inst|uart_fsm_proc~0_combout\) # 
-- (!\rx_path_unit|uart_rx_inst|din_d2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|din_d2~regout\,
	datab => \rx_path_unit|uart_rx_inst|uart_fsm_proc~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|Equal4~1_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector17~0_combout\);

-- Location: LCCOMB_X49_Y18_N2
\rx_path_unit|uart_rx_inst|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector17~2_combout\ = (\rx_path_unit|uart_rx_inst|Selector17~0_combout\) # ((\rx_path_unit|uart_rx_inst|Equal1~2_combout\ & (\rx_path_unit|uart_rx_inst|Selector17~1_combout\ & \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Equal1~2_combout\,
	datab => \rx_path_unit|uart_rx_inst|Selector17~1_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|Selector17~0_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector17~2_combout\);

-- Location: LCFF_X49_Y18_N3
\rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector17~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\);

-- Location: LCCOMB_X56_Y18_N26
\rx_path_unit|uart_rx_inst|sample_cnt[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|sample_cnt[5]~0_combout\ = (!\rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\ & \rx_path_unit|uart_rx_inst|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|Equal1~2_combout\,
	combout => \rx_path_unit|uart_rx_inst|sample_cnt[5]~0_combout\);

-- Location: LCCOMB_X53_Y18_N16
\rx_path_unit|uart_rx_inst|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Equal3~1_combout\ = (\rx_path_unit|uart_rx_inst|Equal3~0_combout\ & (!\rx_path_unit|uart_rx_inst|sample_cnt\(4) & !\rx_path_unit|uart_rx_inst|sample_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|Equal3~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|sample_cnt\(4),
	datad => \rx_path_unit|uart_rx_inst|sample_cnt\(7),
	combout => \rx_path_unit|uart_rx_inst|Equal3~1_combout\);

-- Location: LCCOMB_X53_Y18_N28
\rx_path_unit|uart_rx_inst|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|LessThan3~0_combout\ = ((\rx_path_unit|uart_rx_inst|sample_cnt\(2) & ((\rx_path_unit|uart_rx_inst|sample_cnt\(1)) # (\rx_path_unit|uart_rx_inst|sample_cnt\(0))))) # (!\rx_path_unit|uart_rx_inst|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|sample_cnt\(1),
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(0),
	datac => \rx_path_unit|uart_rx_inst|Equal3~1_combout\,
	datad => \rx_path_unit|uart_rx_inst|sample_cnt\(2),
	combout => \rx_path_unit|uart_rx_inst|LessThan3~0_combout\);

-- Location: LCCOMB_X53_Y18_N30
\rx_path_unit|uart_rx_inst|one_cnt[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~2_combout\ = (\rx_path_unit|uart_rx_inst|din_d2~regout\ & ((\rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\) # ((\rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\)))) # (!\rx_path_unit|uart_rx_inst|din_d2~regout\ & 
-- (\rx_path_unit|uart_rx_inst|LessThan3~0_combout\ & ((\rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\) # (\rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|din_d2~regout\,
	datab => \rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|LessThan3~0_combout\,
	combout => \rx_path_unit|uart_rx_inst|one_cnt[2]~2_combout\);

-- Location: LCCOMB_X56_Y18_N18
\rx_path_unit|uart_rx_inst|one_cnt[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~0_combout\ = (\rx_path_unit|uart_rx_inst|one_cnt\(2) & (((\rx_path_unit|uart_rx_inst|one_cnt\(1))))) # (!\rx_path_unit|uart_rx_inst|one_cnt\(2) & (!\rx_path_unit|uart_rx_inst|din_d2~regout\ & 
-- (!\rx_path_unit|uart_rx_inst|one_cnt\(1) & !\rx_path_unit|uart_rx_inst|one_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|one_cnt\(2),
	datab => \rx_path_unit|uart_rx_inst|din_d2~regout\,
	datac => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	datad => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|one_cnt[2]~0_combout\);

-- Location: LCCOMB_X56_Y18_N0
\rx_path_unit|uart_rx_inst|one_cnt[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~1_combout\ = (!\rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\ & ((\rx_path_unit|uart_rx_inst|one_cnt[2]~0_combout\) # ((\rx_path_unit|uart_rx_inst|Equal0~0_combout\ & 
-- \rx_path_unit|uart_rx_inst|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\,
	datab => \rx_path_unit|uart_rx_inst|Equal0~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|Equal4~1_combout\,
	datad => \rx_path_unit|uart_rx_inst|one_cnt[2]~0_combout\,
	combout => \rx_path_unit|uart_rx_inst|one_cnt[2]~1_combout\);

-- Location: LCCOMB_X56_Y18_N4
\rx_path_unit|uart_rx_inst|one_cnt[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~3_combout\ = (\rx_path_unit|uart_rx_inst|one_cnt[2]~1_combout\) # ((!\rx_path_unit|uart_rx_inst|dout[7]~0_combout\ & (!\rx_path_unit|uart_rx_inst|sample_cnt[5]~0_combout\ & 
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\,
	datab => \rx_path_unit|uart_rx_inst|sample_cnt[5]~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|one_cnt[2]~2_combout\,
	datad => \rx_path_unit|uart_rx_inst|one_cnt[2]~1_combout\,
	combout => \rx_path_unit|uart_rx_inst|one_cnt[2]~3_combout\);

-- Location: LCCOMB_X55_Y18_N14
\rx_path_unit|uart_rx_inst|one_cnt[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[2]~13_combout\ = (\rx_path_unit|uart_rx_inst|one_cnt[2]~11_combout\) # ((\rx_path_unit|uart_rx_inst|one_cnt\(2) & ((\rx_path_unit|uart_rx_inst|one_cnt[2]~12_combout\) # 
-- (\rx_path_unit|uart_rx_inst|one_cnt[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|one_cnt[2]~11_combout\,
	datab => \rx_path_unit|uart_rx_inst|one_cnt[2]~12_combout\,
	datac => \rx_path_unit|uart_rx_inst|one_cnt\(2),
	datad => \rx_path_unit|uart_rx_inst|one_cnt[2]~3_combout\,
	combout => \rx_path_unit|uart_rx_inst|one_cnt[2]~13_combout\);

-- Location: LCFF_X55_Y18_N15
\rx_path_unit|uart_rx_inst|one_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|one_cnt[2]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|one_cnt\(2));

-- Location: LCCOMB_X55_Y18_N30
\rx_path_unit|uart_rx_inst|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector23~0_combout\ = (\rx_path_unit|uart_rx_inst|one_cnt\(1) & (\rx_path_unit|uart_rx_inst|one_cnt\(2) & \rx_path_unit|uart_rx_inst|one_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	datac => \rx_path_unit|uart_rx_inst|one_cnt\(2),
	datad => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|Selector23~0_combout\);

-- Location: LCCOMB_X55_Y18_N8
\rx_path_unit|uart_rx_inst|Selector23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector23~1_combout\ = (!\rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\ & ((\rx_path_unit|uart_rx_inst|cur_st~14_combout\ & ((\rx_path_unit|uart_rx_inst|Selector23~0_combout\))) # 
-- (!\rx_path_unit|uart_rx_inst|cur_st~14_combout\ & (\rx_path_unit|uart_rx_inst|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Add2~6_combout\,
	datab => \rx_path_unit|uart_rx_inst|Selector23~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st~14_combout\,
	datad => \rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector23~1_combout\);

-- Location: LCFF_X55_Y18_N9
\rx_path_unit|uart_rx_inst|sample_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector23~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|sample_cnt[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|sample_cnt\(3));

-- Location: LCCOMB_X54_Y18_N14
\rx_path_unit|uart_rx_inst|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add2~8_combout\ = (\rx_path_unit|uart_rx_inst|sample_cnt\(4) & (\rx_path_unit|uart_rx_inst|Add2~7\ $ (GND))) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(4) & (!\rx_path_unit|uart_rx_inst|Add2~7\ & VCC))
-- \rx_path_unit|uart_rx_inst|Add2~9\ = CARRY((\rx_path_unit|uart_rx_inst|sample_cnt\(4) & !\rx_path_unit|uart_rx_inst|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(4),
	datad => VCC,
	cin => \rx_path_unit|uart_rx_inst|Add2~7\,
	combout => \rx_path_unit|uart_rx_inst|Add2~8_combout\,
	cout => \rx_path_unit|uart_rx_inst|Add2~9\);

-- Location: LCCOMB_X56_Y18_N6
\rx_path_unit|uart_rx_inst|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector18~0_combout\ = (\rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\ & (!\rx_path_unit|uart_rx_inst|dout[7]~0_combout\ & (!\rx_path_unit|uart_rx_inst|sample_cnt[5]~0_combout\))) # 
-- (!\rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\ & (((\rx_path_unit|uart_rx_inst|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\,
	datab => \rx_path_unit|uart_rx_inst|sample_cnt[5]~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|Equal4~1_combout\,
	datad => \rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\,
	combout => \rx_path_unit|uart_rx_inst|Selector18~0_combout\);

-- Location: LCCOMB_X54_Y18_N26
\rx_path_unit|uart_rx_inst|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector22~0_combout\ = (\rx_path_unit|uart_rx_inst|Add2~8_combout\ & \rx_path_unit|uart_rx_inst|Selector18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|uart_rx_inst|Add2~8_combout\,
	datad => \rx_path_unit|uart_rx_inst|Selector18~0_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector22~0_combout\);

-- Location: LCFF_X54_Y18_N27
\rx_path_unit|uart_rx_inst|sample_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector22~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|sample_cnt[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|sample_cnt\(4));

-- Location: LCCOMB_X54_Y18_N16
\rx_path_unit|uart_rx_inst|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add2~10_combout\ = (\rx_path_unit|uart_rx_inst|sample_cnt\(5) & (!\rx_path_unit|uart_rx_inst|Add2~9\)) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(5) & ((\rx_path_unit|uart_rx_inst|Add2~9\) # (GND)))
-- \rx_path_unit|uart_rx_inst|Add2~11\ = CARRY((!\rx_path_unit|uart_rx_inst|Add2~9\) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(5),
	datad => VCC,
	cin => \rx_path_unit|uart_rx_inst|Add2~9\,
	combout => \rx_path_unit|uart_rx_inst|Add2~10_combout\,
	cout => \rx_path_unit|uart_rx_inst|Add2~11\);

-- Location: LCCOMB_X54_Y18_N30
\rx_path_unit|uart_rx_inst|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector21~0_combout\ = (\rx_path_unit|uart_rx_inst|Add2~10_combout\ & \rx_path_unit|uart_rx_inst|Selector18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|uart_rx_inst|Add2~10_combout\,
	datad => \rx_path_unit|uart_rx_inst|Selector18~0_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector21~0_combout\);

-- Location: LCFF_X54_Y18_N31
\rx_path_unit|uart_rx_inst|sample_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector21~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|sample_cnt[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|sample_cnt\(5));

-- Location: LCCOMB_X54_Y18_N18
\rx_path_unit|uart_rx_inst|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add2~12_combout\ = (\rx_path_unit|uart_rx_inst|sample_cnt\(6) & (\rx_path_unit|uart_rx_inst|Add2~11\ $ (GND))) # (!\rx_path_unit|uart_rx_inst|sample_cnt\(6) & (!\rx_path_unit|uart_rx_inst|Add2~11\ & VCC))
-- \rx_path_unit|uart_rx_inst|Add2~13\ = CARRY((\rx_path_unit|uart_rx_inst|sample_cnt\(6) & !\rx_path_unit|uart_rx_inst|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(6),
	datad => VCC,
	cin => \rx_path_unit|uart_rx_inst|Add2~11\,
	combout => \rx_path_unit|uart_rx_inst|Add2~12_combout\,
	cout => \rx_path_unit|uart_rx_inst|Add2~13\);

-- Location: LCCOMB_X54_Y18_N0
\rx_path_unit|uart_rx_inst|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector20~0_combout\ = (\rx_path_unit|uart_rx_inst|Add2~12_combout\ & \rx_path_unit|uart_rx_inst|Selector18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|Add2~12_combout\,
	datad => \rx_path_unit|uart_rx_inst|Selector18~0_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector20~0_combout\);

-- Location: LCFF_X54_Y18_N1
\rx_path_unit|uart_rx_inst|sample_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector20~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|sample_cnt[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|sample_cnt\(6));

-- Location: LCCOMB_X54_Y18_N24
\rx_path_unit|uart_rx_inst|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector19~0_combout\ = (\rx_path_unit|uart_rx_inst|Add2~14_combout\ & \rx_path_unit|uart_rx_inst|Selector18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|uart_rx_inst|Add2~14_combout\,
	datad => \rx_path_unit|uart_rx_inst|Selector18~0_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector19~0_combout\);

-- Location: LCFF_X54_Y18_N25
\rx_path_unit|uart_rx_inst|sample_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector19~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|sample_cnt[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|sample_cnt\(7));

-- Location: LCCOMB_X53_Y18_N14
\rx_path_unit|uart_rx_inst|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Equal1~0_combout\ = (\rx_path_unit|uart_rx_inst|sample_cnt\(7) & (\rx_path_unit|uart_rx_inst|sample_cnt\(4) & !\rx_path_unit|uart_rx_inst|sample_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(7),
	datac => \rx_path_unit|uart_rx_inst|sample_cnt\(4),
	datad => \rx_path_unit|uart_rx_inst|sample_cnt\(2),
	combout => \rx_path_unit|uart_rx_inst|Equal1~0_combout\);

-- Location: LCCOMB_X53_Y18_N20
\rx_path_unit|uart_rx_inst|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Equal1~1_combout\ = (\rx_path_unit|uart_rx_inst|sample_cnt\(1) & (\rx_path_unit|uart_rx_inst|sample_cnt\(5) & (!\rx_path_unit|uart_rx_inst|sample_cnt\(6) & !\rx_path_unit|uart_rx_inst|sample_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|sample_cnt\(1),
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(5),
	datac => \rx_path_unit|uart_rx_inst|sample_cnt\(6),
	datad => \rx_path_unit|uart_rx_inst|sample_cnt\(3),
	combout => \rx_path_unit|uart_rx_inst|Equal1~1_combout\);

-- Location: LCCOMB_X53_Y18_N6
\rx_path_unit|uart_rx_inst|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Equal1~2_combout\ = (\rx_path_unit|uart_rx_inst|sample_cnt\(8) & (\rx_path_unit|uart_rx_inst|Equal1~0_combout\ & (\rx_path_unit|uart_rx_inst|Equal1~1_combout\ & !\rx_path_unit|uart_rx_inst|sample_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|sample_cnt\(8),
	datab => \rx_path_unit|uart_rx_inst|Equal1~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|Equal1~1_combout\,
	datad => \rx_path_unit|uart_rx_inst|sample_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|Equal1~2_combout\);

-- Location: LCCOMB_X56_Y18_N14
\rx_path_unit|uart_rx_inst|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector14~0_combout\ = (\rx_path_unit|uart_rx_inst|cur_st~14_combout\ & ((\rx_path_unit|uart_rx_inst|Equal0~0_combout\) # ((\rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\ & 
-- !\rx_path_unit|uart_rx_inst|Equal1~2_combout\)))) # (!\rx_path_unit|uart_rx_inst|cur_st~14_combout\ & (((\rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\ & !\rx_path_unit|uart_rx_inst|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|cur_st~14_combout\,
	datab => \rx_path_unit|uart_rx_inst|Equal0~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|Equal1~2_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector14~0_combout\);

-- Location: LCFF_X56_Y18_N15
\rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector14~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\);

-- Location: LCCOMB_X55_Y18_N0
\rx_path_unit|uart_rx_inst|one_cnt[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|one_cnt[1]~7_combout\ = (\rx_path_unit|uart_rx_inst|one_cnt[2]~3_combout\ & (((\rx_path_unit|uart_rx_inst|one_cnt\(1))))) # (!\rx_path_unit|uart_rx_inst|one_cnt[2]~3_combout\ & (\rx_path_unit|uart_rx_inst|one_cnt[1]~6_combout\ & 
-- (!\rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|one_cnt[1]~6_combout\,
	datab => \rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\,
	datac => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	datad => \rx_path_unit|uart_rx_inst|one_cnt[2]~3_combout\,
	combout => \rx_path_unit|uart_rx_inst|one_cnt[1]~7_combout\);

-- Location: LCFF_X55_Y18_N1
\rx_path_unit|uart_rx_inst|one_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|one_cnt[1]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|one_cnt\(1));

-- Location: LCCOMB_X56_Y18_N22
\rx_path_unit|uart_rx_inst|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector12~2_combout\ = (!\rx_path_unit|uart_rx_inst|one_cnt\(2) & (!\rx_path_unit|uart_rx_inst|one_cnt\(0) & ((\rx_path_unit|uart_rx_inst|din_d2~regout\) # (\rx_path_unit|uart_rx_inst|one_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|one_cnt\(2),
	datab => \rx_path_unit|uart_rx_inst|din_d2~regout\,
	datac => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	datad => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|Selector12~2_combout\);

-- Location: LCCOMB_X49_Y18_N30
\rx_path_unit|uart_rx_inst|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector12~0_combout\ = (\rx_path_unit|uart_rx_inst|one_cnt~8_combout\ & ((\rx_path_unit|uart_rx_inst|Selector17~0_combout\) # ((\rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\ & !\rx_path_unit|uart_rx_inst|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|one_cnt~8_combout\,
	datab => \rx_path_unit|uart_rx_inst|Selector17~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|Equal1~2_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector12~0_combout\);

-- Location: LCCOMB_X56_Y18_N16
\rx_path_unit|uart_rx_inst|Selector12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector12~3_combout\ = (\rx_path_unit|uart_rx_inst|Selector12~0_combout\) # ((!\rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\ & ((\rx_path_unit|uart_rx_inst|Selector12~1_combout\) # 
-- (\rx_path_unit|uart_rx_inst|Selector12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Selector12~1_combout\,
	datab => \rx_path_unit|uart_rx_inst|Selector12~2_combout\,
	datac => \rx_path_unit|uart_rx_inst|Selector12~0_combout\,
	datad => \rx_path_unit|uart_rx_inst|cur_st.IDLE_ST~regout\,
	combout => \rx_path_unit|uart_rx_inst|Selector12~3_combout\);

-- Location: LCFF_X56_Y18_N17
\rx_path_unit|uart_rx_inst|one_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector12~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|one_cnt\(0));

-- Location: LCCOMB_X55_Y18_N26
\rx_path_unit|uart_rx_inst|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector26~0_combout\ = (!\rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\ & ((\rx_path_unit|uart_rx_inst|cur_st~14_combout\ & ((!\rx_path_unit|uart_rx_inst|one_cnt\(0)))) # (!\rx_path_unit|uart_rx_inst|cur_st~14_combout\ & 
-- (\rx_path_unit|uart_rx_inst|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Add2~0_combout\,
	datab => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	datac => \rx_path_unit|uart_rx_inst|cur_st~14_combout\,
	datad => \rx_path_unit|uart_rx_inst|sample_cnt[3]~1_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector26~0_combout\);

-- Location: LCFF_X55_Y18_N27
\rx_path_unit|uart_rx_inst|sample_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector26~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|sample_cnt[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|sample_cnt\(0));

-- Location: LCCOMB_X53_Y18_N2
\rx_path_unit|uart_rx_inst|stop_bit_err~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|stop_bit_err~1_combout\ = (!\rx_path_unit|uart_rx_inst|sample_cnt\(1) & (\rx_path_unit|uart_rx_inst|sample_cnt\(0) & (\rx_path_unit|uart_rx_inst|Equal3~1_combout\ & \rx_path_unit|uart_rx_inst|sample_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|sample_cnt\(1),
	datab => \rx_path_unit|uart_rx_inst|sample_cnt\(0),
	datac => \rx_path_unit|uart_rx_inst|Equal3~1_combout\,
	datad => \rx_path_unit|uart_rx_inst|sample_cnt\(2),
	combout => \rx_path_unit|uart_rx_inst|stop_bit_err~1_combout\);

-- Location: LCCOMB_X49_Y18_N0
\rx_path_unit|uart_rx_inst|pos_cnt[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|pos_cnt[1]~0_combout\ = (\rx_path_unit|uart_rx_inst|stop_bit_err~1_combout\) # (!\rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|stop_bit_err~1_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\,
	combout => \rx_path_unit|uart_rx_inst|pos_cnt[1]~0_combout\);

-- Location: LCFF_X49_Y18_N13
\rx_path_unit|uart_rx_inst|pos_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|pos_cnt~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|pos_cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|pos_cnt\(0));

-- Location: LCCOMB_X49_Y18_N16
\rx_path_unit|uart_rx_inst|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add3~2_combout\ = \rx_path_unit|uart_rx_inst|pos_cnt\(1) $ (\rx_path_unit|uart_rx_inst|pos_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|uart_rx_inst|pos_cnt\(1),
	datad => \rx_path_unit|uart_rx_inst|pos_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|Add3~2_combout\);

-- Location: LCFF_X49_Y18_N17
\rx_path_unit|uart_rx_inst|pos_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Add3~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|uart_rx_inst|ALT_INV_cur_st.RX_ST~regout\,
	ena => \rx_path_unit|uart_rx_inst|pos_cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|pos_cnt\(1));

-- Location: LCCOMB_X49_Y18_N28
\rx_path_unit|uart_rx_inst|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Add3~0_combout\ = \rx_path_unit|uart_rx_inst|pos_cnt\(3) $ (((\rx_path_unit|uart_rx_inst|pos_cnt\(2) & (\rx_path_unit|uart_rx_inst|pos_cnt\(1) & \rx_path_unit|uart_rx_inst|pos_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|pos_cnt\(2),
	datab => \rx_path_unit|uart_rx_inst|pos_cnt\(1),
	datac => \rx_path_unit|uart_rx_inst|pos_cnt\(3),
	datad => \rx_path_unit|uart_rx_inst|pos_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|Add3~0_combout\);

-- Location: LCFF_X49_Y18_N29
\rx_path_unit|uart_rx_inst|pos_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Add3~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|uart_rx_inst|ALT_INV_cur_st.RX_ST~regout\,
	ena => \rx_path_unit|uart_rx_inst|pos_cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|pos_cnt\(3));

-- Location: LCCOMB_X49_Y18_N26
\rx_path_unit|uart_rx_inst|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector17~1_combout\ = (!\rx_path_unit|uart_rx_inst|pos_cnt\(2) & (\rx_path_unit|uart_rx_inst|pos_cnt\(3) & (!\rx_path_unit|uart_rx_inst|pos_cnt\(1) & !\rx_path_unit|uart_rx_inst|pos_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|pos_cnt\(2),
	datab => \rx_path_unit|uart_rx_inst|pos_cnt\(3),
	datac => \rx_path_unit|uart_rx_inst|pos_cnt\(1),
	datad => \rx_path_unit|uart_rx_inst|pos_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|Selector17~1_combout\);

-- Location: LCCOMB_X49_Y18_N24
\rx_path_unit|uart_rx_inst|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector15~0_combout\ = (\rx_path_unit|uart_rx_inst|Equal1~2_combout\ & ((\rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\) # ((!\rx_path_unit|uart_rx_inst|Selector17~1_combout\ & 
-- \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\)))) # (!\rx_path_unit|uart_rx_inst|Equal1~2_combout\ & (((\rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST~regout\,
	datab => \rx_path_unit|uart_rx_inst|Selector17~1_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|Equal1~2_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector15~0_combout\);

-- Location: LCFF_X49_Y18_N25
\rx_path_unit|uart_rx_inst|cur_st.RX_ST\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector15~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\);

-- Location: LCCOMB_X48_Y20_N18
\rx_path_unit|uart_rx_inst|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector1~0_combout\ = (\rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\ & \rx_path_unit|uart_rx_inst|stop_bit_err~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|uart_rx_inst|cur_st.RX_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|stop_bit_err~1_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector1~0_combout\);

-- Location: LCCOMB_X56_Y18_N2
\rx_path_unit|uart_rx_inst|stop_bit_err~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|stop_bit_err~0_combout\ = (!\rx_path_unit|uart_rx_inst|one_cnt\(2) & ((!\rx_path_unit|uart_rx_inst|one_cnt\(0)) # (!\rx_path_unit|uart_rx_inst|one_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|one_cnt\(2),
	datac => \rx_path_unit|uart_rx_inst|one_cnt\(1),
	datad => \rx_path_unit|uart_rx_inst|one_cnt\(0),
	combout => \rx_path_unit|uart_rx_inst|stop_bit_err~0_combout\);

-- Location: LCCOMB_X48_Y20_N16
\rx_path_unit|uart_rx_inst|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector0~0_combout\ = (\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(7)) # ((\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & !\rx_path_unit|uart_rx_inst|stop_bit_err~0_combout\)))) # 
-- (!\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & (\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & ((!\rx_path_unit|uart_rx_inst|stop_bit_err~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Selector1~1_combout\,
	datab => \rx_path_unit|uart_rx_inst|Selector1~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout_i\(7),
	datad => \rx_path_unit|uart_rx_inst|stop_bit_err~0_combout\,
	combout => \rx_path_unit|uart_rx_inst|Selector0~0_combout\);

-- Location: LCFF_X48_Y20_N17
\rx_path_unit|uart_rx_inst|dout_i[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector0~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout_i\(7));

-- Location: LCCOMB_X48_Y20_N26
\rx_path_unit|uart_rx_inst|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector1~2_combout\ = (\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(6)) # ((\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & \rx_path_unit|uart_rx_inst|dout_i\(7))))) # 
-- (!\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & (\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Selector1~1_combout\,
	datab => \rx_path_unit|uart_rx_inst|Selector1~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout_i\(6),
	datad => \rx_path_unit|uart_rx_inst|dout_i\(7),
	combout => \rx_path_unit|uart_rx_inst|Selector1~2_combout\);

-- Location: LCFF_X48_Y20_N27
\rx_path_unit|uart_rx_inst|dout_i[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector1~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout_i\(6));

-- Location: LCCOMB_X48_Y20_N30
\rx_path_unit|uart_rx_inst|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector2~0_combout\ = (\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(5)) # ((\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & \rx_path_unit|uart_rx_inst|dout_i\(6))))) # 
-- (!\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & (\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Selector1~1_combout\,
	datab => \rx_path_unit|uart_rx_inst|Selector1~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout_i\(5),
	datad => \rx_path_unit|uart_rx_inst|dout_i\(6),
	combout => \rx_path_unit|uart_rx_inst|Selector2~0_combout\);

-- Location: LCFF_X48_Y20_N31
\rx_path_unit|uart_rx_inst|dout_i[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector2~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout_i\(5));

-- Location: LCCOMB_X48_Y20_N14
\rx_path_unit|uart_rx_inst|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector3~0_combout\ = (\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(4)) # ((\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & \rx_path_unit|uart_rx_inst|dout_i\(5))))) # 
-- (!\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & (\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Selector1~1_combout\,
	datab => \rx_path_unit|uart_rx_inst|Selector1~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout_i\(4),
	datad => \rx_path_unit|uart_rx_inst|dout_i\(5),
	combout => \rx_path_unit|uart_rx_inst|Selector3~0_combout\);

-- Location: LCFF_X48_Y20_N15
\rx_path_unit|uart_rx_inst|dout_i[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector3~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout_i\(4));

-- Location: LCCOMB_X48_Y20_N8
\rx_path_unit|uart_rx_inst|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector4~0_combout\ = (\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(3)) # ((\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & \rx_path_unit|uart_rx_inst|dout_i\(4))))) # 
-- (!\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & (\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Selector1~1_combout\,
	datab => \rx_path_unit|uart_rx_inst|Selector1~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout_i\(3),
	datad => \rx_path_unit|uart_rx_inst|dout_i\(4),
	combout => \rx_path_unit|uart_rx_inst|Selector4~0_combout\);

-- Location: LCFF_X48_Y20_N9
\rx_path_unit|uart_rx_inst|dout_i[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector4~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout_i\(3));

-- Location: LCCOMB_X53_Y18_N10
\rx_path_unit|uart_rx_inst|dout[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|dout[7]~0_combout\ = (\rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\ & (((\rx_path_unit|uart_rx_inst|din_d2~regout\ & \rx_path_unit|uart_rx_inst|uart_fsm_proc~0_combout\)) # 
-- (!\rx_path_unit|uart_rx_inst|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|din_d2~regout\,
	datab => \rx_path_unit|uart_rx_inst|uart_fsm_proc~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST~regout\,
	datad => \rx_path_unit|uart_rx_inst|Equal4~1_combout\,
	combout => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\);

-- Location: LCFF_X47_Y20_N5
\rx_path_unit|uart_rx_inst|dout[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout_i\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout\(3));

-- Location: LCCOMB_X47_Y20_N8
\rx_path_unit|uart_rx_inst|dout[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|dout[5]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout_i\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout_i\(5),
	combout => \rx_path_unit|uart_rx_inst|dout[5]~feeder_combout\);

-- Location: LCFF_X47_Y20_N9
\rx_path_unit|uart_rx_inst|dout[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|dout[5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout\(5));

-- Location: LCCOMB_X48_Y20_N0
\rx_path_unit|uart_rx_inst|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector5~0_combout\ = (\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(2)) # ((\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & \rx_path_unit|uart_rx_inst|dout_i\(3))))) # 
-- (!\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & (\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Selector1~1_combout\,
	datab => \rx_path_unit|uart_rx_inst|Selector1~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout_i\(2),
	datad => \rx_path_unit|uart_rx_inst|dout_i\(3),
	combout => \rx_path_unit|uart_rx_inst|Selector5~0_combout\);

-- Location: LCFF_X48_Y20_N1
\rx_path_unit|uart_rx_inst|dout_i[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector5~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout_i\(2));

-- Location: LCCOMB_X48_Y20_N12
\rx_path_unit|uart_rx_inst|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector6~0_combout\ = (\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(1)) # ((\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & \rx_path_unit|uart_rx_inst|dout_i\(2))))) # 
-- (!\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & (\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Selector1~1_combout\,
	datab => \rx_path_unit|uart_rx_inst|Selector1~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout_i\(1),
	datad => \rx_path_unit|uart_rx_inst|dout_i\(2),
	combout => \rx_path_unit|uart_rx_inst|Selector6~0_combout\);

-- Location: LCFF_X48_Y20_N13
\rx_path_unit|uart_rx_inst|dout_i[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector6~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout_i\(1));

-- Location: LCFF_X47_Y20_N13
\rx_path_unit|uart_rx_inst|dout[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout_i\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout\(1));

-- Location: LCFF_X47_Y20_N11
\rx_path_unit|uart_rx_inst|dout[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout_i\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout\(6));

-- Location: LCCOMB_X47_Y20_N12
\rx_path_unit|mp_dec_inst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal0~0_combout\ = (!\rx_path_unit|uart_rx_inst|dout\(7) & (\rx_path_unit|uart_rx_inst|dout\(5) & (!\rx_path_unit|uart_rx_inst|dout\(1) & !\rx_path_unit|uart_rx_inst|dout\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|dout\(7),
	datab => \rx_path_unit|uart_rx_inst|dout\(5),
	datac => \rx_path_unit|uart_rx_inst|dout\(1),
	datad => \rx_path_unit|uart_rx_inst|dout\(6),
	combout => \rx_path_unit|mp_dec_inst|Equal0~0_combout\);

-- Location: LCCOMB_X48_Y20_N22
\rx_path_unit|uart_rx_inst|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|Selector7~0_combout\ = (\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(0)) # ((\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & \rx_path_unit|uart_rx_inst|dout_i\(1))))) # 
-- (!\rx_path_unit|uart_rx_inst|Selector1~1_combout\ & (\rx_path_unit|uart_rx_inst|Selector1~0_combout\ & ((\rx_path_unit|uart_rx_inst|dout_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|Selector1~1_combout\,
	datab => \rx_path_unit|uart_rx_inst|Selector1~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout_i\(0),
	datad => \rx_path_unit|uart_rx_inst|dout_i\(1),
	combout => \rx_path_unit|uart_rx_inst|Selector7~0_combout\);

-- Location: LCFF_X48_Y20_N23
\rx_path_unit|uart_rx_inst|dout_i[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|Selector7~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout_i\(0));

-- Location: LCCOMB_X47_Y20_N14
\rx_path_unit|uart_rx_inst|dout[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|dout[0]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout_i\(0),
	combout => \rx_path_unit|uart_rx_inst|dout[0]~feeder_combout\);

-- Location: LCFF_X47_Y20_N15
\rx_path_unit|uart_rx_inst|dout[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|dout[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout\(0));

-- Location: LCFF_X47_Y20_N7
\rx_path_unit|uart_rx_inst|dout[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout_i\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout\(4));

-- Location: LCCOMB_X47_Y20_N6
\rx_path_unit|mp_dec_inst|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal0~1_combout\ = (\rx_path_unit|uart_rx_inst|dout\(2) & (!\rx_path_unit|uart_rx_inst|dout\(0) & (\rx_path_unit|uart_rx_inst|dout\(4) & \rx_path_unit|uart_rx_inst|dout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|dout\(2),
	datab => \rx_path_unit|uart_rx_inst|dout\(0),
	datac => \rx_path_unit|uart_rx_inst|dout\(4),
	datad => \rx_path_unit|uart_rx_inst|dout\(3),
	combout => \rx_path_unit|mp_dec_inst|Equal0~1_combout\);

-- Location: LCCOMB_X46_Y20_N0
\rx_path_unit|mp_dec_inst|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal0~2_combout\ = (\rx_path_unit|mp_dec_inst|Equal0~0_combout\ & \rx_path_unit|mp_dec_inst|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|Equal0~0_combout\,
	datad => \rx_path_unit|mp_dec_inst|Equal0~1_combout\,
	combout => \rx_path_unit|mp_dec_inst|Equal0~2_combout\);

-- Location: LCCOMB_X46_Y20_N26
\rx_path_unit|mp_dec_inst|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector0~0_combout\ = (!\rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\ & ((!\rx_path_unit|mp_dec_inst|Equal0~1_combout\) # (!\rx_path_unit|mp_dec_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\,
	datac => \rx_path_unit|mp_dec_inst|Equal0~0_combout\,
	datad => \rx_path_unit|mp_dec_inst|Equal0~1_combout\,
	combout => \rx_path_unit|mp_dec_inst|Selector0~0_combout\);

-- Location: LCFF_X47_Y20_N3
\rx_path_unit|uart_rx_inst|dout[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout_i\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout\(2));

-- Location: LCCOMB_X53_Y18_N4
\rx_path_unit|uart_rx_inst|valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|uart_rx_inst|valid~0_combout\ = (\rx_path_unit|uart_rx_inst|valid~regout\) # (((\rx_path_unit|uart_rx_inst|din_d2~regout\ & \rx_path_unit|uart_rx_inst|uart_fsm_proc~0_combout\)) # (!\rx_path_unit|uart_rx_inst|Equal4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|din_d2~regout\,
	datab => \rx_path_unit|uart_rx_inst|uart_fsm_proc~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|valid~regout\,
	datad => \rx_path_unit|uart_rx_inst|Equal4~1_combout\,
	combout => \rx_path_unit|uart_rx_inst|valid~0_combout\);

-- Location: LCFF_X53_Y18_N5
\rx_path_unit|uart_rx_inst|valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|uart_rx_inst|valid~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|uart_rx_inst|ALT_INV_cur_st.STOPBIT_ST~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|valid~regout\);

-- Location: LCCOMB_X45_Y20_N22
\rx_path_unit|mp_dec_inst|eof_blk[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|eof_blk[0]~0_combout\ = (\rx_path_unit|mp_dec_inst|eof_blk\(0)) # ((\rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\ & (\rx_path_unit|mp_dec_inst|Equal1~0_combout\ & \rx_path_unit|uart_rx_inst|valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\,
	datab => \rx_path_unit|mp_dec_inst|Equal1~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|eof_blk\(0),
	datad => \rx_path_unit|uart_rx_inst|valid~regout\,
	combout => \rx_path_unit|mp_dec_inst|eof_blk[0]~0_combout\);

-- Location: LCFF_X45_Y20_N23
\rx_path_unit|mp_dec_inst|eof_blk[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|eof_blk[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|eof_blk\(0));

-- Location: LCCOMB_X47_Y20_N2
\rx_path_unit|mp_dec_inst|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal2~0_combout\ = (\rx_path_unit|uart_rx_inst|dout\(0) & (\rx_path_unit|uart_rx_inst|dout\(5) & (\rx_path_unit|uart_rx_inst|dout\(2) & \rx_path_unit|mp_dec_inst|eof_blk\(0)))) # (!\rx_path_unit|uart_rx_inst|dout\(0) & 
-- (!\rx_path_unit|uart_rx_inst|dout\(5) & (!\rx_path_unit|uart_rx_inst|dout\(2) & !\rx_path_unit|mp_dec_inst|eof_blk\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|dout\(0),
	datab => \rx_path_unit|uart_rx_inst|dout\(5),
	datac => \rx_path_unit|uart_rx_inst|dout\(2),
	datad => \rx_path_unit|mp_dec_inst|eof_blk\(0),
	combout => \rx_path_unit|mp_dec_inst|Equal2~0_combout\);

-- Location: LCFF_X47_Y20_N1
\rx_path_unit|uart_rx_inst|dout[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout_i\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|uart_rx_inst|dout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|uart_rx_inst|dout\(7));

-- Location: LCCOMB_X47_Y20_N0
\rx_path_unit|mp_dec_inst|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal2~1_combout\ = (!\rx_path_unit|uart_rx_inst|dout\(6) & (!\rx_path_unit|uart_rx_inst|dout\(1) & (\rx_path_unit|mp_dec_inst|eof_blk\(0) $ (!\rx_path_unit|uart_rx_inst|dout\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|dout\(6),
	datab => \rx_path_unit|mp_dec_inst|eof_blk\(0),
	datac => \rx_path_unit|uart_rx_inst|dout\(7),
	datad => \rx_path_unit|uart_rx_inst|dout\(1),
	combout => \rx_path_unit|mp_dec_inst|Equal2~1_combout\);

-- Location: LCCOMB_X47_Y20_N4
\rx_path_unit|mp_dec_inst|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal2~2_combout\ = (!\rx_path_unit|uart_rx_inst|dout\(4) & (\rx_path_unit|mp_dec_inst|Equal2~0_combout\ & (!\rx_path_unit|uart_rx_inst|dout\(3) & \rx_path_unit|mp_dec_inst|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|uart_rx_inst|dout\(4),
	datab => \rx_path_unit|mp_dec_inst|Equal2~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout\(3),
	datad => \rx_path_unit|mp_dec_inst|Equal2~1_combout\,
	combout => \rx_path_unit|mp_dec_inst|Equal2~2_combout\);

-- Location: LCCOMB_X46_Y20_N2
\rx_path_unit|mp_dec_inst|blk_pos[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|blk_pos[2]~0_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\ & !\rx_path_unit|mp_dec_inst|Equal2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|Equal2~2_combout\,
	combout => \rx_path_unit|mp_dec_inst|blk_pos[2]~0_combout\);

-- Location: LCCOMB_X46_Y20_N30
\rx_path_unit|mp_dec_inst|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector7~0_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\ & (!\rx_path_unit|mp_dec_inst|cur_st.data_st~regout\ & (!\rx_path_unit|mp_dec_inst|Equal1~0_combout\ & !\rx_path_unit|mp_dec_inst|blk_pos[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\,
	datab => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	datac => \rx_path_unit|mp_dec_inst|Equal1~0_combout\,
	datad => \rx_path_unit|mp_dec_inst|blk_pos[2]~0_combout\,
	combout => \rx_path_unit|mp_dec_inst|Selector7~0_combout\);

-- Location: LCCOMB_X45_Y20_N20
\rx_path_unit|mp_dec_inst|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector9~0_combout\ = (\rx_path_unit|mp_dec_inst|Selector7~0_combout\ & (\rx_path_unit|mp_dec_inst|blk_pos\(0) $ (!\rx_path_unit|mp_dec_inst|blk_pos\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|blk_pos\(0),
	datac => \rx_path_unit|mp_dec_inst|blk_pos\(1),
	datad => \rx_path_unit|mp_dec_inst|Selector7~0_combout\,
	combout => \rx_path_unit|mp_dec_inst|Selector9~0_combout\);

-- Location: LCFF_X45_Y20_N21
\rx_path_unit|mp_dec_inst|blk_pos[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|Selector9~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|blk_pos\(1));

-- Location: LCCOMB_X45_Y20_N0
\rx_path_unit|mp_dec_inst|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Add0~0_combout\ = \rx_path_unit|mp_dec_inst|blk_pos\(3) $ (((!\rx_path_unit|mp_dec_inst|blk_pos\(0) & (\rx_path_unit|mp_dec_inst|blk_pos\(2) & \rx_path_unit|mp_dec_inst|blk_pos\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|blk_pos\(0),
	datab => \rx_path_unit|mp_dec_inst|blk_pos\(2),
	datac => \rx_path_unit|mp_dec_inst|blk_pos\(1),
	datad => \rx_path_unit|mp_dec_inst|blk_pos\(3),
	combout => \rx_path_unit|mp_dec_inst|Add0~0_combout\);

-- Location: LCCOMB_X45_Y20_N28
\rx_path_unit|mp_dec_inst|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector7~1_combout\ = (\rx_path_unit|mp_dec_inst|Add0~0_combout\ & \rx_path_unit|mp_dec_inst|Selector7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|Add0~0_combout\,
	datad => \rx_path_unit|mp_dec_inst|Selector7~0_combout\,
	combout => \rx_path_unit|mp_dec_inst|Selector7~1_combout\);

-- Location: LCFF_X45_Y20_N29
\rx_path_unit|mp_dec_inst|blk_pos[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|Selector7~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|blk_pos\(3));

-- Location: LCCOMB_X45_Y20_N14
\rx_path_unit|mp_dec_inst|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector10~0_combout\ = (\rx_path_unit|mp_dec_inst|blk_pos\(0)) # ((!\rx_path_unit|mp_dec_inst|blk_pos\(2) & (!\rx_path_unit|mp_dec_inst|blk_pos\(1) & !\rx_path_unit|mp_dec_inst|blk_pos\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|blk_pos\(0),
	datab => \rx_path_unit|mp_dec_inst|blk_pos\(2),
	datac => \rx_path_unit|mp_dec_inst|blk_pos\(1),
	datad => \rx_path_unit|mp_dec_inst|blk_pos\(3),
	combout => \rx_path_unit|mp_dec_inst|Selector10~0_combout\);

-- Location: LCCOMB_X46_Y20_N6
\rx_path_unit|mp_dec_inst|cur_st~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|cur_st~11_combout\ = (\rx_path_unit|mp_dec_inst|Equal1~0_combout\ & \rx_path_unit|uart_rx_inst|valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|Equal1~0_combout\,
	datad => \rx_path_unit|uart_rx_inst|valid~regout\,
	combout => \rx_path_unit|mp_dec_inst|cur_st~11_combout\);

-- Location: LCFF_X46_Y20_N15
\rx_path_unit|mp_dec_inst|cur_st.addr_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|cur_st.type_st~regout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|cur_st~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|cur_st.addr_st~regout\);

-- Location: LCCOMB_X46_Y20_N18
\rx_path_unit|mp_dec_inst|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector10~1_combout\ = (!\rx_path_unit|mp_dec_inst|cur_st.len_st~regout\ & (!\rx_path_unit|mp_dec_inst|cur_st.addr_st~regout\ & (!\rx_path_unit|mp_dec_inst|cur_st.type_st~regout\ & 
-- !\rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.len_st~regout\,
	datab => \rx_path_unit|mp_dec_inst|cur_st.addr_st~regout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.type_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\,
	combout => \rx_path_unit|mp_dec_inst|Selector10~1_combout\);

-- Location: LCCOMB_X45_Y20_N6
\rx_path_unit|mp_dec_inst|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector10~2_combout\ = (!\rx_path_unit|mp_dec_inst|Selector10~0_combout\ & (((\rx_path_unit|mp_dec_inst|Equal2~2_combout\ & \rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\)) # (!\rx_path_unit|mp_dec_inst|Selector10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Equal2~2_combout\,
	datab => \rx_path_unit|mp_dec_inst|Selector10~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|Selector10~1_combout\,
	combout => \rx_path_unit|mp_dec_inst|Selector10~2_combout\);

-- Location: LCFF_X45_Y20_N7
\rx_path_unit|mp_dec_inst|blk_pos[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|Selector10~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|blk_pos\(0));

-- Location: LCCOMB_X45_Y20_N2
\rx_path_unit|mp_dec_inst|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector8~0_combout\ = (\rx_path_unit|mp_dec_inst|Selector7~0_combout\ & (\rx_path_unit|mp_dec_inst|blk_pos\(2) $ (((\rx_path_unit|mp_dec_inst|blk_pos\(1) & !\rx_path_unit|mp_dec_inst|blk_pos\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|blk_pos\(1),
	datab => \rx_path_unit|mp_dec_inst|Selector7~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|blk_pos\(2),
	datad => \rx_path_unit|mp_dec_inst|blk_pos\(0),
	combout => \rx_path_unit|mp_dec_inst|Selector8~0_combout\);

-- Location: LCFF_X45_Y20_N3
\rx_path_unit|mp_dec_inst|blk_pos[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|Selector8~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|blk_pos\(2));

-- Location: LCCOMB_X45_Y20_N16
\rx_path_unit|mp_dec_inst|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal1~0_combout\ = (!\rx_path_unit|mp_dec_inst|blk_pos\(0) & (!\rx_path_unit|mp_dec_inst|blk_pos\(2) & (!\rx_path_unit|mp_dec_inst|blk_pos\(1) & !\rx_path_unit|mp_dec_inst|blk_pos\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|blk_pos\(0),
	datab => \rx_path_unit|mp_dec_inst|blk_pos\(2),
	datac => \rx_path_unit|mp_dec_inst|blk_pos\(1),
	datad => \rx_path_unit|mp_dec_inst|blk_pos\(3),
	combout => \rx_path_unit|mp_dec_inst|Equal1~0_combout\);

-- Location: LCCOMB_X46_Y20_N22
\rx_path_unit|mp_dec_inst|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector4~1_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.len_st~regout\ & ((\rx_path_unit|mp_dec_inst|Equal1~0_combout\) # ((\rx_path_unit|mp_dec_inst|Selector4~0_combout\ & \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\)))) # 
-- (!\rx_path_unit|mp_dec_inst|cur_st.len_st~regout\ & (\rx_path_unit|mp_dec_inst|Selector4~0_combout\ & (\rx_path_unit|mp_dec_inst|cur_st.data_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.len_st~regout\,
	datab => \rx_path_unit|mp_dec_inst|Selector4~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|Equal1~0_combout\,
	combout => \rx_path_unit|mp_dec_inst|Selector4~1_combout\);

-- Location: LCFF_X46_Y20_N23
\rx_path_unit|mp_dec_inst|cur_st.data_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|Selector4~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\);

-- Location: LCCOMB_X48_Y18_N12
\rx_path_unit|mp_dec_inst|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Add1~0_combout\ = \rx_path_unit|mp_dec_inst|w_addr\(0) $ (VCC)
-- \rx_path_unit|mp_dec_inst|Add1~1\ = CARRY(\rx_path_unit|mp_dec_inst|w_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|w_addr\(0),
	datad => VCC,
	combout => \rx_path_unit|mp_dec_inst|Add1~0_combout\,
	cout => \rx_path_unit|mp_dec_inst|Add1~1\);

-- Location: LCCOMB_X48_Y18_N4
\rx_path_unit|mp_dec_inst|w_addr~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|w_addr~8_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.data_st~regout\ & (\rx_path_unit|mp_dec_inst|Add1~0_combout\ & ((\rx_path_unit|mp_dec_inst|Equal3~1_combout\) # (\rx_path_unit|mp_dec_inst|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Equal3~1_combout\,
	datab => \rx_path_unit|mp_dec_inst|Equal3~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|Add1~0_combout\,
	combout => \rx_path_unit|mp_dec_inst|w_addr~8_combout\);

-- Location: LCCOMB_X47_Y18_N14
\rx_path_unit|mp_dec_inst|w_addr[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|w_addr[4]~1_combout\ = (\rx_path_unit|uart_rx_inst|valid~regout\) # (!\rx_path_unit|mp_dec_inst|cur_st.data_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|valid~regout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	combout => \rx_path_unit|mp_dec_inst|w_addr[4]~1_combout\);

-- Location: LCFF_X48_Y18_N5
\rx_path_unit|mp_dec_inst|w_addr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|w_addr~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|w_addr[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|w_addr\(0));

-- Location: LCCOMB_X48_Y18_N14
\rx_path_unit|mp_dec_inst|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Add1~2_combout\ = (\rx_path_unit|mp_dec_inst|w_addr\(1) & (!\rx_path_unit|mp_dec_inst|Add1~1\)) # (!\rx_path_unit|mp_dec_inst|w_addr\(1) & ((\rx_path_unit|mp_dec_inst|Add1~1\) # (GND)))
-- \rx_path_unit|mp_dec_inst|Add1~3\ = CARRY((!\rx_path_unit|mp_dec_inst|Add1~1\) # (!\rx_path_unit|mp_dec_inst|w_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|w_addr\(1),
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|Add1~1\,
	combout => \rx_path_unit|mp_dec_inst|Add1~2_combout\,
	cout => \rx_path_unit|mp_dec_inst|Add1~3\);

-- Location: LCCOMB_X48_Y18_N0
\rx_path_unit|mp_dec_inst|w_addr~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|w_addr~7_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.data_st~regout\ & (\rx_path_unit|mp_dec_inst|Add1~2_combout\ & ((\rx_path_unit|mp_dec_inst|Equal3~0_combout\) # (\rx_path_unit|mp_dec_inst|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	datab => \rx_path_unit|mp_dec_inst|Equal3~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|Add1~2_combout\,
	datad => \rx_path_unit|mp_dec_inst|Equal3~1_combout\,
	combout => \rx_path_unit|mp_dec_inst|w_addr~7_combout\);

-- Location: LCFF_X48_Y18_N1
\rx_path_unit|mp_dec_inst|w_addr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|w_addr~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|w_addr[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|w_addr\(1));

-- Location: LCCOMB_X48_Y18_N16
\rx_path_unit|mp_dec_inst|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Add1~4_combout\ = (\rx_path_unit|mp_dec_inst|w_addr\(2) & (\rx_path_unit|mp_dec_inst|Add1~3\ $ (GND))) # (!\rx_path_unit|mp_dec_inst|w_addr\(2) & (!\rx_path_unit|mp_dec_inst|Add1~3\ & VCC))
-- \rx_path_unit|mp_dec_inst|Add1~5\ = CARRY((\rx_path_unit|mp_dec_inst|w_addr\(2) & !\rx_path_unit|mp_dec_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|w_addr\(2),
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|Add1~3\,
	combout => \rx_path_unit|mp_dec_inst|Add1~4_combout\,
	cout => \rx_path_unit|mp_dec_inst|Add1~5\);

-- Location: LCCOMB_X48_Y18_N18
\rx_path_unit|mp_dec_inst|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Add1~6_combout\ = (\rx_path_unit|mp_dec_inst|w_addr\(3) & (!\rx_path_unit|mp_dec_inst|Add1~5\)) # (!\rx_path_unit|mp_dec_inst|w_addr\(3) & ((\rx_path_unit|mp_dec_inst|Add1~5\) # (GND)))
-- \rx_path_unit|mp_dec_inst|Add1~7\ = CARRY((!\rx_path_unit|mp_dec_inst|Add1~5\) # (!\rx_path_unit|mp_dec_inst|w_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|w_addr\(3),
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|Add1~5\,
	combout => \rx_path_unit|mp_dec_inst|Add1~6_combout\,
	cout => \rx_path_unit|mp_dec_inst|Add1~7\);

-- Location: LCCOMB_X48_Y18_N2
\rx_path_unit|mp_dec_inst|w_addr~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|w_addr~5_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.data_st~regout\ & (\rx_path_unit|mp_dec_inst|Add1~6_combout\ & ((\rx_path_unit|mp_dec_inst|Equal3~1_combout\) # (\rx_path_unit|mp_dec_inst|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Equal3~1_combout\,
	datab => \rx_path_unit|mp_dec_inst|Equal3~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|Add1~6_combout\,
	combout => \rx_path_unit|mp_dec_inst|w_addr~5_combout\);

-- Location: LCFF_X48_Y18_N3
\rx_path_unit|mp_dec_inst|w_addr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|w_addr~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|w_addr[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|w_addr\(3));

-- Location: LCCOMB_X48_Y18_N10
\rx_path_unit|mp_dec_inst|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal3~1_combout\ = (((!\rx_path_unit|mp_dec_inst|w_addr\(1)) # (!\rx_path_unit|mp_dec_inst|w_addr\(0))) # (!\rx_path_unit|mp_dec_inst|w_addr\(3))) # (!\rx_path_unit|mp_dec_inst|w_addr\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|w_addr\(2),
	datab => \rx_path_unit|mp_dec_inst|w_addr\(3),
	datac => \rx_path_unit|mp_dec_inst|w_addr\(0),
	datad => \rx_path_unit|mp_dec_inst|w_addr\(1),
	combout => \rx_path_unit|mp_dec_inst|Equal3~1_combout\);

-- Location: LCCOMB_X48_Y18_N20
\rx_path_unit|mp_dec_inst|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Add1~8_combout\ = (\rx_path_unit|mp_dec_inst|w_addr\(4) & (\rx_path_unit|mp_dec_inst|Add1~7\ $ (GND))) # (!\rx_path_unit|mp_dec_inst|w_addr\(4) & (!\rx_path_unit|mp_dec_inst|Add1~7\ & VCC))
-- \rx_path_unit|mp_dec_inst|Add1~9\ = CARRY((\rx_path_unit|mp_dec_inst|w_addr\(4) & !\rx_path_unit|mp_dec_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|w_addr\(4),
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|Add1~7\,
	combout => \rx_path_unit|mp_dec_inst|Add1~8_combout\,
	cout => \rx_path_unit|mp_dec_inst|Add1~9\);

-- Location: LCCOMB_X48_Y18_N8
\rx_path_unit|mp_dec_inst|w_addr~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|w_addr~4_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.data_st~regout\ & (\rx_path_unit|mp_dec_inst|Add1~8_combout\ & ((\rx_path_unit|mp_dec_inst|Equal3~0_combout\) # (\rx_path_unit|mp_dec_inst|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	datab => \rx_path_unit|mp_dec_inst|Equal3~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|Add1~8_combout\,
	datad => \rx_path_unit|mp_dec_inst|Equal3~1_combout\,
	combout => \rx_path_unit|mp_dec_inst|w_addr~4_combout\);

-- Location: LCFF_X48_Y18_N9
\rx_path_unit|mp_dec_inst|w_addr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|w_addr~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|w_addr[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|w_addr\(4));

-- Location: LCCOMB_X48_Y18_N22
\rx_path_unit|mp_dec_inst|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Add1~10_combout\ = (\rx_path_unit|mp_dec_inst|w_addr\(5) & (!\rx_path_unit|mp_dec_inst|Add1~9\)) # (!\rx_path_unit|mp_dec_inst|w_addr\(5) & ((\rx_path_unit|mp_dec_inst|Add1~9\) # (GND)))
-- \rx_path_unit|mp_dec_inst|Add1~11\ = CARRY((!\rx_path_unit|mp_dec_inst|Add1~9\) # (!\rx_path_unit|mp_dec_inst|w_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|w_addr\(5),
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|Add1~9\,
	combout => \rx_path_unit|mp_dec_inst|Add1~10_combout\,
	cout => \rx_path_unit|mp_dec_inst|Add1~11\);

-- Location: LCCOMB_X48_Y18_N30
\rx_path_unit|mp_dec_inst|w_addr~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|w_addr~3_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.data_st~regout\ & (\rx_path_unit|mp_dec_inst|Add1~10_combout\ & ((\rx_path_unit|mp_dec_inst|Equal3~1_combout\) # (\rx_path_unit|mp_dec_inst|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Equal3~1_combout\,
	datab => \rx_path_unit|mp_dec_inst|Equal3~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|Add1~10_combout\,
	combout => \rx_path_unit|mp_dec_inst|w_addr~3_combout\);

-- Location: LCFF_X48_Y18_N31
\rx_path_unit|mp_dec_inst|w_addr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|w_addr~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|w_addr[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|w_addr\(5));

-- Location: LCCOMB_X48_Y18_N24
\rx_path_unit|mp_dec_inst|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Add1~12_combout\ = (\rx_path_unit|mp_dec_inst|w_addr\(6) & (\rx_path_unit|mp_dec_inst|Add1~11\ $ (GND))) # (!\rx_path_unit|mp_dec_inst|w_addr\(6) & (!\rx_path_unit|mp_dec_inst|Add1~11\ & VCC))
-- \rx_path_unit|mp_dec_inst|Add1~13\ = CARRY((\rx_path_unit|mp_dec_inst|w_addr\(6) & !\rx_path_unit|mp_dec_inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|w_addr\(6),
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|Add1~11\,
	combout => \rx_path_unit|mp_dec_inst|Add1~12_combout\,
	cout => \rx_path_unit|mp_dec_inst|Add1~13\);

-- Location: LCCOMB_X47_Y18_N30
\rx_path_unit|mp_dec_inst|w_addr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|w_addr~2_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.data_st~regout\ & (\rx_path_unit|mp_dec_inst|Add1~12_combout\ & ((\rx_path_unit|mp_dec_inst|Equal3~0_combout\) # (\rx_path_unit|mp_dec_inst|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	datab => \rx_path_unit|mp_dec_inst|Equal3~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|Equal3~1_combout\,
	datad => \rx_path_unit|mp_dec_inst|Add1~12_combout\,
	combout => \rx_path_unit|mp_dec_inst|w_addr~2_combout\);

-- Location: LCFF_X47_Y18_N31
\rx_path_unit|mp_dec_inst|w_addr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|w_addr~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|w_addr[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|w_addr\(6));

-- Location: LCCOMB_X47_Y18_N28
\rx_path_unit|mp_dec_inst|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal3~0_combout\ = (((!\rx_path_unit|mp_dec_inst|w_addr\(5)) # (!\rx_path_unit|mp_dec_inst|w_addr\(4))) # (!\rx_path_unit|mp_dec_inst|w_addr\(6))) # (!\rx_path_unit|mp_dec_inst|w_addr\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|w_addr\(7),
	datab => \rx_path_unit|mp_dec_inst|w_addr\(6),
	datac => \rx_path_unit|mp_dec_inst|w_addr\(4),
	datad => \rx_path_unit|mp_dec_inst|w_addr\(5),
	combout => \rx_path_unit|mp_dec_inst|Equal3~0_combout\);

-- Location: LCCOMB_X47_Y18_N16
\rx_path_unit|mp_dec_inst|w_addr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|w_addr~0_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.data_st~regout\ & (\rx_path_unit|mp_dec_inst|Add1~14_combout\ & ((\rx_path_unit|mp_dec_inst|Equal3~0_combout\) # (\rx_path_unit|mp_dec_inst|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	datab => \rx_path_unit|mp_dec_inst|Equal3~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|Equal3~1_combout\,
	datad => \rx_path_unit|mp_dec_inst|Add1~14_combout\,
	combout => \rx_path_unit|mp_dec_inst|w_addr~0_combout\);

-- Location: LCFF_X47_Y18_N17
\rx_path_unit|mp_dec_inst|w_addr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|w_addr~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|w_addr[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|w_addr\(7));

-- Location: LCFF_X46_Y20_N25
\rx_path_unit|mp_dec_inst|cur_st.len_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|cur_st.addr_st~regout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|cur_st~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|cur_st.len_st~regout\);

-- Location: LCCOMB_X46_Y20_N28
\rx_path_unit|mp_dec_inst|len_blk[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|len_blk[0]~0_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.len_st~regout\ & \rx_path_unit|uart_rx_inst|valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|cur_st.len_st~regout\,
	datad => \rx_path_unit|uart_rx_inst|valid~regout\,
	combout => \rx_path_unit|mp_dec_inst|len_blk[0]~0_combout\);

-- Location: LCFF_X47_Y20_N29
\rx_path_unit|mp_dec_inst|len_blk[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|len_blk[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_blk\(6));

-- Location: LCFF_X47_Y20_N27
\rx_path_unit|mp_dec_inst|len_blk[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|len_blk[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_blk\(5));

-- Location: LCFF_X47_Y20_N23
\rx_path_unit|mp_dec_inst|len_blk[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|len_blk[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_blk\(3));

-- Location: LCFF_X47_Y20_N21
\rx_path_unit|mp_dec_inst|len_blk[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|len_blk[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_blk\(2));

-- Location: LCFF_X47_Y20_N19
\rx_path_unit|mp_dec_inst|len_blk[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|len_blk[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_blk\(1));

-- Location: LCCOMB_X47_Y20_N16
\rx_path_unit|mp_dec_inst|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|LessThan0~1_cout\ = CARRY((!\rx_path_unit|mp_dec_inst|len_blk\(0) & \rx_path_unit|mp_dec_inst|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|len_blk\(0),
	datab => \rx_path_unit|mp_dec_inst|Add1~0_combout\,
	datad => VCC,
	cout => \rx_path_unit|mp_dec_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X47_Y20_N18
\rx_path_unit|mp_dec_inst|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|LessThan0~3_cout\ = CARRY((\rx_path_unit|mp_dec_inst|Add1~2_combout\ & (\rx_path_unit|mp_dec_inst|len_blk\(1) & !\rx_path_unit|mp_dec_inst|LessThan0~1_cout\)) # (!\rx_path_unit|mp_dec_inst|Add1~2_combout\ & 
-- ((\rx_path_unit|mp_dec_inst|len_blk\(1)) # (!\rx_path_unit|mp_dec_inst|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Add1~2_combout\,
	datab => \rx_path_unit|mp_dec_inst|len_blk\(1),
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|LessThan0~1_cout\,
	cout => \rx_path_unit|mp_dec_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X47_Y20_N20
\rx_path_unit|mp_dec_inst|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|LessThan0~5_cout\ = CARRY((\rx_path_unit|mp_dec_inst|Add1~4_combout\ & ((!\rx_path_unit|mp_dec_inst|LessThan0~3_cout\) # (!\rx_path_unit|mp_dec_inst|len_blk\(2)))) # (!\rx_path_unit|mp_dec_inst|Add1~4_combout\ & 
-- (!\rx_path_unit|mp_dec_inst|len_blk\(2) & !\rx_path_unit|mp_dec_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Add1~4_combout\,
	datab => \rx_path_unit|mp_dec_inst|len_blk\(2),
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|LessThan0~3_cout\,
	cout => \rx_path_unit|mp_dec_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X47_Y20_N22
\rx_path_unit|mp_dec_inst|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|LessThan0~7_cout\ = CARRY((\rx_path_unit|mp_dec_inst|Add1~6_combout\ & (\rx_path_unit|mp_dec_inst|len_blk\(3) & !\rx_path_unit|mp_dec_inst|LessThan0~5_cout\)) # (!\rx_path_unit|mp_dec_inst|Add1~6_combout\ & 
-- ((\rx_path_unit|mp_dec_inst|len_blk\(3)) # (!\rx_path_unit|mp_dec_inst|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Add1~6_combout\,
	datab => \rx_path_unit|mp_dec_inst|len_blk\(3),
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|LessThan0~5_cout\,
	cout => \rx_path_unit|mp_dec_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X47_Y20_N24
\rx_path_unit|mp_dec_inst|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|LessThan0~9_cout\ = CARRY((\rx_path_unit|mp_dec_inst|len_blk\(4) & (\rx_path_unit|mp_dec_inst|Add1~8_combout\ & !\rx_path_unit|mp_dec_inst|LessThan0~7_cout\)) # (!\rx_path_unit|mp_dec_inst|len_blk\(4) & 
-- ((\rx_path_unit|mp_dec_inst|Add1~8_combout\) # (!\rx_path_unit|mp_dec_inst|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|len_blk\(4),
	datab => \rx_path_unit|mp_dec_inst|Add1~8_combout\,
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|LessThan0~7_cout\,
	cout => \rx_path_unit|mp_dec_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X47_Y20_N26
\rx_path_unit|mp_dec_inst|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|LessThan0~11_cout\ = CARRY((\rx_path_unit|mp_dec_inst|Add1~10_combout\ & (\rx_path_unit|mp_dec_inst|len_blk\(5) & !\rx_path_unit|mp_dec_inst|LessThan0~9_cout\)) # (!\rx_path_unit|mp_dec_inst|Add1~10_combout\ & 
-- ((\rx_path_unit|mp_dec_inst|len_blk\(5)) # (!\rx_path_unit|mp_dec_inst|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Add1~10_combout\,
	datab => \rx_path_unit|mp_dec_inst|len_blk\(5),
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|LessThan0~9_cout\,
	cout => \rx_path_unit|mp_dec_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X47_Y20_N28
\rx_path_unit|mp_dec_inst|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|LessThan0~13_cout\ = CARRY((\rx_path_unit|mp_dec_inst|Add1~12_combout\ & ((!\rx_path_unit|mp_dec_inst|LessThan0~11_cout\) # (!\rx_path_unit|mp_dec_inst|len_blk\(6)))) # (!\rx_path_unit|mp_dec_inst|Add1~12_combout\ & 
-- (!\rx_path_unit|mp_dec_inst|len_blk\(6) & !\rx_path_unit|mp_dec_inst|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Add1~12_combout\,
	datab => \rx_path_unit|mp_dec_inst|len_blk\(6),
	datad => VCC,
	cin => \rx_path_unit|mp_dec_inst|LessThan0~11_cout\,
	cout => \rx_path_unit|mp_dec_inst|LessThan0~13_cout\);

-- Location: LCCOMB_X47_Y20_N30
\rx_path_unit|mp_dec_inst|LessThan0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|LessThan0~14_combout\ = (\rx_path_unit|mp_dec_inst|len_blk\(7) & (\rx_path_unit|mp_dec_inst|LessThan0~13_cout\ & \rx_path_unit|mp_dec_inst|Add1~14_combout\)) # (!\rx_path_unit|mp_dec_inst|len_blk\(7) & 
-- ((\rx_path_unit|mp_dec_inst|LessThan0~13_cout\) # (\rx_path_unit|mp_dec_inst|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|len_blk\(7),
	datad => \rx_path_unit|mp_dec_inst|Add1~14_combout\,
	cin => \rx_path_unit|mp_dec_inst|LessThan0~13_cout\,
	combout => \rx_path_unit|mp_dec_inst|LessThan0~14_combout\);

-- Location: LCCOMB_X47_Y20_N10
\rx_path_unit|mp_dec_inst|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector4~0_combout\ = (!\rx_path_unit|mp_dec_inst|Add1~16_combout\ & !\rx_path_unit|mp_dec_inst|LessThan0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Add1~16_combout\,
	datad => \rx_path_unit|mp_dec_inst|LessThan0~14_combout\,
	combout => \rx_path_unit|mp_dec_inst|Selector4~0_combout\);

-- Location: LCCOMB_X46_Y20_N16
\rx_path_unit|mp_dec_inst|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector5~0_combout\ = (\rx_path_unit|mp_dec_inst|Equal1~0_combout\ & (!\rx_path_unit|mp_dec_inst|Selector4~0_combout\ & ((\rx_path_unit|mp_dec_inst|cur_st.data_st~regout\)))) # (!\rx_path_unit|mp_dec_inst|Equal1~0_combout\ & 
-- ((\rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\) # ((!\rx_path_unit|mp_dec_inst|Selector4~0_combout\ & \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Equal1~0_combout\,
	datab => \rx_path_unit|mp_dec_inst|Selector4~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	combout => \rx_path_unit|mp_dec_inst|Selector5~0_combout\);

-- Location: LCFF_X46_Y20_N17
\rx_path_unit|mp_dec_inst|cur_st.crc_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|Selector5~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\);

-- Location: LCCOMB_X46_Y20_N4
\rx_path_unit|mp_dec_inst|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector6~0_combout\ = (\rx_path_unit|mp_dec_inst|Equal1~0_combout\ & (\rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\)) # (!\rx_path_unit|mp_dec_inst|Equal1~0_combout\ & (((\rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\ & 
-- \rx_path_unit|mp_dec_inst|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Equal1~0_combout\,
	datab => \rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|Equal2~2_combout\,
	combout => \rx_path_unit|mp_dec_inst|Selector6~0_combout\);

-- Location: LCFF_X46_Y20_N5
\rx_path_unit|mp_dec_inst|cur_st.eof_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|Selector6~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\);

-- Location: LCCOMB_X46_Y20_N12
\rx_path_unit|mp_dec_inst|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector0~1_combout\ = (!\rx_path_unit|mp_dec_inst|Selector0~0_combout\ & (((!\rx_path_unit|mp_dec_inst|Equal1~0_combout\ & \rx_path_unit|mp_dec_inst|Equal2~2_combout\)) # (!\rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Equal1~0_combout\,
	datab => \rx_path_unit|mp_dec_inst|Selector0~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|Equal2~2_combout\,
	combout => \rx_path_unit|mp_dec_inst|Selector0~1_combout\);

-- Location: LCFF_X46_Y20_N13
\rx_path_unit|mp_dec_inst|cur_st.sof_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|Selector0~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\);

-- Location: LCCOMB_X46_Y20_N20
\rx_path_unit|mp_dec_inst|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Selector1~0_combout\ = (\rx_path_unit|mp_dec_inst|Equal1~0_combout\ & (\rx_path_unit|mp_dec_inst|Equal0~2_combout\ & ((!\rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\)))) # (!\rx_path_unit|mp_dec_inst|Equal1~0_combout\ & 
-- ((\rx_path_unit|mp_dec_inst|cur_st.type_st~regout\) # ((\rx_path_unit|mp_dec_inst|Equal0~2_combout\ & !\rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Equal1~0_combout\,
	datab => \rx_path_unit|mp_dec_inst|Equal0~2_combout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.type_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\,
	combout => \rx_path_unit|mp_dec_inst|Selector1~0_combout\);

-- Location: LCFF_X46_Y20_N21
\rx_path_unit|mp_dec_inst|cur_st.type_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|Selector1~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|uart_rx_inst|valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|cur_st.type_st~regout\);

-- Location: LCCOMB_X46_Y20_N8
\rx_path_unit|mp_dec_inst|type_blk[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|type_blk[3]~0_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.type_st~regout\ & \rx_path_unit|uart_rx_inst|valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|cur_st.type_st~regout\,
	datad => \rx_path_unit|uart_rx_inst|valid~regout\,
	combout => \rx_path_unit|mp_dec_inst|type_blk[3]~0_combout\);

-- Location: LCFF_X42_Y20_N25
\rx_path_unit|mp_dec_inst|type_blk[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|type_blk[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_blk\(3));

-- Location: LCCOMB_X38_Y20_N8
\rx_path_unit|mp_dec_inst|type_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|type_reg[3]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_blk\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|type_blk\(3),
	combout => \rx_path_unit|mp_dec_inst|type_reg[3]~feeder_combout\);

-- Location: LCCOMB_X45_Y20_N4
\rx_path_unit|mp_dec_inst|tx_regs~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|tx_regs~0_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\ & (\rx_path_unit|mp_dec_inst|Equal1~0_combout\ & \rx_path_unit|mp_dec_inst|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\,
	datac => \rx_path_unit|mp_dec_inst|Equal1~0_combout\,
	datad => \rx_path_unit|mp_dec_inst|Equal2~2_combout\,
	combout => \rx_path_unit|mp_dec_inst|tx_regs~0_combout\);

-- Location: LCFF_X45_Y20_N5
\rx_path_unit|mp_dec_inst|tx_regs\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|tx_regs~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|uart_rx_inst|ALT_INV_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|tx_regs~regout\);

-- Location: LCFF_X38_Y20_N9
\rx_path_unit|mp_dec_inst|type_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|type_reg[3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_reg\(3));

-- Location: LCCOMB_X34_Y20_N0
\rx_path_unit|wishbone_master_inst|type_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|type_reg[3]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|type_reg\(3),
	combout => \rx_path_unit|wishbone_master_inst|type_reg[3]~feeder_combout\);

-- Location: LCFF_X38_Y20_N25
\rx_path_unit|mp_dec_inst|mp_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|mp_done~regout\);

-- Location: LCCOMB_X34_Y20_N8
\rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ = (!\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & \rx_path_unit|mp_dec_inst|mp_done~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|mp_done~regout\,
	combout => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\);

-- Location: LCFF_X34_Y20_N1
\rx_path_unit|wishbone_master_inst|type_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|type_reg[3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|type_reg\(3));

-- Location: LCCOMB_X34_Y20_N6
\intercon|tga_sig~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|tga_sig~2_combout\ = (\intercon|intercon_state.master_1_st~regout\ & \rx_path_unit|wishbone_master_inst|type_reg\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \intercon|intercon_state.master_1_st~regout\,
	datad => \rx_path_unit|wishbone_master_inst|type_reg\(3),
	combout => \intercon|tga_sig~2_combout\);

-- Location: LCFF_X34_Y20_N7
\intercon|tga_sig[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|tga_sig~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|tga_sig\(3));

-- Location: LCCOMB_X32_Y20_N8
\intercon|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|Selector1~0_combout\ = (\tx_path_unit|wishbone_master_inst|CYC_O~combout\ & ((\intercon|intercon_state.master_2_st~regout\) # ((!\intercon|intercon_state.idle_st~regout\ & !\rx_path_unit|wishbone_master_inst|CYC_O~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.idle_st~regout\,
	datab => \tx_path_unit|wishbone_master_inst|CYC_O~combout\,
	datac => \intercon|intercon_state.master_2_st~regout\,
	datad => \rx_path_unit|wishbone_master_inst|CYC_O~combout\,
	combout => \intercon|Selector1~0_combout\);

-- Location: LCCOMB_X32_Y20_N26
\intercon|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|Selector1~1_combout\ = (\intercon|Selector1~0_combout\) # ((\intercon|arbiter_state_machine_proc~0_combout\ & (\intercon|intercon_state.master_1_st~regout\ & !\rx_path_unit|wishbone_master_inst|CYC_O~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|arbiter_state_machine_proc~0_combout\,
	datab => \intercon|intercon_state.master_1_st~regout\,
	datac => \intercon|Selector1~0_combout\,
	datad => \rx_path_unit|wishbone_master_inst|CYC_O~combout\,
	combout => \intercon|Selector1~1_combout\);

-- Location: LCFF_X32_Y20_N27
\intercon|intercon_state.master_2_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|Selector1~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|intercon_state.master_2_st~regout\);

-- Location: LCCOMB_X42_Y21_N22
\core_inst|read_controller_inst|Add1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Add1~11_combout\ = (\core_inst|read_controller_inst|Add1~7_combout\ & ((\core_inst|read_controller_inst|Equal1~0_combout\) # (\core_inst|read_controller_inst|read_controller_counter_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|Add1~7_combout\,
	datab => \core_inst|read_controller_inst|Equal1~0_combout\,
	datad => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	combout => \core_inst|read_controller_inst|Add1~11_combout\);

-- Location: LCCOMB_X41_Y21_N28
\core_inst|read_controller_inst|State.idle~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|State.idle~feeder_combout\ = \core_inst|read_controller_inst|Selector0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|read_controller_inst|Selector0~0_combout\,
	combout => \core_inst|read_controller_inst|State.idle~feeder_combout\);

-- Location: LCFF_X41_Y21_N29
\core_inst|read_controller_inst|State.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|State.idle~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|State.idle~regout\);

-- Location: LCCOMB_X42_Y21_N26
\core_inst|read_controller_inst|State~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|State~14_combout\ = (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\) # (!\core_inst|read_controller_inst|State.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	datad => \core_inst|read_controller_inst|State.idle~regout\,
	combout => \core_inst|read_controller_inst|State~14_combout\);

-- Location: LCFF_X42_Y21_N23
\core_inst|read_controller_inst|read_controller_counter_s[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Add1~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|read_controller_inst|ALT_INV_State.send_data_to_wbm~regout\,
	ena => \core_inst|read_controller_inst|State~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|read_controller_counter_s\(3));

-- Location: LCCOMB_X42_Y21_N8
\core_inst|read_controller_inst|Add1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Add1~3_combout\ = (\core_inst|read_controller_inst|read_controller_counter_s\(1) & (\core_inst|read_controller_inst|Add1~1\ & VCC)) # (!\core_inst|read_controller_inst|read_controller_counter_s\(1) & 
-- (!\core_inst|read_controller_inst|Add1~1\))
-- \core_inst|read_controller_inst|Add1~4\ = CARRY((!\core_inst|read_controller_inst|read_controller_counter_s\(1) & !\core_inst|read_controller_inst|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|read_controller_inst|read_controller_counter_s\(1),
	datad => VCC,
	cin => \core_inst|read_controller_inst|Add1~1\,
	combout => \core_inst|read_controller_inst|Add1~3_combout\,
	cout => \core_inst|read_controller_inst|Add1~4\);

-- Location: LCCOMB_X42_Y21_N28
\core_inst|read_controller_inst|Add1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Add1~13_combout\ = (\core_inst|read_controller_inst|Add1~3_combout\ & ((\core_inst|read_controller_inst|Equal1~0_combout\) # (\core_inst|read_controller_inst|read_controller_counter_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|read_controller_inst|Equal1~0_combout\,
	datac => \core_inst|read_controller_inst|Add1~3_combout\,
	datad => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	combout => \core_inst|read_controller_inst|Add1~13_combout\);

-- Location: LCFF_X42_Y21_N29
\core_inst|read_controller_inst|read_controller_counter_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Add1~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|read_controller_inst|ALT_INV_State.send_data_to_wbm~regout\,
	ena => \core_inst|read_controller_inst|State~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|read_controller_counter_s\(1));

-- Location: LCCOMB_X42_Y21_N14
\core_inst|read_controller_inst|Add1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Add1~9_combout\ = \core_inst|read_controller_inst|read_controller_counter_s\(4) $ (\core_inst|read_controller_inst|Add1~8\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|read_controller_counter_s\(4),
	cin => \core_inst|read_controller_inst|Add1~8\,
	combout => \core_inst|read_controller_inst|Add1~9_combout\);

-- Location: LCCOMB_X42_Y21_N4
\core_inst|read_controller_inst|Selector5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector5~2_combout\ = ((\core_inst|read_controller_inst|Add1~9_combout\ & ((\core_inst|read_controller_inst|read_controller_counter_s\(0)) # (\core_inst|read_controller_inst|Equal1~0_combout\)))) # 
-- (!\core_inst|read_controller_inst|State.send_data_to_wbm~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datab => \core_inst|read_controller_inst|Equal1~0_combout\,
	datac => \core_inst|read_controller_inst|Add1~9_combout\,
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector5~2_combout\);

-- Location: LCCOMB_X42_Y21_N16
\core_inst|read_controller_inst|Selector5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector5~3_combout\ = (\core_inst|read_controller_inst|Selector5~2_combout\ & (((\core_inst|read_controller_inst|read_controller_counter_s\(4)) # (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\)) # 
-- (!\core_inst|read_controller_inst|State.idle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|State.idle~regout\,
	datab => \core_inst|read_controller_inst|Selector5~2_combout\,
	datac => \core_inst|read_controller_inst|read_controller_counter_s\(4),
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector5~3_combout\);

-- Location: LCFF_X42_Y21_N17
\core_inst|read_controller_inst|read_controller_counter_s[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector5~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|read_controller_counter_s\(4));

-- Location: LCCOMB_X42_Y21_N30
\core_inst|read_controller_inst|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Equal1~0_combout\ = (\core_inst|read_controller_inst|read_controller_counter_s\(2)) # ((\core_inst|read_controller_inst|read_controller_counter_s\(3)) # ((\core_inst|read_controller_inst|read_controller_counter_s\(4)) # 
-- (\core_inst|read_controller_inst|read_controller_counter_s\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|read_controller_counter_s\(2),
	datab => \core_inst|read_controller_inst|read_controller_counter_s\(3),
	datac => \core_inst|read_controller_inst|read_controller_counter_s\(4),
	datad => \core_inst|read_controller_inst|read_controller_counter_s\(1),
	combout => \core_inst|read_controller_inst|Equal1~0_combout\);

-- Location: LCCOMB_X42_Y21_N0
\core_inst|read_controller_inst|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Add1~2_combout\ = (\core_inst|read_controller_inst|Add1~0_combout\ & ((\core_inst|read_controller_inst|read_controller_counter_s\(0)) # (\core_inst|read_controller_inst|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|Add1~0_combout\,
	datac => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datad => \core_inst|read_controller_inst|Equal1~0_combout\,
	combout => \core_inst|read_controller_inst|Add1~2_combout\);

-- Location: LCFF_X42_Y21_N1
\core_inst|read_controller_inst|read_controller_counter_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Add1~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|read_controller_inst|ALT_INV_State.send_data_to_wbm~regout\,
	ena => \core_inst|read_controller_inst|State~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|read_controller_counter_s\(0));

-- Location: LCCOMB_X41_Y21_N6
\core_inst|read_controller_inst|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector2~1_combout\ = (\core_inst|read_controller_inst|Selector2~0_combout\) # ((\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & ((\core_inst|read_controller_inst|read_controller_counter_s\(0)) # 
-- (\core_inst|read_controller_inst|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|Selector2~0_combout\,
	datab => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	datac => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datad => \core_inst|read_controller_inst|Equal1~0_combout\,
	combout => \core_inst|read_controller_inst|Selector2~1_combout\);

-- Location: LCFF_X41_Y21_N7
\core_inst|read_controller_inst|State.send_current_address_to_ram\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector2~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|State.send_current_address_to_ram~regout\);

-- Location: LCCOMB_X41_Y21_N8
\core_inst|read_controller_inst|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector18~0_combout\ = (\core_inst|read_controller_inst|State.send_current_address_to_ram~regout\) # ((\core_inst|read_controller_inst|aout_valid~regout\ & 
-- ((\core_inst|read_controller_inst|State.wait_for_start_address~regout\) # (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|State.wait_for_start_address~regout\,
	datab => \core_inst|read_controller_inst|State.send_current_address_to_ram~regout\,
	datac => \core_inst|read_controller_inst|aout_valid~regout\,
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector18~0_combout\);

-- Location: LCFF_X41_Y21_N9
\core_inst|read_controller_inst|aout_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector18~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|aout_valid~regout\);

-- Location: LCFF_X41_Y21_N27
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|dout_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|read_controller_inst|aout_valid~regout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|dout_valid~regout\);

-- Location: LCCOMB_X41_Y21_N12
\core_inst|read_controller_inst|current_address_s[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|current_address_s[2]~0_combout\ = (\core_inst|read_controller_inst|State.send_current_address_to_ram~regout\) # ((!\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|dout_valid~regout\ & 
-- \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|dout_valid~regout\,
	datac => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datad => \core_inst|read_controller_inst|State.send_current_address_to_ram~regout\,
	combout => \core_inst|read_controller_inst|current_address_s[2]~0_combout\);

-- Location: LCFF_X41_Y21_N13
\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|current_address_s[2]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\);

-- Location: LCCOMB_X41_Y21_N4
\core_inst|read_controller_inst|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector0~1_combout\ = (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|dout_valid~regout\ & \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|dout_valid~regout\,
	datad => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	combout => \core_inst|read_controller_inst|Selector0~1_combout\);

-- Location: LCFF_X41_Y21_N23
\core_inst|read_controller_inst|State.send_data_to_wbm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|read_controller_inst|Selector0~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\);

-- Location: LCCOMB_X41_Y21_N2
\core_inst|read_controller_inst|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector0~0_combout\ = ((\core_inst|read_controller_inst|read_controller_counter_s\(0)) # (\core_inst|read_controller_inst|Equal1~0_combout\)) # (!\core_inst|read_controller_inst|State.send_data_to_wbm~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	datac => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datad => \core_inst|read_controller_inst|Equal1~0_combout\,
	combout => \core_inst|read_controller_inst|Selector0~0_combout\);

-- Location: LCCOMB_X41_Y21_N0
\core_inst|read_controller_inst|Selector36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector36~2_combout\ = ((\core_inst|read_controller_inst|read_controller_finish~regout\ & ((\core_inst|read_controller_inst|State.idle~regout\) # (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\)))) # 
-- (!\core_inst|read_controller_inst|Selector0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|State.idle~regout\,
	datab => \core_inst|read_controller_inst|Selector0~0_combout\,
	datac => \core_inst|read_controller_inst|read_controller_finish~regout\,
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector36~2_combout\);

-- Location: LCFF_X41_Y21_N1
\core_inst|read_controller_inst|read_controller_finish\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector36~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|read_controller_finish~regout\);

-- Location: LCCOMB_X35_Y19_N0
\output_block_unit|fifo|count[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[0]~16_combout\ = \output_block_unit|fifo|count\(0) $ (VCC)
-- \output_block_unit|fifo|count[0]~17\ = CARRY(\output_block_unit|fifo|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(0),
	datad => VCC,
	combout => \output_block_unit|fifo|count[0]~16_combout\,
	cout => \output_block_unit|fifo|count[0]~17\);

-- Location: LCCOMB_X37_Y19_N0
\output_block_unit|fifo|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~0_combout\ = \output_block_unit|fifo|count\(0) $ (VCC)
-- \output_block_unit|fifo|Add2~1\ = CARRY(\output_block_unit|fifo|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(0),
	datad => VCC,
	combout => \output_block_unit|fifo|Add2~0_combout\,
	cout => \output_block_unit|fifo|Add2~1\);

-- Location: LCCOMB_X35_Y19_N6
\output_block_unit|fifo|count[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[3]~22_combout\ = (\output_block_unit|fifo|count\(3) & (\output_block_unit|fifo|count[2]~21\ & VCC)) # (!\output_block_unit|fifo|count\(3) & (!\output_block_unit|fifo|count[2]~21\))
-- \output_block_unit|fifo|count[3]~23\ = CARRY((!\output_block_unit|fifo|count\(3) & !\output_block_unit|fifo|count[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(3),
	datad => VCC,
	cin => \output_block_unit|fifo|count[2]~21\,
	combout => \output_block_unit|fifo|count[3]~22_combout\,
	cout => \output_block_unit|fifo|count[3]~23\);

-- Location: LCCOMB_X37_Y19_N2
\output_block_unit|fifo|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~2_combout\ = (\output_block_unit|fifo|count\(1) & (!\output_block_unit|fifo|Add2~1\)) # (!\output_block_unit|fifo|count\(1) & ((\output_block_unit|fifo|Add2~1\) # (GND)))
-- \output_block_unit|fifo|Add2~3\ = CARRY((!\output_block_unit|fifo|Add2~1\) # (!\output_block_unit|fifo|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(1),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~1\,
	combout => \output_block_unit|fifo|Add2~2_combout\,
	cout => \output_block_unit|fifo|Add2~3\);

-- Location: LCCOMB_X37_Y19_N4
\output_block_unit|fifo|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~4_combout\ = (\output_block_unit|fifo|count\(2) & (\output_block_unit|fifo|Add2~3\ $ (GND))) # (!\output_block_unit|fifo|count\(2) & (!\output_block_unit|fifo|Add2~3\ & VCC))
-- \output_block_unit|fifo|Add2~5\ = CARRY((\output_block_unit|fifo|count\(2) & !\output_block_unit|fifo|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(2),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~3\,
	combout => \output_block_unit|fifo|Add2~4_combout\,
	cout => \output_block_unit|fifo|Add2~5\);

-- Location: LCCOMB_X37_Y19_N6
\output_block_unit|fifo|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~6_combout\ = (\output_block_unit|fifo|count\(3) & (!\output_block_unit|fifo|Add2~5\)) # (!\output_block_unit|fifo|count\(3) & ((\output_block_unit|fifo|Add2~5\) # (GND)))
-- \output_block_unit|fifo|Add2~7\ = CARRY((!\output_block_unit|fifo|Add2~5\) # (!\output_block_unit|fifo|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(3),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~5\,
	combout => \output_block_unit|fifo|Add2~6_combout\,
	cout => \output_block_unit|fifo|Add2~7\);

-- Location: LCCOMB_X36_Y19_N0
\output_block_unit|fifo|count~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~59_combout\ = (\output_block_unit|fifo|Add2~6_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|Equal3~2_combout\,
	datad => \output_block_unit|fifo|Add2~6_combout\,
	combout => \output_block_unit|fifo|count~59_combout\);

-- Location: LCCOMB_X34_Y19_N30
\output_block_unit|fifo|count[12]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[12]~49_combout\ = (\output_block_unit|fifo_rd_en~1_combout\ & (\output_block_unit|fifo|Equal2~0_combout\ $ (((\output_block_unit|short_fifo|dout_valid~regout\ & \output_block_unit|fifo|Equal3~2_combout\))))) # 
-- (!\output_block_unit|fifo_rd_en~1_combout\ & (\output_block_unit|short_fifo|dout_valid~regout\ & ((\output_block_unit|fifo|Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo_rd_en~1_combout\,
	datab => \output_block_unit|short_fifo|dout_valid~regout\,
	datac => \output_block_unit|fifo|Equal2~0_combout\,
	datad => \output_block_unit|fifo|Equal3~2_combout\,
	combout => \output_block_unit|fifo|count[12]~49_combout\);

-- Location: LCFF_X35_Y19_N7
\output_block_unit|fifo|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[3]~22_combout\,
	sdata => \output_block_unit|fifo|count~59_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(3));

-- Location: LCCOMB_X36_Y19_N28
\output_block_unit|fifo|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Equal3~0_combout\ = (!\output_block_unit|fifo|count\(0) & (!\output_block_unit|fifo|count\(2) & (!\output_block_unit|fifo|count\(3) & !\output_block_unit|fifo|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(0),
	datab => \output_block_unit|fifo|count\(2),
	datac => \output_block_unit|fifo|count\(3),
	datad => \output_block_unit|fifo|count\(1),
	combout => \output_block_unit|fifo|Equal3~0_combout\);

-- Location: LCCOMB_X35_Y19_N8
\output_block_unit|fifo|count[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[4]~24_combout\ = (\output_block_unit|fifo|count\(4) & ((GND) # (!\output_block_unit|fifo|count[3]~23\))) # (!\output_block_unit|fifo|count\(4) & (\output_block_unit|fifo|count[3]~23\ $ (GND)))
-- \output_block_unit|fifo|count[4]~25\ = CARRY((\output_block_unit|fifo|count\(4)) # (!\output_block_unit|fifo|count[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(4),
	datad => VCC,
	cin => \output_block_unit|fifo|count[3]~23\,
	combout => \output_block_unit|fifo|count[4]~24_combout\,
	cout => \output_block_unit|fifo|count[4]~25\);

-- Location: LCCOMB_X35_Y19_N10
\output_block_unit|fifo|count[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[5]~26_combout\ = (\output_block_unit|fifo|count\(5) & (\output_block_unit|fifo|count[4]~25\ & VCC)) # (!\output_block_unit|fifo|count\(5) & (!\output_block_unit|fifo|count[4]~25\))
-- \output_block_unit|fifo|count[5]~27\ = CARRY((!\output_block_unit|fifo|count\(5) & !\output_block_unit|fifo|count[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(5),
	datad => VCC,
	cin => \output_block_unit|fifo|count[4]~25\,
	combout => \output_block_unit|fifo|count[5]~26_combout\,
	cout => \output_block_unit|fifo|count[5]~27\);

-- Location: LCCOMB_X35_Y19_N14
\output_block_unit|fifo|count[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[7]~30_combout\ = (\output_block_unit|fifo|count\(7) & (\output_block_unit|fifo|count[6]~29\ & VCC)) # (!\output_block_unit|fifo|count\(7) & (!\output_block_unit|fifo|count[6]~29\))
-- \output_block_unit|fifo|count[7]~31\ = CARRY((!\output_block_unit|fifo|count\(7) & !\output_block_unit|fifo|count[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(7),
	datad => VCC,
	cin => \output_block_unit|fifo|count[6]~29\,
	combout => \output_block_unit|fifo|count[7]~30_combout\,
	cout => \output_block_unit|fifo|count[7]~31\);

-- Location: LCCOMB_X37_Y19_N8
\output_block_unit|fifo|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~8_combout\ = (\output_block_unit|fifo|count\(4) & (\output_block_unit|fifo|Add2~7\ $ (GND))) # (!\output_block_unit|fifo|count\(4) & (!\output_block_unit|fifo|Add2~7\ & VCC))
-- \output_block_unit|fifo|Add2~9\ = CARRY((\output_block_unit|fifo|count\(4) & !\output_block_unit|fifo|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(4),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~7\,
	combout => \output_block_unit|fifo|Add2~8_combout\,
	cout => \output_block_unit|fifo|Add2~9\);

-- Location: LCCOMB_X37_Y19_N10
\output_block_unit|fifo|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~10_combout\ = (\output_block_unit|fifo|count\(5) & (!\output_block_unit|fifo|Add2~9\)) # (!\output_block_unit|fifo|count\(5) & ((\output_block_unit|fifo|Add2~9\) # (GND)))
-- \output_block_unit|fifo|Add2~11\ = CARRY((!\output_block_unit|fifo|Add2~9\) # (!\output_block_unit|fifo|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(5),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~9\,
	combout => \output_block_unit|fifo|Add2~10_combout\,
	cout => \output_block_unit|fifo|Add2~11\);

-- Location: LCCOMB_X36_Y19_N14
\output_block_unit|fifo|count~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~61_combout\ = (\output_block_unit|fifo|Add2~10_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|fifo|Add2~10_combout\,
	datad => \output_block_unit|fifo|Equal3~2_combout\,
	combout => \output_block_unit|fifo|count~61_combout\);

-- Location: LCFF_X35_Y19_N11
\output_block_unit|fifo|count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[5]~26_combout\,
	sdata => \output_block_unit|fifo|count~61_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(5));

-- Location: LCCOMB_X37_Y19_N14
\output_block_unit|fifo|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~14_combout\ = (\output_block_unit|fifo|count\(7) & (!\output_block_unit|fifo|Add2~13\)) # (!\output_block_unit|fifo|count\(7) & ((\output_block_unit|fifo|Add2~13\) # (GND)))
-- \output_block_unit|fifo|Add2~15\ = CARRY((!\output_block_unit|fifo|Add2~13\) # (!\output_block_unit|fifo|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(7),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~13\,
	combout => \output_block_unit|fifo|Add2~14_combout\,
	cout => \output_block_unit|fifo|Add2~15\);

-- Location: LCCOMB_X36_Y19_N30
\output_block_unit|fifo|count~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~63_combout\ = (\output_block_unit|fifo|Add2~14_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|fifo|Add2~14_combout\,
	datad => \output_block_unit|fifo|Equal3~2_combout\,
	combout => \output_block_unit|fifo|count~63_combout\);

-- Location: LCFF_X35_Y19_N15
\output_block_unit|fifo|count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[7]~30_combout\,
	sdata => \output_block_unit|fifo|count~63_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(7));

-- Location: LCCOMB_X35_Y19_N16
\output_block_unit|fifo|count[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[8]~32_combout\ = (\output_block_unit|fifo|count\(8) & ((GND) # (!\output_block_unit|fifo|count[7]~31\))) # (!\output_block_unit|fifo|count\(8) & (\output_block_unit|fifo|count[7]~31\ $ (GND)))
-- \output_block_unit|fifo|count[8]~33\ = CARRY((\output_block_unit|fifo|count\(8)) # (!\output_block_unit|fifo|count[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(8),
	datad => VCC,
	cin => \output_block_unit|fifo|count[7]~31\,
	combout => \output_block_unit|fifo|count[8]~32_combout\,
	cout => \output_block_unit|fifo|count[8]~33\);

-- Location: LCCOMB_X35_Y19_N18
\output_block_unit|fifo|count[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[9]~34_combout\ = (\output_block_unit|fifo|count\(9) & (\output_block_unit|fifo|count[8]~33\ & VCC)) # (!\output_block_unit|fifo|count\(9) & (!\output_block_unit|fifo|count[8]~33\))
-- \output_block_unit|fifo|count[9]~35\ = CARRY((!\output_block_unit|fifo|count\(9) & !\output_block_unit|fifo|count[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(9),
	datad => VCC,
	cin => \output_block_unit|fifo|count[8]~33\,
	combout => \output_block_unit|fifo|count[9]~34_combout\,
	cout => \output_block_unit|fifo|count[9]~35\);

-- Location: LCCOMB_X37_Y19_N16
\output_block_unit|fifo|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~16_combout\ = (\output_block_unit|fifo|count\(8) & (\output_block_unit|fifo|Add2~15\ $ (GND))) # (!\output_block_unit|fifo|count\(8) & (!\output_block_unit|fifo|Add2~15\ & VCC))
-- \output_block_unit|fifo|Add2~17\ = CARRY((\output_block_unit|fifo|count\(8) & !\output_block_unit|fifo|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(8),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~15\,
	combout => \output_block_unit|fifo|Add2~16_combout\,
	cout => \output_block_unit|fifo|Add2~17\);

-- Location: LCCOMB_X38_Y19_N4
\output_block_unit|fifo|count~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~50_combout\ = (\output_block_unit|fifo|Add2~16_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|fifo|Equal3~2_combout\,
	datad => \output_block_unit|fifo|Add2~16_combout\,
	combout => \output_block_unit|fifo|count~50_combout\);

-- Location: LCFF_X35_Y19_N17
\output_block_unit|fifo|count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[8]~32_combout\,
	sdata => \output_block_unit|fifo|count~50_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(8));

-- Location: LCCOMB_X37_Y19_N18
\output_block_unit|fifo|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~18_combout\ = (\output_block_unit|fifo|count\(9) & (!\output_block_unit|fifo|Add2~17\)) # (!\output_block_unit|fifo|count\(9) & ((\output_block_unit|fifo|Add2~17\) # (GND)))
-- \output_block_unit|fifo|Add2~19\ = CARRY((!\output_block_unit|fifo|Add2~17\) # (!\output_block_unit|fifo|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(9),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~17\,
	combout => \output_block_unit|fifo|Add2~18_combout\,
	cout => \output_block_unit|fifo|Add2~19\);

-- Location: LCCOMB_X36_Y19_N22
\output_block_unit|fifo|count~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~51_combout\ = (\output_block_unit|fifo|Add2~18_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|Equal3~2_combout\,
	datad => \output_block_unit|fifo|Add2~18_combout\,
	combout => \output_block_unit|fifo|count~51_combout\);

-- Location: LCFF_X35_Y19_N19
\output_block_unit|fifo|count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[9]~34_combout\,
	sdata => \output_block_unit|fifo|count~51_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(9));

-- Location: LCCOMB_X35_Y19_N20
\output_block_unit|fifo|count[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[10]~36_combout\ = (\output_block_unit|fifo|count\(10) & ((GND) # (!\output_block_unit|fifo|count[9]~35\))) # (!\output_block_unit|fifo|count\(10) & (\output_block_unit|fifo|count[9]~35\ $ (GND)))
-- \output_block_unit|fifo|count[10]~37\ = CARRY((\output_block_unit|fifo|count\(10)) # (!\output_block_unit|fifo|count[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(10),
	datad => VCC,
	cin => \output_block_unit|fifo|count[9]~35\,
	combout => \output_block_unit|fifo|count[10]~36_combout\,
	cout => \output_block_unit|fifo|count[10]~37\);

-- Location: LCCOMB_X35_Y19_N22
\output_block_unit|fifo|count[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[11]~38_combout\ = (\output_block_unit|fifo|count\(11) & (\output_block_unit|fifo|count[10]~37\ & VCC)) # (!\output_block_unit|fifo|count\(11) & (!\output_block_unit|fifo|count[10]~37\))
-- \output_block_unit|fifo|count[11]~39\ = CARRY((!\output_block_unit|fifo|count\(11) & !\output_block_unit|fifo|count[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(11),
	datad => VCC,
	cin => \output_block_unit|fifo|count[10]~37\,
	combout => \output_block_unit|fifo|count[11]~38_combout\,
	cout => \output_block_unit|fifo|count[11]~39\);

-- Location: LCCOMB_X37_Y19_N20
\output_block_unit|fifo|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~20_combout\ = (\output_block_unit|fifo|count\(10) & (\output_block_unit|fifo|Add2~19\ $ (GND))) # (!\output_block_unit|fifo|count\(10) & (!\output_block_unit|fifo|Add2~19\ & VCC))
-- \output_block_unit|fifo|Add2~21\ = CARRY((\output_block_unit|fifo|count\(10) & !\output_block_unit|fifo|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(10),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~19\,
	combout => \output_block_unit|fifo|Add2~20_combout\,
	cout => \output_block_unit|fifo|Add2~21\);

-- Location: LCCOMB_X36_Y19_N8
\output_block_unit|fifo|count~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~52_combout\ = (\output_block_unit|fifo|Add2~20_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|Equal3~2_combout\,
	datad => \output_block_unit|fifo|Add2~20_combout\,
	combout => \output_block_unit|fifo|count~52_combout\);

-- Location: LCFF_X35_Y19_N21
\output_block_unit|fifo|count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[10]~36_combout\,
	sdata => \output_block_unit|fifo|count~52_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(10));

-- Location: LCCOMB_X37_Y19_N22
\output_block_unit|fifo|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~22_combout\ = (\output_block_unit|fifo|count\(11) & (!\output_block_unit|fifo|Add2~21\)) # (!\output_block_unit|fifo|count\(11) & ((\output_block_unit|fifo|Add2~21\) # (GND)))
-- \output_block_unit|fifo|Add2~23\ = CARRY((!\output_block_unit|fifo|Add2~21\) # (!\output_block_unit|fifo|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(11),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~21\,
	combout => \output_block_unit|fifo|Add2~22_combout\,
	cout => \output_block_unit|fifo|Add2~23\);

-- Location: LCCOMB_X38_Y19_N26
\output_block_unit|fifo|count~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~53_combout\ = (\output_block_unit|fifo|Add2~22_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|fifo|Equal3~2_combout\,
	datad => \output_block_unit|fifo|Add2~22_combout\,
	combout => \output_block_unit|fifo|count~53_combout\);

-- Location: LCFF_X35_Y19_N23
\output_block_unit|fifo|count[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[11]~38_combout\,
	sdata => \output_block_unit|fifo|count~53_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(11));

-- Location: LCCOMB_X35_Y19_N24
\output_block_unit|fifo|count[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[12]~40_combout\ = (\output_block_unit|fifo|count\(12) & ((GND) # (!\output_block_unit|fifo|count[11]~39\))) # (!\output_block_unit|fifo|count\(12) & (\output_block_unit|fifo|count[11]~39\ $ (GND)))
-- \output_block_unit|fifo|count[12]~41\ = CARRY((\output_block_unit|fifo|count\(12)) # (!\output_block_unit|fifo|count[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(12),
	datad => VCC,
	cin => \output_block_unit|fifo|count[11]~39\,
	combout => \output_block_unit|fifo|count[12]~40_combout\,
	cout => \output_block_unit|fifo|count[12]~41\);

-- Location: LCCOMB_X35_Y19_N26
\output_block_unit|fifo|count[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[13]~42_combout\ = (\output_block_unit|fifo|count\(13) & (\output_block_unit|fifo|count[12]~41\ & VCC)) # (!\output_block_unit|fifo|count\(13) & (!\output_block_unit|fifo|count[12]~41\))
-- \output_block_unit|fifo|count[13]~43\ = CARRY((!\output_block_unit|fifo|count\(13) & !\output_block_unit|fifo|count[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(13),
	datad => VCC,
	cin => \output_block_unit|fifo|count[12]~41\,
	combout => \output_block_unit|fifo|count[13]~42_combout\,
	cout => \output_block_unit|fifo|count[13]~43\);

-- Location: LCCOMB_X37_Y19_N24
\output_block_unit|fifo|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~24_combout\ = (\output_block_unit|fifo|count\(12) & (\output_block_unit|fifo|Add2~23\ $ (GND))) # (!\output_block_unit|fifo|count\(12) & (!\output_block_unit|fifo|Add2~23\ & VCC))
-- \output_block_unit|fifo|Add2~25\ = CARRY((\output_block_unit|fifo|count\(12) & !\output_block_unit|fifo|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(12),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~23\,
	combout => \output_block_unit|fifo|Add2~24_combout\,
	cout => \output_block_unit|fifo|Add2~25\);

-- Location: LCCOMB_X37_Y19_N26
\output_block_unit|fifo|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~26_combout\ = (\output_block_unit|fifo|count\(13) & (!\output_block_unit|fifo|Add2~25\)) # (!\output_block_unit|fifo|count\(13) & ((\output_block_unit|fifo|Add2~25\) # (GND)))
-- \output_block_unit|fifo|Add2~27\ = CARRY((!\output_block_unit|fifo|Add2~25\) # (!\output_block_unit|fifo|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(13),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~25\,
	combout => \output_block_unit|fifo|Add2~26_combout\,
	cout => \output_block_unit|fifo|Add2~27\);

-- Location: LCCOMB_X36_Y19_N16
\output_block_unit|fifo|count~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~55_combout\ = (\output_block_unit|fifo|Add2~26_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|fifo|Add2~26_combout\,
	datad => \output_block_unit|fifo|Equal3~2_combout\,
	combout => \output_block_unit|fifo|count~55_combout\);

-- Location: LCFF_X35_Y19_N27
\output_block_unit|fifo|count[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[13]~42_combout\,
	sdata => \output_block_unit|fifo|count~55_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(13));

-- Location: LCCOMB_X35_Y19_N28
\output_block_unit|fifo|count[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[14]~44_combout\ = (\output_block_unit|fifo|count\(14) & ((GND) # (!\output_block_unit|fifo|count[13]~43\))) # (!\output_block_unit|fifo|count\(14) & (\output_block_unit|fifo|count[13]~43\ $ (GND)))
-- \output_block_unit|fifo|count[14]~45\ = CARRY((\output_block_unit|fifo|count\(14)) # (!\output_block_unit|fifo|count[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(14),
	datad => VCC,
	cin => \output_block_unit|fifo|count[13]~43\,
	combout => \output_block_unit|fifo|count[14]~44_combout\,
	cout => \output_block_unit|fifo|count[14]~45\);

-- Location: LCCOMB_X37_Y19_N28
\output_block_unit|fifo|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~28_combout\ = (\output_block_unit|fifo|count\(14) & (\output_block_unit|fifo|Add2~27\ $ (GND))) # (!\output_block_unit|fifo|count\(14) & (!\output_block_unit|fifo|Add2~27\ & VCC))
-- \output_block_unit|fifo|Add2~29\ = CARRY((\output_block_unit|fifo|count\(14) & !\output_block_unit|fifo|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(14),
	datad => VCC,
	cin => \output_block_unit|fifo|Add2~27\,
	combout => \output_block_unit|fifo|Add2~28_combout\,
	cout => \output_block_unit|fifo|Add2~29\);

-- Location: LCCOMB_X36_Y19_N10
\output_block_unit|fifo|count~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~56_combout\ = (\output_block_unit|fifo|Add2~28_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|Equal3~2_combout\,
	datad => \output_block_unit|fifo|Add2~28_combout\,
	combout => \output_block_unit|fifo|count~56_combout\);

-- Location: LCFF_X35_Y19_N29
\output_block_unit|fifo|count[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[14]~44_combout\,
	sdata => \output_block_unit|fifo|count~56_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(14));

-- Location: LCCOMB_X35_Y19_N30
\output_block_unit|fifo|count[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[15]~46_combout\ = \output_block_unit|fifo|count[14]~45\ $ (!\output_block_unit|fifo|count\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|fifo|count\(15),
	cin => \output_block_unit|fifo|count[14]~45\,
	combout => \output_block_unit|fifo|count[15]~46_combout\);

-- Location: LCCOMB_X37_Y19_N30
\output_block_unit|fifo|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add2~30_combout\ = \output_block_unit|fifo|Add2~29\ $ (\output_block_unit|fifo|count\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|fifo|count\(15),
	cin => \output_block_unit|fifo|Add2~29\,
	combout => \output_block_unit|fifo|Add2~30_combout\);

-- Location: LCCOMB_X36_Y19_N12
\output_block_unit|fifo|count~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~48_combout\ = (\output_block_unit|fifo|Equal3~2_combout\ & \output_block_unit|fifo|Add2~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|Equal3~2_combout\,
	datad => \output_block_unit|fifo|Add2~30_combout\,
	combout => \output_block_unit|fifo|count~48_combout\);

-- Location: LCFF_X35_Y19_N31
\output_block_unit|fifo|count[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[15]~46_combout\,
	sdata => \output_block_unit|fifo|count~48_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(15));

-- Location: LCCOMB_X36_Y19_N18
\output_block_unit|fifo|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Equal3~2_combout\ = (((!\output_block_unit|fifo|Equal3~1_combout\) # (!\output_block_unit|fifo|count\(15))) # (!\output_block_unit|fifo|Equal3~0_combout\)) # (!\output_block_unit|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|LessThan0~1_combout\,
	datab => \output_block_unit|fifo|Equal3~0_combout\,
	datac => \output_block_unit|fifo|count\(15),
	datad => \output_block_unit|fifo|Equal3~1_combout\,
	combout => \output_block_unit|fifo|Equal3~2_combout\);

-- Location: LCCOMB_X41_Y21_N20
\core_inst|read_controller_inst|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector27~1_combout\ = (\core_inst|read_controller_inst|Selector27~0_combout\) # ((\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & ((\core_inst|read_controller_inst|read_controller_counter_s\(0)) # 
-- (\core_inst|read_controller_inst|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|Selector27~0_combout\,
	datab => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	datac => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datad => \core_inst|read_controller_inst|Equal1~0_combout\,
	combout => \core_inst|read_controller_inst|Selector27~1_combout\);

-- Location: LCFF_X41_Y21_N21
\core_inst|read_controller_inst|data_out_to_WBM_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector27~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_out_to_WBM_valid~regout\);

-- Location: LCFF_X41_Y21_N17
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|read_controller_inst|data_out_to_WBM_valid~regout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\);

-- Location: LCCOMB_X29_Y17_N2
\output_block_unit|short_fifo|count_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|count_proc~0_combout\ = (!\output_block_unit|short_fifo|Equal3~0_combout\ & \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|short_fifo|Equal3~0_combout\,
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\,
	combout => \output_block_unit|short_fifo|count_proc~0_combout\);

-- Location: LCCOMB_X29_Y17_N24
\output_block_unit|short_fifo|count~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|count~7_combout\ = (\output_block_unit|short_fifo|Equal2~0_combout\ & (\output_block_unit|fifo|Equal3~2_combout\ $ (\output_block_unit|short_fifo|count\(0) $ (\output_block_unit|short_fifo|count_proc~0_combout\)))) # 
-- (!\output_block_unit|short_fifo|Equal2~0_combout\ & ((\output_block_unit|short_fifo|count\(0) & ((\output_block_unit|fifo|Equal3~2_combout\) # (!\output_block_unit|short_fifo|count_proc~0_combout\))) # (!\output_block_unit|short_fifo|count\(0) & 
-- ((\output_block_unit|short_fifo|count_proc~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|Equal2~0_combout\,
	datab => \output_block_unit|fifo|Equal3~2_combout\,
	datac => \output_block_unit|short_fifo|count\(0),
	datad => \output_block_unit|short_fifo|count_proc~0_combout\,
	combout => \output_block_unit|short_fifo|count~7_combout\);

-- Location: LCFF_X29_Y17_N25
\output_block_unit|short_fifo|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|count~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|count\(0));

-- Location: LCCOMB_X29_Y17_N18
\output_block_unit|short_fifo|count[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|count[3]~1_combout\ = (\output_block_unit|short_fifo|count\(2) & (((\output_block_unit|short_fifo|count\(1) & \output_block_unit|short_fifo|count\(0))) # 
-- (!\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\))) # (!\output_block_unit|short_fifo|count\(2) & (!\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\ & 
-- ((\output_block_unit|short_fifo|count\(1)) # (\output_block_unit|short_fifo|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count\(2),
	datab => \output_block_unit|short_fifo|count\(1),
	datac => \output_block_unit|short_fifo|count\(0),
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\,
	combout => \output_block_unit|short_fifo|count[3]~1_combout\);

-- Location: LCCOMB_X29_Y17_N20
\output_block_unit|short_fifo|count[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|count[3]~2_combout\ = \output_block_unit|short_fifo|count\(3) $ (((!\output_block_unit|short_fifo|count[3]~0_combout\ & \output_block_unit|short_fifo|count[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count[3]~0_combout\,
	datab => \output_block_unit|short_fifo|count[3]~1_combout\,
	datac => \output_block_unit|short_fifo|count\(3),
	combout => \output_block_unit|short_fifo|count[3]~2_combout\);

-- Location: LCCOMB_X29_Y17_N8
\output_block_unit|short_fifo|count[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|count[3]~3_combout\ = (\output_block_unit|short_fifo|count[3]~0_combout\ & (((\output_block_unit|short_fifo|count[3]~2_combout\)))) # (!\output_block_unit|short_fifo|count[3]~0_combout\ & 
-- ((\output_block_unit|short_fifo|count[3]~2_combout\ & (!\output_block_unit|short_fifo|Equal3~0_combout\ & \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\)) # (!\output_block_unit|short_fifo|count[3]~2_combout\ & 
-- ((!\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count[3]~0_combout\,
	datab => \output_block_unit|short_fifo|Equal3~0_combout\,
	datac => \output_block_unit|short_fifo|count[3]~2_combout\,
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\,
	combout => \output_block_unit|short_fifo|count[3]~3_combout\);

-- Location: LCFF_X29_Y17_N9
\output_block_unit|short_fifo|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|count[3]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|count\(3));

-- Location: LCCOMB_X29_Y17_N4
\output_block_unit|short_fifo|count[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|count[2]~5_combout\ = (!\output_block_unit|short_fifo|count\(0) & (!\output_block_unit|short_fifo|count\(1) & (\output_block_unit|short_fifo|count\(3) & 
-- \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count\(0),
	datab => \output_block_unit|short_fifo|count\(1),
	datac => \output_block_unit|short_fifo|count\(3),
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\,
	combout => \output_block_unit|short_fifo|count[2]~5_combout\);

-- Location: LCCOMB_X29_Y17_N6
\output_block_unit|short_fifo|count[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|count[2]~4_combout\ = (\output_block_unit|short_fifo|count\(0) & (((!\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\)) # (!\output_block_unit|short_fifo|count\(1)))) # 
-- (!\output_block_unit|short_fifo|count\(0) & ((\output_block_unit|short_fifo|count\(1)) # ((!\output_block_unit|short_fifo|count\(3) & \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count\(0),
	datab => \output_block_unit|short_fifo|count\(1),
	datac => \output_block_unit|short_fifo|count\(3),
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\,
	combout => \output_block_unit|short_fifo|count[2]~4_combout\);

-- Location: LCCOMB_X29_Y17_N10
\output_block_unit|short_fifo|count[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|count[2]~6_combout\ = (\output_block_unit|short_fifo|count[3]~0_combout\ & (((\output_block_unit|short_fifo|count\(2))))) # (!\output_block_unit|short_fifo|count[3]~0_combout\ & 
-- ((\output_block_unit|short_fifo|count[2]~5_combout\ & ((!\output_block_unit|short_fifo|count[2]~4_combout\) # (!\output_block_unit|short_fifo|count\(2)))) # (!\output_block_unit|short_fifo|count[2]~5_combout\ & (\output_block_unit|short_fifo|count\(2) $ 
-- (!\output_block_unit|short_fifo|count[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count[3]~0_combout\,
	datab => \output_block_unit|short_fifo|count[2]~5_combout\,
	datac => \output_block_unit|short_fifo|count\(2),
	datad => \output_block_unit|short_fifo|count[2]~4_combout\,
	combout => \output_block_unit|short_fifo|count[2]~6_combout\);

-- Location: LCFF_X29_Y17_N11
\output_block_unit|short_fifo|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|count[2]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|count\(2));

-- Location: LCCOMB_X29_Y17_N14
\output_block_unit|short_fifo|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|Equal3~0_combout\ = (!\output_block_unit|short_fifo|count\(0) & (!\output_block_unit|short_fifo|count\(1) & (\output_block_unit|short_fifo|count\(3) & !\output_block_unit|short_fifo|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count\(0),
	datab => \output_block_unit|short_fifo|count\(1),
	datac => \output_block_unit|short_fifo|count\(3),
	datad => \output_block_unit|short_fifo|count\(2),
	combout => \output_block_unit|short_fifo|Equal3~0_combout\);

-- Location: LCCOMB_X29_Y17_N12
\output_block_unit|short_fifo|count[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|count[1]~8_combout\ = (\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\ & ((\output_block_unit|short_fifo|Equal3~0_combout\) # (\output_block_unit|short_fifo|count\(0) $ 
-- (\output_block_unit|short_fifo|count\(1))))) # (!\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\ & (\output_block_unit|short_fifo|count\(0) $ ((!\output_block_unit|short_fifo|count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count\(0),
	datab => \output_block_unit|short_fifo|count\(1),
	datac => \output_block_unit|short_fifo|Equal3~0_combout\,
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\,
	combout => \output_block_unit|short_fifo|count[1]~8_combout\);

-- Location: LCCOMB_X29_Y17_N22
\output_block_unit|short_fifo|count[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|count[1]~9_combout\ = (\output_block_unit|short_fifo|count[3]~0_combout\ & (\output_block_unit|short_fifo|count\(1))) # (!\output_block_unit|short_fifo|count[3]~0_combout\ & 
-- ((\output_block_unit|short_fifo|count[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count[3]~0_combout\,
	datac => \output_block_unit|short_fifo|count\(1),
	datad => \output_block_unit|short_fifo|count[1]~8_combout\,
	combout => \output_block_unit|short_fifo|count[1]~9_combout\);

-- Location: LCFF_X29_Y17_N23
\output_block_unit|short_fifo|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|count[1]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|count\(1));

-- Location: LCCOMB_X29_Y17_N28
\output_block_unit|short_fifo|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|Equal2~0_combout\ = (\output_block_unit|short_fifo|count\(0)) # ((\output_block_unit|short_fifo|count\(1)) # ((\output_block_unit|short_fifo|count\(3)) # (\output_block_unit|short_fifo|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count\(0),
	datab => \output_block_unit|short_fifo|count\(1),
	datac => \output_block_unit|short_fifo|count\(3),
	datad => \output_block_unit|short_fifo|count\(2),
	combout => \output_block_unit|short_fifo|Equal2~0_combout\);

-- Location: LCCOMB_X30_Y17_N10
\output_block_unit|short_fifo|data_valid_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|data_valid_proc~0_combout\ = (\output_block_unit|short_fifo|Equal2~0_combout\ & \output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|short_fifo|Equal2~0_combout\,
	datad => \output_block_unit|fifo|Equal3~2_combout\,
	combout => \output_block_unit|short_fifo|data_valid_proc~0_combout\);

-- Location: LCCOMB_X30_Y17_N24
\output_block_unit|short_fifo|dout_valid~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|dout_valid~feeder_combout\ = \output_block_unit|short_fifo|data_valid_proc~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|short_fifo|data_valid_proc~0_combout\,
	combout => \output_block_unit|short_fifo|dout_valid~feeder_combout\);

-- Location: LCFF_X30_Y17_N25
\output_block_unit|short_fifo|dout_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|dout_valid~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|dout_valid~regout\);

-- Location: LCFF_X35_Y19_N1
\output_block_unit|fifo|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[0]~16_combout\,
	sdata => \output_block_unit|fifo|Add2~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(0));

-- Location: LCCOMB_X35_Y19_N2
\output_block_unit|fifo|count[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[1]~18_combout\ = (\output_block_unit|fifo|count\(1) & (\output_block_unit|fifo|count[0]~17\ & VCC)) # (!\output_block_unit|fifo|count\(1) & (!\output_block_unit|fifo|count[0]~17\))
-- \output_block_unit|fifo|count[1]~19\ = CARRY((!\output_block_unit|fifo|count\(1) & !\output_block_unit|fifo|count[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(1),
	datad => VCC,
	cin => \output_block_unit|fifo|count[0]~17\,
	combout => \output_block_unit|fifo|count[1]~18_combout\,
	cout => \output_block_unit|fifo|count[1]~19\);

-- Location: LCCOMB_X34_Y19_N4
\output_block_unit|fifo|count~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~57_combout\ = (\output_block_unit|fifo|Add2~2_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|Equal3~2_combout\,
	datad => \output_block_unit|fifo|Add2~2_combout\,
	combout => \output_block_unit|fifo|count~57_combout\);

-- Location: LCFF_X35_Y19_N3
\output_block_unit|fifo|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[1]~18_combout\,
	sdata => \output_block_unit|fifo|count~57_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(1));

-- Location: LCCOMB_X35_Y19_N4
\output_block_unit|fifo|count[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count[2]~20_combout\ = (\output_block_unit|fifo|count\(2) & ((GND) # (!\output_block_unit|fifo|count[1]~19\))) # (!\output_block_unit|fifo|count\(2) & (\output_block_unit|fifo|count[1]~19\ $ (GND)))
-- \output_block_unit|fifo|count[2]~21\ = CARRY((\output_block_unit|fifo|count\(2)) # (!\output_block_unit|fifo|count[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|count\(2),
	datad => VCC,
	cin => \output_block_unit|fifo|count[1]~19\,
	combout => \output_block_unit|fifo|count[2]~20_combout\,
	cout => \output_block_unit|fifo|count[2]~21\);

-- Location: LCCOMB_X34_Y19_N28
\output_block_unit|fifo|count~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~58_combout\ = (\output_block_unit|fifo|Add2~4_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|Equal3~2_combout\,
	datad => \output_block_unit|fifo|Add2~4_combout\,
	combout => \output_block_unit|fifo|count~58_combout\);

-- Location: LCFF_X35_Y19_N5
\output_block_unit|fifo|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[2]~20_combout\,
	sdata => \output_block_unit|fifo|count~58_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(2));

-- Location: LCCOMB_X38_Y19_N20
\output_block_unit|fifo|count~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~60_combout\ = (\output_block_unit|fifo|Add2~8_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|fifo|Equal3~2_combout\,
	datad => \output_block_unit|fifo|Add2~8_combout\,
	combout => \output_block_unit|fifo|count~60_combout\);

-- Location: LCFF_X35_Y19_N9
\output_block_unit|fifo|count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[4]~24_combout\,
	sdata => \output_block_unit|fifo|count~60_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(4));

-- Location: LCCOMB_X36_Y19_N2
\output_block_unit|fifo|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Equal3~1_combout\ = (!\output_block_unit|fifo|count\(6) & (!\output_block_unit|fifo|count\(4) & (!\output_block_unit|fifo|count\(7) & !\output_block_unit|fifo|count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(6),
	datab => \output_block_unit|fifo|count\(4),
	datac => \output_block_unit|fifo|count\(7),
	datad => \output_block_unit|fifo|count\(5),
	combout => \output_block_unit|fifo|Equal3~1_combout\);

-- Location: LCCOMB_X36_Y19_N4
\output_block_unit|fifo|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Equal2~0_combout\ = (((\output_block_unit|fifo|count\(15)) # (!\output_block_unit|fifo|Equal3~0_combout\)) # (!\output_block_unit|fifo|Equal3~1_combout\)) # (!\output_block_unit|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|LessThan0~1_combout\,
	datab => \output_block_unit|fifo|Equal3~1_combout\,
	datac => \output_block_unit|fifo|count\(15),
	datad => \output_block_unit|fifo|Equal3~0_combout\,
	combout => \output_block_unit|fifo|Equal2~0_combout\);

-- Location: LCCOMB_X33_Y21_N2
\output_block_unit|fsm_in_state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fsm_in_state~0_combout\ = (\output_block_unit|fsm_in_state~regout\ & ((\output_block_unit|fifo|Equal2~0_combout\))) # (!\output_block_unit|fsm_in_state~regout\ & (\core_inst|read_controller_inst|read_controller_finish~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|read_controller_inst|read_controller_finish~regout\,
	datac => \output_block_unit|fsm_in_state~regout\,
	datad => \output_block_unit|fifo|Equal2~0_combout\,
	combout => \output_block_unit|fsm_in_state~0_combout\);

-- Location: LCFF_X33_Y21_N3
\output_block_unit|fsm_in_state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fsm_in_state~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fsm_in_state~regout\);

-- Location: LCCOMB_X36_Y19_N20
\output_block_unit|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|LessThan0~0_combout\ = (!\output_block_unit|fifo|count\(11) & (!\output_block_unit|fifo|count\(9) & (!\output_block_unit|fifo|count\(10) & !\output_block_unit|fifo|count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(11),
	datab => \output_block_unit|fifo|count\(9),
	datac => \output_block_unit|fifo|count\(10),
	datad => \output_block_unit|fifo|count\(8),
	combout => \output_block_unit|LessThan0~0_combout\);

-- Location: LCCOMB_X36_Y19_N26
\output_block_unit|fifo|count~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count~54_combout\ = (\output_block_unit|fifo|Add2~24_combout\) # (!\output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|Equal3~2_combout\,
	datad => \output_block_unit|fifo|Add2~24_combout\,
	combout => \output_block_unit|fifo|count~54_combout\);

-- Location: LCFF_X35_Y19_N25
\output_block_unit|fifo|count[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|count[12]~40_combout\,
	sdata => \output_block_unit|fifo|count~54_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \output_block_unit|short_fifo|dout_valid~regout\,
	ena => \output_block_unit|fifo|count[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|count\(12));

-- Location: LCCOMB_X36_Y19_N6
\output_block_unit|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|LessThan0~1_combout\ = (!\output_block_unit|fifo|count\(14) & (!\output_block_unit|fifo|count\(13) & (\output_block_unit|LessThan0~0_combout\ & !\output_block_unit|fifo|count\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(14),
	datab => \output_block_unit|fifo|count\(13),
	datac => \output_block_unit|LessThan0~0_combout\,
	datad => \output_block_unit|fifo|count\(12),
	combout => \output_block_unit|LessThan0~1_combout\);

-- Location: LCCOMB_X36_Y18_N28
\output_block_unit|requested_bytes[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes[0]~4_combout\ = (\output_block_unit|fsm_out_state.idle_st~regout\ & (\output_block_unit|requested_bytes_to_send_proc~0_combout\)) # (!\output_block_unit|fsm_out_state.idle_st~regout\ & 
-- (((\output_block_unit|fifo|count\(15)) # (!\output_block_unit|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|requested_bytes_to_send_proc~0_combout\,
	datab => \output_block_unit|fsm_out_state.idle_st~regout\,
	datac => \output_block_unit|LessThan0~1_combout\,
	datad => \output_block_unit|fifo|count\(15),
	combout => \output_block_unit|requested_bytes[0]~4_combout\);

-- Location: LCCOMB_X37_Y18_N0
\output_block_unit|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add6~0_combout\ = \output_block_unit|requested_bytes\(0) $ (VCC)
-- \output_block_unit|Add6~1\ = CARRY(\output_block_unit|requested_bytes\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|requested_bytes\(0),
	datad => VCC,
	combout => \output_block_unit|Add6~0_combout\,
	cout => \output_block_unit|Add6~1\);

-- Location: LCCOMB_X37_Y18_N2
\output_block_unit|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add6~2_combout\ = (\output_block_unit|requested_bytes\(1) & (\output_block_unit|Add6~1\ & VCC)) # (!\output_block_unit|requested_bytes\(1) & (!\output_block_unit|Add6~1\))
-- \output_block_unit|Add6~3\ = CARRY((!\output_block_unit|requested_bytes\(1) & !\output_block_unit|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|requested_bytes\(1),
	datad => VCC,
	cin => \output_block_unit|Add6~1\,
	combout => \output_block_unit|Add6~2_combout\,
	cout => \output_block_unit|Add6~3\);

-- Location: LCCOMB_X38_Y18_N20
\output_block_unit|requested_bytes~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes~12_combout\ = (!\output_block_unit|requested_bytes[0]~4_combout\ & ((\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|Add6~2_combout\))) # (!\output_block_unit|fsm_out_state.idle_st~regout\ & 
-- (\output_block_unit|fifo|count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.idle_st~regout\,
	datab => \output_block_unit|requested_bytes[0]~4_combout\,
	datac => \output_block_unit|fifo|count\(1),
	datad => \output_block_unit|Add6~2_combout\,
	combout => \output_block_unit|requested_bytes~12_combout\);

-- Location: LCCOMB_X32_Y21_N30
\intercon|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|Equal3~0_combout\ = ((\intercon|tga_sig\(2)) # ((\intercon|tga_sig\(3)) # (!\intercon|tga_sig\(1)))) # (!\intercon|tga_sig\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(0),
	datab => \intercon|tga_sig\(2),
	datac => \intercon|tga_sig\(3),
	datad => \intercon|tga_sig\(1),
	combout => \intercon|Equal3~0_combout\);

-- Location: LCCOMB_X40_Y23_N14
\intercon|watchdog_timer_inst|counter[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[0]~19_combout\ = \intercon|watchdog_timer_inst|counter\(0) $ (VCC)
-- \intercon|watchdog_timer_inst|counter[0]~20\ = CARRY(\intercon|watchdog_timer_inst|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intercon|watchdog_timer_inst|counter\(0),
	datad => VCC,
	combout => \intercon|watchdog_timer_inst|counter[0]~19_combout\,
	cout => \intercon|watchdog_timer_inst|counter[0]~20\);

-- Location: LCCOMB_X40_Y22_N26
\intercon|watchdog_timer_inst|counter[8]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[8]~21_combout\ = (!\intercon|watchdog_timer_inst|Equal0~5_combout\) # (!\intercon|cyc_sig~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|cyc_sig~regout\,
	datad => \intercon|watchdog_timer_inst|Equal0~5_combout\,
	combout => \intercon|watchdog_timer_inst|counter[8]~21_combout\);

-- Location: LCFF_X40_Y23_N15
\intercon|watchdog_timer_inst|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[0]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(0));

-- Location: LCCOMB_X40_Y23_N16
\intercon|watchdog_timer_inst|counter[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[1]~22_combout\ = (\intercon|watchdog_timer_inst|counter\(1) & (!\intercon|watchdog_timer_inst|counter[0]~20\)) # (!\intercon|watchdog_timer_inst|counter\(1) & ((\intercon|watchdog_timer_inst|counter[0]~20\) # (GND)))
-- \intercon|watchdog_timer_inst|counter[1]~23\ = CARRY((!\intercon|watchdog_timer_inst|counter[0]~20\) # (!\intercon|watchdog_timer_inst|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|counter\(1),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[0]~20\,
	combout => \intercon|watchdog_timer_inst|counter[1]~22_combout\,
	cout => \intercon|watchdog_timer_inst|counter[1]~23\);

-- Location: LCCOMB_X40_Y23_N18
\intercon|watchdog_timer_inst|counter[2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[2]~24_combout\ = (\intercon|watchdog_timer_inst|counter\(2) & (\intercon|watchdog_timer_inst|counter[1]~23\ $ (GND))) # (!\intercon|watchdog_timer_inst|counter\(2) & (!\intercon|watchdog_timer_inst|counter[1]~23\ & 
-- VCC))
-- \intercon|watchdog_timer_inst|counter[2]~25\ = CARRY((\intercon|watchdog_timer_inst|counter\(2) & !\intercon|watchdog_timer_inst|counter[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \intercon|watchdog_timer_inst|counter\(2),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[1]~23\,
	combout => \intercon|watchdog_timer_inst|counter[2]~24_combout\,
	cout => \intercon|watchdog_timer_inst|counter[2]~25\);

-- Location: LCFF_X40_Y23_N19
\intercon|watchdog_timer_inst|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[2]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(2));

-- Location: LCCOMB_X40_Y23_N22
\intercon|watchdog_timer_inst|counter[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[4]~28_combout\ = (\intercon|watchdog_timer_inst|counter\(4) & (\intercon|watchdog_timer_inst|counter[3]~27\ $ (GND))) # (!\intercon|watchdog_timer_inst|counter\(4) & (!\intercon|watchdog_timer_inst|counter[3]~27\ & 
-- VCC))
-- \intercon|watchdog_timer_inst|counter[4]~29\ = CARRY((\intercon|watchdog_timer_inst|counter\(4) & !\intercon|watchdog_timer_inst|counter[3]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \intercon|watchdog_timer_inst|counter\(4),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[3]~27\,
	combout => \intercon|watchdog_timer_inst|counter[4]~28_combout\,
	cout => \intercon|watchdog_timer_inst|counter[4]~29\);

-- Location: LCFF_X40_Y23_N23
\intercon|watchdog_timer_inst|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(4));

-- Location: LCCOMB_X40_Y23_N24
\intercon|watchdog_timer_inst|counter[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[5]~30_combout\ = (\intercon|watchdog_timer_inst|counter\(5) & (!\intercon|watchdog_timer_inst|counter[4]~29\)) # (!\intercon|watchdog_timer_inst|counter\(5) & ((\intercon|watchdog_timer_inst|counter[4]~29\) # (GND)))
-- \intercon|watchdog_timer_inst|counter[5]~31\ = CARRY((!\intercon|watchdog_timer_inst|counter[4]~29\) # (!\intercon|watchdog_timer_inst|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|counter\(5),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[4]~29\,
	combout => \intercon|watchdog_timer_inst|counter[5]~30_combout\,
	cout => \intercon|watchdog_timer_inst|counter[5]~31\);

-- Location: LCCOMB_X40_Y23_N26
\intercon|watchdog_timer_inst|counter[6]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[6]~32_combout\ = (\intercon|watchdog_timer_inst|counter\(6) & (\intercon|watchdog_timer_inst|counter[5]~31\ $ (GND))) # (!\intercon|watchdog_timer_inst|counter\(6) & (!\intercon|watchdog_timer_inst|counter[5]~31\ & 
-- VCC))
-- \intercon|watchdog_timer_inst|counter[6]~33\ = CARRY((\intercon|watchdog_timer_inst|counter\(6) & !\intercon|watchdog_timer_inst|counter[5]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \intercon|watchdog_timer_inst|counter\(6),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[5]~31\,
	combout => \intercon|watchdog_timer_inst|counter[6]~32_combout\,
	cout => \intercon|watchdog_timer_inst|counter[6]~33\);

-- Location: LCFF_X40_Y23_N27
\intercon|watchdog_timer_inst|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[6]~32_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(6));

-- Location: LCCOMB_X40_Y23_N28
\intercon|watchdog_timer_inst|counter[7]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[7]~34_combout\ = (\intercon|watchdog_timer_inst|counter\(7) & (!\intercon|watchdog_timer_inst|counter[6]~33\)) # (!\intercon|watchdog_timer_inst|counter\(7) & ((\intercon|watchdog_timer_inst|counter[6]~33\) # (GND)))
-- \intercon|watchdog_timer_inst|counter[7]~35\ = CARRY((!\intercon|watchdog_timer_inst|counter[6]~33\) # (!\intercon|watchdog_timer_inst|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \intercon|watchdog_timer_inst|counter\(7),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[6]~33\,
	combout => \intercon|watchdog_timer_inst|counter[7]~34_combout\,
	cout => \intercon|watchdog_timer_inst|counter[7]~35\);

-- Location: LCFF_X40_Y23_N29
\intercon|watchdog_timer_inst|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[7]~34_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(7));

-- Location: LCCOMB_X40_Y23_N30
\intercon|watchdog_timer_inst|counter[8]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[8]~36_combout\ = (\intercon|watchdog_timer_inst|counter\(8) & (\intercon|watchdog_timer_inst|counter[7]~35\ $ (GND))) # (!\intercon|watchdog_timer_inst|counter\(8) & (!\intercon|watchdog_timer_inst|counter[7]~35\ & 
-- VCC))
-- \intercon|watchdog_timer_inst|counter[8]~37\ = CARRY((\intercon|watchdog_timer_inst|counter\(8) & !\intercon|watchdog_timer_inst|counter[7]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \intercon|watchdog_timer_inst|counter\(8),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[7]~35\,
	combout => \intercon|watchdog_timer_inst|counter[8]~36_combout\,
	cout => \intercon|watchdog_timer_inst|counter[8]~37\);

-- Location: LCFF_X40_Y23_N31
\intercon|watchdog_timer_inst|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[8]~36_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(8));

-- Location: LCCOMB_X40_Y22_N0
\intercon|watchdog_timer_inst|counter[9]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[9]~38_combout\ = (\intercon|watchdog_timer_inst|counter\(9) & (!\intercon|watchdog_timer_inst|counter[8]~37\)) # (!\intercon|watchdog_timer_inst|counter\(9) & ((\intercon|watchdog_timer_inst|counter[8]~37\) # (GND)))
-- \intercon|watchdog_timer_inst|counter[9]~39\ = CARRY((!\intercon|watchdog_timer_inst|counter[8]~37\) # (!\intercon|watchdog_timer_inst|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \intercon|watchdog_timer_inst|counter\(9),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[8]~37\,
	combout => \intercon|watchdog_timer_inst|counter[9]~38_combout\,
	cout => \intercon|watchdog_timer_inst|counter[9]~39\);

-- Location: LCFF_X40_Y22_N1
\intercon|watchdog_timer_inst|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[9]~38_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(9));

-- Location: LCCOMB_X40_Y22_N2
\intercon|watchdog_timer_inst|counter[10]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[10]~40_combout\ = (\intercon|watchdog_timer_inst|counter\(10) & (\intercon|watchdog_timer_inst|counter[9]~39\ $ (GND))) # (!\intercon|watchdog_timer_inst|counter\(10) & (!\intercon|watchdog_timer_inst|counter[9]~39\ & 
-- VCC))
-- \intercon|watchdog_timer_inst|counter[10]~41\ = CARRY((\intercon|watchdog_timer_inst|counter\(10) & !\intercon|watchdog_timer_inst|counter[9]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \intercon|watchdog_timer_inst|counter\(10),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[9]~39\,
	combout => \intercon|watchdog_timer_inst|counter[10]~40_combout\,
	cout => \intercon|watchdog_timer_inst|counter[10]~41\);

-- Location: LCFF_X40_Y22_N3
\intercon|watchdog_timer_inst|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[10]~40_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(10));

-- Location: LCCOMB_X40_Y22_N4
\intercon|watchdog_timer_inst|counter[11]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[11]~42_combout\ = (\intercon|watchdog_timer_inst|counter\(11) & (!\intercon|watchdog_timer_inst|counter[10]~41\)) # (!\intercon|watchdog_timer_inst|counter\(11) & ((\intercon|watchdog_timer_inst|counter[10]~41\) # 
-- (GND)))
-- \intercon|watchdog_timer_inst|counter[11]~43\ = CARRY((!\intercon|watchdog_timer_inst|counter[10]~41\) # (!\intercon|watchdog_timer_inst|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \intercon|watchdog_timer_inst|counter\(11),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[10]~41\,
	combout => \intercon|watchdog_timer_inst|counter[11]~42_combout\,
	cout => \intercon|watchdog_timer_inst|counter[11]~43\);

-- Location: LCFF_X40_Y22_N5
\intercon|watchdog_timer_inst|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[11]~42_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(11));

-- Location: LCCOMB_X40_Y22_N30
\intercon|watchdog_timer_inst|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|Equal0~2_combout\ = ((\intercon|watchdog_timer_inst|counter\(9)) # ((\intercon|watchdog_timer_inst|counter\(11)) # (\intercon|watchdog_timer_inst|counter\(10)))) # (!\intercon|watchdog_timer_inst|counter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|counter\(8),
	datab => \intercon|watchdog_timer_inst|counter\(9),
	datac => \intercon|watchdog_timer_inst|counter\(11),
	datad => \intercon|watchdog_timer_inst|counter\(10),
	combout => \intercon|watchdog_timer_inst|Equal0~2_combout\);

-- Location: LCFF_X40_Y23_N25
\intercon|watchdog_timer_inst|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[5]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(5));

-- Location: LCCOMB_X40_Y23_N6
\intercon|watchdog_timer_inst|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|Equal0~1_combout\ = (\intercon|watchdog_timer_inst|counter\(4)) # ((\intercon|watchdog_timer_inst|counter\(7)) # ((\intercon|watchdog_timer_inst|counter\(6)) # (!\intercon|watchdog_timer_inst|counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|counter\(4),
	datab => \intercon|watchdog_timer_inst|counter\(7),
	datac => \intercon|watchdog_timer_inst|counter\(5),
	datad => \intercon|watchdog_timer_inst|counter\(6),
	combout => \intercon|watchdog_timer_inst|Equal0~1_combout\);

-- Location: LCFF_X40_Y23_N17
\intercon|watchdog_timer_inst|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[1]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(1));

-- Location: LCCOMB_X40_Y23_N12
\intercon|watchdog_timer_inst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|Equal0~0_combout\ = (\intercon|watchdog_timer_inst|counter\(3)) # ((\intercon|watchdog_timer_inst|counter\(0)) # ((\intercon|watchdog_timer_inst|counter\(1)) # (\intercon|watchdog_timer_inst|counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|counter\(3),
	datab => \intercon|watchdog_timer_inst|counter\(0),
	datac => \intercon|watchdog_timer_inst|counter\(1),
	datad => \intercon|watchdog_timer_inst|counter\(2),
	combout => \intercon|watchdog_timer_inst|Equal0~0_combout\);

-- Location: LCCOMB_X40_Y22_N22
\intercon|watchdog_timer_inst|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|Equal0~4_combout\ = (\intercon|watchdog_timer_inst|Equal0~3_combout\) # ((\intercon|watchdog_timer_inst|Equal0~2_combout\) # ((\intercon|watchdog_timer_inst|Equal0~1_combout\) # 
-- (\intercon|watchdog_timer_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|Equal0~3_combout\,
	datab => \intercon|watchdog_timer_inst|Equal0~2_combout\,
	datac => \intercon|watchdog_timer_inst|Equal0~1_combout\,
	datad => \intercon|watchdog_timer_inst|Equal0~0_combout\,
	combout => \intercon|watchdog_timer_inst|Equal0~4_combout\);

-- Location: LCCOMB_X40_Y22_N8
\intercon|watchdog_timer_inst|counter[13]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[13]~46_combout\ = (\intercon|watchdog_timer_inst|counter\(13) & (!\intercon|watchdog_timer_inst|counter[12]~45\)) # (!\intercon|watchdog_timer_inst|counter\(13) & ((\intercon|watchdog_timer_inst|counter[12]~45\) # 
-- (GND)))
-- \intercon|watchdog_timer_inst|counter[13]~47\ = CARRY((!\intercon|watchdog_timer_inst|counter[12]~45\) # (!\intercon|watchdog_timer_inst|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \intercon|watchdog_timer_inst|counter\(13),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[12]~45\,
	combout => \intercon|watchdog_timer_inst|counter[13]~46_combout\,
	cout => \intercon|watchdog_timer_inst|counter[13]~47\);

-- Location: LCFF_X40_Y22_N9
\intercon|watchdog_timer_inst|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[13]~46_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(13));

-- Location: LCCOMB_X40_Y22_N14
\intercon|watchdog_timer_inst|counter[16]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[16]~52_combout\ = (\intercon|watchdog_timer_inst|counter\(16) & (\intercon|watchdog_timer_inst|counter[15]~51\ $ (GND))) # (!\intercon|watchdog_timer_inst|counter\(16) & (!\intercon|watchdog_timer_inst|counter[15]~51\ 
-- & VCC))
-- \intercon|watchdog_timer_inst|counter[16]~53\ = CARRY((\intercon|watchdog_timer_inst|counter\(16) & !\intercon|watchdog_timer_inst|counter[15]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \intercon|watchdog_timer_inst|counter\(16),
	datad => VCC,
	cin => \intercon|watchdog_timer_inst|counter[15]~51\,
	combout => \intercon|watchdog_timer_inst|counter[16]~52_combout\,
	cout => \intercon|watchdog_timer_inst|counter[16]~53\);

-- Location: LCFF_X40_Y22_N15
\intercon|watchdog_timer_inst|counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[16]~52_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(16));

-- Location: LCCOMB_X40_Y22_N18
\intercon|watchdog_timer_inst|counter[18]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|counter[18]~56_combout\ = \intercon|watchdog_timer_inst|counter[17]~55\ $ (!\intercon|watchdog_timer_inst|counter\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \intercon|watchdog_timer_inst|counter\(18),
	cin => \intercon|watchdog_timer_inst|counter[17]~55\,
	combout => \intercon|watchdog_timer_inst|counter[18]~56_combout\);

-- Location: LCFF_X40_Y22_N19
\intercon|watchdog_timer_inst|counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|counter[18]~56_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|watchdog_timer_inst|counter[8]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|counter\(18));

-- Location: LCCOMB_X40_Y22_N28
\intercon|watchdog_timer_inst|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|Equal0~5_combout\ = ((\intercon|watchdog_timer_inst|Equal0~4_combout\) # ((!\intercon|watchdog_timer_inst|counter\(18)) # (!\intercon|watchdog_timer_inst|counter\(16)))) # (!\intercon|watchdog_timer_inst|counter\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|counter\(17),
	datab => \intercon|watchdog_timer_inst|Equal0~4_combout\,
	datac => \intercon|watchdog_timer_inst|counter\(16),
	datad => \intercon|watchdog_timer_inst|counter\(18),
	combout => \intercon|watchdog_timer_inst|Equal0~5_combout\);

-- Location: LCCOMB_X40_Y22_N20
\intercon|watchdog_timer_inst|timer_tick~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|watchdog_timer_inst|timer_tick~0_combout\ = (\intercon|cyc_sig~regout\ & !\intercon|watchdog_timer_inst|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|cyc_sig~regout\,
	datad => \intercon|watchdog_timer_inst|Equal0~5_combout\,
	combout => \intercon|watchdog_timer_inst|timer_tick~0_combout\);

-- Location: LCFF_X40_Y22_N21
\intercon|watchdog_timer_inst|timer_tick\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|watchdog_timer_inst|timer_tick~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|watchdog_timer_inst|timer_tick~regout\);

-- Location: LCCOMB_X32_Y20_N6
\intercon|ERR_I_M3\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|ERR_I_M3~combout\ = (\intercon|intercon_state.master_3_st~regout\ & (\intercon|watchdog_timer_inst|timer_tick~regout\ & \intercon|ERR_I_M1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.master_3_st~regout\,
	datab => \intercon|watchdog_timer_inst|timer_tick~regout\,
	datac => \intercon|ERR_I_M1~0_combout\,
	combout => \intercon|ERR_I_M3~combout\);

-- Location: LCCOMB_X30_Y20_N30
\output_block_unit|output_block_wm|wm_state~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~15_combout\ = (\intercon|STALL_I_M3~0_combout\ & (\output_block_unit|output_block_wm|WideOr1~0_combout\ & !\intercon|ERR_I_M3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|STALL_I_M3~0_combout\,
	datab => \output_block_unit|output_block_wm|WideOr1~0_combout\,
	datac => \intercon|ERR_I_M3~combout\,
	combout => \output_block_unit|output_block_wm|wm_state~15_combout\);

-- Location: LCFF_X30_Y20_N31
\output_block_unit|output_block_wm|wm_state.stall_wr_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|wm_state~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|wm_state.stall_wr_st~regout\);

-- Location: LCCOMB_X34_Y20_N16
\output_block_unit|output_block_wm|wm_state~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~25_combout\ = (!\output_block_unit|output_block_wm|wm_state~24_combout\ & (!\intercon|ERR_I_M3~combout\ & ((\output_block_unit|output_block_wm|wm_state.idle_st~regout\) # 
-- (\output_block_unit|fsm_out_state.wm_request_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|wm_state~24_combout\,
	datab => \intercon|ERR_I_M3~combout\,
	datac => \output_block_unit|output_block_wm|wm_state.idle_st~regout\,
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|output_block_wm|wm_state~25_combout\);

-- Location: LCFF_X34_Y20_N17
\output_block_unit|output_block_wm|wm_state.idle_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|wm_state~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|wm_state.idle_st~regout\);

-- Location: LCCOMB_X34_Y20_N22
\output_block_unit|output_block_wm|ram_addr_sig_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\ = (!\output_block_unit|output_block_wm|wm_state.idle_st~regout\ & \output_block_unit|fsm_out_state.wm_request_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|output_block_wm|wm_state.idle_st~regout\,
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\);

-- Location: LCCOMB_X31_Y20_N24
\output_block_unit|output_block_wm|wm_state~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~14_combout\ = (\output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\ & (((!\intercon|intercon_state.master_3_st~regout\) # (!\intercon|ERR_I_M1~0_combout\)) # 
-- (!\intercon|watchdog_timer_inst|timer_tick~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|timer_tick~regout\,
	datab => \intercon|ERR_I_M1~0_combout\,
	datac => \intercon|intercon_state.master_3_st~regout\,
	datad => \output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\,
	combout => \output_block_unit|output_block_wm|wm_state~14_combout\);

-- Location: LCFF_X31_Y20_N25
\output_block_unit|output_block_wm|wm_state.initiate_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|wm_state~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|wm_state.initiate_st~regout\);

-- Location: LCCOMB_X30_Y20_N28
\output_block_unit|output_block_wm|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|WideOr1~0_combout\ = (\output_block_unit|output_block_wm|wm_state.write_st~regout\) # ((\output_block_unit|output_block_wm|wm_state.stall_wr_st~regout\) # 
-- (\output_block_unit|output_block_wm|wm_state.initiate_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|wm_state.write_st~regout\,
	datab => \output_block_unit|output_block_wm|wm_state.stall_wr_st~regout\,
	datad => \output_block_unit|output_block_wm|wm_state.initiate_st~regout\,
	combout => \output_block_unit|output_block_wm|WideOr1~0_combout\);

-- Location: LCCOMB_X29_Y20_N0
\output_block_unit|output_block_wm|len_cnt[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|len_cnt[0]~9_combout\ = \output_block_unit|output_block_wm|len_cnt\(0) $ (VCC)
-- \output_block_unit|output_block_wm|len_cnt[0]~10\ = CARRY(\output_block_unit|output_block_wm|len_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|len_cnt\(0),
	datad => VCC,
	combout => \output_block_unit|output_block_wm|len_cnt[0]~9_combout\,
	cout => \output_block_unit|output_block_wm|len_cnt[0]~10\);

-- Location: LCCOMB_X31_Y20_N16
\intercon|STALL_I_M3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|STALL_I_M3~0_combout\ = (\intercon|intercon_state.idle_st~regout\ & ((\intercon|slave_stall_sig~2_combout\) # (!\intercon|intercon_state.master_3_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.master_3_st~regout\,
	datab => \intercon|slave_stall_sig~2_combout\,
	datac => \intercon|intercon_state.idle_st~regout\,
	combout => \intercon|STALL_I_M3~0_combout\);

-- Location: LCCOMB_X30_Y20_N0
\output_block_unit|output_block_wm|wm_state~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~18_combout\ = (\intercon|STALL_I_M3~0_combout\ & (!\intercon|ERR_I_M3~combout\ & ((\output_block_unit|output_block_wm|wm_state.stall_rd_st~regout\) # 
-- (\output_block_unit|output_block_wm|wm_state.read_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|STALL_I_M3~0_combout\,
	datab => \intercon|ERR_I_M3~combout\,
	datac => \output_block_unit|output_block_wm|wm_state.stall_rd_st~regout\,
	datad => \output_block_unit|output_block_wm|wm_state.read_st~regout\,
	combout => \output_block_unit|output_block_wm|wm_state~18_combout\);

-- Location: LCFF_X30_Y20_N1
\output_block_unit|output_block_wm|wm_state.stall_rd_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|wm_state~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|wm_state.stall_rd_st~regout\);

-- Location: LCCOMB_X30_Y20_N14
\output_block_unit|output_block_wm|wm_state~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~17_combout\ = (!\intercon|ERR_I_M3~combout\ & (!\intercon|STALL_I_M3~0_combout\ & ((\output_block_unit|output_block_wm|wm_state~16_combout\) # (\output_block_unit|output_block_wm|wm_state.stall_rd_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|wm_state~16_combout\,
	datab => \intercon|ERR_I_M3~combout\,
	datac => \intercon|STALL_I_M3~0_combout\,
	datad => \output_block_unit|output_block_wm|wm_state.stall_rd_st~regout\,
	combout => \output_block_unit|output_block_wm|wm_state~17_combout\);

-- Location: LCFF_X30_Y20_N15
\output_block_unit|output_block_wm|wm_state.read_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|wm_state~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|wm_state.read_st~regout\);

-- Location: LCCOMB_X30_Y20_N24
\output_block_unit|output_block_wm|len_cnt[3]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|len_cnt[3]~27_combout\ = (\output_block_unit|output_block_wm|wm_state.write_st~regout\) # ((\output_block_unit|output_block_wm|wm_state.read_st~regout\) # (!\output_block_unit|output_block_wm|wm_state.idle_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|wm_state.write_st~regout\,
	datac => \output_block_unit|output_block_wm|wm_state.read_st~regout\,
	datad => \output_block_unit|output_block_wm|wm_state.idle_st~regout\,
	combout => \output_block_unit|output_block_wm|len_cnt[3]~27_combout\);

-- Location: LCFF_X29_Y20_N1
\output_block_unit|output_block_wm|len_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|len_cnt[0]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|len_cnt[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|len_cnt\(0));

-- Location: LCCOMB_X29_Y20_N2
\output_block_unit|output_block_wm|len_cnt[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|len_cnt[1]~11_combout\ = (\output_block_unit|output_block_wm|len_cnt\(1) & (!\output_block_unit|output_block_wm|len_cnt[0]~10\)) # (!\output_block_unit|output_block_wm|len_cnt\(1) & 
-- ((\output_block_unit|output_block_wm|len_cnt[0]~10\) # (GND)))
-- \output_block_unit|output_block_wm|len_cnt[1]~12\ = CARRY((!\output_block_unit|output_block_wm|len_cnt[0]~10\) # (!\output_block_unit|output_block_wm|len_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|len_cnt\(1),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|len_cnt[0]~10\,
	combout => \output_block_unit|output_block_wm|len_cnt[1]~11_combout\,
	cout => \output_block_unit|output_block_wm|len_cnt[1]~12\);

-- Location: LCFF_X29_Y20_N3
\output_block_unit|output_block_wm|len_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|len_cnt[1]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|len_cnt[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|len_cnt\(1));

-- Location: LCCOMB_X29_Y20_N4
\output_block_unit|output_block_wm|len_cnt[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|len_cnt[2]~13_combout\ = (\output_block_unit|output_block_wm|len_cnt\(2) & (\output_block_unit|output_block_wm|len_cnt[1]~12\ $ (GND))) # (!\output_block_unit|output_block_wm|len_cnt\(2) & 
-- (!\output_block_unit|output_block_wm|len_cnt[1]~12\ & VCC))
-- \output_block_unit|output_block_wm|len_cnt[2]~14\ = CARRY((\output_block_unit|output_block_wm|len_cnt\(2) & !\output_block_unit|output_block_wm|len_cnt[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|len_cnt\(2),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|len_cnt[1]~12\,
	combout => \output_block_unit|output_block_wm|len_cnt[2]~13_combout\,
	cout => \output_block_unit|output_block_wm|len_cnt[2]~14\);

-- Location: LCFF_X29_Y20_N5
\output_block_unit|output_block_wm|len_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|len_cnt[2]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|len_cnt[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|len_cnt\(2));

-- Location: LCCOMB_X29_Y20_N8
\output_block_unit|output_block_wm|len_cnt[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|len_cnt[4]~17_combout\ = (\output_block_unit|output_block_wm|len_cnt\(4) & (\output_block_unit|output_block_wm|len_cnt[3]~16\ $ (GND))) # (!\output_block_unit|output_block_wm|len_cnt\(4) & 
-- (!\output_block_unit|output_block_wm|len_cnt[3]~16\ & VCC))
-- \output_block_unit|output_block_wm|len_cnt[4]~18\ = CARRY((\output_block_unit|output_block_wm|len_cnt\(4) & !\output_block_unit|output_block_wm|len_cnt[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|len_cnt\(4),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|len_cnt[3]~16\,
	combout => \output_block_unit|output_block_wm|len_cnt[4]~17_combout\,
	cout => \output_block_unit|output_block_wm|len_cnt[4]~18\);

-- Location: LCFF_X29_Y20_N9
\output_block_unit|output_block_wm|len_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|len_cnt[4]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|len_cnt[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|len_cnt\(4));

-- Location: LCCOMB_X29_Y20_N12
\output_block_unit|output_block_wm|len_cnt[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|len_cnt[6]~21_combout\ = (\output_block_unit|output_block_wm|len_cnt\(6) & (\output_block_unit|output_block_wm|len_cnt[5]~20\ $ (GND))) # (!\output_block_unit|output_block_wm|len_cnt\(6) & 
-- (!\output_block_unit|output_block_wm|len_cnt[5]~20\ & VCC))
-- \output_block_unit|output_block_wm|len_cnt[6]~22\ = CARRY((\output_block_unit|output_block_wm|len_cnt\(6) & !\output_block_unit|output_block_wm|len_cnt[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|len_cnt\(6),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|len_cnt[5]~20\,
	combout => \output_block_unit|output_block_wm|len_cnt[6]~21_combout\,
	cout => \output_block_unit|output_block_wm|len_cnt[6]~22\);

-- Location: LCCOMB_X29_Y20_N14
\output_block_unit|output_block_wm|len_cnt[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|len_cnt[7]~23_combout\ = (\output_block_unit|output_block_wm|len_cnt\(7) & (!\output_block_unit|output_block_wm|len_cnt[6]~22\)) # (!\output_block_unit|output_block_wm|len_cnt\(7) & 
-- ((\output_block_unit|output_block_wm|len_cnt[6]~22\) # (GND)))
-- \output_block_unit|output_block_wm|len_cnt[7]~24\ = CARRY((!\output_block_unit|output_block_wm|len_cnt[6]~22\) # (!\output_block_unit|output_block_wm|len_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|len_cnt\(7),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|len_cnt[6]~22\,
	combout => \output_block_unit|output_block_wm|len_cnt[7]~23_combout\,
	cout => \output_block_unit|output_block_wm|len_cnt[7]~24\);

-- Location: LCFF_X29_Y20_N15
\output_block_unit|output_block_wm|len_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|len_cnt[7]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|len_cnt[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|len_cnt\(7));

-- Location: LCCOMB_X29_Y20_N16
\output_block_unit|output_block_wm|len_cnt[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|len_cnt[8]~25_combout\ = \output_block_unit|output_block_wm|len_cnt\(8) $ (!\output_block_unit|output_block_wm|len_cnt[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|len_cnt\(8),
	cin => \output_block_unit|output_block_wm|len_cnt[7]~24\,
	combout => \output_block_unit|output_block_wm|len_cnt[8]~25_combout\);

-- Location: LCFF_X29_Y20_N17
\output_block_unit|output_block_wm|len_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|len_cnt[8]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|len_cnt[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|len_cnt\(8));

-- Location: LCCOMB_X29_Y20_N30
\output_block_unit|output_block_wm|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|Equal1~0_combout\ = (!\output_block_unit|output_block_wm|len_cnt\(3) & (!\output_block_unit|output_block_wm|len_cnt\(0) & (!\output_block_unit|output_block_wm|len_cnt\(2) & 
-- !\output_block_unit|output_block_wm|len_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|len_cnt\(3),
	datab => \output_block_unit|output_block_wm|len_cnt\(0),
	datac => \output_block_unit|output_block_wm|len_cnt\(2),
	datad => \output_block_unit|output_block_wm|len_cnt\(1),
	combout => \output_block_unit|output_block_wm|Equal1~0_combout\);

-- Location: LCFF_X29_Y20_N13
\output_block_unit|output_block_wm|len_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|len_cnt[6]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|len_cnt[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|len_cnt\(6));

-- Location: LCCOMB_X29_Y20_N24
\output_block_unit|output_block_wm|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|Equal1~1_combout\ = (!\output_block_unit|output_block_wm|len_cnt\(5) & (!\output_block_unit|output_block_wm|len_cnt\(4) & (!\output_block_unit|output_block_wm|len_cnt\(7) & 
-- !\output_block_unit|output_block_wm|len_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|len_cnt\(5),
	datab => \output_block_unit|output_block_wm|len_cnt\(4),
	datac => \output_block_unit|output_block_wm|len_cnt\(7),
	datad => \output_block_unit|output_block_wm|len_cnt\(6),
	combout => \output_block_unit|output_block_wm|Equal1~1_combout\);

-- Location: LCCOMB_X30_Y20_N4
\output_block_unit|output_block_wm|wm_state~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~20_combout\ = (!\intercon|STALL_I_M3~0_combout\ & (!\output_block_unit|output_block_wm|len_cnt\(8) & (\output_block_unit|output_block_wm|Equal1~0_combout\ & 
-- \output_block_unit|output_block_wm|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|STALL_I_M3~0_combout\,
	datab => \output_block_unit|output_block_wm|len_cnt\(8),
	datac => \output_block_unit|output_block_wm|Equal1~0_combout\,
	datad => \output_block_unit|output_block_wm|Equal1~1_combout\,
	combout => \output_block_unit|output_block_wm|wm_state~20_combout\);

-- Location: LCCOMB_X30_Y19_N8
\output_block_unit|output_block_wm|ack_cnt[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|ack_cnt[0]~9_combout\ = \output_block_unit|output_block_wm|ack_cnt\(0) $ (VCC)
-- \output_block_unit|output_block_wm|ack_cnt[0]~10\ = CARRY(\output_block_unit|output_block_wm|ack_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|ack_cnt\(0),
	datad => VCC,
	combout => \output_block_unit|output_block_wm|ack_cnt[0]~9_combout\,
	cout => \output_block_unit|output_block_wm|ack_cnt[0]~10\);

-- Location: LCCOMB_X31_Y19_N24
\output_block_unit|output_block_wm|ack_cnt[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|ack_cnt[5]~27_combout\ = ((\intercon|intercon_state.master_3_st~regout\ & \intercon|slave_ack_sig~5_combout\)) # (!\output_block_unit|output_block_wm|wm_state.idle_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intercon|intercon_state.master_3_st~regout\,
	datac => \output_block_unit|output_block_wm|wm_state.idle_st~regout\,
	datad => \intercon|slave_ack_sig~5_combout\,
	combout => \output_block_unit|output_block_wm|ack_cnt[5]~27_combout\);

-- Location: LCFF_X30_Y19_N9
\output_block_unit|output_block_wm|ack_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|ack_cnt[0]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|ack_cnt[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|ack_cnt\(0));

-- Location: LCCOMB_X30_Y19_N10
\output_block_unit|output_block_wm|ack_cnt[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|ack_cnt[1]~11_combout\ = (\output_block_unit|output_block_wm|ack_cnt\(1) & (!\output_block_unit|output_block_wm|ack_cnt[0]~10\)) # (!\output_block_unit|output_block_wm|ack_cnt\(1) & 
-- ((\output_block_unit|output_block_wm|ack_cnt[0]~10\) # (GND)))
-- \output_block_unit|output_block_wm|ack_cnt[1]~12\ = CARRY((!\output_block_unit|output_block_wm|ack_cnt[0]~10\) # (!\output_block_unit|output_block_wm|ack_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|ack_cnt\(1),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|ack_cnt[0]~10\,
	combout => \output_block_unit|output_block_wm|ack_cnt[1]~11_combout\,
	cout => \output_block_unit|output_block_wm|ack_cnt[1]~12\);

-- Location: LCCOMB_X30_Y19_N14
\output_block_unit|output_block_wm|ack_cnt[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|ack_cnt[3]~15_combout\ = (\output_block_unit|output_block_wm|ack_cnt\(3) & (!\output_block_unit|output_block_wm|ack_cnt[2]~14\)) # (!\output_block_unit|output_block_wm|ack_cnt\(3) & 
-- ((\output_block_unit|output_block_wm|ack_cnt[2]~14\) # (GND)))
-- \output_block_unit|output_block_wm|ack_cnt[3]~16\ = CARRY((!\output_block_unit|output_block_wm|ack_cnt[2]~14\) # (!\output_block_unit|output_block_wm|ack_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|ack_cnt\(3),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|ack_cnt[2]~14\,
	combout => \output_block_unit|output_block_wm|ack_cnt[3]~15_combout\,
	cout => \output_block_unit|output_block_wm|ack_cnt[3]~16\);

-- Location: LCFF_X30_Y19_N15
\output_block_unit|output_block_wm|ack_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|ack_cnt[3]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|ack_cnt[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|ack_cnt\(3));

-- Location: LCCOMB_X30_Y19_N18
\output_block_unit|output_block_wm|ack_cnt[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|ack_cnt[5]~19_combout\ = (\output_block_unit|output_block_wm|ack_cnt\(5) & (!\output_block_unit|output_block_wm|ack_cnt[4]~18\)) # (!\output_block_unit|output_block_wm|ack_cnt\(5) & 
-- ((\output_block_unit|output_block_wm|ack_cnt[4]~18\) # (GND)))
-- \output_block_unit|output_block_wm|ack_cnt[5]~20\ = CARRY((!\output_block_unit|output_block_wm|ack_cnt[4]~18\) # (!\output_block_unit|output_block_wm|ack_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|ack_cnt\(5),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|ack_cnt[4]~18\,
	combout => \output_block_unit|output_block_wm|ack_cnt[5]~19_combout\,
	cout => \output_block_unit|output_block_wm|ack_cnt[5]~20\);

-- Location: LCFF_X30_Y19_N19
\output_block_unit|output_block_wm|ack_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|ack_cnt[5]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|ack_cnt[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|ack_cnt\(5));

-- Location: LCCOMB_X30_Y19_N22
\output_block_unit|output_block_wm|ack_cnt[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|ack_cnt[7]~23_combout\ = (\output_block_unit|output_block_wm|ack_cnt\(7) & (!\output_block_unit|output_block_wm|ack_cnt[6]~22\)) # (!\output_block_unit|output_block_wm|ack_cnt\(7) & 
-- ((\output_block_unit|output_block_wm|ack_cnt[6]~22\) # (GND)))
-- \output_block_unit|output_block_wm|ack_cnt[7]~24\ = CARRY((!\output_block_unit|output_block_wm|ack_cnt[6]~22\) # (!\output_block_unit|output_block_wm|ack_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|ack_cnt\(7),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|ack_cnt[6]~22\,
	combout => \output_block_unit|output_block_wm|ack_cnt[7]~23_combout\,
	cout => \output_block_unit|output_block_wm|ack_cnt[7]~24\);

-- Location: LCFF_X30_Y19_N23
\output_block_unit|output_block_wm|ack_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|ack_cnt[7]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|ack_cnt[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|ack_cnt\(7));

-- Location: LCCOMB_X30_Y19_N24
\output_block_unit|output_block_wm|ack_cnt[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|ack_cnt[8]~25_combout\ = \output_block_unit|output_block_wm|ack_cnt\(8) $ (!\output_block_unit|output_block_wm|ack_cnt[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|ack_cnt\(8),
	cin => \output_block_unit|output_block_wm|ack_cnt[7]~24\,
	combout => \output_block_unit|output_block_wm|ack_cnt[8]~25_combout\);

-- Location: LCFF_X30_Y19_N25
\output_block_unit|output_block_wm|ack_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|ack_cnt[8]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|ack_cnt[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|ack_cnt\(8));

-- Location: LCFF_X30_Y19_N11
\output_block_unit|output_block_wm|ack_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|ack_cnt[1]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ALT_INV_wm_state.idle_st~regout\,
	ena => \output_block_unit|output_block_wm|ack_cnt[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|ack_cnt\(1));

-- Location: LCCOMB_X30_Y19_N0
\output_block_unit|output_block_wm|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|Equal0~0_combout\ = (!\output_block_unit|output_block_wm|ack_cnt\(2) & (\output_block_unit|output_block_wm|ack_cnt\(0) & (!\output_block_unit|output_block_wm|ack_cnt\(3) & 
-- !\output_block_unit|output_block_wm|ack_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|ack_cnt\(2),
	datab => \output_block_unit|output_block_wm|ack_cnt\(0),
	datac => \output_block_unit|output_block_wm|ack_cnt\(3),
	datad => \output_block_unit|output_block_wm|ack_cnt\(1),
	combout => \output_block_unit|output_block_wm|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y20_N18
\output_block_unit|output_block_wm|wm_state~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~22_combout\ = (\output_block_unit|output_block_wm|wm_state.get_acks_rd_st~regout\ & (((\output_block_unit|output_block_wm|ack_cnt\(8)) # (!\output_block_unit|output_block_wm|Equal0~0_combout\)) # 
-- (!\output_block_unit|output_block_wm|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|Equal0~1_combout\,
	datab => \output_block_unit|output_block_wm|ack_cnt\(8),
	datac => \output_block_unit|output_block_wm|wm_state.get_acks_rd_st~regout\,
	datad => \output_block_unit|output_block_wm|Equal0~0_combout\,
	combout => \output_block_unit|output_block_wm|wm_state~22_combout\);

-- Location: LCCOMB_X30_Y20_N20
\output_block_unit|output_block_wm|wm_state~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~23_combout\ = (!\intercon|ERR_I_M3~combout\ & ((\output_block_unit|output_block_wm|wm_state~22_combout\) # ((\output_block_unit|output_block_wm|wm_state.read_st~regout\ & 
-- \output_block_unit|output_block_wm|wm_state~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|wm_state.read_st~regout\,
	datab => \output_block_unit|output_block_wm|wm_state~20_combout\,
	datac => \intercon|ERR_I_M3~combout\,
	datad => \output_block_unit|output_block_wm|wm_state~22_combout\,
	combout => \output_block_unit|output_block_wm|wm_state~23_combout\);

-- Location: LCFF_X30_Y20_N21
\output_block_unit|output_block_wm|wm_state.get_acks_rd_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|wm_state~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|wm_state.get_acks_rd_st~regout\);

-- Location: LCCOMB_X30_Y20_N26
\output_block_unit|output_block_wm|wm_state~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~19_combout\ = (\output_block_unit|output_block_wm|wm_state.get_acks_wr_st~regout\ & (((\output_block_unit|output_block_wm|ack_cnt\(8)) # (!\output_block_unit|output_block_wm|Equal0~0_combout\)) # 
-- (!\output_block_unit|output_block_wm|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|Equal0~1_combout\,
	datab => \output_block_unit|output_block_wm|Equal0~0_combout\,
	datac => \output_block_unit|output_block_wm|ack_cnt\(8),
	datad => \output_block_unit|output_block_wm|wm_state.get_acks_wr_st~regout\,
	combout => \output_block_unit|output_block_wm|wm_state~19_combout\);

-- Location: LCCOMB_X30_Y20_N10
\output_block_unit|output_block_wm|wm_state~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~21_combout\ = (!\intercon|ERR_I_M3~combout\ & ((\output_block_unit|output_block_wm|wm_state~19_combout\) # ((\output_block_unit|output_block_wm|wm_state.write_st~regout\ & 
-- \output_block_unit|output_block_wm|wm_state~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|wm_state.write_st~regout\,
	datab => \output_block_unit|output_block_wm|wm_state~20_combout\,
	datac => \intercon|ERR_I_M3~combout\,
	datad => \output_block_unit|output_block_wm|wm_state~19_combout\,
	combout => \output_block_unit|output_block_wm|wm_state~21_combout\);

-- Location: LCFF_X30_Y20_N11
\output_block_unit|output_block_wm|wm_state.get_acks_wr_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|wm_state~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|wm_state.get_acks_wr_st~regout\);

-- Location: LCCOMB_X30_Y20_N6
\output_block_unit|output_block_wm|CYC_O~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|CYC_O~0_combout\ = (!\output_block_unit|output_block_wm|wm_state.get_acks_rd_st~regout\ & !\output_block_unit|output_block_wm|wm_state.get_acks_wr_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|output_block_wm|wm_state.get_acks_rd_st~regout\,
	datad => \output_block_unit|output_block_wm|wm_state.get_acks_wr_st~regout\,
	combout => \output_block_unit|output_block_wm|CYC_O~0_combout\);

-- Location: LCCOMB_X31_Y20_N14
\output_block_unit|output_block_wm|CYC_O\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|CYC_O~combout\ = (\output_block_unit|output_block_wm|wm_state.stall_rd_st~regout\) # ((\output_block_unit|output_block_wm|WideOr1~0_combout\) # ((\output_block_unit|output_block_wm|wm_state.read_st~regout\) # 
-- (!\output_block_unit|output_block_wm|CYC_O~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|wm_state.stall_rd_st~regout\,
	datab => \output_block_unit|output_block_wm|WideOr1~0_combout\,
	datac => \output_block_unit|output_block_wm|CYC_O~0_combout\,
	datad => \output_block_unit|output_block_wm|wm_state.read_st~regout\,
	combout => \output_block_unit|output_block_wm|CYC_O~combout\);

-- Location: LCCOMB_X31_Y20_N4
\intercon|cyc_sig~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|cyc_sig~0_combout\ = (!\intercon|intercon_state.master_1_st~regout\ & ((\intercon|intercon_state.master_2_st~regout\ & (\tx_path_unit|wishbone_master_inst|CYC_O~combout\)) # (!\intercon|intercon_state.master_2_st~regout\ & 
-- ((\output_block_unit|output_block_wm|CYC_O~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|CYC_O~combout\,
	datab => \output_block_unit|output_block_wm|CYC_O~combout\,
	datac => \intercon|intercon_state.master_1_st~regout\,
	datad => \intercon|intercon_state.master_2_st~regout\,
	combout => \intercon|cyc_sig~0_combout\);

-- Location: LCCOMB_X32_Y20_N10
\intercon|cyc_sig~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|cyc_sig~1_combout\ = (\intercon|intercon_state.idle_st~regout\ & ((\intercon|cyc_sig~0_combout\) # ((\intercon|intercon_state.master_1_st~regout\ & \rx_path_unit|wishbone_master_inst|CYC_O~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.idle_st~regout\,
	datab => \intercon|intercon_state.master_1_st~regout\,
	datac => \intercon|cyc_sig~0_combout\,
	datad => \rx_path_unit|wishbone_master_inst|CYC_O~combout\,
	combout => \intercon|cyc_sig~1_combout\);

-- Location: LCFF_X32_Y20_N11
\intercon|cyc_sig\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|cyc_sig~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|cyc_sig~regout\);

-- Location: LCCOMB_X33_Y21_N20
\output_block_unit|fifo|data_valid_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|data_valid_proc~0_combout\ = (((\intercon|Equal3~0_combout\) # (!\output_block_unit|fifo|Equal2~0_combout\)) # (!\output_block_unit|fsm_out_state.send_data_st~regout\)) # (!\output_block_unit|fifo_rd_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo_rd_en~0_combout\,
	datab => \output_block_unit|fsm_out_state.send_data_st~regout\,
	datac => \intercon|Equal3~0_combout\,
	datad => \output_block_unit|fifo|Equal2~0_combout\,
	combout => \output_block_unit|fifo|data_valid_proc~0_combout\);

-- Location: LCCOMB_X32_Y23_N16
\output_block_unit|fifo|dout_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|dout_valid~0_combout\ = !\output_block_unit|fifo|data_valid_proc~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|fifo|data_valid_proc~0_combout\,
	combout => \output_block_unit|fifo|dout_valid~0_combout\);

-- Location: LCFF_X32_Y23_N17
\output_block_unit|fifo|dout_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|dout_valid~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|dout_valid~regout\);

-- Location: LCCOMB_X32_Y20_N20
\intercon|stb_sig~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|stb_sig~1_combout\ = (\intercon|stb_sig~0_combout\) # ((\intercon|intercon_state.master_1_st~regout\ & !\rx_path_unit|wishbone_master_inst|CYC_O~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|stb_sig~0_combout\,
	datab => \intercon|intercon_state.master_1_st~regout\,
	datad => \rx_path_unit|wishbone_master_inst|CYC_O~0_combout\,
	combout => \intercon|stb_sig~1_combout\);

-- Location: LCFF_X32_Y20_N21
\intercon|stb_sig\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|stb_sig~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|stb_sig~regout\);

-- Location: LCCOMB_X33_Y21_N10
\signal_generator_inst|registers_inst|valid_data_out~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|valid_data_out~3_combout\ = (\intercon|cyc_sig~regout\ & (\intercon|stb_sig~regout\ & (\intercon|Equal3~0_combout\ & \intercon|slave_stall_sig~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|cyc_sig~regout\,
	datab => \intercon|stb_sig~regout\,
	datac => \intercon|Equal3~0_combout\,
	datad => \intercon|slave_stall_sig~1_combout\,
	combout => \signal_generator_inst|registers_inst|valid_data_out~3_combout\);

-- Location: LCCOMB_X30_Y20_N2
\output_block_unit|output_block_wm|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|WideOr1~1_combout\ = (!\output_block_unit|output_block_wm|wm_state.stall_wr_st~regout\ & !\output_block_unit|output_block_wm|wm_state.initiate_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|wm_state.stall_wr_st~regout\,
	datad => \output_block_unit|output_block_wm|wm_state.initiate_st~regout\,
	combout => \output_block_unit|output_block_wm|WideOr1~1_combout\);

-- Location: LCCOMB_X30_Y20_N16
\output_block_unit|output_block_wm|wm_state~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|wm_state~13_combout\ = (!\intercon|ERR_I_M3~combout\ & (!\intercon|STALL_I_M3~0_combout\ & ((\output_block_unit|output_block_wm|wm_state~12_combout\) # (!\output_block_unit|output_block_wm|WideOr1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|wm_state~12_combout\,
	datab => \intercon|ERR_I_M3~combout\,
	datac => \intercon|STALL_I_M3~0_combout\,
	datad => \output_block_unit|output_block_wm|WideOr1~1_combout\,
	combout => \output_block_unit|output_block_wm|wm_state~13_combout\);

-- Location: LCFF_X30_Y20_N17
\output_block_unit|output_block_wm|wm_state.write_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|wm_state~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|wm_state.write_st~regout\);

-- Location: LCCOMB_X33_Y20_N16
\intercon|we_sig~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|we_sig~0_combout\ = (\intercon|intercon_state.master_2_st~regout\ & (\tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\)) # (!\intercon|intercon_state.master_2_st~regout\ & 
-- ((\output_block_unit|output_block_wm|wm_state.write_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	datab => \intercon|intercon_state.master_2_st~regout\,
	datad => \output_block_unit|output_block_wm|wm_state.write_st~regout\,
	combout => \intercon|we_sig~0_combout\);

-- Location: LCCOMB_X34_Y20_N28
\rx_path_unit|wishbone_master_inst|wm_state~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~19_combout\ = (\rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & (((!\intercon|ERR_I_M1~0_combout\) # (!\intercon|intercon_state.master_1_st~regout\)) # 
-- (!\intercon|watchdog_timer_inst|timer_tick~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|watchdog_timer_inst|timer_tick~regout\,
	datab => \intercon|intercon_state.master_1_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datad => \intercon|ERR_I_M1~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~19_combout\);

-- Location: LCFF_X34_Y20_N29
\rx_path_unit|wishbone_master_inst|wm_state.initiate_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|wm_state~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\);

-- Location: LCCOMB_X31_Y20_N26
\rx_path_unit|wishbone_master_inst|STB_O~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|STB_O~0_combout\ = (\rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\) # ((\rx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\) # (\rx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\,
	datad => \rx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\,
	combout => \rx_path_unit|wishbone_master_inst|STB_O~0_combout\);

-- Location: LCCOMB_X31_Y20_N0
\rx_path_unit|wishbone_master_inst|wm_state~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~20_combout\ = (!\intercon|ERR_I_M1~combout\ & (\intercon|STALL_I_M1~0_combout\ & \rx_path_unit|wishbone_master_inst|STB_O~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|ERR_I_M1~combout\,
	datab => \intercon|STALL_I_M1~0_combout\,
	datad => \rx_path_unit|wishbone_master_inst|STB_O~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~20_combout\);

-- Location: LCFF_X31_Y20_N1
\rx_path_unit|wishbone_master_inst|wm_state.stall_wr_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|wm_state~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\);

-- Location: LCCOMB_X41_Y20_N26
\rx_path_unit|mp_dec_inst|len_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|len_reg[6]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_blk\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_blk\(6),
	combout => \rx_path_unit|mp_dec_inst|len_reg[6]~feeder_combout\);

-- Location: LCFF_X41_Y20_N27
\rx_path_unit|mp_dec_inst|len_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|len_reg[6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_reg\(6));

-- Location: LCCOMB_X33_Y19_N18
\rx_path_unit|wishbone_master_inst|len_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_reg[6]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_reg\(6),
	combout => \rx_path_unit|wishbone_master_inst|len_reg[6]~feeder_combout\);

-- Location: LCFF_X33_Y19_N19
\rx_path_unit|wishbone_master_inst|len_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_reg[6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_reg\(6));

-- Location: LCCOMB_X34_Y19_N14
\rx_path_unit|wishbone_master_inst|len_cnt[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_cnt[2]~14_combout\ = (\rx_path_unit|wishbone_master_inst|len_cnt\(2) & (\rx_path_unit|wishbone_master_inst|len_cnt[1]~12\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|len_cnt\(2) & 
-- (!\rx_path_unit|wishbone_master_inst|len_cnt[1]~12\ & VCC))
-- \rx_path_unit|wishbone_master_inst|len_cnt[2]~15\ = CARRY((\rx_path_unit|wishbone_master_inst|len_cnt\(2) & !\rx_path_unit|wishbone_master_inst|len_cnt[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|len_cnt\(2),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|len_cnt[1]~12\,
	combout => \rx_path_unit|wishbone_master_inst|len_cnt[2]~14_combout\,
	cout => \rx_path_unit|wishbone_master_inst|len_cnt[2]~15\);

-- Location: LCCOMB_X31_Y20_N6
\intercon|ERR_I_M1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|ERR_I_M1~combout\ = (\intercon|ERR_I_M1~0_combout\ & (\intercon|intercon_state.master_1_st~regout\ & \intercon|watchdog_timer_inst|timer_tick~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intercon|ERR_I_M1~0_combout\,
	datac => \intercon|intercon_state.master_1_st~regout\,
	datad => \intercon|watchdog_timer_inst|timer_tick~regout\,
	combout => \intercon|ERR_I_M1~combout\);

-- Location: LCCOMB_X33_Y20_N28
\rx_path_unit|wishbone_master_inst|wm_state~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~24_combout\ = (\intercon|ERR_I_M1~combout\) # ((!\rx_path_unit|mp_dec_inst|mp_done~regout\ & !\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|mp_done~regout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datad => \intercon|ERR_I_M1~combout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~24_combout\);

-- Location: LCCOMB_X40_Y20_N12
\rx_path_unit|mp_dec_inst|len_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|len_reg[2]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_blk\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_blk\(2),
	combout => \rx_path_unit|mp_dec_inst|len_reg[2]~feeder_combout\);

-- Location: LCFF_X40_Y20_N13
\rx_path_unit|mp_dec_inst|len_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|len_reg[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_reg\(2));

-- Location: LCCOMB_X40_Y20_N26
\rx_path_unit|wishbone_master_inst|len_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_reg[2]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_reg\(2),
	combout => \rx_path_unit|wishbone_master_inst|len_reg[2]~feeder_combout\);

-- Location: LCFF_X40_Y20_N27
\rx_path_unit|wishbone_master_inst|len_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_reg[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_reg\(2));

-- Location: LCCOMB_X40_Y20_N0
\rx_path_unit|mp_dec_inst|len_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|len_reg[1]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_blk\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_blk\(1),
	combout => \rx_path_unit|mp_dec_inst|len_reg[1]~feeder_combout\);

-- Location: LCFF_X40_Y20_N1
\rx_path_unit|mp_dec_inst|len_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|len_reg[1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_reg\(1));

-- Location: LCCOMB_X40_Y20_N28
\rx_path_unit|wishbone_master_inst|len_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_reg[1]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_reg\(1),
	combout => \rx_path_unit|wishbone_master_inst|len_reg[1]~feeder_combout\);

-- Location: LCFF_X40_Y20_N29
\rx_path_unit|wishbone_master_inst|len_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_reg[1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_reg\(1));

-- Location: LCCOMB_X33_Y19_N2
\rx_path_unit|wishbone_master_inst|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add0~2_combout\ = (\rx_path_unit|wishbone_master_inst|len_reg\(2) & (!\rx_path_unit|wishbone_master_inst|Add0~1\)) # (!\rx_path_unit|wishbone_master_inst|len_reg\(2) & ((\rx_path_unit|wishbone_master_inst|Add0~1\) # 
-- (GND)))
-- \rx_path_unit|wishbone_master_inst|Add0~3\ = CARRY((!\rx_path_unit|wishbone_master_inst|Add0~1\) # (!\rx_path_unit|wishbone_master_inst|len_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|len_reg\(2),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add0~1\,
	combout => \rx_path_unit|wishbone_master_inst|Add0~2_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add0~3\);

-- Location: LCCOMB_X32_Y19_N0
\rx_path_unit|wishbone_master_inst|ack_cnt[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ack_cnt[0]~9_combout\ = \rx_path_unit|wishbone_master_inst|ack_cnt\(0) $ (VCC)
-- \rx_path_unit|wishbone_master_inst|ack_cnt[0]~10\ = CARRY(\rx_path_unit|wishbone_master_inst|ack_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|ack_cnt\(0),
	datad => VCC,
	combout => \rx_path_unit|wishbone_master_inst|ack_cnt[0]~9_combout\,
	cout => \rx_path_unit|wishbone_master_inst|ack_cnt[0]~10\);

-- Location: LCCOMB_X32_Y19_N24
\rx_path_unit|wishbone_master_inst|ack_cnt[1]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27_combout\ = ((\intercon|slave_ack_sig~5_combout\ & \intercon|intercon_state.master_1_st~regout\)) # (!\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datac => \intercon|slave_ack_sig~5_combout\,
	datad => \intercon|intercon_state.master_1_st~regout\,
	combout => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27_combout\);

-- Location: LCFF_X32_Y19_N1
\rx_path_unit|wishbone_master_inst|ack_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ack_cnt[0]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ack_cnt\(0));

-- Location: LCCOMB_X32_Y19_N2
\rx_path_unit|wishbone_master_inst|ack_cnt[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ack_cnt[1]~11_combout\ = (\rx_path_unit|wishbone_master_inst|ack_cnt\(1) & (!\rx_path_unit|wishbone_master_inst|ack_cnt[0]~10\)) # (!\rx_path_unit|wishbone_master_inst|ack_cnt\(1) & 
-- ((\rx_path_unit|wishbone_master_inst|ack_cnt[0]~10\) # (GND)))
-- \rx_path_unit|wishbone_master_inst|ack_cnt[1]~12\ = CARRY((!\rx_path_unit|wishbone_master_inst|ack_cnt[0]~10\) # (!\rx_path_unit|wishbone_master_inst|ack_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|ack_cnt\(1),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|ack_cnt[0]~10\,
	combout => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~11_combout\,
	cout => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~12\);

-- Location: LCFF_X32_Y19_N3
\rx_path_unit|wishbone_master_inst|ack_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ack_cnt\(1));

-- Location: LCCOMB_X32_Y19_N4
\rx_path_unit|wishbone_master_inst|ack_cnt[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ack_cnt[2]~13_combout\ = (\rx_path_unit|wishbone_master_inst|ack_cnt\(2) & (\rx_path_unit|wishbone_master_inst|ack_cnt[1]~12\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|ack_cnt\(2) & 
-- (!\rx_path_unit|wishbone_master_inst|ack_cnt[1]~12\ & VCC))
-- \rx_path_unit|wishbone_master_inst|ack_cnt[2]~14\ = CARRY((\rx_path_unit|wishbone_master_inst|ack_cnt\(2) & !\rx_path_unit|wishbone_master_inst|ack_cnt[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|ack_cnt\(2),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~12\,
	combout => \rx_path_unit|wishbone_master_inst|ack_cnt[2]~13_combout\,
	cout => \rx_path_unit|wishbone_master_inst|ack_cnt[2]~14\);

-- Location: LCFF_X32_Y19_N5
\rx_path_unit|wishbone_master_inst|ack_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ack_cnt[2]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ack_cnt\(2));

-- Location: LCCOMB_X32_Y19_N6
\rx_path_unit|wishbone_master_inst|ack_cnt[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ack_cnt[3]~15_combout\ = (\rx_path_unit|wishbone_master_inst|ack_cnt\(3) & (!\rx_path_unit|wishbone_master_inst|ack_cnt[2]~14\)) # (!\rx_path_unit|wishbone_master_inst|ack_cnt\(3) & 
-- ((\rx_path_unit|wishbone_master_inst|ack_cnt[2]~14\) # (GND)))
-- \rx_path_unit|wishbone_master_inst|ack_cnt[3]~16\ = CARRY((!\rx_path_unit|wishbone_master_inst|ack_cnt[2]~14\) # (!\rx_path_unit|wishbone_master_inst|ack_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ack_cnt\(3),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|ack_cnt[2]~14\,
	combout => \rx_path_unit|wishbone_master_inst|ack_cnt[3]~15_combout\,
	cout => \rx_path_unit|wishbone_master_inst|ack_cnt[3]~16\);

-- Location: LCFF_X32_Y19_N7
\rx_path_unit|wishbone_master_inst|ack_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ack_cnt[3]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ack_cnt\(3));

-- Location: LCCOMB_X32_Y19_N28
\rx_path_unit|wishbone_master_inst|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Equal0~1_combout\ = (\rx_path_unit|wishbone_master_inst|Add0~4_combout\ & (\rx_path_unit|wishbone_master_inst|ack_cnt\(3) & (\rx_path_unit|wishbone_master_inst|Add0~2_combout\ $ 
-- (!\rx_path_unit|wishbone_master_inst|ack_cnt\(2))))) # (!\rx_path_unit|wishbone_master_inst|Add0~4_combout\ & (!\rx_path_unit|wishbone_master_inst|ack_cnt\(3) & (\rx_path_unit|wishbone_master_inst|Add0~2_combout\ $ 
-- (!\rx_path_unit|wishbone_master_inst|ack_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|Add0~4_combout\,
	datab => \rx_path_unit|wishbone_master_inst|Add0~2_combout\,
	datac => \rx_path_unit|wishbone_master_inst|ack_cnt\(2),
	datad => \rx_path_unit|wishbone_master_inst|ack_cnt\(3),
	combout => \rx_path_unit|wishbone_master_inst|Equal0~1_combout\);

-- Location: LCFF_X47_Y20_N31
\rx_path_unit|mp_dec_inst|len_blk[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|len_blk[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_blk\(7));

-- Location: LCCOMB_X41_Y20_N16
\rx_path_unit|mp_dec_inst|len_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|len_reg[7]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_blk\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_blk\(7),
	combout => \rx_path_unit|mp_dec_inst|len_reg[7]~feeder_combout\);

-- Location: LCFF_X41_Y20_N17
\rx_path_unit|mp_dec_inst|len_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|len_reg[7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_reg\(7));

-- Location: LCCOMB_X33_Y19_N28
\rx_path_unit|wishbone_master_inst|len_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_reg[7]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_reg\(7),
	combout => \rx_path_unit|wishbone_master_inst|len_reg[7]~feeder_combout\);

-- Location: LCFF_X33_Y19_N29
\rx_path_unit|wishbone_master_inst|len_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_reg[7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_reg\(7));

-- Location: LCFF_X47_Y20_N25
\rx_path_unit|mp_dec_inst|len_blk[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|len_blk[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_blk\(4));

-- Location: LCCOMB_X41_Y20_N22
\rx_path_unit|mp_dec_inst|len_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|len_reg[4]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_blk\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_blk\(4),
	combout => \rx_path_unit|mp_dec_inst|len_reg[4]~feeder_combout\);

-- Location: LCFF_X41_Y20_N23
\rx_path_unit|mp_dec_inst|len_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|len_reg[4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_reg\(4));

-- Location: LCCOMB_X33_Y19_N22
\rx_path_unit|wishbone_master_inst|len_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_reg[4]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_reg\(4),
	combout => \rx_path_unit|wishbone_master_inst|len_reg[4]~feeder_combout\);

-- Location: LCFF_X33_Y19_N23
\rx_path_unit|wishbone_master_inst|len_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_reg[4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_reg\(4));

-- Location: LCCOMB_X40_Y20_N10
\rx_path_unit|mp_dec_inst|len_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|len_reg[3]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_blk\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_blk\(3),
	combout => \rx_path_unit|mp_dec_inst|len_reg[3]~feeder_combout\);

-- Location: LCFF_X40_Y20_N11
\rx_path_unit|mp_dec_inst|len_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|len_reg[3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_reg\(3));

-- Location: LCCOMB_X40_Y20_N16
\rx_path_unit|wishbone_master_inst|len_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_reg[3]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_reg\(3),
	combout => \rx_path_unit|wishbone_master_inst|len_reg[3]~feeder_combout\);

-- Location: LCFF_X40_Y20_N17
\rx_path_unit|wishbone_master_inst|len_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_reg[3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_reg\(3));

-- Location: LCCOMB_X33_Y19_N6
\rx_path_unit|wishbone_master_inst|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add0~6_combout\ = (\rx_path_unit|wishbone_master_inst|len_reg\(4) & (!\rx_path_unit|wishbone_master_inst|Add0~5\)) # (!\rx_path_unit|wishbone_master_inst|len_reg\(4) & ((\rx_path_unit|wishbone_master_inst|Add0~5\) # 
-- (GND)))
-- \rx_path_unit|wishbone_master_inst|Add0~7\ = CARRY((!\rx_path_unit|wishbone_master_inst|Add0~5\) # (!\rx_path_unit|wishbone_master_inst|len_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|len_reg\(4),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add0~5\,
	combout => \rx_path_unit|wishbone_master_inst|Add0~6_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add0~7\);

-- Location: LCCOMB_X33_Y19_N8
\rx_path_unit|wishbone_master_inst|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add0~8_combout\ = (\rx_path_unit|wishbone_master_inst|len_reg\(5) & (\rx_path_unit|wishbone_master_inst|Add0~7\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|len_reg\(5) & (!\rx_path_unit|wishbone_master_inst|Add0~7\ 
-- & VCC))
-- \rx_path_unit|wishbone_master_inst|Add0~9\ = CARRY((\rx_path_unit|wishbone_master_inst|len_reg\(5) & !\rx_path_unit|wishbone_master_inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|len_reg\(5),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add0~7\,
	combout => \rx_path_unit|wishbone_master_inst|Add0~8_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add0~9\);

-- Location: LCCOMB_X33_Y19_N12
\rx_path_unit|wishbone_master_inst|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add0~12_combout\ = (\rx_path_unit|wishbone_master_inst|len_reg\(7) & (\rx_path_unit|wishbone_master_inst|Add0~11\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|len_reg\(7) & 
-- (!\rx_path_unit|wishbone_master_inst|Add0~11\ & VCC))
-- \rx_path_unit|wishbone_master_inst|Add0~13\ = CARRY((\rx_path_unit|wishbone_master_inst|len_reg\(7) & !\rx_path_unit|wishbone_master_inst|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|len_reg\(7),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add0~11\,
	combout => \rx_path_unit|wishbone_master_inst|Add0~12_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add0~13\);

-- Location: LCCOMB_X32_Y19_N8
\rx_path_unit|wishbone_master_inst|ack_cnt[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ack_cnt[4]~17_combout\ = (\rx_path_unit|wishbone_master_inst|ack_cnt\(4) & (\rx_path_unit|wishbone_master_inst|ack_cnt[3]~16\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|ack_cnt\(4) & 
-- (!\rx_path_unit|wishbone_master_inst|ack_cnt[3]~16\ & VCC))
-- \rx_path_unit|wishbone_master_inst|ack_cnt[4]~18\ = CARRY((\rx_path_unit|wishbone_master_inst|ack_cnt\(4) & !\rx_path_unit|wishbone_master_inst|ack_cnt[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|ack_cnt\(4),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|ack_cnt[3]~16\,
	combout => \rx_path_unit|wishbone_master_inst|ack_cnt[4]~17_combout\,
	cout => \rx_path_unit|wishbone_master_inst|ack_cnt[4]~18\);

-- Location: LCFF_X32_Y19_N9
\rx_path_unit|wishbone_master_inst|ack_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ack_cnt[4]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ack_cnt\(4));

-- Location: LCCOMB_X32_Y19_N12
\rx_path_unit|wishbone_master_inst|ack_cnt[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ack_cnt[6]~21_combout\ = (\rx_path_unit|wishbone_master_inst|ack_cnt\(6) & (\rx_path_unit|wishbone_master_inst|ack_cnt[5]~20\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|ack_cnt\(6) & 
-- (!\rx_path_unit|wishbone_master_inst|ack_cnt[5]~20\ & VCC))
-- \rx_path_unit|wishbone_master_inst|ack_cnt[6]~22\ = CARRY((\rx_path_unit|wishbone_master_inst|ack_cnt\(6) & !\rx_path_unit|wishbone_master_inst|ack_cnt[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ack_cnt\(6),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|ack_cnt[5]~20\,
	combout => \rx_path_unit|wishbone_master_inst|ack_cnt[6]~21_combout\,
	cout => \rx_path_unit|wishbone_master_inst|ack_cnt[6]~22\);

-- Location: LCFF_X32_Y19_N15
\rx_path_unit|wishbone_master_inst|ack_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ack_cnt[7]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ack_cnt\(7));

-- Location: LCFF_X32_Y19_N13
\rx_path_unit|wishbone_master_inst|ack_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ack_cnt[6]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ack_cnt\(6));

-- Location: LCCOMB_X32_Y19_N20
\rx_path_unit|wishbone_master_inst|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Equal0~3_combout\ = (\rx_path_unit|wishbone_master_inst|Add0~10_combout\ & (\rx_path_unit|wishbone_master_inst|ack_cnt\(6) & (\rx_path_unit|wishbone_master_inst|Add0~12_combout\ $ 
-- (!\rx_path_unit|wishbone_master_inst|ack_cnt\(7))))) # (!\rx_path_unit|wishbone_master_inst|Add0~10_combout\ & (!\rx_path_unit|wishbone_master_inst|ack_cnt\(6) & (\rx_path_unit|wishbone_master_inst|Add0~12_combout\ $ 
-- (!\rx_path_unit|wishbone_master_inst|ack_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|Add0~10_combout\,
	datab => \rx_path_unit|wishbone_master_inst|Add0~12_combout\,
	datac => \rx_path_unit|wishbone_master_inst|ack_cnt\(7),
	datad => \rx_path_unit|wishbone_master_inst|ack_cnt\(6),
	combout => \rx_path_unit|wishbone_master_inst|Equal0~3_combout\);

-- Location: LCCOMB_X32_Y19_N22
\rx_path_unit|wishbone_master_inst|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Equal0~2_combout\ = (\rx_path_unit|wishbone_master_inst|ack_cnt\(5) & (\rx_path_unit|wishbone_master_inst|Add0~8_combout\ & (\rx_path_unit|wishbone_master_inst|ack_cnt\(4) $ 
-- (!\rx_path_unit|wishbone_master_inst|Add0~6_combout\)))) # (!\rx_path_unit|wishbone_master_inst|ack_cnt\(5) & (!\rx_path_unit|wishbone_master_inst|Add0~8_combout\ & (\rx_path_unit|wishbone_master_inst|ack_cnt\(4) $ 
-- (!\rx_path_unit|wishbone_master_inst|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ack_cnt\(5),
	datab => \rx_path_unit|wishbone_master_inst|ack_cnt\(4),
	datac => \rx_path_unit|wishbone_master_inst|Add0~8_combout\,
	datad => \rx_path_unit|wishbone_master_inst|Add0~6_combout\,
	combout => \rx_path_unit|wishbone_master_inst|Equal0~2_combout\);

-- Location: LCCOMB_X32_Y19_N26
\rx_path_unit|wishbone_master_inst|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Equal0~4_combout\ = (\rx_path_unit|wishbone_master_inst|Equal0~0_combout\ & (\rx_path_unit|wishbone_master_inst|Equal0~1_combout\ & (\rx_path_unit|wishbone_master_inst|Equal0~3_combout\ & 
-- \rx_path_unit|wishbone_master_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|Equal0~0_combout\,
	datab => \rx_path_unit|wishbone_master_inst|Equal0~1_combout\,
	datac => \rx_path_unit|wishbone_master_inst|Equal0~3_combout\,
	datad => \rx_path_unit|wishbone_master_inst|Equal0~2_combout\,
	combout => \rx_path_unit|wishbone_master_inst|Equal0~4_combout\);

-- Location: LCCOMB_X33_Y19_N14
\rx_path_unit|wishbone_master_inst|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add0~14_combout\ = \rx_path_unit|wishbone_master_inst|Add0~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \rx_path_unit|wishbone_master_inst|Add0~13\,
	combout => \rx_path_unit|wishbone_master_inst|Add0~14_combout\);

-- Location: LCCOMB_X33_Y20_N14
\rx_path_unit|wishbone_master_inst|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Equal0~5_combout\ = (\rx_path_unit|wishbone_master_inst|Equal0~4_combout\ & (\rx_path_unit|wishbone_master_inst|ack_cnt\(8) $ (!\rx_path_unit|wishbone_master_inst|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ack_cnt\(8),
	datab => \rx_path_unit|wishbone_master_inst|Equal0~4_combout\,
	datac => \rx_path_unit|wishbone_master_inst|Add0~14_combout\,
	combout => \rx_path_unit|wishbone_master_inst|Equal0~5_combout\);

-- Location: LCCOMB_X33_Y20_N4
\rx_path_unit|wishbone_master_inst|wm_state~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~13_combout\ = (\rx_path_unit|wishbone_master_inst|Equal1~5_combout\ & (((\intercon|intercon_state.master_1_st~regout\ & !\intercon|slave_stall_sig~2_combout\)) # (!\intercon|intercon_state.idle_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.master_1_st~regout\,
	datab => \intercon|intercon_state.idle_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|Equal1~5_combout\,
	datad => \intercon|slave_stall_sig~2_combout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~13_combout\);

-- Location: LCCOMB_X33_Y20_N26
\rx_path_unit|wishbone_master_inst|wm_state~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~12_combout\ = (\rx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\ & ((\rx_path_unit|wishbone_master_inst|ack_cnt\(8) $ (\rx_path_unit|wishbone_master_inst|Add0~14_combout\)) # 
-- (!\rx_path_unit|wishbone_master_inst|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ack_cnt\(8),
	datab => \rx_path_unit|wishbone_master_inst|Equal0~4_combout\,
	datac => \rx_path_unit|wishbone_master_inst|Add0~14_combout\,
	datad => \rx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~12_combout\);

-- Location: LCCOMB_X33_Y20_N6
\rx_path_unit|wishbone_master_inst|wm_state~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~14_combout\ = (!\intercon|ERR_I_M1~combout\ & ((\rx_path_unit|wishbone_master_inst|wm_state~12_combout\) # ((\rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\ & 
-- \rx_path_unit|wishbone_master_inst|wm_state~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|ERR_I_M1~combout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|wm_state~13_combout\,
	datad => \rx_path_unit|wishbone_master_inst|wm_state~12_combout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~14_combout\);

-- Location: LCFF_X33_Y20_N7
\rx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|wm_state~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\);

-- Location: LCCOMB_X33_Y20_N0
\rx_path_unit|wishbone_master_inst|wm_state~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~25_combout\ = (!\rx_path_unit|wishbone_master_inst|wm_state~24_combout\ & (((!\rx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\ & 
-- !\rx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\)) # (!\rx_path_unit|wishbone_master_inst|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state~24_combout\,
	datac => \rx_path_unit|wishbone_master_inst|Equal0~5_combout\,
	datad => \rx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~25_combout\);

-- Location: LCFF_X33_Y20_N1
\rx_path_unit|wishbone_master_inst|wm_state.idle_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|wm_state~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\);

-- Location: LCCOMB_X33_Y20_N18
\rx_path_unit|wishbone_master_inst|len_cnt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\ = (\rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\) # ((\rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\) # (!\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	datad => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	combout => \rx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\);

-- Location: LCFF_X34_Y19_N15
\rx_path_unit|wishbone_master_inst|len_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_cnt[2]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_cnt\(2));

-- Location: LCCOMB_X34_Y19_N18
\rx_path_unit|wishbone_master_inst|len_cnt[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_cnt[4]~18_combout\ = (\rx_path_unit|wishbone_master_inst|len_cnt\(4) & (\rx_path_unit|wishbone_master_inst|len_cnt[3]~17\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|len_cnt\(4) & 
-- (!\rx_path_unit|wishbone_master_inst|len_cnt[3]~17\ & VCC))
-- \rx_path_unit|wishbone_master_inst|len_cnt[4]~19\ = CARRY((\rx_path_unit|wishbone_master_inst|len_cnt\(4) & !\rx_path_unit|wishbone_master_inst|len_cnt[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|len_cnt\(4),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|len_cnt[3]~17\,
	combout => \rx_path_unit|wishbone_master_inst|len_cnt[4]~18_combout\,
	cout => \rx_path_unit|wishbone_master_inst|len_cnt[4]~19\);

-- Location: LCFF_X34_Y19_N19
\rx_path_unit|wishbone_master_inst|len_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_cnt[4]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_cnt\(4));

-- Location: LCCOMB_X34_Y19_N20
\rx_path_unit|wishbone_master_inst|len_cnt[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_cnt[5]~20_combout\ = (\rx_path_unit|wishbone_master_inst|len_cnt\(5) & (!\rx_path_unit|wishbone_master_inst|len_cnt[4]~19\)) # (!\rx_path_unit|wishbone_master_inst|len_cnt\(5) & 
-- ((\rx_path_unit|wishbone_master_inst|len_cnt[4]~19\) # (GND)))
-- \rx_path_unit|wishbone_master_inst|len_cnt[5]~21\ = CARRY((!\rx_path_unit|wishbone_master_inst|len_cnt[4]~19\) # (!\rx_path_unit|wishbone_master_inst|len_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|len_cnt\(5),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|len_cnt[4]~19\,
	combout => \rx_path_unit|wishbone_master_inst|len_cnt[5]~20_combout\,
	cout => \rx_path_unit|wishbone_master_inst|len_cnt[5]~21\);

-- Location: LCCOMB_X34_Y19_N22
\rx_path_unit|wishbone_master_inst|len_cnt[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_cnt[6]~22_combout\ = (\rx_path_unit|wishbone_master_inst|len_cnt\(6) & (\rx_path_unit|wishbone_master_inst|len_cnt[5]~21\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|len_cnt\(6) & 
-- (!\rx_path_unit|wishbone_master_inst|len_cnt[5]~21\ & VCC))
-- \rx_path_unit|wishbone_master_inst|len_cnt[6]~23\ = CARRY((\rx_path_unit|wishbone_master_inst|len_cnt\(6) & !\rx_path_unit|wishbone_master_inst|len_cnt[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|len_cnt\(6),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|len_cnt[5]~21\,
	combout => \rx_path_unit|wishbone_master_inst|len_cnt[6]~22_combout\,
	cout => \rx_path_unit|wishbone_master_inst|len_cnt[6]~23\);

-- Location: LCFF_X34_Y19_N23
\rx_path_unit|wishbone_master_inst|len_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_cnt[6]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_cnt\(6));

-- Location: LCCOMB_X34_Y19_N24
\rx_path_unit|wishbone_master_inst|len_cnt[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_cnt[7]~24_combout\ = (\rx_path_unit|wishbone_master_inst|len_cnt\(7) & (!\rx_path_unit|wishbone_master_inst|len_cnt[6]~23\)) # (!\rx_path_unit|wishbone_master_inst|len_cnt\(7) & 
-- ((\rx_path_unit|wishbone_master_inst|len_cnt[6]~23\) # (GND)))
-- \rx_path_unit|wishbone_master_inst|len_cnt[7]~25\ = CARRY((!\rx_path_unit|wishbone_master_inst|len_cnt[6]~23\) # (!\rx_path_unit|wishbone_master_inst|len_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|len_cnt\(7),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|len_cnt[6]~23\,
	combout => \rx_path_unit|wishbone_master_inst|len_cnt[7]~24_combout\,
	cout => \rx_path_unit|wishbone_master_inst|len_cnt[7]~25\);

-- Location: LCFF_X34_Y19_N25
\rx_path_unit|wishbone_master_inst|len_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_cnt[7]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_cnt\(7));

-- Location: LCCOMB_X34_Y19_N2
\rx_path_unit|wishbone_master_inst|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Equal1~4_combout\ = (\rx_path_unit|wishbone_master_inst|len_reg\(7) & (\rx_path_unit|wishbone_master_inst|len_cnt\(7) & (\rx_path_unit|wishbone_master_inst|len_reg\(6) $ 
-- (!\rx_path_unit|wishbone_master_inst|len_cnt\(6))))) # (!\rx_path_unit|wishbone_master_inst|len_reg\(7) & (!\rx_path_unit|wishbone_master_inst|len_cnt\(7) & (\rx_path_unit|wishbone_master_inst|len_reg\(6) $ 
-- (!\rx_path_unit|wishbone_master_inst|len_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|len_reg\(7),
	datab => \rx_path_unit|wishbone_master_inst|len_reg\(6),
	datac => \rx_path_unit|wishbone_master_inst|len_cnt\(7),
	datad => \rx_path_unit|wishbone_master_inst|len_cnt\(6),
	combout => \rx_path_unit|wishbone_master_inst|Equal1~4_combout\);

-- Location: LCCOMB_X41_Y20_N20
\rx_path_unit|mp_dec_inst|len_reg[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|len_reg[5]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_blk\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_blk\(5),
	combout => \rx_path_unit|mp_dec_inst|len_reg[5]~feeder_combout\);

-- Location: LCFF_X41_Y20_N21
\rx_path_unit|mp_dec_inst|len_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|len_reg[5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|len_reg\(5));

-- Location: LCCOMB_X33_Y19_N24
\rx_path_unit|wishbone_master_inst|len_reg[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_reg[5]~feeder_combout\ = \rx_path_unit|mp_dec_inst|len_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|len_reg\(5),
	combout => \rx_path_unit|wishbone_master_inst|len_reg[5]~feeder_combout\);

-- Location: LCFF_X33_Y19_N25
\rx_path_unit|wishbone_master_inst|len_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_reg[5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_reg\(5));

-- Location: LCFF_X34_Y19_N21
\rx_path_unit|wishbone_master_inst|len_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_cnt[5]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_cnt\(5));

-- Location: LCCOMB_X34_Y19_N8
\rx_path_unit|wishbone_master_inst|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Equal1~3_combout\ = (\rx_path_unit|wishbone_master_inst|len_reg\(4) & (\rx_path_unit|wishbone_master_inst|len_cnt\(4) & (\rx_path_unit|wishbone_master_inst|len_reg\(5) $ 
-- (!\rx_path_unit|wishbone_master_inst|len_cnt\(5))))) # (!\rx_path_unit|wishbone_master_inst|len_reg\(4) & (!\rx_path_unit|wishbone_master_inst|len_cnt\(4) & (\rx_path_unit|wishbone_master_inst|len_reg\(5) $ 
-- (!\rx_path_unit|wishbone_master_inst|len_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|len_reg\(4),
	datab => \rx_path_unit|wishbone_master_inst|len_reg\(5),
	datac => \rx_path_unit|wishbone_master_inst|len_cnt\(5),
	datad => \rx_path_unit|wishbone_master_inst|len_cnt\(4),
	combout => \rx_path_unit|wishbone_master_inst|Equal1~3_combout\);

-- Location: LCCOMB_X34_Y19_N26
\rx_path_unit|wishbone_master_inst|len_cnt[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|len_cnt[8]~26_combout\ = \rx_path_unit|wishbone_master_inst|len_cnt[7]~25\ $ (!\rx_path_unit|wishbone_master_inst|len_cnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|wishbone_master_inst|len_cnt\(8),
	cin => \rx_path_unit|wishbone_master_inst|len_cnt[7]~25\,
	combout => \rx_path_unit|wishbone_master_inst|len_cnt[8]~26_combout\);

-- Location: LCFF_X34_Y19_N27
\rx_path_unit|wishbone_master_inst|len_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|len_cnt[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \rx_path_unit|wishbone_master_inst|len_cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|len_cnt\(8));

-- Location: LCCOMB_X34_Y19_N0
\rx_path_unit|wishbone_master_inst|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Equal1~5_combout\ = (\rx_path_unit|wishbone_master_inst|Equal1~2_combout\ & (\rx_path_unit|wishbone_master_inst|Equal1~4_combout\ & (\rx_path_unit|wishbone_master_inst|Equal1~3_combout\ & 
-- !\rx_path_unit|wishbone_master_inst|len_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|Equal1~2_combout\,
	datab => \rx_path_unit|wishbone_master_inst|Equal1~4_combout\,
	datac => \rx_path_unit|wishbone_master_inst|Equal1~3_combout\,
	datad => \rx_path_unit|wishbone_master_inst|len_cnt\(8),
	combout => \rx_path_unit|wishbone_master_inst|Equal1~5_combout\);

-- Location: LCCOMB_X31_Y20_N28
\rx_path_unit|wishbone_master_inst|wm_state~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~17_combout\ = (\rx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\) # ((\rx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\) # 
-- ((\rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\ & !\rx_path_unit|wishbone_master_inst|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|Equal1~5_combout\,
	datad => \rx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~17_combout\);

-- Location: LCCOMB_X31_Y20_N10
\rx_path_unit|wishbone_master_inst|wm_state~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~18_combout\ = (!\intercon|ERR_I_M1~combout\ & (\rx_path_unit|wishbone_master_inst|wm_state~17_combout\ & !\intercon|STALL_I_M1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|ERR_I_M1~combout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state~17_combout\,
	datad => \intercon|STALL_I_M1~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~18_combout\);

-- Location: LCFF_X31_Y20_N11
\rx_path_unit|wishbone_master_inst|wm_state.write_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|wm_state~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\);

-- Location: LCFF_X33_Y20_N17
\intercon|we_sig\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|we_sig~0_combout\,
	sdata => \rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	sload => \intercon|intercon_state.master_1_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|we_sig~regout\);

-- Location: LCCOMB_X35_Y20_N4
\output_block_unit|output_block_wm|addr_reg[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|addr_reg[0]~8_combout\ = \output_block_unit|output_block_wm|addr_reg\(0) $ (VCC)
-- \output_block_unit|output_block_wm|addr_reg[0]~9\ = CARRY(\output_block_unit|output_block_wm|addr_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|addr_reg\(0),
	datad => VCC,
	combout => \output_block_unit|output_block_wm|addr_reg[0]~8_combout\,
	cout => \output_block_unit|output_block_wm|addr_reg[0]~9\);

-- Location: LCCOMB_X34_Y20_N30
\output_block_unit|output_block_wm|addr_reg[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|addr_reg[1]~24_combout\ = (\output_block_unit|output_block_wm|wm_state.write_st~regout\) # ((\output_block_unit|output_block_wm|wm_state.read_st~regout\) # ((!\output_block_unit|output_block_wm|wm_state.idle_st~regout\ & 
-- \output_block_unit|fsm_out_state.wm_request_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|wm_state.idle_st~regout\,
	datab => \output_block_unit|output_block_wm|wm_state.write_st~regout\,
	datac => \output_block_unit|output_block_wm|wm_state.read_st~regout\,
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|output_block_wm|addr_reg[1]~24_combout\);

-- Location: LCFF_X35_Y20_N5
\output_block_unit|output_block_wm|addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|addr_reg[0]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\,
	ena => \output_block_unit|output_block_wm|addr_reg[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|addr_reg\(0));

-- Location: LCCOMB_X35_Y20_N8
\output_block_unit|output_block_wm|addr_reg[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|addr_reg[2]~12_combout\ = (\output_block_unit|output_block_wm|addr_reg\(2) & (\output_block_unit|output_block_wm|addr_reg[1]~11\ $ (GND))) # (!\output_block_unit|output_block_wm|addr_reg\(2) & 
-- (!\output_block_unit|output_block_wm|addr_reg[1]~11\ & VCC))
-- \output_block_unit|output_block_wm|addr_reg[2]~13\ = CARRY((\output_block_unit|output_block_wm|addr_reg\(2) & !\output_block_unit|output_block_wm|addr_reg[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|addr_reg\(2),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|addr_reg[1]~11\,
	combout => \output_block_unit|output_block_wm|addr_reg[2]~12_combout\,
	cout => \output_block_unit|output_block_wm|addr_reg[2]~13\);

-- Location: LCFF_X35_Y20_N9
\output_block_unit|output_block_wm|addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|addr_reg[2]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\,
	ena => \output_block_unit|output_block_wm|addr_reg[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|addr_reg\(2));

-- Location: LCCOMB_X37_Y23_N0
\intercon|adr_sig~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|adr_sig~7_combout\ = (\intercon|intercon_state.master_2_st~regout\ & ((\tx_path_unit|wishbone_master_inst|addr_reg\(1)))) # (!\intercon|intercon_state.master_2_st~regout\ & (\output_block_unit|output_block_wm|addr_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|addr_reg\(1),
	datab => \intercon|intercon_state.master_2_st~regout\,
	datad => \tx_path_unit|wishbone_master_inst|addr_reg\(1),
	combout => \intercon|adr_sig~7_combout\);

-- Location: LCCOMB_X37_Y20_N14
\rx_path_unit|wishbone_master_inst|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add1~0_combout\ = \rx_path_unit|wishbone_master_inst|addr_reg\(0) $ (VCC)
-- \rx_path_unit|wishbone_master_inst|Add1~1\ = CARRY(\rx_path_unit|wishbone_master_inst|addr_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|addr_reg\(0),
	datad => VCC,
	combout => \rx_path_unit|wishbone_master_inst|Add1~0_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add1~1\);

-- Location: LCCOMB_X37_Y20_N16
\rx_path_unit|wishbone_master_inst|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add1~2_combout\ = (\rx_path_unit|wishbone_master_inst|addr_reg\(1) & (!\rx_path_unit|wishbone_master_inst|Add1~1\)) # (!\rx_path_unit|wishbone_master_inst|addr_reg\(1) & ((\rx_path_unit|wishbone_master_inst|Add1~1\) # 
-- (GND)))
-- \rx_path_unit|wishbone_master_inst|Add1~3\ = CARRY((!\rx_path_unit|wishbone_master_inst|Add1~1\) # (!\rx_path_unit|wishbone_master_inst|addr_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|addr_reg\(1),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add1~1\,
	combout => \rx_path_unit|wishbone_master_inst|Add1~2_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add1~3\);

-- Location: LCCOMB_X42_Y20_N6
\rx_path_unit|mp_dec_inst|addr_blk[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|addr_blk[1]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(1),
	combout => \rx_path_unit|mp_dec_inst|addr_blk[1]~feeder_combout\);

-- Location: LCCOMB_X46_Y20_N10
\rx_path_unit|mp_dec_inst|addr_blk[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|addr_blk[7]~0_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.addr_st~regout\ & \rx_path_unit|uart_rx_inst|valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|cur_st.addr_st~regout\,
	datad => \rx_path_unit|uart_rx_inst|valid~regout\,
	combout => \rx_path_unit|mp_dec_inst|addr_blk[7]~0_combout\);

-- Location: LCFF_X42_Y20_N7
\rx_path_unit|mp_dec_inst|addr_blk[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|addr_blk[1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|addr_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_blk\(1));

-- Location: LCCOMB_X41_Y20_N18
\rx_path_unit|mp_dec_inst|addr_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|addr_reg[1]~feeder_combout\ = \rx_path_unit|mp_dec_inst|addr_blk\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|addr_blk\(1),
	combout => \rx_path_unit|mp_dec_inst|addr_reg[1]~feeder_combout\);

-- Location: LCFF_X41_Y20_N19
\rx_path_unit|mp_dec_inst|addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|addr_reg[1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_reg\(1));

-- Location: LCCOMB_X37_Y20_N2
\rx_path_unit|wishbone_master_inst|addr_reg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|addr_reg~24_combout\ = (\rx_path_unit|mp_dec_inst|mp_done~regout\ & ((\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & (\rx_path_unit|wishbone_master_inst|Add1~2_combout\)) # 
-- (!\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & ((\rx_path_unit|mp_dec_inst|addr_reg\(1)))))) # (!\rx_path_unit|mp_dec_inst|mp_done~regout\ & (((\rx_path_unit|wishbone_master_inst|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|mp_done~regout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|Add1~2_combout\,
	datad => \rx_path_unit|mp_dec_inst|addr_reg\(1),
	combout => \rx_path_unit|wishbone_master_inst|addr_reg~24_combout\);

-- Location: LCCOMB_X33_Y20_N20
\rx_path_unit|wishbone_master_inst|addr_reg[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|addr_reg[3]~16_combout\ = (\rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\) # ((\rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\) # ((\rx_path_unit|mp_dec_inst|mp_done~regout\ & 
-- !\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|mp_done~regout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	datad => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	combout => \rx_path_unit|wishbone_master_inst|addr_reg[3]~16_combout\);

-- Location: LCFF_X37_Y20_N3
\rx_path_unit|wishbone_master_inst|addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|addr_reg~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|addr_reg[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|addr_reg\(1));

-- Location: LCFF_X37_Y23_N1
\intercon|adr_sig[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|adr_sig~7_combout\,
	sdata => \rx_path_unit|wishbone_master_inst|addr_reg\(1),
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	sload => \intercon|intercon_state.master_1_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|adr_sig\(1));

-- Location: LCCOMB_X32_Y21_N2
\intercon|CYC_I_S2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|CYC_I_S2~0_combout\ = (!\intercon|tga_sig\(0) & (!\intercon|tga_sig\(2) & (!\intercon|tga_sig\(3) & \intercon|tga_sig\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(0),
	datab => \intercon|tga_sig\(2),
	datac => \intercon|tga_sig\(3),
	datad => \intercon|tga_sig\(1),
	combout => \intercon|CYC_I_S2~0_combout\);

-- Location: LCCOMB_X32_Y20_N14
\intercon|CYC_I_S2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|CYC_I_S2~1_combout\ = (\intercon|cyc_sig~regout\ & \intercon|CYC_I_S2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|cyc_sig~regout\,
	datad => \intercon|CYC_I_S2~0_combout\,
	combout => \intercon|CYC_I_S2~1_combout\);

-- Location: LCFF_X32_Y20_N15
\tx_path_unit|bus_to_enc_fsm_inst|active_cycle_sample\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|CYC_I_S2~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|active_cycle_sample~regout\);

-- Location: LCCOMB_X27_Y22_N26
\tx_path_unit|tx_mpe_inst|req_crc_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|req_crc_proc~0_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & \tx_path_unit|tx_mpe_inst|Equal1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|Equal1~4_combout\,
	combout => \tx_path_unit|tx_mpe_inst|req_crc_proc~0_combout\);

-- Location: LCFF_X27_Y22_N27
\tx_path_unit|tx_mpe_inst|req_crc\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|req_crc_proc~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|req_crc~regout\);

-- Location: LCCOMB_X27_Y22_N0
\tx_path_unit|tx_crc_inst|crc_valid~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_crc_inst|crc_valid~feeder_combout\ = \tx_path_unit|tx_mpe_inst|req_crc~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|req_crc~regout\,
	combout => \tx_path_unit|tx_crc_inst|crc_valid~feeder_combout\);

-- Location: LCFF_X27_Y22_N1
\tx_path_unit|tx_crc_inst|crc_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_crc_inst|crc_valid~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_crc_inst|crc_valid~regout\);

-- Location: LCCOMB_X27_Y23_N4
\tx_path_unit|tx_mpe_inst|crc_ack_i~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|crc_ack_i~0_combout\ = (\tx_path_unit|tx_mpe_inst|crc_ack_i~regout\) # (\tx_path_unit|tx_crc_inst|crc_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_mpe_inst|crc_ack_i~regout\,
	datad => \tx_path_unit|tx_crc_inst|crc_valid~regout\,
	combout => \tx_path_unit|tx_mpe_inst|crc_ack_i~0_combout\);

-- Location: LCFF_X27_Y23_N5
\tx_path_unit|tx_mpe_inst|crc_ack_i\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|crc_ack_i~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|tx_mpe_inst|ALT_INV_cur_st.reg_crc_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|crc_ack_i~regout\);

-- Location: LCCOMB_X27_Y23_N14
\tx_path_unit|tx_mpe_inst|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector7~1_combout\ = (\tx_path_unit|tx_mpe_inst|Selector7~0_combout\ & ((\tx_path_unit|tx_mpe_inst|Equal1~4_combout\) # ((!\tx_path_unit|tx_mpe_inst|crc_ack_i~regout\ & \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|Selector7~0_combout\ & (!\tx_path_unit|tx_mpe_inst|crc_ack_i~regout\ & (\tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Selector7~0_combout\,
	datab => \tx_path_unit|tx_mpe_inst|crc_ack_i~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|Equal1~4_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector7~1_combout\);

-- Location: LCFF_X27_Y23_N15
\tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector7~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\);

-- Location: LCCOMB_X28_Y23_N14
\tx_path_unit|tx_mpe_inst|Selector21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector21~2_combout\ = (\tx_path_unit|tx_mpe_inst|blk_pos\(0) & (((!\tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\)))) # (!\tx_path_unit|tx_mpe_inst|blk_pos\(0) & (!\tx_path_unit|tx_mpe_inst|Selector21~1_combout\ & 
-- (\tx_path_unit|tx_mpe_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Selector21~1_combout\,
	datab => \tx_path_unit|tx_mpe_inst|Equal0~0_combout\,
	datac => \tx_path_unit|tx_mpe_inst|blk_pos\(0),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector21~2_combout\);

-- Location: LCFF_X28_Y23_N15
\tx_path_unit|tx_mpe_inst|blk_pos[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector21~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|blk_pos\(0));

-- Location: LCCOMB_X28_Y23_N2
\tx_path_unit|tx_mpe_inst|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector18~1_combout\ = (!\tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\ & (!\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & \tx_path_unit|tx_mpe_inst|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|Equal0~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector18~1_combout\);

-- Location: LCCOMB_X28_Y23_N18
\tx_path_unit|tx_mpe_inst|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector19~0_combout\ = (\tx_path_unit|tx_mpe_inst|Selector18~1_combout\ & (\tx_path_unit|tx_mpe_inst|blk_pos\(2) $ (((\tx_path_unit|tx_mpe_inst|blk_pos\(1) & !\tx_path_unit|tx_mpe_inst|blk_pos\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|blk_pos\(1),
	datab => \tx_path_unit|tx_mpe_inst|blk_pos\(0),
	datac => \tx_path_unit|tx_mpe_inst|blk_pos\(2),
	datad => \tx_path_unit|tx_mpe_inst|Selector18~1_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector19~0_combout\);

-- Location: LCCOMB_X28_Y23_N24
\tx_path_unit|tx_mpe_inst|blk_pos[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|blk_pos[3]~0_combout\ = (!\tx_path_unit|tx_mpe_inst|dout_valid_i~regout\ & (!\tx_path_unit|tx_fifo_inst|Equal3~0_combout\ & \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	datac => \tx_path_unit|tx_fifo_inst|Equal3~0_combout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|blk_pos[3]~0_combout\);

-- Location: LCFF_X28_Y23_N19
\tx_path_unit|tx_mpe_inst|blk_pos[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector19~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|blk_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|blk_pos\(2));

-- Location: LCCOMB_X28_Y23_N10
\tx_path_unit|tx_mpe_inst|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Add0~0_combout\ = \tx_path_unit|tx_mpe_inst|blk_pos\(3) $ (((\tx_path_unit|tx_mpe_inst|blk_pos\(1) & (!\tx_path_unit|tx_mpe_inst|blk_pos\(0) & \tx_path_unit|tx_mpe_inst|blk_pos\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|blk_pos\(1),
	datab => \tx_path_unit|tx_mpe_inst|blk_pos\(0),
	datac => \tx_path_unit|tx_mpe_inst|blk_pos\(3),
	datad => \tx_path_unit|tx_mpe_inst|blk_pos\(2),
	combout => \tx_path_unit|tx_mpe_inst|Add0~0_combout\);

-- Location: LCCOMB_X28_Y23_N8
\tx_path_unit|tx_mpe_inst|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector18~0_combout\ = (!\tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\ & (\tx_path_unit|tx_mpe_inst|Equal0~0_combout\ & (!\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & \tx_path_unit|tx_mpe_inst|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|Equal0~0_combout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|Add0~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector18~0_combout\);

-- Location: LCFF_X28_Y23_N9
\tx_path_unit|tx_mpe_inst|blk_pos[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector18~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|blk_pos[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|blk_pos\(3));

-- Location: LCCOMB_X28_Y23_N28
\tx_path_unit|tx_mpe_inst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Equal0~0_combout\ = (\tx_path_unit|tx_mpe_inst|blk_pos\(1)) # ((\tx_path_unit|tx_mpe_inst|blk_pos\(0)) # ((\tx_path_unit|tx_mpe_inst|blk_pos\(3)) # (\tx_path_unit|tx_mpe_inst|blk_pos\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|blk_pos\(1),
	datab => \tx_path_unit|tx_mpe_inst|blk_pos\(0),
	datac => \tx_path_unit|tx_mpe_inst|blk_pos\(3),
	datad => \tx_path_unit|tx_mpe_inst|blk_pos\(2),
	combout => \tx_path_unit|tx_mpe_inst|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y23_N2
\tx_path_unit|tx_mpe_inst|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector8~0_combout\ = (\tx_path_unit|tx_mpe_inst|crc_ack_i~regout\ & ((\tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\) # ((\tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\ & \tx_path_unit|tx_mpe_inst|Equal0~0_combout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|crc_ack_i~regout\ & (((\tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\ & \tx_path_unit|tx_mpe_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|crc_ack_i~regout\,
	datab => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|Equal0~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector8~0_combout\);

-- Location: LCFF_X27_Y23_N3
\tx_path_unit|tx_mpe_inst|cur_st.crc_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector8~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\);

-- Location: LCCOMB_X28_Y23_N26
\tx_path_unit|tx_mpe_inst|cur_st~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|cur_st~13_combout\ = (!\tx_path_unit|tx_mpe_inst|dout_valid_i~regout\ & (!\tx_path_unit|tx_fifo_inst|Equal3~0_combout\ & !\tx_path_unit|tx_mpe_inst|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	datac => \tx_path_unit|tx_fifo_inst|Equal3~0_combout\,
	datad => \tx_path_unit|tx_mpe_inst|Equal0~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|cur_st~13_combout\);

-- Location: LCFF_X25_Y23_N5
\tx_path_unit|tx_mpe_inst|cur_st.eof_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|cur_st~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\);

-- Location: LCCOMB_X28_Y23_N4
\tx_path_unit|tx_mpe_inst|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector3~0_combout\ = (\tx_path_unit|tx_mpe_inst|Equal0~0_combout\ & ((\tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\) # ((!\tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\ & \tx_path_unit|tx_mpe_inst|reg_ready_sig~regout\)))) 
-- # (!\tx_path_unit|tx_mpe_inst|Equal0~0_combout\ & (!\tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\ & ((\tx_path_unit|tx_mpe_inst|reg_ready_sig~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Equal0~0_combout\,
	datab => \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|reg_ready_sig~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector3~0_combout\);

-- Location: LCFF_X28_Y23_N5
\tx_path_unit|tx_mpe_inst|cur_st.sof_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector3~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\);

-- Location: LCCOMB_X32_Y22_N12
\tx_path_unit|wishbone_master_inst|wm_state~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~29_combout\ = (\tx_path_unit|wishbone_master_inst|wm_state~19_combout\ & (((!\intercon|watchdog_timer_inst|timer_tick~regout\) # (!\intercon|intercon_state.master_2_st~regout\)) # 
-- (!\intercon|ERR_I_M1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|wm_state~19_combout\,
	datab => \intercon|ERR_I_M1~0_combout\,
	datac => \intercon|intercon_state.master_2_st~regout\,
	datad => \intercon|watchdog_timer_inst|timer_tick~regout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~29_combout\);

-- Location: LCFF_X32_Y22_N13
\tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|wm_state~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\);

-- Location: LCFF_X32_Y23_N31
\tx_path_unit|wishbone_master_inst|get_acks_rd_st_sample\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|get_acks_rd_st_sample~regout\);

-- Location: LCCOMB_X31_Y20_N20
\tx_path_unit|wishbone_master_inst|wm_state~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~28_combout\ = (\tx_path_unit|wishbone_master_inst|wm_state~18_combout\ & (((!\intercon|watchdog_timer_inst|timer_tick~regout\) # (!\intercon|ERR_I_M1~0_combout\)) # 
-- (!\intercon|intercon_state.master_2_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|wm_state~18_combout\,
	datab => \intercon|intercon_state.master_2_st~regout\,
	datac => \intercon|ERR_I_M1~0_combout\,
	datad => \intercon|watchdog_timer_inst|timer_tick~regout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~28_combout\);

-- Location: LCFF_X31_Y20_N21
\tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|wm_state~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\);

-- Location: LCFF_X32_Y23_N5
\tx_path_unit|wishbone_master_inst|get_acks_wr_st_sample\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|get_acks_wr_st_sample~regout\);

-- Location: LCCOMB_X31_Y21_N4
\output_block_unit|fifo|mem~24feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~24feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \output_block_unit|fifo|mem~24feeder_combout\);

-- Location: LCFF_X31_Y21_N5
\output_block_unit|fifo|mem~24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem~24feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem~24_regout\);

-- Location: LCCOMB_X46_Y18_N20
\rx_path_unit|mp_dec_inst|dout[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|dout[0]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(0),
	combout => \rx_path_unit|mp_dec_inst|dout[0]~feeder_combout\);

-- Location: LCCOMB_X47_Y18_N12
\rx_path_unit|mp_dec_inst|write_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|write_en~0_combout\ = (\rx_path_unit|uart_rx_inst|valid~regout\ & \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|uart_rx_inst|valid~regout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	combout => \rx_path_unit|mp_dec_inst|write_en~0_combout\);

-- Location: LCFF_X46_Y18_N21
\rx_path_unit|mp_dec_inst|dout[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|dout[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|dout\(0));

-- Location: LCFF_X48_Y18_N29
\rx_path_unit|mp_dec_inst|write_addr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|w_addr\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|write_addr\(0));

-- Location: LCFF_X48_Y18_N27
\rx_path_unit|mp_dec_inst|write_addr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|w_addr\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|write_addr\(1));

-- Location: LCCOMB_X48_Y18_N6
\rx_path_unit|mp_dec_inst|w_addr~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|w_addr~6_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.data_st~regout\ & (\rx_path_unit|mp_dec_inst|Add1~4_combout\ & ((\rx_path_unit|mp_dec_inst|Equal3~0_combout\) # (\rx_path_unit|mp_dec_inst|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.data_st~regout\,
	datab => \rx_path_unit|mp_dec_inst|Equal3~0_combout\,
	datac => \rx_path_unit|mp_dec_inst|Add1~4_combout\,
	datad => \rx_path_unit|mp_dec_inst|Equal3~1_combout\,
	combout => \rx_path_unit|mp_dec_inst|w_addr~6_combout\);

-- Location: LCFF_X48_Y18_N7
\rx_path_unit|mp_dec_inst|w_addr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|w_addr~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|w_addr[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|w_addr\(2));

-- Location: LCFF_X48_Y18_N13
\rx_path_unit|mp_dec_inst|write_addr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|w_addr\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|write_addr\(2));

-- Location: LCFF_X48_Y18_N23
\rx_path_unit|mp_dec_inst|write_addr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|w_addr\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|write_addr\(3));

-- Location: LCFF_X48_Y18_N21
\rx_path_unit|mp_dec_inst|write_addr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|w_addr\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|write_addr\(4));

-- Location: LCFF_X48_Y18_N25
\rx_path_unit|mp_dec_inst|write_addr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|w_addr\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|write_addr\(5));

-- Location: LCFF_X48_Y18_N17
\rx_path_unit|mp_dec_inst|write_addr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|w_addr\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|write_addr\(6));

-- Location: LCFF_X48_Y18_N15
\rx_path_unit|mp_dec_inst|write_addr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|w_addr\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|write_addr\(7));

-- Location: LCFF_X51_Y18_N1
\rx_path_unit|wishbone_master_inst|ram_addr_sig[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ram_addr_sig~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(0));

-- Location: LCCOMB_X51_Y18_N14
\rx_path_unit|wishbone_master_inst|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add2~0_combout\ = \rx_path_unit|wishbone_master_inst|ram_addr_sig\(0) $ (VCC)
-- \rx_path_unit|wishbone_master_inst|Add2~1\ = CARRY(\rx_path_unit|wishbone_master_inst|ram_addr_sig\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(0),
	datad => VCC,
	combout => \rx_path_unit|wishbone_master_inst|Add2~0_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add2~1\);

-- Location: LCCOMB_X31_Y20_N8
\rx_path_unit|wishbone_master_inst|ram_addr_sig~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ = (\rx_path_unit|wishbone_master_inst|Equal1~5_combout\) # ((\intercon|STALL_I_M1~0_combout\) # (!\rx_path_unit|wishbone_master_inst|STB_O~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|Equal1~5_combout\,
	datab => \rx_path_unit|wishbone_master_inst|STB_O~0_combout\,
	datad => \intercon|STALL_I_M1~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\);

-- Location: LCCOMB_X51_Y18_N0
\rx_path_unit|wishbone_master_inst|ram_addr_sig~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ram_addr_sig~1_combout\ = (!\rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig\(0)))) # 
-- (!\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & (\rx_path_unit|wishbone_master_inst|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datab => \rx_path_unit|wishbone_master_inst|Add2~0_combout\,
	datac => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(0),
	datad => \rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|ram_addr_sig~1_combout\);

-- Location: LCFF_X51_Y18_N31
\rx_path_unit|wishbone_master_inst|ram_addr_sig[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ram_addr_sig~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(1));

-- Location: LCCOMB_X51_Y18_N30
\rx_path_unit|wishbone_master_inst|ram_addr_sig~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ram_addr_sig~2_combout\ = (!\rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig\(1)))) # 
-- (!\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & (\rx_path_unit|wishbone_master_inst|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|Add2~2_combout\,
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datac => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(1),
	datad => \rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|ram_addr_sig~2_combout\);

-- Location: LCFF_X51_Y18_N3
\rx_path_unit|wishbone_master_inst|ram_addr_sig[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ram_addr_sig~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(2));

-- Location: LCCOMB_X51_Y18_N18
\rx_path_unit|wishbone_master_inst|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add2~4_combout\ = (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(2) & (\rx_path_unit|wishbone_master_inst|Add2~3\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(2) & 
-- (!\rx_path_unit|wishbone_master_inst|Add2~3\ & VCC))
-- \rx_path_unit|wishbone_master_inst|Add2~5\ = CARRY((\rx_path_unit|wishbone_master_inst|ram_addr_sig\(2) & !\rx_path_unit|wishbone_master_inst|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(2),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add2~3\,
	combout => \rx_path_unit|wishbone_master_inst|Add2~4_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add2~5\);

-- Location: LCCOMB_X51_Y18_N2
\rx_path_unit|wishbone_master_inst|ram_addr_sig~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ram_addr_sig~3_combout\ = (!\rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig\(2)))) # 
-- (!\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & (\rx_path_unit|wishbone_master_inst|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datab => \rx_path_unit|wishbone_master_inst|Add2~4_combout\,
	datac => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(2),
	datad => \rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|ram_addr_sig~3_combout\);

-- Location: LCFF_X51_Y18_N13
\rx_path_unit|wishbone_master_inst|ram_addr_sig[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ram_addr_sig~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(3));

-- Location: LCCOMB_X51_Y18_N12
\rx_path_unit|wishbone_master_inst|ram_addr_sig~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ram_addr_sig~4_combout\ = (!\rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig\(3)))) # 
-- (!\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & (\rx_path_unit|wishbone_master_inst|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|Add2~6_combout\,
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datac => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(3),
	datad => \rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|ram_addr_sig~4_combout\);

-- Location: LCFF_X51_Y18_N9
\rx_path_unit|wishbone_master_inst|ram_addr_sig[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ram_addr_sig~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(4));

-- Location: LCCOMB_X51_Y18_N22
\rx_path_unit|wishbone_master_inst|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add2~8_combout\ = (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(4) & (\rx_path_unit|wishbone_master_inst|Add2~7\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(4) & 
-- (!\rx_path_unit|wishbone_master_inst|Add2~7\ & VCC))
-- \rx_path_unit|wishbone_master_inst|Add2~9\ = CARRY((\rx_path_unit|wishbone_master_inst|ram_addr_sig\(4) & !\rx_path_unit|wishbone_master_inst|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(4),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add2~7\,
	combout => \rx_path_unit|wishbone_master_inst|Add2~8_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add2~9\);

-- Location: LCCOMB_X51_Y18_N8
\rx_path_unit|wishbone_master_inst|ram_addr_sig~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ram_addr_sig~5_combout\ = (!\rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig\(4)))) # 
-- (!\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & (\rx_path_unit|wishbone_master_inst|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datab => \rx_path_unit|wishbone_master_inst|Add2~8_combout\,
	datac => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(4),
	datad => \rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|ram_addr_sig~5_combout\);

-- Location: LCFF_X51_Y18_N7
\rx_path_unit|wishbone_master_inst|ram_addr_sig[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ram_addr_sig~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(5));

-- Location: LCCOMB_X51_Y18_N6
\rx_path_unit|wishbone_master_inst|ram_addr_sig~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ram_addr_sig~6_combout\ = (!\rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig\(5)))) # 
-- (!\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & (\rx_path_unit|wishbone_master_inst|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|Add2~10_combout\,
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datac => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(5),
	datad => \rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|ram_addr_sig~6_combout\);

-- Location: LCFF_X51_Y18_N5
\rx_path_unit|wishbone_master_inst|ram_addr_sig[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ram_addr_sig~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(6));

-- Location: LCCOMB_X51_Y18_N26
\rx_path_unit|wishbone_master_inst|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add2~12_combout\ = (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(6) & (\rx_path_unit|wishbone_master_inst|Add2~11\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(6) & 
-- (!\rx_path_unit|wishbone_master_inst|Add2~11\ & VCC))
-- \rx_path_unit|wishbone_master_inst|Add2~13\ = CARRY((\rx_path_unit|wishbone_master_inst|ram_addr_sig\(6) & !\rx_path_unit|wishbone_master_inst|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(6),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add2~11\,
	combout => \rx_path_unit|wishbone_master_inst|Add2~12_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add2~13\);

-- Location: LCCOMB_X51_Y18_N4
\rx_path_unit|wishbone_master_inst|ram_addr_sig~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ram_addr_sig~7_combout\ = (!\rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig\(6)))) # 
-- (!\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & (\rx_path_unit|wishbone_master_inst|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datab => \rx_path_unit|wishbone_master_inst|Add2~12_combout\,
	datac => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(6),
	datad => \rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|ram_addr_sig~7_combout\);

-- Location: LCFF_X51_Y18_N11
\rx_path_unit|wishbone_master_inst|ram_addr_sig[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|ram_addr_sig~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(7));

-- Location: LCCOMB_X51_Y18_N28
\rx_path_unit|wishbone_master_inst|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add2~14_combout\ = \rx_path_unit|wishbone_master_inst|ram_addr_sig\(7) $ (\rx_path_unit|wishbone_master_inst|Add2~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(7),
	cin => \rx_path_unit|wishbone_master_inst|Add2~13\,
	combout => \rx_path_unit|wishbone_master_inst|Add2~14_combout\);

-- Location: LCCOMB_X51_Y18_N10
\rx_path_unit|wishbone_master_inst|ram_addr_sig~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|ram_addr_sig~8_combout\ = (!\rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & ((\rx_path_unit|wishbone_master_inst|ram_addr_sig\(7)))) # 
-- (!\rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\ & (\rx_path_unit|wishbone_master_inst|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datab => \rx_path_unit|wishbone_master_inst|Add2~14_combout\,
	datac => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(7),
	datad => \rx_path_unit|wishbone_master_inst|ram_addr_sig~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|ram_addr_sig~8_combout\);

-- Location: LCCOMB_X46_Y18_N18
\rx_path_unit|mp_dec_inst|dout[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|dout[1]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(1),
	combout => \rx_path_unit|mp_dec_inst|dout[1]~feeder_combout\);

-- Location: LCFF_X46_Y18_N19
\rx_path_unit|mp_dec_inst|dout[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|dout[1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|dout\(1));

-- Location: LCFF_X46_Y18_N11
\rx_path_unit|mp_dec_inst|dout[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|dout\(2));

-- Location: LCCOMB_X46_Y18_N0
\rx_path_unit|mp_dec_inst|dout[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|dout[3]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(3),
	combout => \rx_path_unit|mp_dec_inst|dout[3]~feeder_combout\);

-- Location: LCFF_X46_Y18_N1
\rx_path_unit|mp_dec_inst|dout[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|dout[3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|dout\(3));

-- Location: LCCOMB_X46_Y18_N22
\rx_path_unit|mp_dec_inst|dout[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|dout[4]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(4),
	combout => \rx_path_unit|mp_dec_inst|dout[4]~feeder_combout\);

-- Location: LCFF_X46_Y18_N23
\rx_path_unit|mp_dec_inst|dout[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|dout[4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|dout\(4));

-- Location: LCCOMB_X46_Y18_N28
\rx_path_unit|mp_dec_inst|dout[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|dout[5]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(5),
	combout => \rx_path_unit|mp_dec_inst|dout[5]~feeder_combout\);

-- Location: LCFF_X46_Y18_N29
\rx_path_unit|mp_dec_inst|dout[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|dout[5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|dout\(5));

-- Location: LCCOMB_X46_Y18_N2
\rx_path_unit|mp_dec_inst|dout[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|dout[6]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(6),
	combout => \rx_path_unit|mp_dec_inst|dout[6]~feeder_combout\);

-- Location: LCFF_X46_Y18_N3
\rx_path_unit|mp_dec_inst|dout[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|dout[6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|dout\(6));

-- Location: LCFF_X46_Y18_N9
\rx_path_unit|mp_dec_inst|dout[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|dout\(7));

-- Location: LCCOMB_X45_Y18_N2
\rx_path_unit|ram_simple_inst|data_out[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|data_out[7]~7_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a7\))) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- (\rx_path_unit|ram_simple_inst|ram_data~25_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|ram_data~25_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a7\,
	combout => \rx_path_unit|ram_simple_inst|data_out[7]~7_combout\);

-- Location: LCCOMB_X45_Y18_N14
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[24]~feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|dout\(7),
	combout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[24]~feeder_combout\);

-- Location: LCFF_X45_Y18_N15
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(24));

-- Location: LCFF_X50_Y18_N3
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|write_addr\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(15));

-- Location: LCCOMB_X50_Y18_N0
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[13]~feeder_combout\ = \rx_path_unit|mp_dec_inst|write_addr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|write_addr\(6),
	combout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[13]~feeder_combout\);

-- Location: LCFF_X50_Y18_N1
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(13));

-- Location: LCCOMB_X50_Y18_N2
\rx_path_unit|ram_simple_inst|ram_data~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~30_combout\ = (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(6) & (\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(13) & (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(7) $ 
-- (!\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(15))))) # (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(6) & (!\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(13) & (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(7) $ 
-- (!\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(6),
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(7),
	datac => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(15),
	datad => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(13),
	combout => \rx_path_unit|ram_simple_inst|ram_data~30_combout\);

-- Location: LCCOMB_X49_Y18_N14
\rx_path_unit|mp_dec_inst|write_en~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|write_en~feeder_combout\ = \rx_path_unit|mp_dec_inst|write_en~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|write_en~0_combout\,
	combout => \rx_path_unit|mp_dec_inst|write_en~feeder_combout\);

-- Location: LCFF_X49_Y18_N15
\rx_path_unit|mp_dec_inst|write_en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|write_en~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|write_en~regout\);

-- Location: LCFF_X50_Y18_N9
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|write_en~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(0));

-- Location: LCFF_X50_Y18_N23
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|write_addr\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(7));

-- Location: LCFF_X50_Y18_N27
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|write_addr\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(3));

-- Location: LCCOMB_X50_Y18_N26
\rx_path_unit|ram_simple_inst|ram_data~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~26_combout\ = (\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(1) & (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(0) & (\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(3) $ 
-- (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(1))))) # (!\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(1) & (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(0) & (\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(3) $ 
-- (!\rx_path_unit|wishbone_master_inst|ram_addr_sig\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(1),
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(0),
	datac => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(3),
	datad => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(1),
	combout => \rx_path_unit|ram_simple_inst|ram_data~26_combout\);

-- Location: LCCOMB_X50_Y18_N22
\rx_path_unit|ram_simple_inst|ram_data~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~28_combout\ = (!\rx_path_unit|ram_simple_inst|ram_data~27_combout\ & (\rx_path_unit|ram_simple_inst|ram_data~26_combout\ & (\rx_path_unit|wishbone_master_inst|ram_addr_sig\(3) $ 
-- (!\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|ram_data~27_combout\,
	datab => \rx_path_unit|wishbone_master_inst|ram_addr_sig\(3),
	datac => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(7),
	datad => \rx_path_unit|ram_simple_inst|ram_data~26_combout\,
	combout => \rx_path_unit|ram_simple_inst|ram_data~28_combout\);

-- Location: LCCOMB_X50_Y18_N8
\rx_path_unit|ram_simple_inst|ram_data~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~31_combout\ = (\rx_path_unit|ram_simple_inst|ram_data~29_combout\ & (\rx_path_unit|ram_simple_inst|ram_data~30_combout\ & (\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(0) & 
-- \rx_path_unit|ram_simple_inst|ram_data~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|ram_data~29_combout\,
	datab => \rx_path_unit|ram_simple_inst|ram_data~30_combout\,
	datac => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(0),
	datad => \rx_path_unit|ram_simple_inst|ram_data~28_combout\,
	combout => \rx_path_unit|ram_simple_inst|ram_data~31_combout\);

-- Location: LCFF_X45_Y18_N3
\rx_path_unit|ram_simple_inst|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|data_out[7]~7_combout\,
	sdata => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(24),
	sload => \rx_path_unit|ram_simple_inst|ram_data~31_combout\,
	ena => \rx_path_unit|wishbone_master_inst|STB_O~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|data_out\(7));

-- Location: LCCOMB_X37_Y22_N12
\intercon|dat_sig~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|dat_sig~7_combout\ = (!\intercon|dat_sig[0]~0_combout\ & ((\intercon|intercon_state.master_1_st~regout\ & ((\rx_path_unit|ram_simple_inst|data_out\(7)))) # (!\intercon|intercon_state.master_1_st~regout\ & (\output_block_unit|Add6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add6~14_combout\,
	datab => \intercon|dat_sig[0]~0_combout\,
	datac => \rx_path_unit|ram_simple_inst|data_out\(7),
	datad => \intercon|intercon_state.master_1_st~regout\,
	combout => \intercon|dat_sig~7_combout\);

-- Location: LCFF_X37_Y22_N13
\intercon|dat_sig[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|dat_sig~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|dat_sig\(7));

-- Location: LCFF_X30_Y23_N19
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(7));

-- Location: LCCOMB_X32_Y20_N28
\tx_path_unit|bus_to_enc_fsm_inst|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|Selector1~1_combout\ = (\intercon|CYC_I_S2~1_combout\ & ((\tx_path_unit|bus_to_enc_fsm_inst|Selector1~0_combout\) # ((\intercon|stb_sig~regout\ & !\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.idle_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|stb_sig~regout\,
	datab => \tx_path_unit|bus_to_enc_fsm_inst|Selector1~0_combout\,
	datac => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.idle_st~regout\,
	datad => \intercon|CYC_I_S2~1_combout\,
	combout => \tx_path_unit|bus_to_enc_fsm_inst|Selector1~1_combout\);

-- Location: LCFF_X32_Y20_N29
\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.ws_read_req_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|bus_to_enc_fsm_inst|Selector1~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.ws_read_req_st~regout\);

-- Location: LCCOMB_X32_Y23_N12
\tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~feeder_combout\ = \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.ws_read_req_st~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.ws_read_req_st~regout\,
	combout => \tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~feeder_combout\);

-- Location: LCFF_X32_Y23_N13
\tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~regout\);

-- Location: LCCOMB_X32_Y23_N0
\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ = (\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\ & (!\tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & 
-- \tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\,
	datab => \tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datad => \tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~regout\,
	combout => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\);

-- Location: LCFF_X30_Y23_N17
\tx_path_unit|wishbone_master_inst|len_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_reg\(7));

-- Location: LCCOMB_X38_Y18_N30
\output_block_unit|requested_bytes~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes~9_combout\ = (!\output_block_unit|requested_bytes[0]~4_combout\ & ((\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|Add6~8_combout\))) # (!\output_block_unit|fsm_out_state.idle_st~regout\ & 
-- (\output_block_unit|fifo|count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.idle_st~regout\,
	datab => \output_block_unit|requested_bytes[0]~4_combout\,
	datac => \output_block_unit|fifo|count\(4),
	datad => \output_block_unit|Add6~8_combout\,
	combout => \output_block_unit|requested_bytes~9_combout\);

-- Location: LCFF_X38_Y18_N31
\output_block_unit|requested_bytes[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|requested_bytes~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|requested_bytes[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|requested_bytes\(4));

-- Location: LCCOMB_X37_Y18_N4
\output_block_unit|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add6~4_combout\ = (\output_block_unit|requested_bytes\(2) & ((GND) # (!\output_block_unit|Add6~3\))) # (!\output_block_unit|requested_bytes\(2) & (\output_block_unit|Add6~3\ $ (GND)))
-- \output_block_unit|Add6~5\ = CARRY((\output_block_unit|requested_bytes\(2)) # (!\output_block_unit|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|requested_bytes\(2),
	datad => VCC,
	cin => \output_block_unit|Add6~3\,
	combout => \output_block_unit|Add6~4_combout\,
	cout => \output_block_unit|Add6~5\);

-- Location: LCCOMB_X37_Y18_N6
\output_block_unit|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add6~6_combout\ = (\output_block_unit|requested_bytes\(3) & (\output_block_unit|Add6~5\ & VCC)) # (!\output_block_unit|requested_bytes\(3) & (!\output_block_unit|Add6~5\))
-- \output_block_unit|Add6~7\ = CARRY((!\output_block_unit|requested_bytes\(3) & !\output_block_unit|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|requested_bytes\(3),
	datad => VCC,
	cin => \output_block_unit|Add6~5\,
	combout => \output_block_unit|Add6~6_combout\,
	cout => \output_block_unit|Add6~7\);

-- Location: LCCOMB_X37_Y18_N22
\output_block_unit|requested_bytes~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes~10_combout\ = (!\output_block_unit|requested_bytes[0]~4_combout\ & ((\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|Add6~6_combout\))) # (!\output_block_unit|fsm_out_state.idle_st~regout\ & 
-- (\output_block_unit|fifo|count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.idle_st~regout\,
	datab => \output_block_unit|requested_bytes[0]~4_combout\,
	datac => \output_block_unit|fifo|count\(3),
	datad => \output_block_unit|Add6~6_combout\,
	combout => \output_block_unit|requested_bytes~10_combout\);

-- Location: LCFF_X38_Y18_N29
\output_block_unit|requested_bytes[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|requested_bytes~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \output_block_unit|requested_bytes[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|requested_bytes\(3));

-- Location: LCCOMB_X37_Y18_N8
\output_block_unit|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add6~8_combout\ = (\output_block_unit|requested_bytes\(4) & ((GND) # (!\output_block_unit|Add6~7\))) # (!\output_block_unit|requested_bytes\(4) & (\output_block_unit|Add6~7\ $ (GND)))
-- \output_block_unit|Add6~9\ = CARRY((\output_block_unit|requested_bytes\(4)) # (!\output_block_unit|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|requested_bytes\(4),
	datad => VCC,
	cin => \output_block_unit|Add6~7\,
	combout => \output_block_unit|Add6~8_combout\,
	cout => \output_block_unit|Add6~9\);

-- Location: LCCOMB_X37_Y22_N10
\intercon|dat_sig~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|dat_sig~6_combout\ = (!\intercon|dat_sig[0]~0_combout\ & ((\intercon|intercon_state.master_1_st~regout\ & (\rx_path_unit|ram_simple_inst|data_out\(4))) # (!\intercon|intercon_state.master_1_st~regout\ & ((\output_block_unit|Add6~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|data_out\(4),
	datab => \intercon|dat_sig[0]~0_combout\,
	datac => \output_block_unit|Add6~8_combout\,
	datad => \intercon|intercon_state.master_1_st~regout\,
	combout => \intercon|dat_sig~6_combout\);

-- Location: LCFF_X37_Y22_N11
\intercon|dat_sig[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|dat_sig~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|dat_sig\(4));

-- Location: LCCOMB_X30_Y23_N0
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|len_reg[4]~feeder_combout\ = \intercon|dat_sig\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(4),
	combout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[4]~feeder_combout\);

-- Location: LCFF_X30_Y23_N1
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(4));

-- Location: LCFF_X30_Y23_N11
\tx_path_unit|wishbone_master_inst|len_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_reg\(4));

-- Location: LCCOMB_X45_Y18_N18
\rx_path_unit|ram_simple_inst|data_out[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|data_out[3]~3_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a3\))) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- (\rx_path_unit|ram_simple_inst|ram_data~21_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|ram_data~21_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a3\,
	combout => \rx_path_unit|ram_simple_inst|data_out[3]~3_combout\);

-- Location: LCCOMB_X45_Y18_N20
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[20]~feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|dout\(3),
	combout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[20]~feeder_combout\);

-- Location: LCFF_X45_Y18_N21
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(20));

-- Location: LCFF_X45_Y18_N19
\rx_path_unit|ram_simple_inst|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|data_out[3]~3_combout\,
	sdata => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(20),
	sload => \rx_path_unit|ram_simple_inst|ram_data~31_combout\,
	ena => \rx_path_unit|wishbone_master_inst|STB_O~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|data_out\(3));

-- Location: LCCOMB_X37_Y22_N20
\intercon|dat_sig~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|dat_sig~3_combout\ = (!\intercon|dat_sig[0]~0_combout\ & ((\intercon|intercon_state.master_1_st~regout\ & ((\rx_path_unit|ram_simple_inst|data_out\(3)))) # (!\intercon|intercon_state.master_1_st~regout\ & (\output_block_unit|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add6~6_combout\,
	datab => \intercon|dat_sig[0]~0_combout\,
	datac => \rx_path_unit|ram_simple_inst|data_out\(3),
	datad => \intercon|intercon_state.master_1_st~regout\,
	combout => \intercon|dat_sig~3_combout\);

-- Location: LCFF_X37_Y22_N21
\intercon|dat_sig[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|dat_sig~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|dat_sig\(3));

-- Location: LCFF_X30_Y23_N27
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(3));

-- Location: LCFF_X30_Y23_N9
\tx_path_unit|wishbone_master_inst|len_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_reg\(3));

-- Location: LCCOMB_X46_Y18_N30
\rx_path_unit|ram_simple_inst|ram_data~19feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~19feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|dout\(1),
	combout => \rx_path_unit|ram_simple_inst|ram_data~19feeder_combout\);

-- Location: LCCOMB_X50_Y18_N20
\rx_path_unit|ram_simple_inst|ram_data~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~33_combout\ = (!\rx_path_unit|mp_dec_inst|write_addr\(4) & (!\rx_path_unit|mp_dec_inst|write_addr\(2) & (!\rx_path_unit|mp_dec_inst|write_addr\(1) & !\rx_path_unit|mp_dec_inst|write_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|write_addr\(4),
	datab => \rx_path_unit|mp_dec_inst|write_addr\(2),
	datac => \rx_path_unit|mp_dec_inst|write_addr\(1),
	datad => \rx_path_unit|mp_dec_inst|write_addr\(3),
	combout => \rx_path_unit|ram_simple_inst|ram_data~33_combout\);

-- Location: LCCOMB_X50_Y18_N18
\rx_path_unit|ram_simple_inst|ram_data~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~32_combout\ = (!\rx_path_unit|mp_dec_inst|write_addr\(7) & (!\rx_path_unit|mp_dec_inst|write_addr\(6) & (\rx_path_unit|mp_dec_inst|write_en~regout\ & !\rx_path_unit|mp_dec_inst|write_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|write_addr\(7),
	datab => \rx_path_unit|mp_dec_inst|write_addr\(6),
	datac => \rx_path_unit|mp_dec_inst|write_en~regout\,
	datad => \rx_path_unit|mp_dec_inst|write_addr\(5),
	combout => \rx_path_unit|ram_simple_inst|ram_data~32_combout\);

-- Location: LCCOMB_X50_Y18_N10
\rx_path_unit|ram_simple_inst|ram_data~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~34_combout\ = (!\rx_path_unit|mp_dec_inst|write_addr\(0) & (\rx_path_unit|ram_simple_inst|ram_data~33_combout\ & \rx_path_unit|ram_simple_inst|ram_data~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|write_addr\(0),
	datac => \rx_path_unit|ram_simple_inst|ram_data~33_combout\,
	datad => \rx_path_unit|ram_simple_inst|ram_data~32_combout\,
	combout => \rx_path_unit|ram_simple_inst|ram_data~34_combout\);

-- Location: LCFF_X46_Y18_N31
\rx_path_unit|ram_simple_inst|ram_data~19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data~19feeder_combout\,
	ena => \rx_path_unit|ram_simple_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data~19_regout\);

-- Location: LCCOMB_X45_Y18_N30
\rx_path_unit|ram_simple_inst|data_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|data_out[1]~1_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a1\)) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- ((\rx_path_unit|ram_simple_inst|ram_data~19_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a1\,
	datab => \rx_path_unit|ram_simple_inst|ram_data~19_regout\,
	datad => \output_block_unit|fifo|mem~24_regout\,
	combout => \rx_path_unit|ram_simple_inst|data_out[1]~1_combout\);

-- Location: LCCOMB_X45_Y18_N4
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[18]~feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|dout\(1),
	combout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[18]~feeder_combout\);

-- Location: LCFF_X45_Y18_N5
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(18));

-- Location: LCFF_X45_Y18_N31
\rx_path_unit|ram_simple_inst|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|data_out[1]~1_combout\,
	sdata => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(18),
	sload => \rx_path_unit|ram_simple_inst|ram_data~31_combout\,
	ena => \rx_path_unit|wishbone_master_inst|STB_O~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|data_out\(1));

-- Location: LCCOMB_X37_Y22_N2
\intercon|dat_sig~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|dat_sig~2_combout\ = (!\intercon|dat_sig[0]~0_combout\ & ((\intercon|intercon_state.master_1_st~regout\ & ((\rx_path_unit|ram_simple_inst|data_out\(1)))) # (!\intercon|intercon_state.master_1_st~regout\ & (\output_block_unit|Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.master_1_st~regout\,
	datab => \intercon|dat_sig[0]~0_combout\,
	datac => \output_block_unit|Add6~2_combout\,
	datad => \rx_path_unit|ram_simple_inst|data_out\(1),
	combout => \intercon|dat_sig~2_combout\);

-- Location: LCFF_X37_Y22_N3
\intercon|dat_sig[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|dat_sig~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|dat_sig\(1));

-- Location: LCFF_X30_Y23_N29
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(1));

-- Location: LCFF_X30_Y23_N31
\tx_path_unit|wishbone_master_inst|len_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_reg\(1));

-- Location: LCCOMB_X30_Y23_N12
\tx_path_unit|wishbone_master_inst|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add0~8_combout\ = (\tx_path_unit|wishbone_master_inst|len_reg\(5) & (\tx_path_unit|wishbone_master_inst|Add0~7\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|len_reg\(5) & (!\tx_path_unit|wishbone_master_inst|Add0~7\ 
-- & VCC))
-- \tx_path_unit|wishbone_master_inst|Add0~9\ = CARRY((\tx_path_unit|wishbone_master_inst|len_reg\(5) & !\tx_path_unit|wishbone_master_inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|len_reg\(5),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|Add0~7\,
	combout => \tx_path_unit|wishbone_master_inst|Add0~8_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add0~9\);

-- Location: LCCOMB_X30_Y23_N14
\tx_path_unit|wishbone_master_inst|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add0~10_combout\ = (\tx_path_unit|wishbone_master_inst|len_reg\(6) & (!\tx_path_unit|wishbone_master_inst|Add0~9\)) # (!\tx_path_unit|wishbone_master_inst|len_reg\(6) & ((\tx_path_unit|wishbone_master_inst|Add0~9\) # 
-- (GND)))
-- \tx_path_unit|wishbone_master_inst|Add0~11\ = CARRY((!\tx_path_unit|wishbone_master_inst|Add0~9\) # (!\tx_path_unit|wishbone_master_inst|len_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|len_reg\(6),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|Add0~9\,
	combout => \tx_path_unit|wishbone_master_inst|Add0~10_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add0~11\);

-- Location: LCCOMB_X30_Y23_N16
\tx_path_unit|wishbone_master_inst|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add0~12_combout\ = (\tx_path_unit|wishbone_master_inst|len_reg\(7) & (\tx_path_unit|wishbone_master_inst|Add0~11\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|len_reg\(7) & 
-- (!\tx_path_unit|wishbone_master_inst|Add0~11\ & VCC))
-- \tx_path_unit|wishbone_master_inst|Add0~13\ = CARRY((\tx_path_unit|wishbone_master_inst|len_reg\(7) & !\tx_path_unit|wishbone_master_inst|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|len_reg\(7),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|Add0~11\,
	combout => \tx_path_unit|wishbone_master_inst|Add0~12_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add0~13\);

-- Location: LCCOMB_X30_Y23_N18
\tx_path_unit|wishbone_master_inst|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add0~14_combout\ = \tx_path_unit|wishbone_master_inst|Add0~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \tx_path_unit|wishbone_master_inst|Add0~13\,
	combout => \tx_path_unit|wishbone_master_inst|Add0~14_combout\);

-- Location: LCCOMB_X31_Y23_N0
\tx_path_unit|wishbone_master_inst|ack_cnt[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ack_cnt[0]~9_combout\ = \tx_path_unit|wishbone_master_inst|ack_cnt\(0) $ (VCC)
-- \tx_path_unit|wishbone_master_inst|ack_cnt[0]~10\ = CARRY(\tx_path_unit|wishbone_master_inst|ack_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|ack_cnt\(0),
	datad => VCC,
	combout => \tx_path_unit|wishbone_master_inst|ack_cnt[0]~9_combout\,
	cout => \tx_path_unit|wishbone_master_inst|ack_cnt[0]~10\);

-- Location: LCCOMB_X31_Y23_N18
\tx_path_unit|wishbone_master_inst|ack_cnt[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13_combout\ = ((\intercon|slave_ack_sig~5_combout\ & \intercon|intercon_state.master_2_st~regout\)) # (!\tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|slave_ack_sig~5_combout\,
	datab => \tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datac => \intercon|intercon_state.master_2_st~regout\,
	combout => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13_combout\);

-- Location: LCFF_X31_Y23_N1
\tx_path_unit|wishbone_master_inst|ack_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|ack_cnt[0]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|ack_cnt\(0));

-- Location: LCCOMB_X31_Y23_N2
\tx_path_unit|wishbone_master_inst|ack_cnt[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ack_cnt[1]~11_combout\ = (\tx_path_unit|wishbone_master_inst|ack_cnt\(1) & (!\tx_path_unit|wishbone_master_inst|ack_cnt[0]~10\)) # (!\tx_path_unit|wishbone_master_inst|ack_cnt\(1) & 
-- ((\tx_path_unit|wishbone_master_inst|ack_cnt[0]~10\) # (GND)))
-- \tx_path_unit|wishbone_master_inst|ack_cnt[1]~12\ = CARRY((!\tx_path_unit|wishbone_master_inst|ack_cnt[0]~10\) # (!\tx_path_unit|wishbone_master_inst|ack_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|ack_cnt\(1),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|ack_cnt[0]~10\,
	combout => \tx_path_unit|wishbone_master_inst|ack_cnt[1]~11_combout\,
	cout => \tx_path_unit|wishbone_master_inst|ack_cnt[1]~12\);

-- Location: LCFF_X31_Y23_N3
\tx_path_unit|wishbone_master_inst|ack_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|ack_cnt[1]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|ack_cnt\(1));

-- Location: LCCOMB_X31_Y23_N4
\tx_path_unit|wishbone_master_inst|ack_cnt[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ack_cnt[2]~14_combout\ = (\tx_path_unit|wishbone_master_inst|ack_cnt\(2) & (\tx_path_unit|wishbone_master_inst|ack_cnt[1]~12\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|ack_cnt\(2) & 
-- (!\tx_path_unit|wishbone_master_inst|ack_cnt[1]~12\ & VCC))
-- \tx_path_unit|wishbone_master_inst|ack_cnt[2]~15\ = CARRY((\tx_path_unit|wishbone_master_inst|ack_cnt\(2) & !\tx_path_unit|wishbone_master_inst|ack_cnt[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|ack_cnt\(2),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|ack_cnt[1]~12\,
	combout => \tx_path_unit|wishbone_master_inst|ack_cnt[2]~14_combout\,
	cout => \tx_path_unit|wishbone_master_inst|ack_cnt[2]~15\);

-- Location: LCFF_X31_Y23_N5
\tx_path_unit|wishbone_master_inst|ack_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|ack_cnt[2]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|ack_cnt\(2));

-- Location: LCCOMB_X31_Y23_N8
\tx_path_unit|wishbone_master_inst|ack_cnt[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ack_cnt[4]~18_combout\ = (\tx_path_unit|wishbone_master_inst|ack_cnt\(4) & (\tx_path_unit|wishbone_master_inst|ack_cnt[3]~17\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|ack_cnt\(4) & 
-- (!\tx_path_unit|wishbone_master_inst|ack_cnt[3]~17\ & VCC))
-- \tx_path_unit|wishbone_master_inst|ack_cnt[4]~19\ = CARRY((\tx_path_unit|wishbone_master_inst|ack_cnt\(4) & !\tx_path_unit|wishbone_master_inst|ack_cnt[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|ack_cnt\(4),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|ack_cnt[3]~17\,
	combout => \tx_path_unit|wishbone_master_inst|ack_cnt[4]~18_combout\,
	cout => \tx_path_unit|wishbone_master_inst|ack_cnt[4]~19\);

-- Location: LCFF_X31_Y23_N9
\tx_path_unit|wishbone_master_inst|ack_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|ack_cnt[4]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|ack_cnt\(4));

-- Location: LCCOMB_X31_Y23_N10
\tx_path_unit|wishbone_master_inst|ack_cnt[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ack_cnt[5]~20_combout\ = (\tx_path_unit|wishbone_master_inst|ack_cnt\(5) & (!\tx_path_unit|wishbone_master_inst|ack_cnt[4]~19\)) # (!\tx_path_unit|wishbone_master_inst|ack_cnt\(5) & 
-- ((\tx_path_unit|wishbone_master_inst|ack_cnt[4]~19\) # (GND)))
-- \tx_path_unit|wishbone_master_inst|ack_cnt[5]~21\ = CARRY((!\tx_path_unit|wishbone_master_inst|ack_cnt[4]~19\) # (!\tx_path_unit|wishbone_master_inst|ack_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|ack_cnt\(5),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|ack_cnt[4]~19\,
	combout => \tx_path_unit|wishbone_master_inst|ack_cnt[5]~20_combout\,
	cout => \tx_path_unit|wishbone_master_inst|ack_cnt[5]~21\);

-- Location: LCCOMB_X31_Y23_N14
\tx_path_unit|wishbone_master_inst|ack_cnt[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ack_cnt[7]~24_combout\ = (\tx_path_unit|wishbone_master_inst|ack_cnt\(7) & (!\tx_path_unit|wishbone_master_inst|ack_cnt[6]~23\)) # (!\tx_path_unit|wishbone_master_inst|ack_cnt\(7) & 
-- ((\tx_path_unit|wishbone_master_inst|ack_cnt[6]~23\) # (GND)))
-- \tx_path_unit|wishbone_master_inst|ack_cnt[7]~25\ = CARRY((!\tx_path_unit|wishbone_master_inst|ack_cnt[6]~23\) # (!\tx_path_unit|wishbone_master_inst|ack_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|ack_cnt\(7),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|ack_cnt[6]~23\,
	combout => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~24_combout\,
	cout => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~25\);

-- Location: LCFF_X31_Y23_N15
\tx_path_unit|wishbone_master_inst|ack_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|ack_cnt\(7));

-- Location: LCCOMB_X31_Y23_N16
\tx_path_unit|wishbone_master_inst|ack_cnt[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ack_cnt[8]~26_combout\ = \tx_path_unit|wishbone_master_inst|ack_cnt\(8) $ (!\tx_path_unit|wishbone_master_inst|ack_cnt[7]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|ack_cnt\(8),
	cin => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~25\,
	combout => \tx_path_unit|wishbone_master_inst|ack_cnt[8]~26_combout\);

-- Location: LCFF_X31_Y23_N17
\tx_path_unit|wishbone_master_inst|ack_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|ack_cnt[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|ack_cnt\(8));

-- Location: LCFF_X31_Y23_N11
\tx_path_unit|wishbone_master_inst|ack_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|ack_cnt[5]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|ALT_INV_wm_state.idle_st~regout\,
	ena => \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|ack_cnt\(5));

-- Location: LCCOMB_X31_Y23_N26
\tx_path_unit|wishbone_master_inst|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal0~2_combout\ = (\tx_path_unit|wishbone_master_inst|Add0~6_combout\ & (\tx_path_unit|wishbone_master_inst|ack_cnt\(4) & (\tx_path_unit|wishbone_master_inst|Add0~8_combout\ $ 
-- (!\tx_path_unit|wishbone_master_inst|ack_cnt\(5))))) # (!\tx_path_unit|wishbone_master_inst|Add0~6_combout\ & (!\tx_path_unit|wishbone_master_inst|ack_cnt\(4) & (\tx_path_unit|wishbone_master_inst|Add0~8_combout\ $ 
-- (!\tx_path_unit|wishbone_master_inst|ack_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|Add0~6_combout\,
	datab => \tx_path_unit|wishbone_master_inst|Add0~8_combout\,
	datac => \tx_path_unit|wishbone_master_inst|ack_cnt\(4),
	datad => \tx_path_unit|wishbone_master_inst|ack_cnt\(5),
	combout => \tx_path_unit|wishbone_master_inst|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y23_N20
\tx_path_unit|wishbone_master_inst|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal0~3_combout\ = (\tx_path_unit|wishbone_master_inst|ack_cnt\(6) & (\tx_path_unit|wishbone_master_inst|Add0~10_combout\ & (\tx_path_unit|wishbone_master_inst|Add0~12_combout\ $ 
-- (!\tx_path_unit|wishbone_master_inst|ack_cnt\(7))))) # (!\tx_path_unit|wishbone_master_inst|ack_cnt\(6) & (!\tx_path_unit|wishbone_master_inst|Add0~10_combout\ & (\tx_path_unit|wishbone_master_inst|Add0~12_combout\ $ 
-- (!\tx_path_unit|wishbone_master_inst|ack_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|ack_cnt\(6),
	datab => \tx_path_unit|wishbone_master_inst|Add0~12_combout\,
	datac => \tx_path_unit|wishbone_master_inst|ack_cnt\(7),
	datad => \tx_path_unit|wishbone_master_inst|Add0~10_combout\,
	combout => \tx_path_unit|wishbone_master_inst|Equal0~3_combout\);

-- Location: LCFF_X30_Y23_N5
\tx_path_unit|wishbone_master_inst|len_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|len_reg\(0));

-- Location: LCCOMB_X31_Y23_N30
\tx_path_unit|wishbone_master_inst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal0~0_combout\ = (\tx_path_unit|wishbone_master_inst|Add0~0_combout\ & (\tx_path_unit|wishbone_master_inst|ack_cnt\(1) & (\tx_path_unit|wishbone_master_inst|ack_cnt\(0) $ 
-- (\tx_path_unit|wishbone_master_inst|len_reg\(0))))) # (!\tx_path_unit|wishbone_master_inst|Add0~0_combout\ & (!\tx_path_unit|wishbone_master_inst|ack_cnt\(1) & (\tx_path_unit|wishbone_master_inst|ack_cnt\(0) $ 
-- (\tx_path_unit|wishbone_master_inst|len_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|Add0~0_combout\,
	datab => \tx_path_unit|wishbone_master_inst|ack_cnt\(0),
	datac => \tx_path_unit|wishbone_master_inst|len_reg\(0),
	datad => \tx_path_unit|wishbone_master_inst|ack_cnt\(1),
	combout => \tx_path_unit|wishbone_master_inst|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y23_N22
\tx_path_unit|wishbone_master_inst|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal0~4_combout\ = (\tx_path_unit|wishbone_master_inst|Equal0~1_combout\ & (\tx_path_unit|wishbone_master_inst|Equal0~2_combout\ & (\tx_path_unit|wishbone_master_inst|Equal0~3_combout\ & 
-- \tx_path_unit|wishbone_master_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|Equal0~1_combout\,
	datab => \tx_path_unit|wishbone_master_inst|Equal0~2_combout\,
	datac => \tx_path_unit|wishbone_master_inst|Equal0~3_combout\,
	datad => \tx_path_unit|wishbone_master_inst|Equal0~0_combout\,
	combout => \tx_path_unit|wishbone_master_inst|Equal0~4_combout\);

-- Location: LCCOMB_X31_Y23_N28
\tx_path_unit|wishbone_master_inst|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal0~5_combout\ = (\tx_path_unit|wishbone_master_inst|Equal0~4_combout\ & (\tx_path_unit|wishbone_master_inst|Add0~14_combout\ $ (!\tx_path_unit|wishbone_master_inst|ack_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|Add0~14_combout\,
	datac => \tx_path_unit|wishbone_master_inst|ack_cnt\(8),
	datad => \tx_path_unit|wishbone_master_inst|Equal0~4_combout\,
	combout => \tx_path_unit|wishbone_master_inst|Equal0~5_combout\);

-- Location: LCCOMB_X32_Y23_N20
\tx_path_unit|bus_to_enc_fsm_inst|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|Selector2~0_combout\ = (\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.ws_read_req_st~regout\) # ((!\tx_path_unit|wishbone_master_inst|wm_end~0_combout\ & \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|wm_end~0_combout\,
	datac => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\,
	datad => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.ws_read_req_st~regout\,
	combout => \tx_path_unit|bus_to_enc_fsm_inst|Selector2~0_combout\);

-- Location: LCFF_X32_Y23_N21
\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|bus_to_enc_fsm_inst|Selector2~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\);

-- Location: LCCOMB_X32_Y22_N2
\intercon|ERR_I_M2\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|ERR_I_M2~combout\ = (\intercon|ERR_I_M1~0_combout\ & (\intercon|intercon_state.master_2_st~regout\ & \intercon|watchdog_timer_inst|timer_tick~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intercon|ERR_I_M1~0_combout\,
	datac => \intercon|intercon_state.master_2_st~regout\,
	datad => \intercon|watchdog_timer_inst|timer_tick~regout\,
	combout => \intercon|ERR_I_M2~combout\);

-- Location: LCCOMB_X32_Y23_N10
\tx_path_unit|wishbone_master_inst|wm_state~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~26_combout\ = (\intercon|ERR_I_M2~combout\) # ((!\tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & ((!\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\) # 
-- (!\tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~regout\,
	datab => \tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datac => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\,
	datad => \intercon|ERR_I_M2~combout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~26_combout\);

-- Location: LCCOMB_X32_Y23_N22
\tx_path_unit|wishbone_master_inst|wm_state~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~27_combout\ = (!\tx_path_unit|wishbone_master_inst|wm_state~26_combout\ & (((!\tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\ & 
-- !\tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\)) # (!\tx_path_unit|wishbone_master_inst|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\,
	datab => \tx_path_unit|wishbone_master_inst|Equal0~5_combout\,
	datac => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_state~26_combout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~27_combout\);

-- Location: LCFF_X32_Y23_N23
\tx_path_unit|wishbone_master_inst|wm_state.idle_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|wm_state~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\);

-- Location: LCCOMB_X32_Y23_N4
\tx_path_unit|wishbone_master_inst|wm_end~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_end~0_combout\ = (!\tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & ((\tx_path_unit|wishbone_master_inst|get_acks_rd_st_sample~regout\) # 
-- (\tx_path_unit|wishbone_master_inst|get_acks_wr_st_sample~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|get_acks_rd_st_sample~regout\,
	datac => \tx_path_unit|wishbone_master_inst|get_acks_wr_st_sample~regout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_end~0_combout\);

-- Location: LCCOMB_X29_Y23_N24
\tx_path_unit|tx_mpe_inst|reg_ready_sig~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|reg_ready_sig~0_combout\ = (\tx_path_unit|wishbone_master_inst|wm_end~0_combout\) # ((!\tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\ & \tx_path_unit|tx_mpe_inst|reg_ready_sig~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|reg_ready_sig~regout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_end~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|reg_ready_sig~0_combout\);

-- Location: LCFF_X29_Y23_N25
\tx_path_unit|tx_mpe_inst|reg_ready_sig\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|reg_ready_sig~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|reg_ready_sig~regout\);

-- Location: LCCOMB_X28_Y23_N0
\tx_path_unit|tx_mpe_inst|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector2~0_combout\ = (\tx_path_unit|tx_mpe_inst|Equal0~0_combout\ & (((\tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\) # (\tx_path_unit|tx_mpe_inst|reg_ready_sig~regout\)))) # (!\tx_path_unit|tx_mpe_inst|Equal0~0_combout\ & 
-- (!\tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\ & ((\tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\) # (\tx_path_unit|tx_mpe_inst|reg_ready_sig~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Equal0~0_combout\,
	datab => \tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|reg_ready_sig~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector2~0_combout\);

-- Location: LCFF_X28_Y23_N1
\tx_path_unit|tx_mpe_inst|cur_st.idle_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector2~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\);

-- Location: LCCOMB_X32_Y23_N26
\tx_path_unit|tx_mpe_inst|mp_done_blink_done~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|mp_done_blink_done~feeder_combout\ = \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|mp_done_blink_done~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N22
\tx_path_unit|tx_mpe_inst|mp_done~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|mp_done~1_combout\ = (\tx_path_unit|tx_mpe_inst|mp_done_blink_done~regout\) # (((!\tx_path_unit|tx_mpe_inst|Equal0~0_combout\ & \tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\)) # 
-- (!\tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|mp_done_blink_done~regout\,
	datab => \tx_path_unit|tx_mpe_inst|Equal0~0_combout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|mp_done~1_combout\);

-- Location: LCFF_X32_Y23_N27
\tx_path_unit|tx_mpe_inst|mp_done_blink_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|mp_done_blink_done~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|mp_done~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|mp_done_blink_done~regout\);

-- Location: LCCOMB_X32_Y23_N2
\tx_path_unit|tx_mpe_inst|mp_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|mp_done~0_combout\ = (!\tx_path_unit|tx_mpe_inst|mp_done_blink_done~regout\ & \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_mpe_inst|mp_done_blink_done~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|mp_done~0_combout\);

-- Location: LCFF_X32_Y23_N3
\tx_path_unit|tx_mpe_inst|mp_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|mp_done~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|mp_done~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|mp_done~regout\);

-- Location: LCCOMB_X32_Y23_N14
\tx_path_unit|bus_to_enc_fsm_inst|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|Selector3~0_combout\ = (\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\ & ((\tx_path_unit|wishbone_master_inst|wm_end~0_combout\) # ((\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.sending_packet_st~regout\ & 
-- !\tx_path_unit|tx_mpe_inst|mp_done~regout\)))) # (!\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\ & (((\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.sending_packet_st~regout\ & !\tx_path_unit|tx_mpe_inst|mp_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\,
	datab => \tx_path_unit|wishbone_master_inst|wm_end~0_combout\,
	datac => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.sending_packet_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|mp_done~regout\,
	combout => \tx_path_unit|bus_to_enc_fsm_inst|Selector3~0_combout\);

-- Location: LCFF_X32_Y23_N15
\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.sending_packet_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|bus_to_enc_fsm_inst|Selector3~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.sending_packet_st~regout\);

-- Location: LCCOMB_X32_Y23_N8
\tx_path_unit|bus_to_enc_fsm_inst|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|Selector1~0_combout\ = (\tx_path_unit|tx_mpe_inst|mp_done~regout\ & \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.sending_packet_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|mp_done~regout\,
	datac => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.sending_packet_st~regout\,
	combout => \tx_path_unit|bus_to_enc_fsm_inst|Selector1~0_combout\);

-- Location: LCCOMB_X32_Y20_N24
\tx_path_unit|bus_to_enc_fsm_inst|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|Selector0~0_combout\ = (\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.idle_st~regout\ & (((\intercon|CYC_I_S2~1_combout\) # (!\tx_path_unit|bus_to_enc_fsm_inst|Selector1~0_combout\)))) # 
-- (!\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.idle_st~regout\ & (\intercon|stb_sig~regout\ & ((\intercon|CYC_I_S2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|stb_sig~regout\,
	datab => \tx_path_unit|bus_to_enc_fsm_inst|Selector1~0_combout\,
	datac => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.idle_st~regout\,
	datad => \intercon|CYC_I_S2~1_combout\,
	combout => \tx_path_unit|bus_to_enc_fsm_inst|Selector0~0_combout\);

-- Location: LCFF_X32_Y20_N25
\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.idle_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|bus_to_enc_fsm_inst|Selector0~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.idle_st~regout\);

-- Location: LCCOMB_X32_Y20_N22
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\ = (\intercon|cyc_sig~regout\ & (!\tx_path_unit|bus_to_enc_fsm_inst|active_cycle_sample~regout\ & (!\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.idle_st~regout\ & \intercon|CYC_I_S2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|cyc_sig~regout\,
	datab => \tx_path_unit|bus_to_enc_fsm_inst|active_cycle_sample~regout\,
	datac => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.idle_st~regout\,
	datad => \intercon|CYC_I_S2~0_combout\,
	combout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\);

-- Location: LCFF_X36_Y23_N15
\tx_path_unit|bus_to_enc_fsm_inst|addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|adr_sig\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(1));

-- Location: LCCOMB_X36_Y23_N4
\tx_path_unit|wishbone_master_inst|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add1~0_combout\ = \tx_path_unit|wishbone_master_inst|addr_reg\(0) $ (VCC)
-- \tx_path_unit|wishbone_master_inst|Add1~1\ = CARRY(\tx_path_unit|wishbone_master_inst|addr_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|addr_reg\(0),
	datad => VCC,
	combout => \tx_path_unit|wishbone_master_inst|Add1~0_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add1~1\);

-- Location: LCCOMB_X36_Y20_N20
\intercon|adr_sig~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|adr_sig~5_combout\ = (\intercon|intercon_state.master_2_st~regout\ & ((\tx_path_unit|wishbone_master_inst|addr_reg\(0)))) # (!\intercon|intercon_state.master_2_st~regout\ & (\output_block_unit|output_block_wm|addr_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.master_2_st~regout\,
	datab => \output_block_unit|output_block_wm|addr_reg\(0),
	datad => \tx_path_unit|wishbone_master_inst|addr_reg\(0),
	combout => \intercon|adr_sig~5_combout\);

-- Location: LCCOMB_X42_Y20_N2
\rx_path_unit|mp_dec_inst|addr_blk[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|addr_blk[0]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(0),
	combout => \rx_path_unit|mp_dec_inst|addr_blk[0]~feeder_combout\);

-- Location: LCFF_X42_Y20_N3
\rx_path_unit|mp_dec_inst|addr_blk[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|addr_blk[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|addr_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_blk\(0));

-- Location: LCCOMB_X41_Y20_N10
\rx_path_unit|mp_dec_inst|addr_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|addr_reg[0]~feeder_combout\ = \rx_path_unit|mp_dec_inst|addr_blk\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|addr_blk\(0),
	combout => \rx_path_unit|mp_dec_inst|addr_reg[0]~feeder_combout\);

-- Location: LCFF_X41_Y20_N11
\rx_path_unit|mp_dec_inst|addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|addr_reg[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_reg\(0));

-- Location: LCCOMB_X37_Y20_N6
\rx_path_unit|wishbone_master_inst|addr_reg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|addr_reg~22_combout\ = (\rx_path_unit|mp_dec_inst|mp_done~regout\ & ((\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & (\rx_path_unit|wishbone_master_inst|Add1~0_combout\)) # 
-- (!\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & ((\rx_path_unit|mp_dec_inst|addr_reg\(0)))))) # (!\rx_path_unit|mp_dec_inst|mp_done~regout\ & (((\rx_path_unit|wishbone_master_inst|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|mp_done~regout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|Add1~0_combout\,
	datad => \rx_path_unit|mp_dec_inst|addr_reg\(0),
	combout => \rx_path_unit|wishbone_master_inst|addr_reg~22_combout\);

-- Location: LCFF_X37_Y20_N7
\rx_path_unit|wishbone_master_inst|addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|addr_reg~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|addr_reg[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|addr_reg\(0));

-- Location: LCFF_X36_Y20_N21
\intercon|adr_sig[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|adr_sig~5_combout\,
	sdata => \rx_path_unit|wishbone_master_inst|addr_reg\(0),
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	sload => \intercon|intercon_state.master_1_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|adr_sig\(0));

-- Location: LCFF_X36_Y23_N19
\tx_path_unit|bus_to_enc_fsm_inst|addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|adr_sig\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(0));

-- Location: LCCOMB_X36_Y23_N26
\tx_path_unit|wishbone_master_inst|addr_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_reg~6_combout\ = (\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(0)))) # (!\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & 
-- (\tx_path_unit|wishbone_master_inst|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datac => \tx_path_unit|wishbone_master_inst|Add1~0_combout\,
	datad => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(0),
	combout => \tx_path_unit|wishbone_master_inst|addr_reg~6_combout\);

-- Location: LCCOMB_X32_Y22_N30
\tx_path_unit|wishbone_master_inst|wm_state~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~23_combout\ = (!\intercon|ERR_I_M2~combout\ & (((!\intercon|slave_stall_sig~2_combout\ & \intercon|intercon_state.master_2_st~regout\)) # (!\intercon|intercon_state.idle_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.idle_st~regout\,
	datab => \intercon|slave_stall_sig~2_combout\,
	datac => \intercon|intercon_state.master_2_st~regout\,
	datad => \intercon|ERR_I_M2~combout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~23_combout\);

-- Location: LCCOMB_X32_Y22_N24
\tx_path_unit|wishbone_master_inst|wm_state~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~25_combout\ = (\tx_path_unit|wishbone_master_inst|wm_state~23_combout\ & (((!\tx_path_unit|wishbone_master_inst|Equal1~5_combout\ & \tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\)) # 
-- (!\tx_path_unit|wishbone_master_inst|wm_state~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|Equal1~5_combout\,
	datab => \tx_path_unit|wishbone_master_inst|wm_state~23_combout\,
	datac => \tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_state~16_combout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~25_combout\);

-- Location: LCFF_X32_Y22_N25
\tx_path_unit|wishbone_master_inst|wm_state.read_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|wm_state~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\);

-- Location: LCCOMB_X32_Y22_N8
\tx_path_unit|wishbone_master_inst|wm_state~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~22_combout\ = (\intercon|STALL_I_M2~0_combout\ & (!\intercon|ERR_I_M2~combout\ & ((\tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\) # 
-- (\tx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|STALL_I_M2~0_combout\,
	datab => \tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	datac => \tx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\,
	datad => \intercon|ERR_I_M2~combout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~22_combout\);

-- Location: LCFF_X32_Y22_N9
\tx_path_unit|wishbone_master_inst|wm_state.stall_wr_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|wm_state~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\);

-- Location: LCCOMB_X32_Y22_N18
\tx_path_unit|wishbone_master_inst|wm_state~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~24_combout\ = (\tx_path_unit|wishbone_master_inst|wm_state~23_combout\ & ((\tx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\) # ((!\tx_path_unit|wishbone_master_inst|Equal1~5_combout\ & 
-- \tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|Equal1~5_combout\,
	datab => \tx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\,
	datac => \tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_state~23_combout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~24_combout\);

-- Location: LCFF_X32_Y22_N19
\tx_path_unit|wishbone_master_inst|wm_state.write_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|wm_state~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\);

-- Location: LCCOMB_X32_Y23_N18
\tx_path_unit|wishbone_master_inst|addr_reg[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_reg[4]~1_combout\ = (\tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\) # ((\tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\) # 
-- (\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	datac => \tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	datad => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	combout => \tx_path_unit|wishbone_master_inst|addr_reg[4]~1_combout\);

-- Location: LCFF_X36_Y23_N27
\tx_path_unit|wishbone_master_inst|addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_reg~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|wishbone_master_inst|addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_reg\(0));

-- Location: LCCOMB_X36_Y23_N6
\tx_path_unit|wishbone_master_inst|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add1~2_combout\ = (\tx_path_unit|wishbone_master_inst|addr_reg\(1) & (!\tx_path_unit|wishbone_master_inst|Add1~1\)) # (!\tx_path_unit|wishbone_master_inst|addr_reg\(1) & ((\tx_path_unit|wishbone_master_inst|Add1~1\) # 
-- (GND)))
-- \tx_path_unit|wishbone_master_inst|Add1~3\ = CARRY((!\tx_path_unit|wishbone_master_inst|Add1~1\) # (!\tx_path_unit|wishbone_master_inst|addr_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|addr_reg\(1),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|Add1~1\,
	combout => \tx_path_unit|wishbone_master_inst|Add1~2_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add1~3\);

-- Location: LCCOMB_X36_Y23_N2
\tx_path_unit|wishbone_master_inst|addr_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_reg~8_combout\ = (\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & (\tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(1))) # (!\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & 
-- ((\tx_path_unit|wishbone_master_inst|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datac => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(1),
	datad => \tx_path_unit|wishbone_master_inst|Add1~2_combout\,
	combout => \tx_path_unit|wishbone_master_inst|addr_reg~8_combout\);

-- Location: LCFF_X36_Y23_N3
\tx_path_unit|wishbone_master_inst|addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_reg~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|wishbone_master_inst|addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_reg\(1));

-- Location: LCCOMB_X36_Y23_N8
\tx_path_unit|wishbone_master_inst|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Add1~4_combout\ = (\tx_path_unit|wishbone_master_inst|addr_reg\(2) & (\tx_path_unit|wishbone_master_inst|Add1~3\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|addr_reg\(2) & 
-- (!\tx_path_unit|wishbone_master_inst|Add1~3\ & VCC))
-- \tx_path_unit|wishbone_master_inst|Add1~5\ = CARRY((\tx_path_unit|wishbone_master_inst|addr_reg\(2) & !\tx_path_unit|wishbone_master_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|addr_reg\(2),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|Add1~3\,
	combout => \tx_path_unit|wishbone_master_inst|Add1~4_combout\,
	cout => \tx_path_unit|wishbone_master_inst|Add1~5\);

-- Location: LCFF_X36_Y23_N13
\tx_path_unit|bus_to_enc_fsm_inst|addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|adr_sig\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(2));

-- Location: LCCOMB_X36_Y23_N0
\tx_path_unit|wishbone_master_inst|addr_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_reg~7_combout\ = (\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & ((\tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(2)))) # (!\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & 
-- (\tx_path_unit|wishbone_master_inst|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datac => \tx_path_unit|wishbone_master_inst|Add1~4_combout\,
	datad => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(2),
	combout => \tx_path_unit|wishbone_master_inst|addr_reg~7_combout\);

-- Location: LCFF_X36_Y23_N1
\tx_path_unit|wishbone_master_inst|addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_reg~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|wishbone_master_inst|addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_reg\(2));

-- Location: LCCOMB_X36_Y20_N22
\intercon|adr_sig~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|adr_sig~6_combout\ = (\intercon|intercon_state.master_2_st~regout\ & ((\tx_path_unit|wishbone_master_inst|addr_reg\(2)))) # (!\intercon|intercon_state.master_2_st~regout\ & (\output_block_unit|output_block_wm|addr_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.master_2_st~regout\,
	datab => \output_block_unit|output_block_wm|addr_reg\(2),
	datad => \tx_path_unit|wishbone_master_inst|addr_reg\(2),
	combout => \intercon|adr_sig~6_combout\);

-- Location: LCCOMB_X37_Y20_N18
\rx_path_unit|wishbone_master_inst|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add1~4_combout\ = (\rx_path_unit|wishbone_master_inst|addr_reg\(2) & (\rx_path_unit|wishbone_master_inst|Add1~3\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|addr_reg\(2) & 
-- (!\rx_path_unit|wishbone_master_inst|Add1~3\ & VCC))
-- \rx_path_unit|wishbone_master_inst|Add1~5\ = CARRY((\rx_path_unit|wishbone_master_inst|addr_reg\(2) & !\rx_path_unit|wishbone_master_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|addr_reg\(2),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add1~3\,
	combout => \rx_path_unit|wishbone_master_inst|Add1~4_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add1~5\);

-- Location: LCCOMB_X42_Y20_N28
\rx_path_unit|mp_dec_inst|addr_blk[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|addr_blk[2]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(2),
	combout => \rx_path_unit|mp_dec_inst|addr_blk[2]~feeder_combout\);

-- Location: LCFF_X42_Y20_N29
\rx_path_unit|mp_dec_inst|addr_blk[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|addr_blk[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|addr_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_blk\(2));

-- Location: LCCOMB_X41_Y20_N4
\rx_path_unit|mp_dec_inst|addr_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|addr_reg[2]~feeder_combout\ = \rx_path_unit|mp_dec_inst|addr_blk\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|addr_blk\(2),
	combout => \rx_path_unit|mp_dec_inst|addr_reg[2]~feeder_combout\);

-- Location: LCFF_X41_Y20_N5
\rx_path_unit|mp_dec_inst|addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|addr_reg[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_reg\(2));

-- Location: LCCOMB_X37_Y20_N0
\rx_path_unit|wishbone_master_inst|addr_reg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|addr_reg~23_combout\ = (\rx_path_unit|mp_dec_inst|mp_done~regout\ & ((\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & (\rx_path_unit|wishbone_master_inst|Add1~4_combout\)) # 
-- (!\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & ((\rx_path_unit|mp_dec_inst|addr_reg\(2)))))) # (!\rx_path_unit|mp_dec_inst|mp_done~regout\ & (\rx_path_unit|wishbone_master_inst|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|mp_done~regout\,
	datab => \rx_path_unit|wishbone_master_inst|Add1~4_combout\,
	datac => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|addr_reg\(2),
	combout => \rx_path_unit|wishbone_master_inst|addr_reg~23_combout\);

-- Location: LCFF_X37_Y20_N1
\rx_path_unit|wishbone_master_inst|addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|addr_reg~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|addr_reg[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|addr_reg\(2));

-- Location: LCFF_X36_Y20_N23
\intercon|adr_sig[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|adr_sig~6_combout\,
	sdata => \rx_path_unit|wishbone_master_inst|addr_reg\(2),
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	sload => \intercon|intercon_state.master_1_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|adr_sig\(2));

-- Location: LCCOMB_X37_Y23_N18
\core_inst|core_registers_inst|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|Equal3~0_combout\ = (\core_inst|core_registers_inst|Equal0~1_combout\ & (!\intercon|adr_sig\(2) & (\intercon|adr_sig\(0) & \intercon|adr_sig\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|Equal0~1_combout\,
	datab => \intercon|adr_sig\(2),
	datac => \intercon|adr_sig\(0),
	datad => \intercon|adr_sig\(1),
	combout => \core_inst|core_registers_inst|Equal3~0_combout\);

-- Location: LCCOMB_X37_Y23_N6
\signal_generator_inst|registers_inst|valid_data_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|valid_data_out~2_combout\ = (\signal_generator_inst|registers_inst|valid_data_out~3_combout\ & (!\intercon|we_sig~regout\ & ((\core_inst|core_registers_inst|Equal3~0_combout\) # 
-- (!\signal_generator_inst|registers_inst|data_out[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	datab => \signal_generator_inst|registers_inst|valid_data_out~3_combout\,
	datac => \intercon|we_sig~regout\,
	datad => \core_inst|core_registers_inst|Equal3~0_combout\,
	combout => \signal_generator_inst|registers_inst|valid_data_out~2_combout\);

-- Location: LCFF_X33_Y23_N23
\signal_generator_inst|registers_inst|valid_data_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \signal_generator_inst|registers_inst|valid_data_out~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|valid_data_out~regout\);

-- Location: LCCOMB_X42_Y20_N4
\rx_path_unit|mp_dec_inst|type_blk[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|type_blk[0]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(0),
	combout => \rx_path_unit|mp_dec_inst|type_blk[0]~feeder_combout\);

-- Location: LCFF_X42_Y20_N5
\rx_path_unit|mp_dec_inst|type_blk[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|type_blk[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|type_blk[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_blk\(0));

-- Location: LCCOMB_X41_Y20_N24
\rx_path_unit|mp_dec_inst|type_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|type_reg[0]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_blk\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|type_blk\(0),
	combout => \rx_path_unit|mp_dec_inst|type_reg[0]~feeder_combout\);

-- Location: LCFF_X41_Y20_N25
\rx_path_unit|mp_dec_inst|type_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|type_reg[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_reg\(0));

-- Location: LCCOMB_X40_Y20_N24
\rx_path_unit|wishbone_master_inst|type_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|type_reg[0]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|type_reg\(0),
	combout => \rx_path_unit|wishbone_master_inst|type_reg[0]~feeder_combout\);

-- Location: LCFF_X40_Y20_N25
\rx_path_unit|wishbone_master_inst|type_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|type_reg[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|type_reg\(0));

-- Location: LCCOMB_X34_Y20_N4
\intercon|tga_sig~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|tga_sig~4_combout\ = (\intercon|intercon_state.master_1_st~regout\ & (\rx_path_unit|wishbone_master_inst|type_reg\(5))) # (!\intercon|intercon_state.master_1_st~regout\ & (((!\intercon|intercon_state.master_2_st~regout\ & 
-- \output_block_unit|output_block_wm|type_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|type_reg\(5),
	datab => \intercon|intercon_state.master_1_st~regout\,
	datac => \intercon|intercon_state.master_2_st~regout\,
	datad => \output_block_unit|output_block_wm|type_reg\(6),
	combout => \intercon|tga_sig~4_combout\);

-- Location: LCFF_X34_Y20_N5
\intercon|tga_sig[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|tga_sig~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|tga_sig\(5));

-- Location: LCCOMB_X35_Y23_N26
\tx_path_unit|bus_to_enc_fsm_inst|type_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|type_reg[0]~feeder_combout\ = \intercon|tga_sig\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|tga_sig\(5),
	combout => \tx_path_unit|bus_to_enc_fsm_inst|type_reg[0]~feeder_combout\);

-- Location: LCFF_X35_Y23_N27
\tx_path_unit|bus_to_enc_fsm_inst|type_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|bus_to_enc_fsm_inst|type_reg[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|type_reg\(0));

-- Location: LCCOMB_X35_Y23_N12
\tx_path_unit|wishbone_master_inst|type_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|type_reg[0]~feeder_combout\ = \tx_path_unit|bus_to_enc_fsm_inst|type_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|bus_to_enc_fsm_inst|type_reg\(0),
	combout => \tx_path_unit|wishbone_master_inst|type_reg[0]~feeder_combout\);

-- Location: LCFF_X35_Y23_N13
\tx_path_unit|wishbone_master_inst|type_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|type_reg[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|type_reg\(0));

-- Location: LCCOMB_X36_Y20_N28
\intercon|tga_sig~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|tga_sig~0_combout\ = (\intercon|intercon_state.master_1_st~regout\ & (((\rx_path_unit|wishbone_master_inst|type_reg\(0))))) # (!\intercon|intercon_state.master_1_st~regout\ & (\intercon|intercon_state.master_2_st~regout\ & 
-- ((\tx_path_unit|wishbone_master_inst|type_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.master_2_st~regout\,
	datab => \rx_path_unit|wishbone_master_inst|type_reg\(0),
	datac => \tx_path_unit|wishbone_master_inst|type_reg\(0),
	datad => \intercon|intercon_state.master_1_st~regout\,
	combout => \intercon|tga_sig~0_combout\);

-- Location: LCFF_X36_Y20_N29
\intercon|tga_sig[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|tga_sig~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|tga_sig\(0));

-- Location: LCCOMB_X33_Y23_N6
\intercon|slave_signal_router_mux_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|slave_signal_router_mux_proc~0_combout\ = (!\intercon|tga_sig\(3) & (!\intercon|tga_sig\(2) & (\intercon|tga_sig\(0) $ (\intercon|tga_sig\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(3),
	datab => \intercon|tga_sig\(2),
	datac => \intercon|tga_sig\(0),
	datad => \intercon|tga_sig\(1),
	combout => \intercon|slave_signal_router_mux_proc~0_combout\);

-- Location: LCCOMB_X33_Y23_N22
\intercon|slave_ack_sig~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|slave_ack_sig~1_combout\ = (!\intercon|slave_signal_router_mux_proc~0_combout\ & ((\intercon|Equal3~0_combout\ & ((\signal_generator_inst|registers_inst|valid_data_out~regout\))) # (!\intercon|Equal3~0_combout\ & 
-- (\output_block_unit|fifo|dout_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|Equal3~0_combout\,
	datab => \output_block_unit|fifo|dout_valid~regout\,
	datac => \signal_generator_inst|registers_inst|valid_data_out~regout\,
	datad => \intercon|slave_signal_router_mux_proc~0_combout\,
	combout => \intercon|slave_ack_sig~1_combout\);

-- Location: LCCOMB_X33_Y23_N28
\intercon|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|Equal2~0_combout\ = (!\intercon|tga_sig\(3) & (!\intercon|tga_sig\(2) & (\intercon|tga_sig\(0) & !\intercon|tga_sig\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(3),
	datab => \intercon|tga_sig\(2),
	datac => \intercon|tga_sig\(0),
	datad => \intercon|tga_sig\(1),
	combout => \intercon|Equal2~0_combout\);

-- Location: LCCOMB_X33_Y23_N30
\rx_path_unit|error_register_inst|valid_data_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|error_register_inst|valid_data_out~2_combout\ = (\core_inst|core_registers_inst|Equal0~3_combout\ & (\intercon|cyc_sig~regout\ & (\intercon|stb_sig~regout\ & \intercon|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|Equal0~3_combout\,
	datab => \intercon|cyc_sig~regout\,
	datac => \intercon|stb_sig~regout\,
	datad => \intercon|Equal2~0_combout\,
	combout => \rx_path_unit|error_register_inst|valid_data_out~2_combout\);

-- Location: LCFF_X33_Y23_N31
\rx_path_unit|error_register_inst|valid_data_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|error_register_inst|valid_data_out~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|error_register_inst|valid_data_out~regout\);

-- Location: LCCOMB_X33_Y23_N12
\intercon|slave_ack_sig~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|slave_ack_sig~0_combout\ = (\rx_path_unit|error_register_inst|valid_data_out~regout\ & \intercon|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|error_register_inst|valid_data_out~regout\,
	datad => \intercon|Equal2~0_combout\,
	combout => \intercon|slave_ack_sig~0_combout\);

-- Location: LCCOMB_X33_Y23_N8
\intercon|slave_ack_sig~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|slave_ack_sig~2_combout\ = (\intercon|we_sig~regout\ & (((\intercon|stb_sig~regout\)))) # (!\intercon|we_sig~regout\ & ((\intercon|slave_ack_sig~1_combout\) # ((\intercon|slave_ack_sig~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|we_sig~regout\,
	datab => \intercon|slave_ack_sig~1_combout\,
	datac => \intercon|stb_sig~regout\,
	datad => \intercon|slave_ack_sig~0_combout\,
	combout => \intercon|slave_ack_sig~2_combout\);

-- Location: LCCOMB_X33_Y21_N0
\output_block_unit|fifo_rd_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo_rd_en~0_combout\ = (\intercon|stb_sig~regout\ & \intercon|cyc_sig~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \intercon|stb_sig~regout\,
	datad => \intercon|cyc_sig~regout\,
	combout => \output_block_unit|fifo_rd_en~0_combout\);

-- Location: LCCOMB_X34_Y23_N26
\core_inst|core_registers_inst|valid_data_out~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|valid_data_out~3_combout\ = (\intercon|DAT_I_M1[4]~27_combout\ & (\intercon|cyc_sig~regout\ & (\intercon|stb_sig~regout\ & !\intercon|we_sig~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|DAT_I_M1[4]~27_combout\,
	datab => \intercon|cyc_sig~regout\,
	datac => \intercon|stb_sig~regout\,
	datad => \intercon|we_sig~regout\,
	combout => \core_inst|core_registers_inst|valid_data_out~3_combout\);

-- Location: LCCOMB_X37_Y23_N26
\core_inst|core_registers_inst|valid_data_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|valid_data_out~2_combout\ = (\core_inst|core_registers_inst|Equal0~1_combout\ & (\core_inst|core_registers_inst|valid_data_out~3_combout\ & ((!\intercon|adr_sig\(1)) # (!\intercon|adr_sig\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|Equal0~1_combout\,
	datab => \intercon|adr_sig\(2),
	datac => \core_inst|core_registers_inst|valid_data_out~3_combout\,
	datad => \intercon|adr_sig\(1),
	combout => \core_inst|core_registers_inst|valid_data_out~2_combout\);

-- Location: LCFF_X37_Y23_N27
\core_inst|core_registers_inst|valid_data_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|valid_data_out~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|valid_data_out~regout\);

-- Location: LCCOMB_X34_Y23_N2
\intercon|slave_ack_sig~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|slave_ack_sig~3_combout\ = (\intercon|DAT_I_M1[4]~27_combout\ & (!\intercon|we_sig~regout\ & (\intercon|cyc_sig~regout\ & \core_inst|core_registers_inst|valid_data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|DAT_I_M1[4]~27_combout\,
	datab => \intercon|we_sig~regout\,
	datac => \intercon|cyc_sig~regout\,
	datad => \core_inst|core_registers_inst|valid_data_out~regout\,
	combout => \intercon|slave_ack_sig~3_combout\);

-- Location: LCCOMB_X34_Y23_N20
\intercon|slave_ack_sig~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|slave_ack_sig~4_combout\ = (\intercon|slave_ack_sig~3_combout\) # ((\intercon|DAT_I_M1[4]~27_combout\ & (\intercon|we_sig~regout\ & \output_block_unit|fifo_rd_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|DAT_I_M1[4]~27_combout\,
	datab => \intercon|we_sig~regout\,
	datac => \output_block_unit|fifo_rd_en~0_combout\,
	datad => \intercon|slave_ack_sig~3_combout\,
	combout => \intercon|slave_ack_sig~4_combout\);

-- Location: LCCOMB_X33_Y23_N2
\intercon|slave_ack_sig~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|slave_ack_sig~5_combout\ = (\intercon|slave_signal_router_mux_proc~1_combout\ & (\intercon|cyc_sig~regout\ & (\intercon|slave_ack_sig~2_combout\))) # (!\intercon|slave_signal_router_mux_proc~1_combout\ & (((\intercon|slave_ack_sig~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|slave_signal_router_mux_proc~1_combout\,
	datab => \intercon|cyc_sig~regout\,
	datac => \intercon|slave_ack_sig~2_combout\,
	datad => \intercon|slave_ack_sig~4_combout\,
	combout => \intercon|slave_ack_sig~5_combout\);

-- Location: LCCOMB_X32_Y20_N4
\output_block_unit|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Selector2~0_combout\ = (\intercon|slave_ack_sig~5_combout\ & (\intercon|intercon_state.master_3_st~regout\ & ((!\intercon|slave_stall_sig~2_combout\) # (!\intercon|intercon_state.idle_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.idle_st~regout\,
	datab => \intercon|slave_ack_sig~5_combout\,
	datac => \intercon|intercon_state.master_3_st~regout\,
	datad => \intercon|slave_stall_sig~2_combout\,
	combout => \output_block_unit|Selector2~0_combout\);

-- Location: LCCOMB_X36_Y18_N30
\output_block_unit|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Selector2~1_combout\ = (\output_block_unit|fsm_out_state.wm_request_st~regout\ & ((\output_block_unit|Selector2~0_combout\) # ((\output_block_unit|fsm_out_state.send_data_st~regout\ & !\output_block_unit|Equal2~2_combout\)))) # 
-- (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & (((\output_block_unit|fsm_out_state.send_data_st~regout\ & !\output_block_unit|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datab => \output_block_unit|Selector2~0_combout\,
	datac => \output_block_unit|fsm_out_state.send_data_st~regout\,
	datad => \output_block_unit|Equal2~2_combout\,
	combout => \output_block_unit|Selector2~1_combout\);

-- Location: LCFF_X36_Y18_N31
\output_block_unit|fsm_out_state.send_data_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|Selector2~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fsm_out_state.send_data_st~regout\);

-- Location: LCCOMB_X36_Y18_N18
\output_block_unit|requested_bytes[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes[0]~6_combout\ = ((\intercon|stb_sig~regout\ & (!\intercon|Equal3~0_combout\ & \output_block_unit|fsm_out_state.send_data_st~regout\))) # (!\output_block_unit|fsm_out_state.idle_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|stb_sig~regout\,
	datab => \intercon|Equal3~0_combout\,
	datac => \output_block_unit|fsm_out_state.idle_st~regout\,
	datad => \output_block_unit|fsm_out_state.send_data_st~regout\,
	combout => \output_block_unit|requested_bytes[0]~6_combout\);

-- Location: LCFF_X38_Y18_N21
\output_block_unit|requested_bytes[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|requested_bytes~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|requested_bytes[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|requested_bytes\(1));

-- Location: LCCOMB_X38_Y18_N22
\output_block_unit|requested_bytes~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes~11_combout\ = (!\output_block_unit|requested_bytes[0]~4_combout\ & ((\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|Add6~4_combout\))) # (!\output_block_unit|fsm_out_state.idle_st~regout\ & 
-- (\output_block_unit|fifo|count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.idle_st~regout\,
	datab => \output_block_unit|fifo|count\(2),
	datac => \output_block_unit|Add6~4_combout\,
	datad => \output_block_unit|requested_bytes[0]~4_combout\,
	combout => \output_block_unit|requested_bytes~11_combout\);

-- Location: LCFF_X38_Y18_N23
\output_block_unit|requested_bytes[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|requested_bytes~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|requested_bytes[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|requested_bytes\(2));

-- Location: LCCOMB_X38_Y18_N28
\output_block_unit|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal2~1_combout\ = (!\output_block_unit|requested_bytes\(1) & (!\output_block_unit|requested_bytes\(2) & (!\output_block_unit|requested_bytes\(3) & !\output_block_unit|requested_bytes\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|requested_bytes\(1),
	datab => \output_block_unit|requested_bytes\(2),
	datac => \output_block_unit|requested_bytes\(3),
	datad => \output_block_unit|requested_bytes\(4),
	combout => \output_block_unit|Equal2~1_combout\);

-- Location: LCCOMB_X36_Y18_N4
\output_block_unit|requested_bytes~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes~1_combout\ = (!\intercon|Equal3~0_combout\ & (\intercon|stb_sig~regout\ & \output_block_unit|fsm_out_state.send_data_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intercon|Equal3~0_combout\,
	datac => \intercon|stb_sig~regout\,
	datad => \output_block_unit|fsm_out_state.send_data_st~regout\,
	combout => \output_block_unit|requested_bytes~1_combout\);

-- Location: LCCOMB_X37_Y18_N10
\output_block_unit|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add6~10_combout\ = (\output_block_unit|requested_bytes\(5) & (\output_block_unit|Add6~9\ & VCC)) # (!\output_block_unit|requested_bytes\(5) & (!\output_block_unit|Add6~9\))
-- \output_block_unit|Add6~11\ = CARRY((!\output_block_unit|requested_bytes\(5) & !\output_block_unit|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|requested_bytes\(5),
	datad => VCC,
	cin => \output_block_unit|Add6~9\,
	combout => \output_block_unit|Add6~10_combout\,
	cout => \output_block_unit|Add6~11\);

-- Location: LCCOMB_X37_Y18_N12
\output_block_unit|Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add6~12_combout\ = (\output_block_unit|requested_bytes\(6) & ((GND) # (!\output_block_unit|Add6~11\))) # (!\output_block_unit|requested_bytes\(6) & (\output_block_unit|Add6~11\ $ (GND)))
-- \output_block_unit|Add6~13\ = CARRY((\output_block_unit|requested_bytes\(6)) # (!\output_block_unit|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|requested_bytes\(6),
	datad => VCC,
	cin => \output_block_unit|Add6~11\,
	combout => \output_block_unit|Add6~12_combout\,
	cout => \output_block_unit|Add6~13\);

-- Location: LCCOMB_X36_Y18_N20
\output_block_unit|requested_bytes~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes~7_combout\ = (!\output_block_unit|requested_bytes[0]~4_combout\ & ((\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|Add6~12_combout\))) # (!\output_block_unit|fsm_out_state.idle_st~regout\ & 
-- (\output_block_unit|fifo|count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(6),
	datab => \output_block_unit|fsm_out_state.idle_st~regout\,
	datac => \output_block_unit|Add6~12_combout\,
	datad => \output_block_unit|requested_bytes[0]~4_combout\,
	combout => \output_block_unit|requested_bytes~7_combout\);

-- Location: LCFF_X37_Y18_N31
\output_block_unit|requested_bytes[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|requested_bytes~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \output_block_unit|requested_bytes[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|requested_bytes\(6));

-- Location: LCCOMB_X37_Y18_N14
\output_block_unit|Add6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add6~14_combout\ = (\output_block_unit|requested_bytes\(7) & (\output_block_unit|Add6~13\ & VCC)) # (!\output_block_unit|requested_bytes\(7) & (!\output_block_unit|Add6~13\))
-- \output_block_unit|Add6~15\ = CARRY((!\output_block_unit|requested_bytes\(7) & !\output_block_unit|Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|requested_bytes\(7),
	datad => VCC,
	cin => \output_block_unit|Add6~13\,
	combout => \output_block_unit|Add6~14_combout\,
	cout => \output_block_unit|Add6~15\);

-- Location: LCCOMB_X37_Y18_N28
\output_block_unit|requested_bytes~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes~5_combout\ = (!\output_block_unit|requested_bytes[0]~4_combout\ & ((\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|Add6~14_combout\))) # (!\output_block_unit|fsm_out_state.idle_st~regout\ & 
-- (\output_block_unit|fifo|count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|count\(7),
	datab => \output_block_unit|requested_bytes[0]~4_combout\,
	datac => \output_block_unit|Add6~14_combout\,
	datad => \output_block_unit|fsm_out_state.idle_st~regout\,
	combout => \output_block_unit|requested_bytes~5_combout\);

-- Location: LCFF_X37_Y18_N29
\output_block_unit|requested_bytes[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|requested_bytes~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|requested_bytes[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|requested_bytes\(7));

-- Location: LCCOMB_X36_Y18_N26
\output_block_unit|requested_bytes~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes~2_combout\ = (\output_block_unit|requested_bytes~1_combout\ & (!\output_block_unit|requested_bytes_to_send_proc~0_combout\ & (\output_block_unit|Add6~16_combout\))) # (!\output_block_unit|requested_bytes~1_combout\ & 
-- (((\output_block_unit|requested_bytes\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|requested_bytes_to_send_proc~0_combout\,
	datab => \output_block_unit|requested_bytes~1_combout\,
	datac => \output_block_unit|Add6~16_combout\,
	datad => \output_block_unit|requested_bytes\(8),
	combout => \output_block_unit|requested_bytes~2_combout\);

-- Location: LCCOMB_X36_Y18_N10
\output_block_unit|requested_bytes~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes~3_combout\ = (\output_block_unit|requested_bytes~0_combout\) # ((\output_block_unit|requested_bytes~2_combout\ & \output_block_unit|fsm_out_state.idle_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|requested_bytes~0_combout\,
	datab => \output_block_unit|requested_bytes~2_combout\,
	datac => \output_block_unit|fsm_out_state.idle_st~regout\,
	combout => \output_block_unit|requested_bytes~3_combout\);

-- Location: LCFF_X36_Y18_N11
\output_block_unit|requested_bytes[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|requested_bytes~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|requested_bytes\(8));

-- Location: LCCOMB_X37_Y18_N20
\output_block_unit|requested_bytes~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes~8_combout\ = (!\output_block_unit|requested_bytes[0]~4_combout\ & ((\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|Add6~10_combout\))) # (!\output_block_unit|fsm_out_state.idle_st~regout\ & 
-- (\output_block_unit|fifo|count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.idle_st~regout\,
	datab => \output_block_unit|requested_bytes[0]~4_combout\,
	datac => \output_block_unit|fifo|count\(5),
	datad => \output_block_unit|Add6~10_combout\,
	combout => \output_block_unit|requested_bytes~8_combout\);

-- Location: LCFF_X38_Y18_N25
\output_block_unit|requested_bytes[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|requested_bytes~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \output_block_unit|requested_bytes[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|requested_bytes\(5));

-- Location: LCCOMB_X38_Y18_N24
\output_block_unit|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal2~0_combout\ = (!\output_block_unit|requested_bytes\(6) & (!\output_block_unit|requested_bytes\(8) & (!\output_block_unit|requested_bytes\(5) & !\output_block_unit|requested_bytes\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|requested_bytes\(6),
	datab => \output_block_unit|requested_bytes\(8),
	datac => \output_block_unit|requested_bytes\(5),
	datad => \output_block_unit|requested_bytes\(7),
	combout => \output_block_unit|Equal2~0_combout\);

-- Location: LCCOMB_X37_Y18_N30
\output_block_unit|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal2~2_combout\ = (!\output_block_unit|requested_bytes\(0) & (\output_block_unit|Equal2~1_combout\ & \output_block_unit|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|requested_bytes\(0),
	datab => \output_block_unit|Equal2~1_combout\,
	datad => \output_block_unit|Equal2~0_combout\,
	combout => \output_block_unit|Equal2~2_combout\);

-- Location: LCCOMB_X36_Y18_N24
\output_block_unit|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Selector3~0_combout\ = (\output_block_unit|fsm_out_state.send_data_st~regout\ & ((\output_block_unit|Equal2~2_combout\) # ((!\output_block_unit|Equal3~6_combout\ & \output_block_unit|fsm_out_state.wait_after_send_st~regout\)))) # 
-- (!\output_block_unit|fsm_out_state.send_data_st~regout\ & (!\output_block_unit|Equal3~6_combout\ & (\output_block_unit|fsm_out_state.wait_after_send_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.send_data_st~regout\,
	datab => \output_block_unit|Equal3~6_combout\,
	datac => \output_block_unit|fsm_out_state.wait_after_send_st~regout\,
	datad => \output_block_unit|Equal2~2_combout\,
	combout => \output_block_unit|Selector3~0_combout\);

-- Location: LCFF_X36_Y18_N25
\output_block_unit|fsm_out_state.wait_after_send_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|Selector3~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fsm_out_state.wait_after_send_st~regout\);

-- Location: LCCOMB_X36_Y16_N8
\output_block_unit|wait_cycles~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~31_combout\ = (\output_block_unit|fsm_out_state.wait_after_send_st~regout\ & (\output_block_unit|Add5~0_combout\ & ((!\output_block_unit|Equal3~6_combout\)))) # (!\output_block_unit|fsm_out_state.wait_after_send_st~regout\ & 
-- (((\output_block_unit|wait_cycles\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add5~0_combout\,
	datab => \output_block_unit|fsm_out_state.wait_after_send_st~regout\,
	datac => \output_block_unit|wait_cycles\(0),
	datad => \output_block_unit|Equal3~6_combout\,
	combout => \output_block_unit|wait_cycles~31_combout\);

-- Location: LCCOMB_X36_Y18_N22
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCFF_X36_Y16_N9
\output_block_unit|wait_cycles[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~31_combout\,
	sdata => \~GND~combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|ALT_INV_fsm_out_state.idle_st~regout\,
	sload => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(0));

-- Location: LCCOMB_X38_Y18_N26
\output_block_unit|requested_bytes~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|requested_bytes~13_combout\ = (!\output_block_unit|requested_bytes[0]~4_combout\ & ((\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|Add6~0_combout\))) # (!\output_block_unit|fsm_out_state.idle_st~regout\ & 
-- (\output_block_unit|fifo|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.idle_st~regout\,
	datab => \output_block_unit|fifo|count\(0),
	datac => \output_block_unit|Add6~0_combout\,
	datad => \output_block_unit|requested_bytes[0]~4_combout\,
	combout => \output_block_unit|requested_bytes~13_combout\);

-- Location: LCFF_X38_Y18_N27
\output_block_unit|requested_bytes[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|requested_bytes~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|requested_bytes[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|requested_bytes\(0));

-- Location: LCCOMB_X38_Y18_N0
\output_block_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add0~0_combout\ = \output_block_unit|requested_bytes\(0) $ (VCC)
-- \output_block_unit|Add0~1\ = CARRY(\output_block_unit|requested_bytes\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|requested_bytes\(0),
	datad => VCC,
	combout => \output_block_unit|Add0~0_combout\,
	cout => \output_block_unit|Add0~1\);

-- Location: LCCOMB_X38_Y18_N6
\output_block_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add0~6_combout\ = (\output_block_unit|requested_bytes\(3) & (\output_block_unit|Add0~5\ & VCC)) # (!\output_block_unit|requested_bytes\(3) & (!\output_block_unit|Add0~5\))
-- \output_block_unit|Add0~7\ = CARRY((!\output_block_unit|requested_bytes\(3) & !\output_block_unit|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|requested_bytes\(3),
	datad => VCC,
	cin => \output_block_unit|Add0~5\,
	combout => \output_block_unit|Add0~6_combout\,
	cout => \output_block_unit|Add0~7\);

-- Location: LCCOMB_X38_Y17_N0
\output_block_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add1~0_combout\ = \output_block_unit|Add0~6_combout\ $ (VCC)
-- \output_block_unit|Add1~1\ = CARRY(\output_block_unit|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add0~6_combout\,
	datad => VCC,
	combout => \output_block_unit|Add1~0_combout\,
	cout => \output_block_unit|Add1~1\);

-- Location: LCCOMB_X38_Y17_N18
\output_block_unit|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add3~4_combout\ = (\output_block_unit|Add1~0_combout\ & (\output_block_unit|Add3~3\ $ (GND))) # (!\output_block_unit|Add1~0_combout\ & (!\output_block_unit|Add3~3\ & VCC))
-- \output_block_unit|Add3~5\ = CARRY((\output_block_unit|Add1~0_combout\ & !\output_block_unit|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add1~0_combout\,
	datad => VCC,
	cin => \output_block_unit|Add3~3\,
	combout => \output_block_unit|Add3~4_combout\,
	cout => \output_block_unit|Add3~5\);

-- Location: LCCOMB_X37_Y17_N10
\output_block_unit|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add4~0_combout\ = \output_block_unit|Add3~2_combout\ $ (VCC)
-- \output_block_unit|Add4~1\ = CARRY(\output_block_unit|Add3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add3~2_combout\,
	datad => VCC,
	combout => \output_block_unit|Add4~0_combout\,
	cout => \output_block_unit|Add4~1\);

-- Location: LCCOMB_X37_Y17_N12
\output_block_unit|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add4~2_combout\ = (\output_block_unit|Add3~4_combout\ & (!\output_block_unit|Add4~1\)) # (!\output_block_unit|Add3~4_combout\ & ((\output_block_unit|Add4~1\) # (GND)))
-- \output_block_unit|Add4~3\ = CARRY((!\output_block_unit|Add4~1\) # (!\output_block_unit|Add3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add3~4_combout\,
	datad => VCC,
	cin => \output_block_unit|Add4~1\,
	combout => \output_block_unit|Add4~2_combout\,
	cout => \output_block_unit|Add4~3\);

-- Location: LCCOMB_X37_Y17_N14
\output_block_unit|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add4~4_combout\ = (\output_block_unit|Add3~6_combout\ & (\output_block_unit|Add4~3\ $ (GND))) # (!\output_block_unit|Add3~6_combout\ & (!\output_block_unit|Add4~3\ & VCC))
-- \output_block_unit|Add4~5\ = CARRY((\output_block_unit|Add3~6_combout\ & !\output_block_unit|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add3~6_combout\,
	datad => VCC,
	cin => \output_block_unit|Add4~3\,
	combout => \output_block_unit|Add4~4_combout\,
	cout => \output_block_unit|Add4~5\);

-- Location: LCCOMB_X38_Y18_N10
\output_block_unit|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add0~10_combout\ = (\output_block_unit|requested_bytes\(5) & (!\output_block_unit|Add0~9\)) # (!\output_block_unit|requested_bytes\(5) & ((\output_block_unit|Add0~9\) # (GND)))
-- \output_block_unit|Add0~11\ = CARRY((!\output_block_unit|Add0~9\) # (!\output_block_unit|requested_bytes\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|requested_bytes\(5),
	datad => VCC,
	cin => \output_block_unit|Add0~9\,
	combout => \output_block_unit|Add0~10_combout\,
	cout => \output_block_unit|Add0~11\);

-- Location: LCCOMB_X38_Y17_N2
\output_block_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add1~2_combout\ = (\output_block_unit|Add0~8_combout\ & (!\output_block_unit|Add1~1\)) # (!\output_block_unit|Add0~8_combout\ & ((\output_block_unit|Add1~1\) # (GND)))
-- \output_block_unit|Add1~3\ = CARRY((!\output_block_unit|Add1~1\) # (!\output_block_unit|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add0~8_combout\,
	datad => VCC,
	cin => \output_block_unit|Add1~1\,
	combout => \output_block_unit|Add1~2_combout\,
	cout => \output_block_unit|Add1~3\);

-- Location: LCCOMB_X38_Y17_N4
\output_block_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add1~4_combout\ = (\output_block_unit|Add0~10_combout\ & (\output_block_unit|Add1~3\ $ (GND))) # (!\output_block_unit|Add0~10_combout\ & (!\output_block_unit|Add1~3\ & VCC))
-- \output_block_unit|Add1~5\ = CARRY((\output_block_unit|Add0~10_combout\ & !\output_block_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add0~10_combout\,
	datad => VCC,
	cin => \output_block_unit|Add1~3\,
	combout => \output_block_unit|Add1~4_combout\,
	cout => \output_block_unit|Add1~5\);

-- Location: LCCOMB_X38_Y17_N22
\output_block_unit|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add3~8_combout\ = (\output_block_unit|Add1~4_combout\ & (\output_block_unit|Add3~7\ $ (GND))) # (!\output_block_unit|Add1~4_combout\ & (!\output_block_unit|Add3~7\ & VCC))
-- \output_block_unit|Add3~9\ = CARRY((\output_block_unit|Add1~4_combout\ & !\output_block_unit|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add1~4_combout\,
	datad => VCC,
	cin => \output_block_unit|Add3~7\,
	combout => \output_block_unit|Add3~8_combout\,
	cout => \output_block_unit|Add3~9\);

-- Location: LCCOMB_X37_Y17_N16
\output_block_unit|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add4~6_combout\ = (\output_block_unit|Add3~8_combout\ & (!\output_block_unit|Add4~5\)) # (!\output_block_unit|Add3~8_combout\ & ((\output_block_unit|Add4~5\) # (GND)))
-- \output_block_unit|Add4~7\ = CARRY((!\output_block_unit|Add4~5\) # (!\output_block_unit|Add3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add3~8_combout\,
	datad => VCC,
	cin => \output_block_unit|Add4~5\,
	combout => \output_block_unit|Add4~6_combout\,
	cout => \output_block_unit|Add4~7\);

-- Location: LCCOMB_X38_Y17_N24
\output_block_unit|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add3~10_combout\ = (\output_block_unit|Add1~6_combout\ & (!\output_block_unit|Add3~9\)) # (!\output_block_unit|Add1~6_combout\ & ((\output_block_unit|Add3~9\) # (GND)))
-- \output_block_unit|Add3~11\ = CARRY((!\output_block_unit|Add3~9\) # (!\output_block_unit|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add1~6_combout\,
	datad => VCC,
	cin => \output_block_unit|Add3~9\,
	combout => \output_block_unit|Add3~10_combout\,
	cout => \output_block_unit|Add3~11\);

-- Location: LCCOMB_X37_Y17_N18
\output_block_unit|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add4~8_combout\ = (\output_block_unit|Add3~10_combout\ & (\output_block_unit|Add4~7\ $ (GND))) # (!\output_block_unit|Add3~10_combout\ & (!\output_block_unit|Add4~7\ & VCC))
-- \output_block_unit|Add4~9\ = CARRY((\output_block_unit|Add3~10_combout\ & !\output_block_unit|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add3~10_combout\,
	datad => VCC,
	cin => \output_block_unit|Add4~7\,
	combout => \output_block_unit|Add4~8_combout\,
	cout => \output_block_unit|Add4~9\);

-- Location: LCCOMB_X37_Y17_N28
\output_block_unit|Mult0|mult_core|romout[1][3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[1][3]~9_combout\ = \output_block_unit|Add4~8_combout\ $ (((\output_block_unit|Add4~4_combout\) # (\output_block_unit|Add4~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add4~4_combout\,
	datac => \output_block_unit|Add4~6_combout\,
	datad => \output_block_unit|Add4~8_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[1][3]~9_combout\);

-- Location: LCCOMB_X37_Y17_N30
\output_block_unit|Mult0|mult_core|romout[1][10]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[1][10]~11_combout\ = \output_block_unit|Add4~4_combout\ $ (\output_block_unit|Add4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|Add4~4_combout\,
	datad => \output_block_unit|Add4~6_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[1][10]~11_combout\);

-- Location: LCCOMB_X36_Y17_N2
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\ & ((\output_block_unit|Mult0|mult_core|romout[1][10]~11_combout\ & 
-- (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\output_block_unit|Mult0|mult_core|romout[1][10]~11_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\ & ((\output_block_unit|Mult0|mult_core|romout[1][10]~11_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\output_block_unit|Mult0|mult_core|romout[1][10]~11_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\ & (!\output_block_unit|Mult0|mult_core|romout[1][10]~11_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\ & ((!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # 
-- (!\output_block_unit|Mult0|mult_core|romout[1][10]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\,
	datab => \output_block_unit|Mult0|mult_core|romout[1][10]~11_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X36_Y17_N4
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\ $ (\output_block_unit|Mult0|mult_core|romout[1][3]~9_combout\ $ 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\ & ((\output_block_unit|Mult0|mult_core|romout[1][3]~9_combout\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # (!\output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\ & (\output_block_unit|Mult0|mult_core|romout[1][3]~9_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[0][7]~10_combout\,
	datab => \output_block_unit|Mult0|mult_core|romout[1][3]~9_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X36_Y16_N12
\output_block_unit|wait_cycles~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~20_combout\ = (\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|wait_cycles~19_combout\) # ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- \output_block_unit|fsm_out_state.wm_request_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles~19_combout\,
	datab => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datac => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datad => \output_block_unit|fsm_out_state.idle_st~regout\,
	combout => \output_block_unit|wait_cycles~20_combout\);

-- Location: LCCOMB_X36_Y16_N16
\output_block_unit|wait_cycles[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles[4]~4_combout\ = ((\output_block_unit|fsm_out_state.wait_after_send_st~regout\) # (\output_block_unit|fsm_out_state.wm_request_st~regout\)) # (!\output_block_unit|fsm_out_state.idle_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fsm_out_state.idle_st~regout\,
	datac => \output_block_unit|fsm_out_state.wait_after_send_st~regout\,
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|wait_cycles[4]~4_combout\);

-- Location: LCFF_X36_Y16_N13
\output_block_unit|wait_cycles[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(7));

-- Location: LCCOMB_X35_Y16_N14
\output_block_unit|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~2_combout\ = (\output_block_unit|wait_cycles\(1) & (\output_block_unit|Add5~1\ & VCC)) # (!\output_block_unit|wait_cycles\(1) & (!\output_block_unit|Add5~1\))
-- \output_block_unit|Add5~3\ = CARRY((!\output_block_unit|wait_cycles\(1) & !\output_block_unit|Add5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|wait_cycles\(1),
	datad => VCC,
	cin => \output_block_unit|Add5~1\,
	combout => \output_block_unit|Add5~2_combout\,
	cout => \output_block_unit|Add5~3\);

-- Location: LCCOMB_X36_Y16_N30
\output_block_unit|wait_cycles~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~0_combout\ = (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & (((\output_block_unit|wait_cycles\(0)) # (!\output_block_unit|Equal3~4_combout\)) # (!\output_block_unit|Equal3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Equal3~5_combout\,
	datab => \output_block_unit|Equal3~4_combout\,
	datac => \output_block_unit|wait_cycles\(0),
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|wait_cycles~0_combout\);

-- Location: LCCOMB_X34_Y16_N18
\output_block_unit|wait_cycles~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~30_combout\ = (\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|wait_cycles~29_combout\) # ((\output_block_unit|Add5~2_combout\ & \output_block_unit|wait_cycles~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles~29_combout\,
	datab => \output_block_unit|Add5~2_combout\,
	datac => \output_block_unit|wait_cycles~0_combout\,
	datad => \output_block_unit|fsm_out_state.idle_st~regout\,
	combout => \output_block_unit|wait_cycles~30_combout\);

-- Location: LCFF_X34_Y16_N19
\output_block_unit|wait_cycles[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(1));

-- Location: LCCOMB_X35_Y16_N18
\output_block_unit|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~6_combout\ = (\output_block_unit|wait_cycles\(3) & (\output_block_unit|Add5~5\ & VCC)) # (!\output_block_unit|wait_cycles\(3) & (!\output_block_unit|Add5~5\))
-- \output_block_unit|Add5~7\ = CARRY((!\output_block_unit|wait_cycles\(3) & !\output_block_unit|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|wait_cycles\(3),
	datad => VCC,
	cin => \output_block_unit|Add5~5\,
	combout => \output_block_unit|Add5~6_combout\,
	cout => \output_block_unit|Add5~7\);

-- Location: LCCOMB_X36_Y16_N10
\output_block_unit|wait_cycles[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles[3]~5_combout\ = ((\output_block_unit|Equal3~6_combout\ & !\output_block_unit|fsm_out_state.wm_request_st~regout\)) # (!\output_block_unit|fsm_out_state.idle_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fsm_out_state.idle_st~regout\,
	datac => \output_block_unit|Equal3~6_combout\,
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|wait_cycles[3]~5_combout\);

-- Location: LCCOMB_X34_Y16_N4
\output_block_unit|wait_cycles~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~27_combout\ = (!\output_block_unit|wait_cycles[3]~5_combout\ & ((\output_block_unit|wait_cycles~26_combout\) # ((\output_block_unit|Add5~6_combout\ & !\output_block_unit|fsm_out_state.wm_request_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles~26_combout\,
	datab => \output_block_unit|Add5~6_combout\,
	datac => \output_block_unit|wait_cycles[3]~5_combout\,
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|wait_cycles~27_combout\);

-- Location: LCFF_X34_Y16_N5
\output_block_unit|wait_cycles[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(3));

-- Location: LCCOMB_X35_Y16_N24
\output_block_unit|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~12_combout\ = (\output_block_unit|wait_cycles\(6) & ((GND) # (!\output_block_unit|Add5~11\))) # (!\output_block_unit|wait_cycles\(6) & (\output_block_unit|Add5~11\ $ (GND)))
-- \output_block_unit|Add5~13\ = CARRY((\output_block_unit|wait_cycles\(6)) # (!\output_block_unit|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|wait_cycles\(6),
	datad => VCC,
	cin => \output_block_unit|Add5~11\,
	combout => \output_block_unit|Add5~12_combout\,
	cout => \output_block_unit|Add5~13\);

-- Location: LCCOMB_X34_Y16_N24
\output_block_unit|wait_cycles~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~21_combout\ = (\output_block_unit|Add5~12_combout\ & \output_block_unit|wait_cycles~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add5~12_combout\,
	datac => \output_block_unit|wait_cycles~0_combout\,
	combout => \output_block_unit|wait_cycles~21_combout\);

-- Location: LCCOMB_X34_Y16_N28
\output_block_unit|wait_cycles~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~22_combout\ = (\output_block_unit|fsm_out_state.idle_st~regout\ & ((\output_block_unit|wait_cycles~21_combout\) # ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & 
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datab => \output_block_unit|fsm_out_state.idle_st~regout\,
	datac => \output_block_unit|wait_cycles~21_combout\,
	datad => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	combout => \output_block_unit|wait_cycles~22_combout\);

-- Location: LCFF_X34_Y16_N29
\output_block_unit|wait_cycles[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(6));

-- Location: LCCOMB_X35_Y16_N28
\output_block_unit|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~16_combout\ = (\output_block_unit|wait_cycles\(8) & ((GND) # (!\output_block_unit|Add5~15\))) # (!\output_block_unit|wait_cycles\(8) & (\output_block_unit|Add5~15\ $ (GND)))
-- \output_block_unit|Add5~17\ = CARRY((\output_block_unit|wait_cycles\(8)) # (!\output_block_unit|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|wait_cycles\(8),
	datad => VCC,
	cin => \output_block_unit|Add5~15\,
	combout => \output_block_unit|Add5~16_combout\,
	cout => \output_block_unit|Add5~17\);

-- Location: LCCOMB_X35_Y17_N28
\output_block_unit|Mult0|mult_core|romout[0][8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[0][8]~8_combout\ = (!\output_block_unit|Add0~0_combout\ & ((\output_block_unit|Add3~0_combout\) # ((\output_block_unit|Add4~0_combout\) # (\output_block_unit|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add3~0_combout\,
	datab => \output_block_unit|Add4~0_combout\,
	datac => \output_block_unit|Add0~0_combout\,
	datad => \output_block_unit|Add4~2_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[0][8]~8_combout\);

-- Location: LCCOMB_X36_Y17_N6
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\output_block_unit|Mult0|mult_core|romout[1][4]~combout\ & ((\output_block_unit|Mult0|mult_core|romout[0][8]~8_combout\ & 
-- (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\output_block_unit|Mult0|mult_core|romout[0][8]~8_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\output_block_unit|Mult0|mult_core|romout[1][4]~combout\ & ((\output_block_unit|Mult0|mult_core|romout[0][8]~8_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\output_block_unit|Mult0|mult_core|romout[0][8]~8_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\output_block_unit|Mult0|mult_core|romout[1][4]~combout\ & (!\output_block_unit|Mult0|mult_core|romout[0][8]~8_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\output_block_unit|Mult0|mult_core|romout[1][4]~combout\ & ((!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # 
-- (!\output_block_unit|Mult0|mult_core|romout[0][8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[1][4]~combout\,
	datab => \output_block_unit|Mult0|mult_core|romout[0][8]~8_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X36_Y16_N22
\output_block_unit|wait_cycles~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~18_combout\ = (!\output_block_unit|wait_cycles[3]~5_combout\ & ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\))) # 
-- (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & (\output_block_unit|Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles[3]~5_combout\,
	datab => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datac => \output_block_unit|Add5~16_combout\,
	datad => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	combout => \output_block_unit|wait_cycles~18_combout\);

-- Location: LCFF_X36_Y16_N23
\output_block_unit|wait_cycles[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(8));

-- Location: LCCOMB_X35_Y16_N30
\output_block_unit|Add5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~18_combout\ = (\output_block_unit|wait_cycles\(9) & (\output_block_unit|Add5~17\ & VCC)) # (!\output_block_unit|wait_cycles\(9) & (!\output_block_unit|Add5~17\))
-- \output_block_unit|Add5~19\ = CARRY((!\output_block_unit|wait_cycles\(9) & !\output_block_unit|Add5~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(9),
	datad => VCC,
	cin => \output_block_unit|Add5~17\,
	combout => \output_block_unit|Add5~18_combout\,
	cout => \output_block_unit|Add5~19\);

-- Location: LCCOMB_X35_Y15_N2
\output_block_unit|Add5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~22_combout\ = (\output_block_unit|wait_cycles\(11) & (\output_block_unit|Add5~21\ & VCC)) # (!\output_block_unit|wait_cycles\(11) & (!\output_block_unit|Add5~21\))
-- \output_block_unit|Add5~23\ = CARRY((!\output_block_unit|wait_cycles\(11) & !\output_block_unit|Add5~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|wait_cycles\(11),
	datad => VCC,
	cin => \output_block_unit|Add5~21\,
	combout => \output_block_unit|Add5~22_combout\,
	cout => \output_block_unit|Add5~23\);

-- Location: LCCOMB_X37_Y17_N8
\output_block_unit|Mult0|mult_core|romout[1][7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\ = (\output_block_unit|Add4~10_combout\) # ((\output_block_unit|Add4~4_combout\) # ((\output_block_unit|Add4~6_combout\) # (\output_block_unit|Add4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add4~10_combout\,
	datab => \output_block_unit|Add4~4_combout\,
	datac => \output_block_unit|Add4~6_combout\,
	datad => \output_block_unit|Add4~8_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\);

-- Location: LCCOMB_X36_Y17_N10
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\output_block_unit|Mult0|mult_core|romout[0][10]~6_combout\ & ((\output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\ & 
-- (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\output_block_unit|Mult0|mult_core|romout[0][10]~6_combout\ & ((\output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\output_block_unit|Mult0|mult_core|romout[0][10]~6_combout\ & (!\output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\output_block_unit|Mult0|mult_core|romout[0][10]~6_combout\ & ((!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[0][10]~6_combout\,
	datab => \output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X36_Y17_N12
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\output_block_unit|Mult0|mult_core|romout[0][11]~5_combout\ $ (\output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\ $ 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\output_block_unit|Mult0|mult_core|romout[0][11]~5_combout\ & ((\output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # (!\output_block_unit|Mult0|mult_core|romout[0][11]~5_combout\ & (\output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[0][11]~5_combout\,
	datab => \output_block_unit|Mult0|mult_core|romout[1][7]~4_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X38_Y18_N12
\output_block_unit|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add0~12_combout\ = (\output_block_unit|requested_bytes\(6) & (\output_block_unit|Add0~11\ $ (GND))) # (!\output_block_unit|requested_bytes\(6) & (!\output_block_unit|Add0~11\ & VCC))
-- \output_block_unit|Add0~13\ = CARRY((\output_block_unit|requested_bytes\(6) & !\output_block_unit|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|requested_bytes\(6),
	datad => VCC,
	cin => \output_block_unit|Add0~11\,
	combout => \output_block_unit|Add0~12_combout\,
	cout => \output_block_unit|Add0~13\);

-- Location: LCCOMB_X38_Y18_N14
\output_block_unit|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add0~14_combout\ = (\output_block_unit|requested_bytes\(7) & (!\output_block_unit|Add0~13\)) # (!\output_block_unit|requested_bytes\(7) & ((\output_block_unit|Add0~13\) # (GND)))
-- \output_block_unit|Add0~15\ = CARRY((!\output_block_unit|Add0~13\) # (!\output_block_unit|requested_bytes\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|requested_bytes\(7),
	datad => VCC,
	cin => \output_block_unit|Add0~13\,
	combout => \output_block_unit|Add0~14_combout\,
	cout => \output_block_unit|Add0~15\);

-- Location: LCCOMB_X38_Y17_N8
\output_block_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add1~8_combout\ = (\output_block_unit|Add0~14_combout\ & (\output_block_unit|Add1~7\ $ (GND))) # (!\output_block_unit|Add0~14_combout\ & (!\output_block_unit|Add1~7\ & VCC))
-- \output_block_unit|Add1~9\ = CARRY((\output_block_unit|Add0~14_combout\ & !\output_block_unit|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add0~14_combout\,
	datad => VCC,
	cin => \output_block_unit|Add1~7\,
	combout => \output_block_unit|Add1~8_combout\,
	cout => \output_block_unit|Add1~9\);

-- Location: LCCOMB_X38_Y17_N28
\output_block_unit|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add3~14_combout\ = (\output_block_unit|Add1~10_combout\ & (!\output_block_unit|Add3~13\)) # (!\output_block_unit|Add1~10_combout\ & ((\output_block_unit|Add3~13\) # (GND)))
-- \output_block_unit|Add3~15\ = CARRY((!\output_block_unit|Add3~13\) # (!\output_block_unit|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add1~10_combout\,
	datad => VCC,
	cin => \output_block_unit|Add3~13\,
	combout => \output_block_unit|Add3~14_combout\,
	cout => \output_block_unit|Add3~15\);

-- Location: LCCOMB_X37_Y17_N20
\output_block_unit|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add4~10_combout\ = (\output_block_unit|Add3~12_combout\ & (!\output_block_unit|Add4~9\)) # (!\output_block_unit|Add3~12_combout\ & ((\output_block_unit|Add4~9\) # (GND)))
-- \output_block_unit|Add4~11\ = CARRY((!\output_block_unit|Add4~9\) # (!\output_block_unit|Add3~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add3~12_combout\,
	datad => VCC,
	cin => \output_block_unit|Add4~9\,
	combout => \output_block_unit|Add4~10_combout\,
	cout => \output_block_unit|Add4~11\);

-- Location: LCCOMB_X37_Y17_N22
\output_block_unit|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add4~12_combout\ = (\output_block_unit|Add3~14_combout\ & (\output_block_unit|Add4~11\ $ (GND))) # (!\output_block_unit|Add3~14_combout\ & (!\output_block_unit|Add4~11\ & VCC))
-- \output_block_unit|Add4~13\ = CARRY((\output_block_unit|Add3~14_combout\ & !\output_block_unit|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add3~14_combout\,
	datad => VCC,
	cin => \output_block_unit|Add4~11\,
	combout => \output_block_unit|Add4~12_combout\,
	cout => \output_block_unit|Add4~13\);

-- Location: LCCOMB_X35_Y17_N2
\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\output_block_unit|Add4~12_combout\ $ (VCC))) # 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\output_block_unit|Add4~12_combout\ & VCC))
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \output_block_unit|Add4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \output_block_unit|Add4~12_combout\,
	datad => VCC,
	combout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X35_Y17_N6
\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ $ (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\,
	datab => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X36_Y16_N28
\output_block_unit|wait_cycles~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~14_combout\ = (!\output_block_unit|wait_cycles[3]~5_combout\ & ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))) # 
-- (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & (\output_block_unit|Add5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles[3]~5_combout\,
	datab => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datac => \output_block_unit|Add5~22_combout\,
	datad => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	combout => \output_block_unit|wait_cycles~14_combout\);

-- Location: LCFF_X36_Y16_N29
\output_block_unit|wait_cycles[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(11));

-- Location: LCCOMB_X35_Y15_N4
\output_block_unit|Add5~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~24_combout\ = (\output_block_unit|wait_cycles\(12) & ((GND) # (!\output_block_unit|Add5~23\))) # (!\output_block_unit|wait_cycles\(12) & (\output_block_unit|Add5~23\ $ (GND)))
-- \output_block_unit|Add5~25\ = CARRY((\output_block_unit|wait_cycles\(12)) # (!\output_block_unit|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|wait_cycles\(12),
	datad => VCC,
	cin => \output_block_unit|Add5~23\,
	combout => \output_block_unit|Add5~24_combout\,
	cout => \output_block_unit|Add5~25\);

-- Location: LCCOMB_X36_Y17_N14
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\output_block_unit|Mult0|mult_core|romout[1][8]~3_combout\ & ((\output_block_unit|Add0~0_combout\ & 
-- (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\output_block_unit|Add0~0_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\output_block_unit|Mult0|mult_core|romout[1][8]~3_combout\ & ((\output_block_unit|Add0~0_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\output_block_unit|Add0~0_combout\ & 
-- ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\output_block_unit|Mult0|mult_core|romout[1][8]~3_combout\ & (!\output_block_unit|Add0~0_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\output_block_unit|Mult0|mult_core|romout[1][8]~3_combout\ & ((!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\output_block_unit|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[1][8]~3_combout\,
	datab => \output_block_unit|Add0~0_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X35_Y17_N8
\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # (!\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & ((!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\,
	datab => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X36_Y16_N18
\output_block_unit|wait_cycles~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~13_combout\ = (!\output_block_unit|wait_cycles[3]~5_combout\ & ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))) # 
-- (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & (\output_block_unit|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles[3]~5_combout\,
	datab => \output_block_unit|Add5~24_combout\,
	datac => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|wait_cycles~13_combout\);

-- Location: LCFF_X36_Y16_N19
\output_block_unit|wait_cycles[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(12));

-- Location: LCCOMB_X35_Y15_N6
\output_block_unit|Add5~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~26_combout\ = (\output_block_unit|wait_cycles\(13) & (\output_block_unit|Add5~25\ & VCC)) # (!\output_block_unit|wait_cycles\(13) & (!\output_block_unit|Add5~25\))
-- \output_block_unit|Add5~27\ = CARRY((!\output_block_unit|wait_cycles\(13) & !\output_block_unit|Add5~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|wait_cycles\(13),
	datad => VCC,
	cin => \output_block_unit|Add5~25\,
	combout => \output_block_unit|Add5~26_combout\,
	cout => \output_block_unit|Add5~27\);

-- Location: LCCOMB_X38_Y18_N18
\output_block_unit|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add0~18_combout\ = \output_block_unit|Add0~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \output_block_unit|Add0~17\,
	combout => \output_block_unit|Add0~18_combout\);

-- Location: LCCOMB_X38_Y17_N12
\output_block_unit|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add1~12_combout\ = \output_block_unit|Add1~11\ $ (!\output_block_unit|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|Add0~18_combout\,
	cin => \output_block_unit|Add1~11\,
	combout => \output_block_unit|Add1~12_combout\);

-- Location: LCCOMB_X38_Y17_N30
\output_block_unit|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add3~16_combout\ = \output_block_unit|Add3~15\ $ (!\output_block_unit|Add1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|Add1~12_combout\,
	cin => \output_block_unit|Add3~15\,
	combout => \output_block_unit|Add3~16_combout\);

-- Location: LCCOMB_X37_Y17_N24
\output_block_unit|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add4~14_combout\ = \output_block_unit|Add4~13\ $ (\output_block_unit|Add3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|Add3~16_combout\,
	cin => \output_block_unit|Add4~13\,
	combout => \output_block_unit|Add4~14_combout\);

-- Location: LCCOMB_X34_Y17_N30
\output_block_unit|Mult0|mult_core|romout[2][7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ = (\output_block_unit|Add4~12_combout\) # (\output_block_unit|Add4~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|Add4~12_combout\,
	datad => \output_block_unit|Add4~14_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\);

-- Location: LCCOMB_X35_Y17_N10
\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ $ 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X34_Y16_N10
\output_block_unit|wait_cycles~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~12_combout\ = (!\output_block_unit|wait_cycles[3]~5_combout\ & ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))) # 
-- (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & (\output_block_unit|Add5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datab => \output_block_unit|Add5~26_combout\,
	datac => \output_block_unit|wait_cycles[3]~5_combout\,
	datad => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	combout => \output_block_unit|wait_cycles~12_combout\);

-- Location: LCFF_X34_Y16_N11
\output_block_unit|wait_cycles[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(13));

-- Location: LCCOMB_X35_Y15_N8
\output_block_unit|Add5~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~28_combout\ = (\output_block_unit|wait_cycles\(14) & ((GND) # (!\output_block_unit|Add5~27\))) # (!\output_block_unit|wait_cycles\(14) & (\output_block_unit|Add5~27\ $ (GND)))
-- \output_block_unit|Add5~29\ = CARRY((\output_block_unit|wait_cycles\(14)) # (!\output_block_unit|Add5~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(14),
	datad => VCC,
	cin => \output_block_unit|Add5~27\,
	combout => \output_block_unit|Add5~28_combout\,
	cout => \output_block_unit|Add5~29\);

-- Location: LCCOMB_X37_Y17_N0
\output_block_unit|Mult0|mult_core|romout[1][9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|romout[1][9]~2_combout\ = (\output_block_unit|Add4~4_combout\ & (((\output_block_unit|Add4~6_combout\)))) # (!\output_block_unit|Add4~4_combout\ & (!\output_block_unit|Add4~6_combout\ & 
-- ((\output_block_unit|Add4~10_combout\) # (\output_block_unit|Add4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add4~10_combout\,
	datab => \output_block_unit|Add4~4_combout\,
	datac => \output_block_unit|Add4~6_combout\,
	datad => \output_block_unit|Add4~8_combout\,
	combout => \output_block_unit|Mult0|mult_core|romout[1][9]~2_combout\);

-- Location: LCCOMB_X36_Y17_N18
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\output_block_unit|Mult0|mult_core|romout[1][10]~1_combout\ & ((\output_block_unit|Add4~0_combout\ & 
-- (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\output_block_unit|Add4~0_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\output_block_unit|Mult0|mult_core|romout[1][10]~1_combout\ & ((\output_block_unit|Add4~0_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\output_block_unit|Add4~0_combout\ & 
-- ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\output_block_unit|Mult0|mult_core|romout[1][10]~1_combout\ & (!\output_block_unit|Add4~0_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\output_block_unit|Mult0|mult_core|romout[1][10]~1_combout\ & ((!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\output_block_unit|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[1][10]~1_combout\,
	datab => \output_block_unit|Add4~0_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X35_Y17_N12
\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # (!\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\ & ((!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[2][7]~12_combout\,
	datab => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X35_Y16_N4
\output_block_unit|wait_cycles~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~11_combout\ = (!\output_block_unit|wait_cycles[3]~5_combout\ & ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))) # 
-- (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & (\output_block_unit|Add5~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles[3]~5_combout\,
	datab => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datac => \output_block_unit|Add5~28_combout\,
	datad => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	combout => \output_block_unit|wait_cycles~11_combout\);

-- Location: LCFF_X35_Y16_N5
\output_block_unit|wait_cycles[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(14));

-- Location: LCCOMB_X35_Y15_N12
\output_block_unit|Add5~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~32_combout\ = (\output_block_unit|wait_cycles\(16) & ((GND) # (!\output_block_unit|Add5~31\))) # (!\output_block_unit|wait_cycles\(16) & (\output_block_unit|Add5~31\ $ (GND)))
-- \output_block_unit|Add5~33\ = CARRY((\output_block_unit|wait_cycles\(16)) # (!\output_block_unit|Add5~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|wait_cycles\(16),
	datad => VCC,
	cin => \output_block_unit|Add5~31\,
	combout => \output_block_unit|Add5~32_combout\,
	cout => \output_block_unit|Add5~33\);

-- Location: LCCOMB_X36_Y17_N20
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\output_block_unit|Mult0|mult_core|romout[1][11]~0_combout\ $ (\output_block_unit|Add4~2_combout\ $ 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\output_block_unit|Mult0|mult_core|romout[1][11]~0_combout\ & ((\output_block_unit|Add4~2_combout\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # (!\output_block_unit|Mult0|mult_core|romout[1][11]~0_combout\ & (\output_block_unit|Add4~2_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|romout[1][11]~0_combout\,
	datab => \output_block_unit|Add4~2_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X36_Y17_N22
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\output_block_unit|Add4~4_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\output_block_unit|Add4~4_combout\ & 
-- ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\output_block_unit|Add4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add4~4_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X35_Y17_N16
\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\output_block_unit|Mult0|mult_core|_~1_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # (!\output_block_unit|Mult0|mult_core|_~1_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\output_block_unit|Mult0|mult_core|_~1_combout\ & (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\output_block_unit|Mult0|mult_core|_~1_combout\ & ((!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|_~1_combout\,
	datab => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X35_Y16_N10
\output_block_unit|wait_cycles~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~9_combout\ = (!\output_block_unit|wait_cycles[3]~5_combout\ & ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))) # 
-- (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & (\output_block_unit|Add5~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles[3]~5_combout\,
	datab => \output_block_unit|Add5~32_combout\,
	datac => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|wait_cycles~9_combout\);

-- Location: LCFF_X35_Y16_N11
\output_block_unit|wait_cycles[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(16));

-- Location: LCCOMB_X35_Y15_N22
\output_block_unit|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal3~1_combout\ = (!\output_block_unit|wait_cycles\(15) & (!\output_block_unit|wait_cycles\(13) & (!\output_block_unit|wait_cycles\(14) & !\output_block_unit|wait_cycles\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(15),
	datab => \output_block_unit|wait_cycles\(13),
	datac => \output_block_unit|wait_cycles\(14),
	datad => \output_block_unit|wait_cycles\(16),
	combout => \output_block_unit|Equal3~1_combout\);

-- Location: LCCOMB_X35_Y16_N6
\output_block_unit|wait_cycles~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~17_combout\ = (!\output_block_unit|wait_cycles[3]~5_combout\ & ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\))) # 
-- (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & (\output_block_unit|Add5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles[3]~5_combout\,
	datab => \output_block_unit|Add5~18_combout\,
	datac => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datad => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	combout => \output_block_unit|wait_cycles~17_combout\);

-- Location: LCFF_X35_Y16_N7
\output_block_unit|wait_cycles[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(9));

-- Location: LCCOMB_X36_Y16_N20
\output_block_unit|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal3~2_combout\ = (!\output_block_unit|wait_cycles\(10) & (!\output_block_unit|wait_cycles\(11) & (!\output_block_unit|wait_cycles\(9) & !\output_block_unit|wait_cycles\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(10),
	datab => \output_block_unit|wait_cycles\(11),
	datac => \output_block_unit|wait_cycles\(9),
	datad => \output_block_unit|wait_cycles\(12),
	combout => \output_block_unit|Equal3~2_combout\);

-- Location: LCCOMB_X34_Y16_N12
\output_block_unit|wait_cycles~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~1_combout\ = (\output_block_unit|wait_cycles~0_combout\ & \output_block_unit|fsm_out_state.idle_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|wait_cycles~0_combout\,
	datad => \output_block_unit|fsm_out_state.idle_st~regout\,
	combout => \output_block_unit|wait_cycles~1_combout\);

-- Location: LCCOMB_X35_Y15_N14
\output_block_unit|Add5~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Add5~34_combout\ = (\output_block_unit|wait_cycles\(17) & (\output_block_unit|Add5~33\ & VCC)) # (!\output_block_unit|wait_cycles\(17) & (!\output_block_unit|Add5~33\))
-- \output_block_unit|Add5~35\ = CARRY((!\output_block_unit|wait_cycles\(17) & !\output_block_unit|Add5~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|wait_cycles\(17),
	datad => VCC,
	cin => \output_block_unit|Add5~33\,
	combout => \output_block_unit|Add5~34_combout\,
	cout => \output_block_unit|Add5~35\);

-- Location: LCCOMB_X36_Y17_N24
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\output_block_unit|Add4~6_combout\ & (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\output_block_unit|Add4~6_combout\ & 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\output_block_unit|Add4~6_combout\ & !\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add4~6_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X35_Y17_N18
\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\output_block_unit|Mult0|mult_core|_~0_combout\ $ (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\output_block_unit|Mult0|mult_core|_~0_combout\ & ((\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\output_block_unit|Mult0|mult_core|_~0_combout\ & (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|_~0_combout\,
	datab => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X35_Y15_N28
\output_block_unit|wait_cycles~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~8_combout\ = (\output_block_unit|wait_cycles~2_combout\ & ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # ((\output_block_unit|wait_cycles~1_combout\ & 
-- \output_block_unit|Add5~34_combout\)))) # (!\output_block_unit|wait_cycles~2_combout\ & (\output_block_unit|wait_cycles~1_combout\ & (\output_block_unit|Add5~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles~2_combout\,
	datab => \output_block_unit|wait_cycles~1_combout\,
	datac => \output_block_unit|Add5~34_combout\,
	datad => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	combout => \output_block_unit|wait_cycles~8_combout\);

-- Location: LCFF_X35_Y15_N29
\output_block_unit|wait_cycles[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(17));

-- Location: LCCOMB_X34_Y16_N26
\output_block_unit|wait_cycles~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~2_combout\ = (\output_block_unit|fsm_out_state.idle_st~regout\ & \output_block_unit|fsm_out_state.wm_request_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fsm_out_state.idle_st~regout\,
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|wait_cycles~2_combout\);

-- Location: LCCOMB_X36_Y17_N28
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\output_block_unit|Add4~10_combout\ & (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\output_block_unit|Add4~10_combout\ & 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\output_block_unit|Add4~10_combout\ & !\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add4~10_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X36_Y17_N30
\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X35_Y17_N20
\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((!\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X35_Y17_N24
\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = \output_block_unit|Add4~12_combout\ $ (\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ $ 
-- (\output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|Add4~12_combout\,
	datad => \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	cin => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\);

-- Location: LCCOMB_X35_Y15_N26
\output_block_unit|wait_cycles~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~3_combout\ = (\output_block_unit|Add5~40_combout\ & ((\output_block_unit|wait_cycles~1_combout\) # ((\output_block_unit|wait_cycles~2_combout\ & 
-- \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\)))) # (!\output_block_unit|Add5~40_combout\ & (\output_block_unit|wait_cycles~2_combout\ & 
-- ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add5~40_combout\,
	datab => \output_block_unit|wait_cycles~2_combout\,
	datac => \output_block_unit|wait_cycles~1_combout\,
	datad => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	combout => \output_block_unit|wait_cycles~3_combout\);

-- Location: LCFF_X35_Y15_N27
\output_block_unit|wait_cycles[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(20));

-- Location: LCCOMB_X35_Y16_N8
\output_block_unit|wait_cycles~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|wait_cycles~7_combout\ = (!\output_block_unit|wait_cycles[3]~5_combout\ & ((\output_block_unit|fsm_out_state.wm_request_st~regout\ & ((\output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\))) # 
-- (!\output_block_unit|fsm_out_state.wm_request_st~regout\ & (\output_block_unit|Add5~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles[3]~5_combout\,
	datab => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datac => \output_block_unit|Add5~36_combout\,
	datad => \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	combout => \output_block_unit|wait_cycles~7_combout\);

-- Location: LCFF_X35_Y16_N9
\output_block_unit|wait_cycles[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|wait_cycles~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|wait_cycles[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|wait_cycles\(18));

-- Location: LCCOMB_X35_Y15_N30
\output_block_unit|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal3~0_combout\ = (!\output_block_unit|wait_cycles\(19) & (!\output_block_unit|wait_cycles\(17) & (!\output_block_unit|wait_cycles\(20) & !\output_block_unit|wait_cycles\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|wait_cycles\(19),
	datab => \output_block_unit|wait_cycles\(17),
	datac => \output_block_unit|wait_cycles\(20),
	datad => \output_block_unit|wait_cycles\(18),
	combout => \output_block_unit|Equal3~0_combout\);

-- Location: LCCOMB_X36_Y16_N0
\output_block_unit|Equal3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal3~4_combout\ = (\output_block_unit|Equal3~3_combout\ & (\output_block_unit|Equal3~1_combout\ & (\output_block_unit|Equal3~2_combout\ & \output_block_unit|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Equal3~3_combout\,
	datab => \output_block_unit|Equal3~1_combout\,
	datac => \output_block_unit|Equal3~2_combout\,
	datad => \output_block_unit|Equal3~0_combout\,
	combout => \output_block_unit|Equal3~4_combout\);

-- Location: LCCOMB_X36_Y16_N4
\output_block_unit|Equal3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Equal3~6_combout\ = (\output_block_unit|Equal3~5_combout\ & (!\output_block_unit|wait_cycles\(0) & \output_block_unit|Equal3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Equal3~5_combout\,
	datab => \output_block_unit|wait_cycles\(0),
	datad => \output_block_unit|Equal3~4_combout\,
	combout => \output_block_unit|Equal3~6_combout\);

-- Location: LCCOMB_X36_Y18_N8
\output_block_unit|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Selector0~0_combout\ = (\output_block_unit|fsm_out_state.wait_after_send_st~regout\ & (!\output_block_unit|Equal3~6_combout\ & ((\output_block_unit|fsm_in_state~regout\) # (\output_block_unit|fsm_out_state.idle_st~regout\)))) # 
-- (!\output_block_unit|fsm_out_state.wait_after_send_st~regout\ & ((\output_block_unit|fsm_in_state~regout\) # ((\output_block_unit|fsm_out_state.idle_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_out_state.wait_after_send_st~regout\,
	datab => \output_block_unit|fsm_in_state~regout\,
	datac => \output_block_unit|fsm_out_state.idle_st~regout\,
	datad => \output_block_unit|Equal3~6_combout\,
	combout => \output_block_unit|Selector0~0_combout\);

-- Location: LCFF_X36_Y18_N9
\output_block_unit|fsm_out_state.idle_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|Selector0~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fsm_out_state.idle_st~regout\);

-- Location: LCCOMB_X36_Y18_N0
\output_block_unit|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|Selector1~0_combout\ = (\output_block_unit|fsm_in_state~regout\ & (((\output_block_unit|fsm_out_state.wm_request_st~regout\ & !\output_block_unit|Selector2~0_combout\)) # (!\output_block_unit|fsm_out_state.idle_st~regout\))) # 
-- (!\output_block_unit|fsm_in_state~regout\ & (((\output_block_unit|fsm_out_state.wm_request_st~regout\ & !\output_block_unit|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fsm_in_state~regout\,
	datab => \output_block_unit|fsm_out_state.idle_st~regout\,
	datac => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	datad => \output_block_unit|Selector2~0_combout\,
	combout => \output_block_unit|Selector1~0_combout\);

-- Location: LCFF_X36_Y18_N1
\output_block_unit|fsm_out_state.wm_request_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|Selector1~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fsm_out_state.wm_request_st~regout\);

-- Location: LCCOMB_X34_Y20_N26
\output_block_unit|output_block_wm|type_reg[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|type_reg[6]~0_combout\ = (\output_block_unit|output_block_wm|type_reg\(6)) # ((!\output_block_unit|output_block_wm|wm_state.idle_st~regout\ & \output_block_unit|fsm_out_state.wm_request_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|wm_state.idle_st~regout\,
	datac => \output_block_unit|output_block_wm|type_reg\(6),
	datad => \output_block_unit|fsm_out_state.wm_request_st~regout\,
	combout => \output_block_unit|output_block_wm|type_reg[6]~0_combout\);

-- Location: LCFF_X34_Y20_N27
\output_block_unit|output_block_wm|type_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|type_reg[6]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|type_reg\(6));

-- Location: LCCOMB_X34_Y20_N18
\intercon|tga_sig~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|tga_sig~6_combout\ = (\intercon|intercon_state.master_1_st~regout\ & (\rx_path_unit|wishbone_master_inst|type_reg\(6))) # (!\intercon|intercon_state.master_1_st~regout\ & (((!\intercon|intercon_state.master_2_st~regout\ & 
-- \output_block_unit|output_block_wm|type_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|type_reg\(6),
	datab => \intercon|intercon_state.master_1_st~regout\,
	datac => \intercon|intercon_state.master_2_st~regout\,
	datad => \output_block_unit|output_block_wm|type_reg\(6),
	combout => \intercon|tga_sig~6_combout\);

-- Location: LCFF_X34_Y20_N19
\intercon|tga_sig[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|tga_sig~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|tga_sig\(6));

-- Location: LCFF_X31_Y20_N9
\tx_path_unit|bus_to_enc_fsm_inst|type_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|tga_sig\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|type_reg\(1));

-- Location: LCCOMB_X35_Y23_N8
\tx_path_unit|wishbone_master_inst|type_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|type_reg[1]~feeder_combout\ = \tx_path_unit|bus_to_enc_fsm_inst|type_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|bus_to_enc_fsm_inst|type_reg\(1),
	combout => \tx_path_unit|wishbone_master_inst|type_reg[1]~feeder_combout\);

-- Location: LCFF_X35_Y23_N9
\tx_path_unit|wishbone_master_inst|type_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|type_reg[1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|type_reg\(1));

-- Location: LCCOMB_X36_Y20_N0
\intercon|tga_sig~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|tga_sig~3_combout\ = (\intercon|intercon_state.master_2_st~regout\ & ((\tx_path_unit|wishbone_master_inst|type_reg\(1)))) # (!\intercon|intercon_state.master_2_st~regout\ & (\output_block_unit|output_block_wm|type_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|type_reg\(6),
	datab => \tx_path_unit|wishbone_master_inst|type_reg\(1),
	datad => \intercon|intercon_state.master_2_st~regout\,
	combout => \intercon|tga_sig~3_combout\);

-- Location: LCCOMB_X42_Y20_N30
\rx_path_unit|mp_dec_inst|type_blk[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|type_blk[1]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(1),
	combout => \rx_path_unit|mp_dec_inst|type_blk[1]~feeder_combout\);

-- Location: LCFF_X42_Y20_N31
\rx_path_unit|mp_dec_inst|type_blk[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|type_blk[1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|type_blk[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_blk\(1));

-- Location: LCCOMB_X41_Y20_N30
\rx_path_unit|mp_dec_inst|type_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|type_reg[1]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_blk\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|type_blk\(1),
	combout => \rx_path_unit|mp_dec_inst|type_reg[1]~feeder_combout\);

-- Location: LCFF_X41_Y20_N31
\rx_path_unit|mp_dec_inst|type_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|type_reg[1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_reg\(1));

-- Location: LCCOMB_X40_Y20_N22
\rx_path_unit|wishbone_master_inst|type_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|type_reg[1]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|type_reg\(1),
	combout => \rx_path_unit|wishbone_master_inst|type_reg[1]~feeder_combout\);

-- Location: LCFF_X40_Y20_N23
\rx_path_unit|wishbone_master_inst|type_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|type_reg[1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|type_reg\(1));

-- Location: LCFF_X36_Y20_N1
\intercon|tga_sig[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|tga_sig~3_combout\,
	sdata => \rx_path_unit|wishbone_master_inst|type_reg\(1),
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	sload => \intercon|intercon_state.master_1_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|tga_sig\(1));

-- Location: LCCOMB_X32_Y21_N24
\intercon|slave_stall_sig~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|slave_stall_sig~1_combout\ = (!\intercon|tga_sig\(3) & ((\intercon|tga_sig\(0) & (!\intercon|tga_sig\(2) & \intercon|tga_sig\(1))) # (!\intercon|tga_sig\(0) & (\intercon|tga_sig\(2) & !\intercon|tga_sig\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(0),
	datab => \intercon|tga_sig\(2),
	datac => \intercon|tga_sig\(3),
	datad => \intercon|tga_sig\(1),
	combout => \intercon|slave_stall_sig~1_combout\);

-- Location: LCCOMB_X33_Y23_N24
\intercon|slave_stall_sig~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|slave_stall_sig~0_combout\ = (!\intercon|Equal2~0_combout\ & (\intercon|slave_signal_router_mux_proc~0_combout\ & ((\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.sending_packet_st~regout\) # 
-- (\tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.sending_packet_st~regout\,
	datab => \intercon|Equal2~0_combout\,
	datac => \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st~regout\,
	datad => \intercon|slave_signal_router_mux_proc~0_combout\,
	combout => \intercon|slave_stall_sig~0_combout\);

-- Location: LCCOMB_X33_Y21_N26
\intercon|slave_stall_sig~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|slave_stall_sig~2_combout\ = (\intercon|slave_stall_sig~0_combout\) # ((!\intercon|Equal3~0_combout\ & (\intercon|slave_stall_sig~1_combout\ & !\output_block_unit|fifo|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|Equal3~0_combout\,
	datab => \intercon|slave_stall_sig~1_combout\,
	datac => \intercon|slave_stall_sig~0_combout\,
	datad => \output_block_unit|fifo|Equal2~0_combout\,
	combout => \intercon|slave_stall_sig~2_combout\);

-- Location: LCCOMB_X31_Y20_N18
\intercon|STALL_I_M1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|STALL_I_M1~0_combout\ = (\intercon|intercon_state.idle_st~regout\ & ((\intercon|slave_stall_sig~2_combout\) # (!\intercon|intercon_state.master_1_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intercon|intercon_state.master_1_st~regout\,
	datac => \intercon|slave_stall_sig~2_combout\,
	datad => \intercon|intercon_state.idle_st~regout\,
	combout => \intercon|STALL_I_M1~0_combout\);

-- Location: LCCOMB_X33_Y20_N2
\rx_path_unit|wishbone_master_inst|wm_state~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~22_combout\ = (\rx_path_unit|wishbone_master_inst|wm_state~21_combout\ & (!\intercon|STALL_I_M1~0_combout\ & !\intercon|ERR_I_M1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|wm_state~21_combout\,
	datab => \intercon|STALL_I_M1~0_combout\,
	datad => \intercon|ERR_I_M1~combout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~22_combout\);

-- Location: LCFF_X33_Y20_N3
\rx_path_unit|wishbone_master_inst|wm_state.read_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|wm_state~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\);

-- Location: LCCOMB_X33_Y20_N8
\rx_path_unit|wishbone_master_inst|wm_state~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|wm_state~23_combout\ = (!\intercon|ERR_I_M1~combout\ & (\intercon|STALL_I_M1~0_combout\ & ((\rx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\) # 
-- (\rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|ERR_I_M1~combout\,
	datab => \intercon|STALL_I_M1~0_combout\,
	datac => \rx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\,
	datad => \rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	combout => \rx_path_unit|wishbone_master_inst|wm_state~23_combout\);

-- Location: LCFF_X33_Y20_N9
\rx_path_unit|wishbone_master_inst|wm_state.stall_rd_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|wm_state~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\);

-- Location: LCCOMB_X33_Y20_N30
\rx_path_unit|wishbone_master_inst|CYC_O~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|CYC_O~0_combout\ = (!\rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\ & (!\rx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\ & !\rx_path_unit|wishbone_master_inst|STB_O~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\,
	datad => \rx_path_unit|wishbone_master_inst|STB_O~0_combout\,
	combout => \rx_path_unit|wishbone_master_inst|CYC_O~0_combout\);

-- Location: LCCOMB_X33_Y20_N24
\rx_path_unit|wishbone_master_inst|CYC_O\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|CYC_O~combout\ = (\rx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\) # ((\rx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\) # (!\rx_path_unit|wishbone_master_inst|CYC_O~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\,
	datab => \rx_path_unit|wishbone_master_inst|CYC_O~0_combout\,
	datad => \rx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\,
	combout => \rx_path_unit|wishbone_master_inst|CYC_O~combout\);

-- Location: LCCOMB_X32_Y20_N2
\intercon|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|Selector2~1_combout\ = (\intercon|intercon_state.master_3_st~regout\) # ((!\intercon|intercon_state.idle_st~regout\ & (!\tx_path_unit|wishbone_master_inst|CYC_O~combout\ & !\rx_path_unit|wishbone_master_inst|CYC_O~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.idle_st~regout\,
	datab => \tx_path_unit|wishbone_master_inst|CYC_O~combout\,
	datac => \intercon|intercon_state.master_3_st~regout\,
	datad => \rx_path_unit|wishbone_master_inst|CYC_O~combout\,
	combout => \intercon|Selector2~1_combout\);

-- Location: LCCOMB_X31_Y20_N30
\intercon|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|Selector2~0_combout\ = (!\tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\ & (\intercon|intercon_state.master_2_st~regout\ & (\tx_path_unit|wishbone_master_inst|CYC_O~0_combout\ & 
-- !\tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\,
	datab => \intercon|intercon_state.master_2_st~regout\,
	datac => \tx_path_unit|wishbone_master_inst|CYC_O~0_combout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\,
	combout => \intercon|Selector2~0_combout\);

-- Location: LCCOMB_X32_Y20_N16
\intercon|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|Selector2~2_combout\ = (\output_block_unit|output_block_wm|CYC_O~combout\ & ((\intercon|Selector2~1_combout\) # ((\intercon|arbiter_state_machine_proc~0_combout\ & \intercon|Selector2~0_combout\)))) # 
-- (!\output_block_unit|output_block_wm|CYC_O~combout\ & (((\intercon|arbiter_state_machine_proc~0_combout\ & \intercon|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|CYC_O~combout\,
	datab => \intercon|Selector2~1_combout\,
	datac => \intercon|arbiter_state_machine_proc~0_combout\,
	datad => \intercon|Selector2~0_combout\,
	combout => \intercon|Selector2~2_combout\);

-- Location: LCFF_X32_Y20_N17
\intercon|intercon_state.master_3_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|Selector2~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|intercon_state.master_3_st~regout\);

-- Location: LCCOMB_X32_Y20_N18
\intercon|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|Selector0~0_combout\ = (\rx_path_unit|wishbone_master_inst|CYC_O~combout\ & ((\intercon|intercon_state.master_1_st~regout\) # (!\intercon|intercon_state.idle_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.idle_st~regout\,
	datab => \intercon|intercon_state.master_1_st~regout\,
	datad => \rx_path_unit|wishbone_master_inst|CYC_O~combout\,
	combout => \intercon|Selector0~0_combout\);

-- Location: LCCOMB_X32_Y20_N0
\intercon|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|Selector0~1_combout\ = (\intercon|Selector0~0_combout\) # ((!\output_block_unit|output_block_wm|CYC_O~combout\ & (\intercon|arbiter_state_machine_proc~0_combout\ & \intercon|intercon_state.master_3_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|CYC_O~combout\,
	datab => \intercon|arbiter_state_machine_proc~0_combout\,
	datac => \intercon|intercon_state.master_3_st~regout\,
	datad => \intercon|Selector0~0_combout\,
	combout => \intercon|Selector0~1_combout\);

-- Location: LCFF_X32_Y20_N1
\intercon|intercon_state.master_1_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|Selector0~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|intercon_state.master_1_st~regout\);

-- Location: LCCOMB_X42_Y20_N26
\rx_path_unit|mp_dec_inst|type_blk[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|type_blk[2]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(2),
	combout => \rx_path_unit|mp_dec_inst|type_blk[2]~feeder_combout\);

-- Location: LCFF_X42_Y20_N27
\rx_path_unit|mp_dec_inst|type_blk[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|type_blk[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|type_blk[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_blk\(2));

-- Location: LCCOMB_X38_Y20_N10
\rx_path_unit|mp_dec_inst|type_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|type_reg[2]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_blk\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|type_blk\(2),
	combout => \rx_path_unit|mp_dec_inst|type_reg[2]~feeder_combout\);

-- Location: LCFF_X38_Y20_N11
\rx_path_unit|mp_dec_inst|type_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|type_reg[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_reg\(2));

-- Location: LCCOMB_X34_Y20_N14
\rx_path_unit|wishbone_master_inst|type_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|type_reg[2]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|type_reg\(2),
	combout => \rx_path_unit|wishbone_master_inst|type_reg[2]~feeder_combout\);

-- Location: LCFF_X34_Y20_N15
\rx_path_unit|wishbone_master_inst|type_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|type_reg[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|type_reg\(2));

-- Location: LCCOMB_X42_Y20_N10
\rx_path_unit|mp_dec_inst|type_blk[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|type_blk[7]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(7),
	combout => \rx_path_unit|mp_dec_inst|type_blk[7]~feeder_combout\);

-- Location: LCFF_X42_Y20_N11
\rx_path_unit|mp_dec_inst|type_blk[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|type_blk[7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|type_blk[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_blk\(7));

-- Location: LCCOMB_X38_Y20_N12
\rx_path_unit|mp_dec_inst|type_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|type_reg[7]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_blk\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|type_blk\(7),
	combout => \rx_path_unit|mp_dec_inst|type_reg[7]~feeder_combout\);

-- Location: LCFF_X38_Y20_N13
\rx_path_unit|mp_dec_inst|type_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|type_reg[7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|type_reg\(7));

-- Location: LCCOMB_X35_Y20_N28
\rx_path_unit|wishbone_master_inst|type_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|type_reg[7]~feeder_combout\ = \rx_path_unit|mp_dec_inst|type_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|type_reg\(7),
	combout => \rx_path_unit|wishbone_master_inst|type_reg[7]~feeder_combout\);

-- Location: LCFF_X35_Y20_N29
\rx_path_unit|wishbone_master_inst|type_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|type_reg[7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|type_reg\(7));

-- Location: LCCOMB_X36_Y20_N24
\intercon|tga_sig~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|tga_sig~5_combout\ = (\intercon|intercon_state.master_1_st~regout\ & \rx_path_unit|wishbone_master_inst|type_reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.master_1_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|type_reg\(7),
	combout => \intercon|tga_sig~5_combout\);

-- Location: LCFF_X36_Y20_N25
\intercon|tga_sig[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|tga_sig~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|tga_sig\(7));

-- Location: LCCOMB_X35_Y23_N0
\tx_path_unit|bus_to_enc_fsm_inst|type_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|type_reg[2]~feeder_combout\ = \intercon|tga_sig\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|tga_sig\(7),
	combout => \tx_path_unit|bus_to_enc_fsm_inst|type_reg[2]~feeder_combout\);

-- Location: LCFF_X35_Y23_N1
\tx_path_unit|bus_to_enc_fsm_inst|type_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|bus_to_enc_fsm_inst|type_reg[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|type_reg\(2));

-- Location: LCCOMB_X35_Y23_N18
\tx_path_unit|wishbone_master_inst|type_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|type_reg[2]~feeder_combout\ = \tx_path_unit|bus_to_enc_fsm_inst|type_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|bus_to_enc_fsm_inst|type_reg\(2),
	combout => \tx_path_unit|wishbone_master_inst|type_reg[2]~feeder_combout\);

-- Location: LCFF_X35_Y23_N19
\tx_path_unit|wishbone_master_inst|type_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|type_reg[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|type_reg\(2));

-- Location: LCCOMB_X34_Y20_N24
\intercon|tga_sig~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|tga_sig~1_combout\ = (\intercon|intercon_state.master_1_st~regout\ & (((\rx_path_unit|wishbone_master_inst|type_reg\(2))))) # (!\intercon|intercon_state.master_1_st~regout\ & (\intercon|intercon_state.master_2_st~regout\ & 
-- ((\tx_path_unit|wishbone_master_inst|type_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.master_2_st~regout\,
	datab => \intercon|intercon_state.master_1_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|type_reg\(2),
	datad => \tx_path_unit|wishbone_master_inst|type_reg\(2),
	combout => \intercon|tga_sig~1_combout\);

-- Location: LCFF_X34_Y20_N25
\intercon|tga_sig[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|tga_sig~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|tga_sig\(2));

-- Location: LCCOMB_X32_Y21_N16
\intercon|ERR_I_M1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|ERR_I_M1~0_combout\ = (!\intercon|tga_sig\(3) & ((\intercon|tga_sig\(0)) # ((\intercon|tga_sig\(2)) # (\intercon|tga_sig\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(0),
	datab => \intercon|tga_sig\(2),
	datac => \intercon|tga_sig\(3),
	datad => \intercon|tga_sig\(1),
	combout => \intercon|ERR_I_M1~0_combout\);

-- Location: LCCOMB_X32_Y22_N14
\tx_path_unit|wishbone_master_inst|wm_state~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~20_combout\ = (\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & (((!\intercon|watchdog_timer_inst|timer_tick~regout\) # (!\intercon|intercon_state.master_2_st~regout\)) # 
-- (!\intercon|ERR_I_M1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datab => \intercon|ERR_I_M1~0_combout\,
	datac => \intercon|intercon_state.master_2_st~regout\,
	datad => \intercon|watchdog_timer_inst|timer_tick~regout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~20_combout\);

-- Location: LCFF_X32_Y22_N15
\tx_path_unit|wishbone_master_inst|wm_state.initiate_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|wm_state~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\);

-- Location: LCCOMB_X32_Y22_N16
\tx_path_unit|wishbone_master_inst|wm_state~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~21_combout\ = (\intercon|STALL_I_M2~0_combout\ & (!\intercon|ERR_I_M2~combout\ & ((\tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\) # (!\tx_path_unit|wishbone_master_inst|wm_state~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|STALL_I_M2~0_combout\,
	datab => \tx_path_unit|wishbone_master_inst|wm_state~16_combout\,
	datac => \tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	datad => \intercon|ERR_I_M2~combout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~21_combout\);

-- Location: LCFF_X32_Y22_N17
\tx_path_unit|wishbone_master_inst|wm_state.stall_rd_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|wm_state~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\);

-- Location: LCCOMB_X32_Y22_N26
\tx_path_unit|wishbone_master_inst|wm_state~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|wm_state~16_combout\ = (!\tx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\ & !\tx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\,
	datac => \tx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\,
	combout => \tx_path_unit|wishbone_master_inst|wm_state~16_combout\);

-- Location: LCCOMB_X32_Y22_N22
\tx_path_unit|wishbone_master_inst|CYC_O~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|CYC_O~0_combout\ = (!\tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\ & (\tx_path_unit|wishbone_master_inst|wm_state~16_combout\ & (!\tx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\ & 
-- !\tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	datab => \tx_path_unit|wishbone_master_inst|wm_state~16_combout\,
	datac => \tx_path_unit|wishbone_master_inst|wm_state.stall_wr_st~regout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_state.write_st~regout\,
	combout => \tx_path_unit|wishbone_master_inst|CYC_O~0_combout\);

-- Location: LCCOMB_X31_Y20_N22
\tx_path_unit|wishbone_master_inst|CYC_O\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|CYC_O~combout\ = (\tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\) # ((\tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\) # (!\tx_path_unit|wishbone_master_inst|CYC_O~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st~regout\,
	datac => \tx_path_unit|wishbone_master_inst|CYC_O~0_combout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\,
	combout => \tx_path_unit|wishbone_master_inst|CYC_O~combout\);

-- Location: LCCOMB_X32_Y20_N30
\intercon|arbiter_state_machine_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|arbiter_state_machine_proc~0_combout\ = (\output_block_unit|output_block_wm|CYC_O~combout\) # ((\tx_path_unit|wishbone_master_inst|CYC_O~combout\) # (\rx_path_unit|wishbone_master_inst|CYC_O~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|CYC_O~combout\,
	datab => \tx_path_unit|wishbone_master_inst|CYC_O~combout\,
	datad => \rx_path_unit|wishbone_master_inst|CYC_O~combout\,
	combout => \intercon|arbiter_state_machine_proc~0_combout\);

-- Location: LCCOMB_X32_Y20_N12
\intercon|intercon_state.idle_st~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|intercon_state.idle_st~feeder_combout\ = \intercon|arbiter_state_machine_proc~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \intercon|arbiter_state_machine_proc~0_combout\,
	combout => \intercon|intercon_state.idle_st~feeder_combout\);

-- Location: LCFF_X32_Y20_N13
\intercon|intercon_state.idle_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|intercon_state.idle_st~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|intercon_state.idle_st~regout\);

-- Location: LCCOMB_X36_Y22_N28
\intercon|dat_sig[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|dat_sig[0]~0_combout\ = (\intercon|intercon_state.master_2_st~regout\) # (!\intercon|intercon_state.idle_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.master_2_st~regout\,
	datad => \intercon|intercon_state.idle_st~regout\,
	combout => \intercon|dat_sig[0]~0_combout\);

-- Location: LCFF_X46_Y18_N13
\rx_path_unit|ram_simple_inst|ram_data~18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|dout\(0),
	sload => VCC,
	ena => \rx_path_unit|ram_simple_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data~18_regout\);

-- Location: LCCOMB_X45_Y18_N10
\rx_path_unit|ram_simple_inst|data_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|data_out[0]~0_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- ((\rx_path_unit|ram_simple_inst|ram_data~18_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \rx_path_unit|ram_simple_inst|ram_data~18_regout\,
	datad => \output_block_unit|fifo|mem~24_regout\,
	combout => \rx_path_unit|ram_simple_inst|data_out[0]~0_combout\);

-- Location: LCCOMB_X45_Y18_N16
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[17]~feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|dout\(0),
	combout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[17]~feeder_combout\);

-- Location: LCFF_X45_Y18_N17
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(17));

-- Location: LCFF_X45_Y18_N11
\rx_path_unit|ram_simple_inst|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|data_out[0]~0_combout\,
	sdata => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(17),
	sload => \rx_path_unit|ram_simple_inst|ram_data~31_combout\,
	ena => \rx_path_unit|wishbone_master_inst|STB_O~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|data_out\(0));

-- Location: LCCOMB_X37_Y22_N4
\intercon|dat_sig~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|dat_sig~1_combout\ = (!\intercon|dat_sig[0]~0_combout\ & ((\intercon|intercon_state.master_1_st~regout\ & ((\rx_path_unit|ram_simple_inst|data_out\(0)))) # (!\intercon|intercon_state.master_1_st~regout\ & (\output_block_unit|Add6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add6~0_combout\,
	datab => \intercon|dat_sig[0]~0_combout\,
	datac => \rx_path_unit|ram_simple_inst|data_out\(0),
	datad => \intercon|intercon_state.master_1_st~regout\,
	combout => \intercon|dat_sig~1_combout\);

-- Location: LCFF_X37_Y22_N5
\intercon|dat_sig[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|dat_sig~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|dat_sig\(0));

-- Location: LCCOMB_X30_Y23_N20
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~feeder_combout\ = \intercon|dat_sig\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(0),
	combout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~feeder_combout\);

-- Location: LCFF_X30_Y23_N21
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(0));

-- Location: LCCOMB_X28_Y23_N20
\tx_path_unit|tx_mpe_inst|len_blk[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\ = (!\tx_path_unit|tx_fifo_inst|Equal3~0_combout\ & (!\tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\ & (!\tx_path_unit|tx_mpe_inst|dout_valid_i~regout\ & \tx_path_unit|tx_mpe_inst|reg_ready_sig~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|Equal3~0_combout\,
	datab => \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	datad => \tx_path_unit|tx_mpe_inst|reg_ready_sig~regout\,
	combout => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\);

-- Location: LCFF_X25_Y23_N27
\tx_path_unit|tx_mpe_inst|len_blk[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|len_blk\(0));

-- Location: LCFF_X25_Y23_N7
\tx_path_unit|tx_mpe_inst|len_blk[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|len_blk\(1));

-- Location: LCCOMB_X25_Y21_N20
\tx_path_unit|tx_mpe_inst|ram_addr_i~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~0_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(1) & !\tx_path_unit|tx_ram_inst|dout_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_mpe_inst|ram_addr_i\(1),
	datad => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~0_combout\);

-- Location: LCCOMB_X25_Y21_N22
\tx_path_unit|tx_mpe_inst|ram_addr_i~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\ = (!\tx_path_unit|tx_mpe_inst|Equal1~4_combout\ & \tx_path_unit|tx_ram_inst|dout_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|Equal1~4_combout\,
	datad => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\);

-- Location: LCCOMB_X25_Y21_N24
\tx_path_unit|tx_mpe_inst|ram_addr_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~2_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & ((\tx_path_unit|tx_mpe_inst|ram_addr_i~0_combout\) # ((\tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\ & \tx_path_unit|tx_mpe_inst|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i~0_combout\,
	datac => \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\,
	datad => \tx_path_unit|tx_mpe_inst|Add1~2_combout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~2_combout\);

-- Location: LCFF_X25_Y21_N25
\tx_path_unit|tx_mpe_inst|ram_addr_i[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|ram_addr_i~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|ram_addr_i\(1));

-- Location: LCCOMB_X25_Y21_N30
\tx_path_unit|tx_mpe_inst|ram_addr_i~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~3_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(0) & !\tx_path_unit|tx_ram_inst|dout_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_mpe_inst|ram_addr_i\(0),
	datad => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~3_combout\);

-- Location: LCCOMB_X24_Y21_N0
\tx_path_unit|tx_mpe_inst|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Add1~0_combout\ = \tx_path_unit|tx_mpe_inst|ram_addr_i\(0) $ (VCC)
-- \tx_path_unit|tx_mpe_inst|Add1~1\ = CARRY(\tx_path_unit|tx_mpe_inst|ram_addr_i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i\(0),
	datad => VCC,
	combout => \tx_path_unit|tx_mpe_inst|Add1~0_combout\,
	cout => \tx_path_unit|tx_mpe_inst|Add1~1\);

-- Location: LCCOMB_X25_Y21_N14
\tx_path_unit|tx_mpe_inst|ram_addr_i~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~4_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & ((\tx_path_unit|tx_mpe_inst|ram_addr_i~3_combout\) # ((\tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\ & \tx_path_unit|tx_mpe_inst|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\,
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i~3_combout\,
	datac => \tx_path_unit|tx_mpe_inst|Add1~0_combout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~4_combout\);

-- Location: LCFF_X25_Y21_N15
\tx_path_unit|tx_mpe_inst|ram_addr_i[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|ram_addr_i~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|ram_addr_i\(0));

-- Location: LCCOMB_X24_Y21_N2
\tx_path_unit|tx_mpe_inst|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Add1~2_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(1) & (!\tx_path_unit|tx_mpe_inst|Add1~1\)) # (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(1) & ((\tx_path_unit|tx_mpe_inst|Add1~1\) # (GND)))
-- \tx_path_unit|tx_mpe_inst|Add1~3\ = CARRY((!\tx_path_unit|tx_mpe_inst|Add1~1\) # (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i\(1),
	datad => VCC,
	cin => \tx_path_unit|tx_mpe_inst|Add1~1\,
	combout => \tx_path_unit|tx_mpe_inst|Add1~2_combout\,
	cout => \tx_path_unit|tx_mpe_inst|Add1~3\);

-- Location: LCCOMB_X25_Y22_N0
\tx_path_unit|tx_mpe_inst|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Equal1~0_combout\ = (\tx_path_unit|tx_mpe_inst|Add1~0_combout\ & (\tx_path_unit|tx_mpe_inst|len_blk\(0) & (\tx_path_unit|tx_mpe_inst|len_blk\(1) $ (!\tx_path_unit|tx_mpe_inst|Add1~2_combout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|Add1~0_combout\ & (!\tx_path_unit|tx_mpe_inst|len_blk\(0) & (\tx_path_unit|tx_mpe_inst|len_blk\(1) $ (!\tx_path_unit|tx_mpe_inst|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Add1~0_combout\,
	datab => \tx_path_unit|tx_mpe_inst|len_blk\(0),
	datac => \tx_path_unit|tx_mpe_inst|len_blk\(1),
	datad => \tx_path_unit|tx_mpe_inst|Add1~2_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y21_N30
\tx_path_unit|tx_mpe_inst|ram_addr_i~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~15_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(6) & !\tx_path_unit|tx_ram_inst|dout_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i\(6),
	datad => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~15_combout\);

-- Location: LCCOMB_X24_Y21_N18
\tx_path_unit|tx_mpe_inst|ram_addr_i~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~16_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & ((\tx_path_unit|tx_mpe_inst|ram_addr_i~15_combout\) # ((\tx_path_unit|tx_mpe_inst|Add1~12_combout\ & \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Add1~12_combout\,
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i~15_combout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~16_combout\);

-- Location: LCFF_X24_Y21_N19
\tx_path_unit|tx_mpe_inst|ram_addr_i[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|ram_addr_i~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|ram_addr_i\(6));

-- Location: LCCOMB_X24_Y21_N22
\tx_path_unit|tx_mpe_inst|ram_addr_i~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~9_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(5) & !\tx_path_unit|tx_ram_inst|dout_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i\(5),
	datad => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~9_combout\);

-- Location: LCCOMB_X24_Y21_N26
\tx_path_unit|tx_mpe_inst|ram_addr_i~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~10_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & ((\tx_path_unit|tx_mpe_inst|ram_addr_i~9_combout\) # ((\tx_path_unit|tx_mpe_inst|Add1~10_combout\ & \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Add1~10_combout\,
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i~9_combout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~10_combout\);

-- Location: LCFF_X24_Y21_N27
\tx_path_unit|tx_mpe_inst|ram_addr_i[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|ram_addr_i~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|ram_addr_i\(5));

-- Location: LCCOMB_X24_Y21_N4
\tx_path_unit|tx_mpe_inst|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Add1~4_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(2) & (\tx_path_unit|tx_mpe_inst|Add1~3\ $ (GND))) # (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(2) & (!\tx_path_unit|tx_mpe_inst|Add1~3\ & VCC))
-- \tx_path_unit|tx_mpe_inst|Add1~5\ = CARRY((\tx_path_unit|tx_mpe_inst|ram_addr_i\(2) & !\tx_path_unit|tx_mpe_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i\(2),
	datad => VCC,
	cin => \tx_path_unit|tx_mpe_inst|Add1~3\,
	combout => \tx_path_unit|tx_mpe_inst|Add1~4_combout\,
	cout => \tx_path_unit|tx_mpe_inst|Add1~5\);

-- Location: LCCOMB_X27_Y21_N22
\tx_path_unit|tx_mpe_inst|ram_addr_i~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~8_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & ((\tx_path_unit|tx_mpe_inst|ram_addr_i~7_combout\) # ((\tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\ & \tx_path_unit|tx_mpe_inst|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|ram_addr_i~7_combout\,
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\,
	datac => \tx_path_unit|tx_mpe_inst|Add1~4_combout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~8_combout\);

-- Location: LCFF_X27_Y21_N23
\tx_path_unit|tx_mpe_inst|ram_addr_i[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|ram_addr_i~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|ram_addr_i\(2));

-- Location: LCCOMB_X24_Y21_N10
\tx_path_unit|tx_mpe_inst|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Add1~10_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(5) & (!\tx_path_unit|tx_mpe_inst|Add1~9\)) # (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(5) & ((\tx_path_unit|tx_mpe_inst|Add1~9\) # (GND)))
-- \tx_path_unit|tx_mpe_inst|Add1~11\ = CARRY((!\tx_path_unit|tx_mpe_inst|Add1~9\) # (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i\(5),
	datad => VCC,
	cin => \tx_path_unit|tx_mpe_inst|Add1~9\,
	combout => \tx_path_unit|tx_mpe_inst|Add1~10_combout\,
	cout => \tx_path_unit|tx_mpe_inst|Add1~11\);

-- Location: LCCOMB_X24_Y21_N12
\tx_path_unit|tx_mpe_inst|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Add1~12_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(6) & (\tx_path_unit|tx_mpe_inst|Add1~11\ $ (GND))) # (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(6) & (!\tx_path_unit|tx_mpe_inst|Add1~11\ & VCC))
-- \tx_path_unit|tx_mpe_inst|Add1~13\ = CARRY((\tx_path_unit|tx_mpe_inst|ram_addr_i\(6) & !\tx_path_unit|tx_mpe_inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i\(6),
	datad => VCC,
	cin => \tx_path_unit|tx_mpe_inst|Add1~11\,
	combout => \tx_path_unit|tx_mpe_inst|Add1~12_combout\,
	cout => \tx_path_unit|tx_mpe_inst|Add1~13\);

-- Location: LCCOMB_X25_Y21_N8
\tx_path_unit|tx_mpe_inst|ram_addr_i~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~13_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(7) & !\tx_path_unit|tx_ram_inst|dout_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_mpe_inst|ram_addr_i\(7),
	datad => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~13_combout\);

-- Location: LCCOMB_X25_Y21_N16
\tx_path_unit|tx_mpe_inst|ram_addr_i~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~14_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & ((\tx_path_unit|tx_mpe_inst|ram_addr_i~13_combout\) # ((\tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\ & \tx_path_unit|tx_mpe_inst|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i~13_combout\,
	datac => \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\,
	datad => \tx_path_unit|tx_mpe_inst|Add1~14_combout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~14_combout\);

-- Location: LCFF_X25_Y21_N17
\tx_path_unit|tx_mpe_inst|ram_addr_i[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|ram_addr_i~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|ram_addr_i\(7));

-- Location: LCCOMB_X24_Y21_N14
\tx_path_unit|tx_mpe_inst|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Add1~14_combout\ = \tx_path_unit|tx_mpe_inst|Add1~13\ $ (\tx_path_unit|tx_mpe_inst|ram_addr_i\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|ram_addr_i\(7),
	cin => \tx_path_unit|tx_mpe_inst|Add1~13\,
	combout => \tx_path_unit|tx_mpe_inst|Add1~14_combout\);

-- Location: LCCOMB_X45_Y18_N28
\rx_path_unit|ram_simple_inst|data_out[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|data_out[6]~6_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a6\))) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- (\rx_path_unit|ram_simple_inst|ram_data~24_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|ram_data~24_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a6\,
	combout => \rx_path_unit|ram_simple_inst|data_out[6]~6_combout\);

-- Location: LCCOMB_X45_Y18_N6
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[23]~feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|dout\(6),
	combout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[23]~feeder_combout\);

-- Location: LCFF_X45_Y18_N7
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(23));

-- Location: LCFF_X45_Y18_N29
\rx_path_unit|ram_simple_inst|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|data_out[6]~6_combout\,
	sdata => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(23),
	sload => \rx_path_unit|ram_simple_inst|ram_data~31_combout\,
	ena => \rx_path_unit|wishbone_master_inst|STB_O~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|data_out\(6));

-- Location: LCCOMB_X37_Y22_N6
\intercon|dat_sig~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|dat_sig~8_combout\ = (!\intercon|dat_sig[0]~0_combout\ & ((\intercon|intercon_state.master_1_st~regout\ & ((\rx_path_unit|ram_simple_inst|data_out\(6)))) # (!\intercon|intercon_state.master_1_st~regout\ & (\output_block_unit|Add6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.master_1_st~regout\,
	datab => \intercon|dat_sig[0]~0_combout\,
	datac => \output_block_unit|Add6~12_combout\,
	datad => \rx_path_unit|ram_simple_inst|data_out\(6),
	combout => \intercon|dat_sig~8_combout\);

-- Location: LCFF_X37_Y22_N7
\intercon|dat_sig[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|dat_sig~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|dat_sig\(6));

-- Location: LCCOMB_X30_Y23_N2
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|len_reg[6]~feeder_combout\ = \intercon|dat_sig\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(6),
	combout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[6]~feeder_combout\);

-- Location: LCFF_X30_Y23_N3
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(6));

-- Location: LCCOMB_X25_Y22_N28
\tx_path_unit|tx_mpe_inst|len_blk[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|len_blk[6]~feeder_combout\ = \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(6),
	combout => \tx_path_unit|tx_mpe_inst|len_blk[6]~feeder_combout\);

-- Location: LCFF_X25_Y22_N29
\tx_path_unit|tx_mpe_inst|len_blk[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|len_blk[6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|len_blk\(6));

-- Location: LCCOMB_X24_Y22_N6
\tx_path_unit|tx_mpe_inst|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Equal1~3_combout\ = (\tx_path_unit|tx_mpe_inst|len_blk\(7) & (\tx_path_unit|tx_mpe_inst|Add1~14_combout\ & (\tx_path_unit|tx_mpe_inst|Add1~12_combout\ $ (!\tx_path_unit|tx_mpe_inst|len_blk\(6))))) # 
-- (!\tx_path_unit|tx_mpe_inst|len_blk\(7) & (!\tx_path_unit|tx_mpe_inst|Add1~14_combout\ & (\tx_path_unit|tx_mpe_inst|Add1~12_combout\ $ (!\tx_path_unit|tx_mpe_inst|len_blk\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|len_blk\(7),
	datab => \tx_path_unit|tx_mpe_inst|Add1~12_combout\,
	datac => \tx_path_unit|tx_mpe_inst|Add1~14_combout\,
	datad => \tx_path_unit|tx_mpe_inst|len_blk\(6),
	combout => \tx_path_unit|tx_mpe_inst|Equal1~3_combout\);

-- Location: LCFF_X23_Y23_N19
\tx_path_unit|tx_mpe_inst|len_blk[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|len_blk\(4));

-- Location: LCCOMB_X46_Y18_N24
\rx_path_unit|ram_simple_inst|ram_data~23feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data~23feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|dout\(5),
	combout => \rx_path_unit|ram_simple_inst|ram_data~23feeder_combout\);

-- Location: LCFF_X46_Y18_N25
\rx_path_unit|ram_simple_inst|ram_data~23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data~23feeder_combout\,
	ena => \rx_path_unit|ram_simple_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data~23_regout\);

-- Location: LCCOMB_X45_Y18_N22
\rx_path_unit|ram_simple_inst|data_out[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|data_out[5]~5_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a5\)) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- ((\rx_path_unit|ram_simple_inst|ram_data~23_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a5\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \rx_path_unit|ram_simple_inst|ram_data~23_regout\,
	combout => \rx_path_unit|ram_simple_inst|data_out[5]~5_combout\);

-- Location: LCCOMB_X45_Y18_N8
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[22]~feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|dout\(5),
	combout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[22]~feeder_combout\);

-- Location: LCFF_X45_Y18_N9
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(22));

-- Location: LCFF_X45_Y18_N23
\rx_path_unit|ram_simple_inst|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|data_out[5]~5_combout\,
	sdata => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(22),
	sload => \rx_path_unit|ram_simple_inst|ram_data~31_combout\,
	ena => \rx_path_unit|wishbone_master_inst|STB_O~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|data_out\(5));

-- Location: LCCOMB_X37_Y22_N16
\intercon|dat_sig~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|dat_sig~5_combout\ = (!\intercon|dat_sig[0]~0_combout\ & ((\intercon|intercon_state.master_1_st~regout\ & ((\rx_path_unit|ram_simple_inst|data_out\(5)))) # (!\intercon|intercon_state.master_1_st~regout\ & (\output_block_unit|Add6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|intercon_state.master_1_st~regout\,
	datab => \intercon|dat_sig[0]~0_combout\,
	datac => \output_block_unit|Add6~10_combout\,
	datad => \rx_path_unit|ram_simple_inst|data_out\(5),
	combout => \intercon|dat_sig~5_combout\);

-- Location: LCFF_X37_Y22_N17
\intercon|dat_sig[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|dat_sig~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|dat_sig\(5));

-- Location: LCCOMB_X30_Y23_N22
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|len_reg[5]~feeder_combout\ = \intercon|dat_sig\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(5),
	combout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[5]~feeder_combout\);

-- Location: LCFF_X30_Y23_N23
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(5));

-- Location: LCCOMB_X25_Y22_N26
\tx_path_unit|tx_mpe_inst|len_blk[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|len_blk[5]~feeder_combout\ = \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(5),
	combout => \tx_path_unit|tx_mpe_inst|len_blk[5]~feeder_combout\);

-- Location: LCFF_X25_Y22_N27
\tx_path_unit|tx_mpe_inst|len_blk[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|len_blk[5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|len_blk\(5));

-- Location: LCCOMB_X24_Y22_N16
\tx_path_unit|tx_mpe_inst|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Equal1~2_combout\ = (\tx_path_unit|tx_mpe_inst|Add1~8_combout\ & (\tx_path_unit|tx_mpe_inst|len_blk\(4) & (\tx_path_unit|tx_mpe_inst|len_blk\(5) $ (!\tx_path_unit|tx_mpe_inst|Add1~10_combout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|Add1~8_combout\ & (!\tx_path_unit|tx_mpe_inst|len_blk\(4) & (\tx_path_unit|tx_mpe_inst|len_blk\(5) $ (!\tx_path_unit|tx_mpe_inst|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Add1~8_combout\,
	datab => \tx_path_unit|tx_mpe_inst|len_blk\(4),
	datac => \tx_path_unit|tx_mpe_inst|len_blk\(5),
	datad => \tx_path_unit|tx_mpe_inst|Add1~10_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Equal1~2_combout\);

-- Location: LCCOMB_X25_Y22_N8
\tx_path_unit|tx_mpe_inst|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Equal1~4_combout\ = (\tx_path_unit|tx_mpe_inst|Equal1~1_combout\ & (\tx_path_unit|tx_mpe_inst|Equal1~0_combout\ & (\tx_path_unit|tx_mpe_inst|Equal1~3_combout\ & \tx_path_unit|tx_mpe_inst|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Equal1~1_combout\,
	datab => \tx_path_unit|tx_mpe_inst|Equal1~0_combout\,
	datac => \tx_path_unit|tx_mpe_inst|Equal1~3_combout\,
	datad => \tx_path_unit|tx_mpe_inst|Equal1~2_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Equal1~4_combout\);

-- Location: LCCOMB_X27_Y23_N8
\tx_path_unit|tx_mpe_inst|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector0~1_combout\ = (\tx_path_unit|tx_mpe_inst|Selector0~0_combout\) # ((\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & ((!\tx_path_unit|tx_mpe_inst|Equal1~4_combout\) # (!\tx_path_unit|tx_ram_inst|dout_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Selector0~0_combout\,
	datab => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|Equal1~4_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector0~1_combout\);

-- Location: LCCOMB_X27_Y21_N0
\tx_path_unit|tx_mpe_inst|read_addr_en~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|read_addr_en~2_combout\ = (!\tx_path_unit|tx_mpe_inst|dout_valid_i~regout\ & (\tx_path_unit|tx_mpe_inst|Selector0~1_combout\ & !\tx_path_unit|tx_fifo_inst|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	datac => \tx_path_unit|tx_mpe_inst|Selector0~1_combout\,
	datad => \tx_path_unit|tx_fifo_inst|Equal3~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|read_addr_en~2_combout\);

-- Location: LCFF_X27_Y21_N1
\tx_path_unit|tx_mpe_inst|read_addr_en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|read_addr_en~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|read_addr_en~regout\);

-- Location: LCCOMB_X27_Y21_N28
\tx_path_unit|tx_ram_inst|dout_valid~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|dout_valid~feeder_combout\ = \tx_path_unit|tx_mpe_inst|read_addr_en~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|read_addr_en~regout\,
	combout => \tx_path_unit|tx_ram_inst|dout_valid~feeder_combout\);

-- Location: LCFF_X27_Y21_N29
\tx_path_unit|tx_ram_inst|dout_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|dout_valid~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|dout_valid~regout\);

-- Location: LCCOMB_X27_Y23_N6
\tx_path_unit|tx_mpe_inst|dout_valid_i~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|dout_valid_i~3_combout\ = (!\tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\ & ((\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & ((\tx_path_unit|tx_ram_inst|dout_valid~regout\))) # 
-- (!\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & (\tx_path_unit|tx_mpe_inst|dout_valid_i~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|dout_valid_i~2_combout\,
	datab => \tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\,
	datac => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|dout_valid_i~3_combout\);

-- Location: LCFF_X27_Y23_N7
\tx_path_unit|tx_mpe_inst|dout_valid_i\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|dout_valid_i~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\);

-- Location: LCCOMB_X27_Y19_N10
\tx_path_unit|tx_fifo_inst|count_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|count_proc~0_combout\ = (!\tx_path_unit|tx_fifo_inst|Equal3~0_combout\ & \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|Equal3~0_combout\,
	datad => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	combout => \tx_path_unit|tx_fifo_inst|count_proc~0_combout\);

-- Location: LCCOMB_X27_Y21_N8
\tx_path_unit|tx_fifo_inst|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|count~0_combout\ = (\tx_path_unit|tx_fifo_inst|Equal2~0_combout\ & (\tx_path_unit|tx_uart_inst|fifo_rd_en~regout\ $ (\tx_path_unit|tx_fifo_inst|count\(0) $ (\tx_path_unit|tx_fifo_inst|count_proc~0_combout\)))) # 
-- (!\tx_path_unit|tx_fifo_inst|Equal2~0_combout\ & ((\tx_path_unit|tx_fifo_inst|count\(0) & ((\tx_path_unit|tx_uart_inst|fifo_rd_en~regout\) # (!\tx_path_unit|tx_fifo_inst|count_proc~0_combout\))) # (!\tx_path_unit|tx_fifo_inst|count\(0) & 
-- ((\tx_path_unit|tx_fifo_inst|count_proc~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|Equal2~0_combout\,
	datab => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	datac => \tx_path_unit|tx_fifo_inst|count\(0),
	datad => \tx_path_unit|tx_fifo_inst|count_proc~0_combout\,
	combout => \tx_path_unit|tx_fifo_inst|count~0_combout\);

-- Location: LCFF_X27_Y21_N9
\tx_path_unit|tx_fifo_inst|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|count~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|count\(0));

-- Location: LCCOMB_X27_Y21_N16
\tx_path_unit|tx_fifo_inst|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|Equal2~0_combout\ = (\tx_path_unit|tx_fifo_inst|count\(1)) # ((\tx_path_unit|tx_fifo_inst|count\(0)) # ((\tx_path_unit|tx_fifo_inst|count\(3)) # (\tx_path_unit|tx_fifo_inst|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|count\(1),
	datab => \tx_path_unit|tx_fifo_inst|count\(0),
	datac => \tx_path_unit|tx_fifo_inst|count\(3),
	datad => \tx_path_unit|tx_fifo_inst|count\(2),
	combout => \tx_path_unit|tx_fifo_inst|Equal2~0_combout\);

-- Location: LCCOMB_X28_Y19_N30
\tx_path_unit|tx_fifo_inst|data_valid_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|data_valid_proc~0_combout\ = (\tx_path_unit|tx_fifo_inst|Equal2~0_combout\ & \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_fifo_inst|Equal2~0_combout\,
	datac => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	combout => \tx_path_unit|tx_fifo_inst|data_valid_proc~0_combout\);

-- Location: LCFF_X28_Y19_N31
\tx_path_unit|tx_fifo_inst|dout_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|data_valid_proc~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|dout_valid~regout\);

-- Location: LCCOMB_X28_Y19_N16
\tx_path_unit|tx_uart_inst|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|Selector1~0_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.IDLE_ST~regout\ & (!\tx_path_unit|tx_fifo_inst|dout_valid~regout\ & (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\))) # 
-- (!\tx_path_unit|tx_uart_inst|cur_st.IDLE_ST~regout\ & ((\tx_path_unit|tx_fifo_inst|Equal2~0_combout\) # ((!\tx_path_unit|tx_fifo_inst|dout_valid~regout\ & \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|cur_st.IDLE_ST~regout\,
	datab => \tx_path_unit|tx_fifo_inst|dout_valid~regout\,
	datac => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datad => \tx_path_unit|tx_fifo_inst|Equal2~0_combout\,
	combout => \tx_path_unit|tx_uart_inst|Selector1~0_combout\);

-- Location: LCFF_X28_Y19_N17
\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|Selector1~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\);

-- Location: LCCOMB_X23_Y23_N16
\tx_path_unit|tx_mpe_inst|eof_blk[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|eof_blk[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \tx_path_unit|tx_mpe_inst|eof_blk[0]~feeder_combout\);

-- Location: LCFF_X23_Y23_N17
\tx_path_unit|tx_mpe_inst|eof_blk[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|eof_blk[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|eof_blk\(0));

-- Location: LCFF_X25_Y23_N25
\tx_path_unit|tx_mpe_inst|cur_st.type_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|cur_st~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\);

-- Location: LCFF_X25_Y23_N31
\tx_path_unit|tx_mpe_inst|cur_st.addr_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|cur_st~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\);

-- Location: LCFF_X25_Y23_N17
\tx_path_unit|tx_mpe_inst|cur_st.len_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|cur_st~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\);

-- Location: LCCOMB_X25_Y22_N10
\tx_path_unit|tx_mpe_inst|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector17~0_combout\ = (\tx_path_unit|tx_mpe_inst|crc_blk\(0) & ((\tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\) # ((\tx_path_unit|tx_mpe_inst|len_blk\(0) & \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|crc_blk\(0) & (\tx_path_unit|tx_mpe_inst|len_blk\(0) & ((\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|crc_blk\(0),
	datab => \tx_path_unit|tx_mpe_inst|len_blk\(0),
	datac => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector17~0_combout\);

-- Location: LCFF_X25_Y23_N1
\tx_path_unit|tx_mpe_inst|type_blk[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|type_reg\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|type_blk\(0));

-- Location: LCCOMB_X25_Y23_N24
\tx_path_unit|tx_mpe_inst|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector17~1_combout\ = (\tx_path_unit|tx_mpe_inst|addr_blk\(0) & ((\tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\) # ((\tx_path_unit|tx_mpe_inst|type_blk\(0) & \tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|addr_blk\(0) & (\tx_path_unit|tx_mpe_inst|type_blk\(0) & (\tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|addr_blk\(0),
	datab => \tx_path_unit|tx_mpe_inst|type_blk\(0),
	datac => \tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector17~1_combout\);

-- Location: LCCOMB_X24_Y23_N8
\tx_path_unit|tx_mpe_inst|Selector17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector17~3_combout\ = (\tx_path_unit|tx_mpe_inst|Selector17~0_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector17~1_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector17~2_combout\ & \tx_path_unit|tx_mpe_inst|dout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Selector17~2_combout\,
	datab => \tx_path_unit|tx_mpe_inst|Selector17~0_combout\,
	datac => \tx_path_unit|tx_mpe_inst|dout\(0),
	datad => \tx_path_unit|tx_mpe_inst|Selector17~1_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector17~3_combout\);

-- Location: LCCOMB_X25_Y23_N30
\tx_path_unit|tx_mpe_inst|Selector17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector17~4_combout\ = (\tx_path_unit|tx_ram_inst|data_out\(0) & (\tx_path_unit|tx_ram_inst|dout_valid~regout\ & \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|data_out\(0),
	datab => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector17~4_combout\);

-- Location: LCCOMB_X24_Y23_N4
\tx_path_unit|tx_mpe_inst|Selector17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector17~5_combout\ = (\tx_path_unit|tx_mpe_inst|Selector17~3_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector17~4_combout\) # ((\tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\ & \tx_path_unit|tx_mpe_inst|eof_blk\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|eof_blk\(0),
	datac => \tx_path_unit|tx_mpe_inst|Selector17~3_combout\,
	datad => \tx_path_unit|tx_mpe_inst|Selector17~4_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector17~5_combout\);

-- Location: LCFF_X24_Y23_N5
\tx_path_unit|tx_mpe_inst|dout[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector17~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|dout\(0));

-- Location: LCCOMB_X27_Y19_N26
\tx_path_unit|tx_fifo_inst|write_addr[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|write_addr[1]~3_combout\ = \tx_path_unit|tx_fifo_inst|write_addr\(1) $ (((!\tx_path_unit|tx_fifo_inst|Equal3~0_combout\ & (\tx_path_unit|tx_fifo_inst|write_addr\(0) & \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|Equal3~0_combout\,
	datab => \tx_path_unit|tx_fifo_inst|write_addr\(0),
	datac => \tx_path_unit|tx_fifo_inst|write_addr\(1),
	datad => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	combout => \tx_path_unit|tx_fifo_inst|write_addr[1]~3_combout\);

-- Location: LCFF_X27_Y19_N27
\tx_path_unit|tx_fifo_inst|write_addr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|write_addr[1]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|write_addr\(1));

-- Location: LCCOMB_X27_Y19_N4
\tx_path_unit|tx_fifo_inst|write_addr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|write_addr~1_combout\ = (!\tx_path_unit|tx_fifo_inst|write_addr\(0) & (((\tx_path_unit|tx_fifo_inst|write_addr\(2)) # (\tx_path_unit|tx_fifo_inst|write_addr\(1))) # (!\tx_path_unit|tx_fifo_inst|write_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|write_addr\(3),
	datab => \tx_path_unit|tx_fifo_inst|write_addr\(2),
	datac => \tx_path_unit|tx_fifo_inst|write_addr\(0),
	datad => \tx_path_unit|tx_fifo_inst|write_addr\(1),
	combout => \tx_path_unit|tx_fifo_inst|write_addr~1_combout\);

-- Location: LCFF_X27_Y19_N5
\tx_path_unit|tx_fifo_inst|write_addr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|write_addr~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_fifo_inst|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|write_addr\(0));

-- Location: LCCOMB_X27_Y19_N28
\tx_path_unit|tx_fifo_inst|write_addr[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|write_addr[2]~2_combout\ = \tx_path_unit|tx_fifo_inst|write_addr\(2) $ (((\tx_path_unit|tx_fifo_inst|write_addr\(1) & (\tx_path_unit|tx_fifo_inst|write_addr\(0) & \tx_path_unit|tx_fifo_inst|count_proc~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|write_addr\(1),
	datab => \tx_path_unit|tx_fifo_inst|write_addr\(0),
	datac => \tx_path_unit|tx_fifo_inst|write_addr\(2),
	datad => \tx_path_unit|tx_fifo_inst|count_proc~0_combout\,
	combout => \tx_path_unit|tx_fifo_inst|write_addr[2]~2_combout\);

-- Location: LCFF_X27_Y19_N29
\tx_path_unit|tx_fifo_inst|write_addr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|write_addr[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|write_addr\(2));

-- Location: LCCOMB_X27_Y19_N14
\tx_path_unit|tx_fifo_inst|mem~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem~25_combout\ = (!\tx_path_unit|tx_fifo_inst|write_addr\(3) & (!\tx_path_unit|tx_fifo_inst|write_addr\(2) & (!\tx_path_unit|tx_fifo_inst|write_addr\(0) & !\tx_path_unit|tx_fifo_inst|write_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|write_addr\(3),
	datab => \tx_path_unit|tx_fifo_inst|write_addr\(2),
	datac => \tx_path_unit|tx_fifo_inst|write_addr\(0),
	datad => \tx_path_unit|tx_fifo_inst|write_addr\(1),
	combout => \tx_path_unit|tx_fifo_inst|mem~25_combout\);

-- Location: LCCOMB_X27_Y19_N8
\tx_path_unit|tx_fifo_inst|mem~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem~26_combout\ = (!\tx_path_unit|tx_fifo_inst|Equal3~0_combout\ & (\tx_path_unit|tx_fifo_inst|mem~25_combout\ & \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|Equal3~0_combout\,
	datab => \tx_path_unit|tx_fifo_inst|mem~25_combout\,
	datad => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	combout => \tx_path_unit|tx_fifo_inst|mem~26_combout\);

-- Location: LCFF_X24_Y19_N13
\tx_path_unit|tx_fifo_inst|mem~14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_mpe_inst|dout\(0),
	sload => VCC,
	ena => \tx_path_unit|tx_fifo_inst|mem~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem~14_regout\);

-- Location: LCCOMB_X25_Y19_N8
\tx_path_unit|tx_fifo_inst|dout[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|dout[0]~0_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- ((\tx_path_unit|tx_fifo_inst|mem~14_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \tx_path_unit|tx_fifo_inst|mem~14_regout\,
	datad => \output_block_unit|fifo|mem~24_regout\,
	combout => \tx_path_unit|tx_fifo_inst|dout[0]~0_combout\);

-- Location: LCFF_X24_Y19_N11
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_mpe_inst|dout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(9));

-- Location: LCFF_X27_Y19_N9
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_fifo_inst|count_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(0));

-- Location: LCCOMB_X27_Y19_N18
\tx_path_unit|tx_fifo_inst|read_addr_dup~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|read_addr_dup~1_combout\ = \tx_path_unit|tx_fifo_inst|read_addr_dup\(1) $ (((\tx_path_unit|tx_fifo_inst|Equal2~0_combout\ & (\tx_path_unit|tx_fifo_inst|read_addr_dup\(0) & \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|Equal2~0_combout\,
	datab => \tx_path_unit|tx_fifo_inst|read_addr_dup\(0),
	datac => \tx_path_unit|tx_fifo_inst|read_addr_dup\(1),
	datad => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	combout => \tx_path_unit|tx_fifo_inst|read_addr_dup~1_combout\);

-- Location: LCFF_X27_Y19_N19
\tx_path_unit|tx_fifo_inst|read_addr_dup[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|read_addr_dup~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|read_addr_dup\(1));

-- Location: LCCOMB_X27_Y19_N20
\tx_path_unit|tx_fifo_inst|read_addr_dup~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|read_addr_dup~2_combout\ = \tx_path_unit|tx_fifo_inst|read_addr_dup\(2) $ (((\tx_path_unit|tx_fifo_inst|data_valid_proc~0_combout\ & (\tx_path_unit|tx_fifo_inst|read_addr_dup\(1) & 
-- \tx_path_unit|tx_fifo_inst|read_addr_dup\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|data_valid_proc~0_combout\,
	datab => \tx_path_unit|tx_fifo_inst|read_addr_dup\(1),
	datac => \tx_path_unit|tx_fifo_inst|read_addr_dup\(2),
	datad => \tx_path_unit|tx_fifo_inst|read_addr_dup\(0),
	combout => \tx_path_unit|tx_fifo_inst|read_addr_dup~2_combout\);

-- Location: LCFF_X27_Y19_N21
\tx_path_unit|tx_fifo_inst|read_addr_dup[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|read_addr_dup~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|read_addr_dup\(2));

-- Location: LCCOMB_X27_Y19_N16
\tx_path_unit|tx_fifo_inst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|Equal0~0_combout\ = (\tx_path_unit|tx_fifo_inst|read_addr_dup\(3) & (!\tx_path_unit|tx_fifo_inst|read_addr_dup\(0) & (!\tx_path_unit|tx_fifo_inst|read_addr_dup\(2) & !\tx_path_unit|tx_fifo_inst|read_addr_dup\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|read_addr_dup\(3),
	datab => \tx_path_unit|tx_fifo_inst|read_addr_dup\(0),
	datac => \tx_path_unit|tx_fifo_inst|read_addr_dup\(2),
	datad => \tx_path_unit|tx_fifo_inst|read_addr_dup\(1),
	combout => \tx_path_unit|tx_fifo_inst|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y19_N0
\tx_path_unit|tx_fifo_inst|read_addr_dup~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|read_addr_dup~0_combout\ = (\tx_path_unit|tx_fifo_inst|Equal2~0_combout\ & ((\tx_path_unit|tx_uart_inst|fifo_rd_en~regout\ & (!\tx_path_unit|tx_fifo_inst|read_addr_dup\(0) & !\tx_path_unit|tx_fifo_inst|Equal0~0_combout\)) # 
-- (!\tx_path_unit|tx_uart_inst|fifo_rd_en~regout\ & (\tx_path_unit|tx_fifo_inst|read_addr_dup\(0))))) # (!\tx_path_unit|tx_fifo_inst|Equal2~0_combout\ & (((\tx_path_unit|tx_fifo_inst|read_addr_dup\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|Equal2~0_combout\,
	datab => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	datac => \tx_path_unit|tx_fifo_inst|read_addr_dup\(0),
	datad => \tx_path_unit|tx_fifo_inst|Equal0~0_combout\,
	combout => \tx_path_unit|tx_fifo_inst|read_addr_dup~0_combout\);

-- Location: LCFF_X27_Y19_N1
\tx_path_unit|tx_fifo_inst|read_addr_dup[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|read_addr_dup~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|read_addr_dup\(0));

-- Location: LCFF_X27_Y19_N23
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_fifo_inst|write_addr\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(3));

-- Location: LCCOMB_X27_Y19_N22
\tx_path_unit|tx_fifo_inst|mem~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem~22_combout\ = (\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(1) & (\tx_path_unit|tx_fifo_inst|read_addr_dup\(0) & (\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(3) $ (!\tx_path_unit|tx_fifo_inst|read_addr_dup\(1))))) # 
-- (!\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(1) & (!\tx_path_unit|tx_fifo_inst|read_addr_dup\(0) & (\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(3) $ (!\tx_path_unit|tx_fifo_inst|read_addr_dup\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(1),
	datab => \tx_path_unit|tx_fifo_inst|read_addr_dup\(0),
	datac => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(3),
	datad => \tx_path_unit|tx_fifo_inst|read_addr_dup\(1),
	combout => \tx_path_unit|tx_fifo_inst|mem~22_combout\);

-- Location: LCCOMB_X27_Y19_N6
\tx_path_unit|tx_fifo_inst|mem~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem~24_combout\ = (\tx_path_unit|tx_fifo_inst|mem~23_combout\ & (\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(0) & \tx_path_unit|tx_fifo_inst|mem~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|mem~23_combout\,
	datab => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(0),
	datad => \tx_path_unit|tx_fifo_inst|mem~22_combout\,
	combout => \tx_path_unit|tx_fifo_inst|mem~24_combout\);

-- Location: LCFF_X25_Y19_N9
\tx_path_unit|tx_fifo_inst|dout[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|dout[0]~0_combout\,
	sdata => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(9),
	sload => \tx_path_unit|tx_fifo_inst|mem~24_combout\,
	ena => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|dout\(0));

-- Location: LCCOMB_X27_Y19_N24
\tx_path_unit|tx_fifo_inst|write_addr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|write_addr~0_combout\ = (\tx_path_unit|tx_fifo_inst|write_addr\(2) & (\tx_path_unit|tx_fifo_inst|write_addr\(3) $ (((\tx_path_unit|tx_fifo_inst|write_addr\(0) & \tx_path_unit|tx_fifo_inst|write_addr\(1)))))) # 
-- (!\tx_path_unit|tx_fifo_inst|write_addr\(2) & (\tx_path_unit|tx_fifo_inst|write_addr\(3) & ((\tx_path_unit|tx_fifo_inst|write_addr\(0)) # (\tx_path_unit|tx_fifo_inst|write_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|write_addr\(2),
	datab => \tx_path_unit|tx_fifo_inst|write_addr\(0),
	datac => \tx_path_unit|tx_fifo_inst|write_addr\(3),
	datad => \tx_path_unit|tx_fifo_inst|write_addr\(1),
	combout => \tx_path_unit|tx_fifo_inst|write_addr~0_combout\);

-- Location: LCFF_X27_Y19_N25
\tx_path_unit|tx_fifo_inst|write_addr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|write_addr~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_fifo_inst|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|write_addr\(3));

-- Location: LCCOMB_X27_Y19_N30
\tx_path_unit|tx_fifo_inst|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|Add0~0_combout\ = \tx_path_unit|tx_fifo_inst|read_addr_dup\(3) $ (((\tx_path_unit|tx_fifo_inst|read_addr_dup\(0) & (\tx_path_unit|tx_fifo_inst|read_addr_dup\(2) & \tx_path_unit|tx_fifo_inst|read_addr_dup\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|read_addr_dup\(3),
	datab => \tx_path_unit|tx_fifo_inst|read_addr_dup\(0),
	datac => \tx_path_unit|tx_fifo_inst|read_addr_dup\(2),
	datad => \tx_path_unit|tx_fifo_inst|read_addr_dup\(1),
	combout => \tx_path_unit|tx_fifo_inst|Add0~0_combout\);

-- Location: LCFF_X27_Y19_N3
\tx_path_unit|tx_fifo_inst|read_addr_dup[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|read_addr_dup~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|read_addr_dup\(3));

-- Location: LCCOMB_X27_Y19_N2
\tx_path_unit|tx_fifo_inst|read_addr_dup~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|read_addr_dup~3_combout\ = (\tx_path_unit|tx_fifo_inst|data_valid_proc~0_combout\ & (!\tx_path_unit|tx_fifo_inst|Equal0~0_combout\ & (\tx_path_unit|tx_fifo_inst|Add0~0_combout\))) # 
-- (!\tx_path_unit|tx_fifo_inst|data_valid_proc~0_combout\ & (((\tx_path_unit|tx_fifo_inst|read_addr_dup\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|Equal0~0_combout\,
	datab => \tx_path_unit|tx_fifo_inst|Add0~0_combout\,
	datac => \tx_path_unit|tx_fifo_inst|read_addr_dup\(3),
	datad => \tx_path_unit|tx_fifo_inst|data_valid_proc~0_combout\,
	combout => \tx_path_unit|tx_fifo_inst|read_addr_dup~3_combout\);

-- Location: LCCOMB_X25_Y22_N20
\tx_path_unit|tx_mpe_inst|Selector16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector16~3_combout\ = (\tx_path_unit|tx_mpe_inst|crc_blk\(1) & ((\tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\) # ((\tx_path_unit|tx_mpe_inst|len_blk\(1) & \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|crc_blk\(1) & (\tx_path_unit|tx_mpe_inst|len_blk\(1) & ((\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|crc_blk\(1),
	datab => \tx_path_unit|tx_mpe_inst|len_blk\(1),
	datac => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector16~3_combout\);

-- Location: LCCOMB_X24_Y23_N30
\tx_path_unit|tx_mpe_inst|Selector16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector16~5_combout\ = (\tx_path_unit|tx_mpe_inst|Selector16~3_combout\) # ((\tx_path_unit|tx_ram_inst|data_out\(1) & (\tx_path_unit|tx_ram_inst|dout_valid~regout\ & \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|data_out\(1),
	datab => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	datac => \tx_path_unit|tx_mpe_inst|Selector16~3_combout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector16~5_combout\);

-- Location: LCFF_X25_Y23_N3
\tx_path_unit|tx_mpe_inst|type_blk[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|type_reg\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|type_blk\(1));

-- Location: LCFF_X25_Y23_N23
\tx_path_unit|tx_mpe_inst|addr_blk[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|addr_blk\(1));

-- Location: LCCOMB_X25_Y23_N2
\tx_path_unit|tx_mpe_inst|Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector16~2_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\ & ((\tx_path_unit|tx_mpe_inst|type_blk\(1)) # ((\tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\ & \tx_path_unit|tx_mpe_inst|addr_blk\(1))))) # 
-- (!\tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\ & (\tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\ & ((\tx_path_unit|tx_mpe_inst|addr_blk\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|type_blk\(1),
	datad => \tx_path_unit|tx_mpe_inst|addr_blk\(1),
	combout => \tx_path_unit|tx_mpe_inst|Selector16~2_combout\);

-- Location: LCCOMB_X24_Y23_N6
\tx_path_unit|tx_mpe_inst|Selector16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector16~4_combout\ = (\tx_path_unit|tx_mpe_inst|Selector16~5_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector16~2_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector17~2_combout\ & \tx_path_unit|tx_mpe_inst|dout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Selector17~2_combout\,
	datab => \tx_path_unit|tx_mpe_inst|Selector16~5_combout\,
	datac => \tx_path_unit|tx_mpe_inst|dout\(1),
	datad => \tx_path_unit|tx_mpe_inst|Selector16~2_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector16~4_combout\);

-- Location: LCFF_X24_Y23_N7
\tx_path_unit|tx_mpe_inst|dout[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector16~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|dout\(1));

-- Location: LCCOMB_X24_Y23_N0
\tx_path_unit|tx_mpe_inst|Selector15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector15~3_combout\ = (\tx_path_unit|tx_mpe_inst|eof_blk\(0) & ((\tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\) # (\tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|eof_blk\(0),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector15~3_combout\);

-- Location: LCFF_X25_Y23_N15
\tx_path_unit|tx_mpe_inst|addr_blk[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|addr_blk\(2));

-- Location: LCFF_X25_Y23_N13
\tx_path_unit|tx_mpe_inst|type_blk[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|type_reg\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|type_blk\(2));

-- Location: LCCOMB_X25_Y23_N14
\tx_path_unit|tx_mpe_inst|Selector15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector15~4_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\ & ((\tx_path_unit|tx_mpe_inst|type_blk\(2)) # ((\tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\ & \tx_path_unit|tx_mpe_inst|addr_blk\(2))))) # 
-- (!\tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\ & (\tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\ & (\tx_path_unit|tx_mpe_inst|addr_blk\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|addr_blk\(2),
	datad => \tx_path_unit|tx_mpe_inst|type_blk\(2),
	combout => \tx_path_unit|tx_mpe_inst|Selector15~4_combout\);

-- Location: LCCOMB_X45_Y18_N12
\rx_path_unit|ram_simple_inst|data_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|data_out[2]~2_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a2\))) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- (\rx_path_unit|ram_simple_inst|ram_data~20_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|ram_simple_inst|ram_data~20_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a2\,
	combout => \rx_path_unit|ram_simple_inst|data_out[2]~2_combout\);

-- Location: LCCOMB_X45_Y18_N24
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[19]~feeder_combout\ = \rx_path_unit|mp_dec_inst|dout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|dout\(2),
	combout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[19]~feeder_combout\);

-- Location: LCFF_X45_Y18_N25
\rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(19));

-- Location: LCFF_X45_Y18_N13
\rx_path_unit|ram_simple_inst|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|ram_simple_inst|data_out[2]~2_combout\,
	sdata => \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass\(19),
	sload => \rx_path_unit|ram_simple_inst|ram_data~31_combout\,
	ena => \rx_path_unit|wishbone_master_inst|STB_O~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|ram_simple_inst|data_out\(2));

-- Location: LCCOMB_X37_Y22_N14
\intercon|dat_sig~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|dat_sig~4_combout\ = (!\intercon|dat_sig[0]~0_combout\ & ((\intercon|intercon_state.master_1_st~regout\ & ((\rx_path_unit|ram_simple_inst|data_out\(2)))) # (!\intercon|intercon_state.master_1_st~regout\ & (\output_block_unit|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|Add6~4_combout\,
	datab => \intercon|dat_sig[0]~0_combout\,
	datac => \rx_path_unit|ram_simple_inst|data_out\(2),
	datad => \intercon|intercon_state.master_1_st~regout\,
	combout => \intercon|dat_sig~4_combout\);

-- Location: LCFF_X37_Y22_N15
\intercon|dat_sig[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|dat_sig~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|dat_sig\(2));

-- Location: LCCOMB_X30_Y23_N24
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|bus_to_enc_fsm_inst|len_reg[2]~feeder_combout\ = \intercon|dat_sig\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(2),
	combout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[2]~feeder_combout\);

-- Location: LCFF_X30_Y23_N25
\tx_path_unit|bus_to_enc_fsm_inst|len_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(2));

-- Location: LCFF_X25_Y23_N11
\tx_path_unit|tx_mpe_inst|len_blk[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|len_blk\(2));

-- Location: LCCOMB_X25_Y23_N10
\tx_path_unit|tx_mpe_inst|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector15~1_combout\ = (\tx_path_unit|tx_mpe_inst|crc_blk\(2) & ((\tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\) # ((\tx_path_unit|tx_mpe_inst|len_blk\(2) & \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|crc_blk\(2) & (((\tx_path_unit|tx_mpe_inst|len_blk\(2) & \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|crc_blk\(2),
	datab => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|len_blk\(2),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector15~1_combout\);

-- Location: LCCOMB_X27_Y23_N20
\tx_path_unit|tx_mpe_inst|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector17~2_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\) # (((\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & !\tx_path_unit|tx_ram_inst|dout_valid~regout\)) # 
-- (!\tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\,
	datad => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector17~2_combout\);

-- Location: LCCOMB_X25_Y23_N8
\tx_path_unit|tx_mpe_inst|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector15~0_combout\ = (\tx_path_unit|tx_ram_inst|data_out\(2) & (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & \tx_path_unit|tx_ram_inst|dout_valid~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|data_out\(2),
	datab => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datad => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector15~0_combout\);

-- Location: LCCOMB_X24_Y23_N2
\tx_path_unit|tx_mpe_inst|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector15~2_combout\ = (\tx_path_unit|tx_mpe_inst|Selector15~1_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector15~0_combout\) # ((\tx_path_unit|tx_mpe_inst|dout\(2) & \tx_path_unit|tx_mpe_inst|Selector17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|dout\(2),
	datab => \tx_path_unit|tx_mpe_inst|Selector15~1_combout\,
	datac => \tx_path_unit|tx_mpe_inst|Selector17~2_combout\,
	datad => \tx_path_unit|tx_mpe_inst|Selector15~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector15~2_combout\);

-- Location: LCCOMB_X24_Y23_N20
\tx_path_unit|tx_mpe_inst|Selector15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector15~5_combout\ = (\tx_path_unit|tx_mpe_inst|Selector15~3_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector15~4_combout\) # (\tx_path_unit|tx_mpe_inst|Selector15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|Selector15~3_combout\,
	datac => \tx_path_unit|tx_mpe_inst|Selector15~4_combout\,
	datad => \tx_path_unit|tx_mpe_inst|Selector15~2_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector15~5_combout\);

-- Location: LCFF_X24_Y23_N21
\tx_path_unit|tx_mpe_inst|dout[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector15~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|dout\(2));

-- Location: LCCOMB_X35_Y20_N10
\output_block_unit|output_block_wm|addr_reg[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|addr_reg[3]~14_combout\ = (\output_block_unit|output_block_wm|addr_reg\(3) & (!\output_block_unit|output_block_wm|addr_reg[2]~13\)) # (!\output_block_unit|output_block_wm|addr_reg\(3) & 
-- ((\output_block_unit|output_block_wm|addr_reg[2]~13\) # (GND)))
-- \output_block_unit|output_block_wm|addr_reg[3]~15\ = CARRY((!\output_block_unit|output_block_wm|addr_reg[2]~13\) # (!\output_block_unit|output_block_wm|addr_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|addr_reg\(3),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|addr_reg[2]~13\,
	combout => \output_block_unit|output_block_wm|addr_reg[3]~14_combout\,
	cout => \output_block_unit|output_block_wm|addr_reg[3]~15\);

-- Location: LCFF_X35_Y20_N11
\output_block_unit|output_block_wm|addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|addr_reg[3]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\,
	ena => \output_block_unit|output_block_wm|addr_reg[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|addr_reg\(3));

-- Location: LCCOMB_X36_Y20_N2
\intercon|adr_sig~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|adr_sig~4_combout\ = (\intercon|intercon_state.master_2_st~regout\ & (\tx_path_unit|wishbone_master_inst|addr_reg\(3))) # (!\intercon|intercon_state.master_2_st~regout\ & ((\output_block_unit|output_block_wm|addr_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_reg\(3),
	datab => \intercon|intercon_state.master_2_st~regout\,
	datad => \output_block_unit|output_block_wm|addr_reg\(3),
	combout => \intercon|adr_sig~4_combout\);

-- Location: LCFF_X42_Y20_N17
\rx_path_unit|mp_dec_inst|addr_blk[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|addr_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_blk\(3));

-- Location: LCFF_X41_Y20_N13
\rx_path_unit|mp_dec_inst|addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|addr_blk\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_reg\(3));

-- Location: LCCOMB_X37_Y20_N20
\rx_path_unit|wishbone_master_inst|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add1~6_combout\ = (\rx_path_unit|wishbone_master_inst|addr_reg\(3) & (!\rx_path_unit|wishbone_master_inst|Add1~5\)) # (!\rx_path_unit|wishbone_master_inst|addr_reg\(3) & ((\rx_path_unit|wishbone_master_inst|Add1~5\) # 
-- (GND)))
-- \rx_path_unit|wishbone_master_inst|Add1~7\ = CARRY((!\rx_path_unit|wishbone_master_inst|Add1~5\) # (!\rx_path_unit|wishbone_master_inst|addr_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|addr_reg\(3),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add1~5\,
	combout => \rx_path_unit|wishbone_master_inst|Add1~6_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add1~7\);

-- Location: LCCOMB_X37_Y20_N4
\rx_path_unit|wishbone_master_inst|addr_reg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|addr_reg~21_combout\ = (\rx_path_unit|mp_dec_inst|mp_done~regout\ & ((\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & ((\rx_path_unit|wishbone_master_inst|Add1~6_combout\))) # 
-- (!\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & (\rx_path_unit|mp_dec_inst|addr_reg\(3))))) # (!\rx_path_unit|mp_dec_inst|mp_done~regout\ & (((\rx_path_unit|wishbone_master_inst|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|mp_done~regout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datac => \rx_path_unit|mp_dec_inst|addr_reg\(3),
	datad => \rx_path_unit|wishbone_master_inst|Add1~6_combout\,
	combout => \rx_path_unit|wishbone_master_inst|addr_reg~21_combout\);

-- Location: LCFF_X37_Y20_N5
\rx_path_unit|wishbone_master_inst|addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|addr_reg~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|addr_reg[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|addr_reg\(3));

-- Location: LCFF_X36_Y20_N3
\intercon|adr_sig[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|adr_sig~4_combout\,
	sdata => \rx_path_unit|wishbone_master_inst|addr_reg\(3),
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	sload => \intercon|intercon_state.master_1_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|adr_sig\(3));

-- Location: LCFF_X36_Y23_N11
\tx_path_unit|bus_to_enc_fsm_inst|addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|adr_sig\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(3));

-- Location: LCFF_X25_Y23_N9
\tx_path_unit|tx_mpe_inst|addr_blk[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|addr_blk\(3));

-- Location: LCFF_X25_Y23_N19
\tx_path_unit|tx_mpe_inst|len_blk[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|len_reg\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|len_blk\(3));

-- Location: LCCOMB_X25_Y23_N18
\tx_path_unit|tx_mpe_inst|Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector14~1_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\ & ((\tx_path_unit|tx_mpe_inst|addr_blk\(3)) # ((\tx_path_unit|tx_mpe_inst|len_blk\(3) & \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\ & (((\tx_path_unit|tx_mpe_inst|len_blk\(3) & \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|addr_blk\(3),
	datac => \tx_path_unit|tx_mpe_inst|len_blk\(3),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector14~1_combout\);

-- Location: LCCOMB_X27_Y21_N26
\tx_path_unit|tx_mpe_inst|fsm_proc~0_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|fsm_proc~0_wirecell_combout\ = !\tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|fsm_proc~0_wirecell_combout\);

-- Location: LCCOMB_X30_Y17_N28
\output_block_unit|short_fifo|read_addr_dup[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|read_addr_dup[0]~1_combout\ = \output_block_unit|short_fifo|read_addr_dup\(0) $ (((\output_block_unit|short_fifo|Equal2~0_combout\ & \output_block_unit|fifo|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|short_fifo|Equal2~0_combout\,
	datac => \output_block_unit|short_fifo|read_addr_dup\(0),
	datad => \output_block_unit|fifo|Equal3~2_combout\,
	combout => \output_block_unit|short_fifo|read_addr_dup[0]~1_combout\);

-- Location: LCFF_X30_Y17_N29
\output_block_unit|short_fifo|read_addr_dup[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|read_addr_dup[0]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|read_addr_dup\(0));

-- Location: LCCOMB_X30_Y17_N26
\output_block_unit|short_fifo|read_addr_dup[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|read_addr_dup[1]~0_combout\ = \output_block_unit|short_fifo|read_addr_dup\(1) $ (((\output_block_unit|fifo|Equal3~2_combout\ & (\output_block_unit|short_fifo|read_addr_dup\(0) & 
-- \output_block_unit|short_fifo|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|Equal3~2_combout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(0),
	datac => \output_block_unit|short_fifo|read_addr_dup\(1),
	datad => \output_block_unit|short_fifo|Equal2~0_combout\,
	combout => \output_block_unit|short_fifo|read_addr_dup[1]~0_combout\);

-- Location: LCFF_X30_Y17_N27
\output_block_unit|short_fifo|read_addr_dup[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|read_addr_dup[1]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|read_addr_dup\(1));

-- Location: LCCOMB_X30_Y17_N0
\output_block_unit|short_fifo|read_addr_dup[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|read_addr_dup[2]~2_combout\ = \output_block_unit|short_fifo|read_addr_dup\(2) $ (((\output_block_unit|short_fifo|data_valid_proc~0_combout\ & (\output_block_unit|short_fifo|read_addr_dup\(1) & 
-- \output_block_unit|short_fifo|read_addr_dup\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|data_valid_proc~0_combout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|read_addr_dup\(2),
	datad => \output_block_unit|short_fifo|read_addr_dup\(0),
	combout => \output_block_unit|short_fifo|read_addr_dup[2]~2_combout\);

-- Location: LCFF_X30_Y17_N1
\output_block_unit|short_fifo|read_addr_dup[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|read_addr_dup[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|read_addr_dup\(2));

-- Location: LCCOMB_X37_Y23_N20
\core_inst|core_registers_inst|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|Equal0~2_combout\ = (\core_inst|core_registers_inst|Equal0~1_combout\ & (!\intercon|adr_sig\(2) & (!\intercon|adr_sig\(0) & !\intercon|adr_sig\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|Equal0~1_combout\,
	datab => \intercon|adr_sig\(2),
	datac => \intercon|adr_sig\(0),
	datad => \intercon|adr_sig\(1),
	combout => \core_inst|core_registers_inst|Equal0~2_combout\);

-- Location: LCCOMB_X34_Y23_N24
\core_inst|core_registers_inst|en_reg_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|en_reg_proc~0_combout\ = (\intercon|DAT_I_M1[4]~27_combout\ & (\intercon|we_sig~regout\ & (\output_block_unit|fifo_rd_en~0_combout\ & \core_inst|core_registers_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|DAT_I_M1[4]~27_combout\,
	datab => \intercon|we_sig~regout\,
	datac => \output_block_unit|fifo_rd_en~0_combout\,
	datad => \core_inst|core_registers_inst|Equal0~2_combout\,
	combout => \core_inst|core_registers_inst|en_reg_proc~0_combout\);

-- Location: LCCOMB_X33_Y21_N6
\core_inst|core_registers_inst|en_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|en_reg~0_combout\ = (\core_inst|core_registers_inst|en_reg_proc~0_combout\ & (((\intercon|dat_sig\(0))))) # (!\core_inst|core_registers_inst|en_reg_proc~0_combout\ & 
-- (!\core_inst|write_controller_inst|write_controller_finish~regout\ & ((\core_inst|core_registers_inst|en_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|write_controller_finish~regout\,
	datab => \intercon|dat_sig\(0),
	datac => \core_inst|core_registers_inst|en_reg\(0),
	datad => \core_inst|core_registers_inst|en_reg_proc~0_combout\,
	combout => \core_inst|core_registers_inst|en_reg~0_combout\);

-- Location: LCFF_X33_Y21_N7
\core_inst|core_registers_inst|en_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|en_reg~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|en_reg\(0));

-- Location: LCCOMB_X38_Y21_N0
\core_inst|write_controller_inst|Selector54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector54~0_combout\ = ((!\core_inst|core_registers_inst|en_reg\(0) & \core_inst|write_controller_inst|State.set_configurations~regout\)) # (!\core_inst|write_controller_inst|State.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.idle~regout\,
	datab => \core_inst|core_registers_inst|en_reg\(0),
	datac => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Selector54~0_combout\);

-- Location: LCFF_X38_Y21_N1
\core_inst|write_controller_inst|State.set_configurations\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector54~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|State.set_configurations~regout\);

-- Location: LCCOMB_X38_Y21_N18
\core_inst|write_controller_inst|Selector55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector55~0_combout\ = (\core_inst|enable_fsm_inst|State.system_is_enable~regout\ & (\core_inst|core_registers_inst|en_reg\(0) & ((\core_inst|write_controller_inst|State.set_configurations~regout\)))) # 
-- (!\core_inst|enable_fsm_inst|State.system_is_enable~regout\ & ((\core_inst|write_controller_inst|State.wait_for_enable_rise~regout\) # ((\core_inst|core_registers_inst|en_reg\(0) & \core_inst|write_controller_inst|State.set_configurations~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|enable_fsm_inst|State.system_is_enable~regout\,
	datab => \core_inst|core_registers_inst|en_reg\(0),
	datac => \core_inst|write_controller_inst|State.wait_for_enable_rise~regout\,
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Selector55~0_combout\);

-- Location: LCFF_X38_Y21_N19
\core_inst|write_controller_inst|State.wait_for_enable_rise\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector55~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|State.wait_for_enable_rise~regout\);

-- Location: LCCOMB_X37_Y23_N2
\core_inst|core_registers_inst|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|Equal2~0_combout\ = (\core_inst|core_registers_inst|Equal0~1_combout\ & (!\intercon|adr_sig\(2) & (!\intercon|adr_sig\(0) & \intercon|adr_sig\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|Equal0~1_combout\,
	datab => \intercon|adr_sig\(2),
	datac => \intercon|adr_sig\(0),
	datad => \intercon|adr_sig\(1),
	combout => \core_inst|core_registers_inst|Equal2~0_combout\);

-- Location: LCCOMB_X35_Y23_N2
\core_inst|core_registers_inst|trigger_position_reg_2_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|trigger_position_reg_2_proc~0_combout\ = (\intercon|DAT_I_M1[4]~27_combout\ & (\output_block_unit|fifo_rd_en~0_combout\ & (\intercon|we_sig~regout\ & \core_inst|core_registers_inst|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|DAT_I_M1[4]~27_combout\,
	datab => \output_block_unit|fifo_rd_en~0_combout\,
	datac => \intercon|we_sig~regout\,
	datad => \core_inst|core_registers_inst|Equal2~0_combout\,
	combout => \core_inst|core_registers_inst|trigger_position_reg_2_proc~0_combout\);

-- Location: LCFF_X33_Y24_N9
\core_inst|core_registers_inst|trigger_position_reg_2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|trigger_position_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_position_reg_2\(6));

-- Location: LCCOMB_X33_Y24_N22
\core_inst|core_registers_inst|trigger_position_reg_2[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|trigger_position_reg_2[4]~feeder_combout\ = \intercon|dat_sig\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(4),
	combout => \core_inst|core_registers_inst|trigger_position_reg_2[4]~feeder_combout\);

-- Location: LCFF_X33_Y24_N23
\core_inst|core_registers_inst|trigger_position_reg_2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|trigger_position_reg_2[4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|core_registers_inst|trigger_position_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_position_reg_2\(4));

-- Location: LCFF_X33_Y24_N27
\core_inst|core_registers_inst|trigger_position_reg_2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|trigger_position_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_position_reg_2\(2));

-- Location: LCCOMB_X33_Y24_N20
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X38_Y24_N14
\core_inst|write_controller_inst|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Add0~3_combout\ = (\core_inst|write_controller_inst|State.set_configurations~regout\ & ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))) # 
-- (!\core_inst|write_controller_inst|State.set_configurations~regout\ & (!\core_inst|write_controller_inst|all_data_rec_count_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.set_configurations~regout\,
	datab => \core_inst|write_controller_inst|all_data_rec_count_s\(4),
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Add0~3_combout\);

-- Location: LCCOMB_X33_Y24_N4
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~67_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~67_combout\);

-- Location: LCCOMB_X33_Y24_N26
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~68_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(4) & 
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(4),
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~68_combout\);

-- Location: LCFF_X33_Y24_N25
\core_inst|core_registers_inst|trigger_position_reg_2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|trigger_position_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_position_reg_2\(3));

-- Location: LCCOMB_X33_Y24_N24
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~70_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(3) & 
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|core_registers_inst|trigger_position_reg_2\(3),
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~70_combout\);

-- Location: LCCOMB_X33_Y24_N6
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~73_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~73_combout\);

-- Location: LCFF_X33_Y24_N5
\core_inst|core_registers_inst|trigger_position_reg_2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|trigger_position_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_position_reg_2\(1));

-- Location: LCCOMB_X33_Y24_N28
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~74_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(1) & 
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(1),
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~74_combout\);

-- Location: LCCOMB_X34_Y24_N16
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~0_combout\ = (((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~75_combout\) # 
-- (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~74_combout\)))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~1\ = CARRY((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~75_combout\) # 
-- (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~75_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~74_combout\,
	datad => VCC,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~0_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X34_Y24_N18
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~2_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~1\ & 
-- (((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~72_combout\) # (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~73_combout\)))) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~1\ & (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~72_combout\ & 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~73_combout\)))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~3\ = CARRY((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~72_combout\ & 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~73_combout\ & !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~72_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~73_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~1\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~2_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X34_Y24_N20
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~4_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~3\ & 
-- ((((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~71_combout\) # (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~70_combout\))))) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~3\ & ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~71_combout\) # 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~70_combout\) # (GND))))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~5\ = CARRY((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~71_combout\) # 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~70_combout\) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~71_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~70_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~3\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~4_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X34_Y24_N22
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~6_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~69_combout\ & 
-- (((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~5\)))) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~69_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~68_combout\ & (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~5\)) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~68_combout\ & ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~5\) # (GND)))))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~7\ = CARRY(((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~69_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~68_combout\)) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~69_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~68_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~5\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~6_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~7\);

-- Location: LCCOMB_X34_Y24_N24
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~8_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~7\ & 
-- (((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~66_combout\) # (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~67_combout\)))) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~7\ & ((((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~66_combout\) # 
-- (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~67_combout\)))))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~9\ = CARRY((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~7\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~66_combout\) # (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~66_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~67_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~7\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~8_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~9\);

-- Location: LCCOMB_X34_Y24_N0
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~64_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(6) & 
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(6),
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~64_combout\);

-- Location: LCCOMB_X34_Y24_N26
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~11_cout\ = CARRY((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~65_combout\ & 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~64_combout\ & !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~65_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~64_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~9\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~11_cout\);

-- Location: LCCOMB_X34_Y24_N28
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\ = \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~11_cout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\);

-- Location: LCCOMB_X35_Y24_N30
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~76_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~8_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~8_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~76_combout\);

-- Location: LCCOMB_X35_Y24_N0
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~77_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~6_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~6_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~77_combout\);

-- Location: LCCOMB_X34_Y24_N30
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~78_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~4_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~4_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~78_combout\);

-- Location: LCCOMB_X34_Y24_N4
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~79_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~2_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~2_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~79_combout\);

-- Location: LCCOMB_X34_Y24_N6
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~80_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(1) & \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|core_registers_inst|trigger_position_reg_2\(1),
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~80_combout\);

-- Location: LCFF_X35_Y24_N1
\core_inst|core_registers_inst|trigger_position_reg_2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|trigger_position_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_position_reg_2\(0));

-- Location: LCCOMB_X35_Y24_N2
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~83_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(0) & !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|core_registers_inst|trigger_position_reg_2\(0),
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~83_combout\);

-- Location: LCCOMB_X35_Y24_N18
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~2_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~1\ & 
-- (((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~81_combout\) # (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~80_combout\)))) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~1\ & (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~81_combout\ & 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~80_combout\)))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~3\ = CARRY((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~81_combout\ & 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~80_combout\ & !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~81_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~80_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~1\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~2_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X35_Y24_N20
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~4_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~3\ & 
-- ((((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~102_combout\) # (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~79_combout\))))) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~3\ & ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~102_combout\) # 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~79_combout\) # (GND))))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~5\ = CARRY((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~102_combout\) # 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~79_combout\) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~102_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~79_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~3\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~4_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X35_Y24_N22
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~6_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~101_combout\ & 
-- (((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~5\)))) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~101_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~78_combout\ & (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~5\)) # 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~78_combout\ & ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~5\) # (GND)))))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~7\ = CARRY(((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~101_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~78_combout\)) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~101_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~78_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~5\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~6_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~7\);

-- Location: LCCOMB_X35_Y24_N26
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~11_cout\ = CARRY((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~99_combout\ & 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~76_combout\ & !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~99_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~76_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~9\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~11_cout\);

-- Location: LCCOMB_X35_Y24_N28
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\ = \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~11_cout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\);

-- Location: LCCOMB_X35_Y24_N4
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~93_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~100_combout\) # ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~6_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~100_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~6_combout\,
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~93_combout\);

-- Location: LCCOMB_X36_Y24_N26
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~85_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~6_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~6_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~85_combout\);

-- Location: LCCOMB_X36_Y24_N28
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~86_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~4_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~4_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~86_combout\);

-- Location: LCCOMB_X36_Y24_N22
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~87_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~2_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~87_combout\);

-- Location: LCCOMB_X38_Y24_N8
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~104_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(0) & \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|core_registers_inst|trigger_position_reg_2\(0),
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~104_combout\);

-- Location: LCCOMB_X36_Y24_N0
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~0_combout\ = (((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~88_combout\) # 
-- (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~104_combout\)))
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~1\ = CARRY((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~88_combout\) # 
-- (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~88_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~104_combout\,
	datad => VCC,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~0_combout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X36_Y24_N8
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~9_cout\ = CARRY((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~84_combout\) # 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~93_combout\) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~84_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~93_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~7\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~9_cout\);

-- Location: LCCOMB_X36_Y24_N10
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\ = !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~9_cout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\);

-- Location: LCCOMB_X38_Y24_N24
\core_inst|write_controller_inst|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Add0~0_combout\ = (\core_inst|write_controller_inst|State.set_configurations~regout\ & ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\))) # 
-- (!\core_inst|write_controller_inst|State.set_configurations~regout\ & (!\core_inst|write_controller_inst|all_data_rec_count_s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|all_data_rec_count_s\(1),
	datac => \core_inst|write_controller_inst|State.set_configurations~regout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\,
	combout => \core_inst|write_controller_inst|Add0~0_combout\);

-- Location: LCCOMB_X36_Y24_N18
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~89_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~6_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~6_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~89_combout\);

-- Location: LCCOMB_X36_Y24_N16
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~97_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~95_combout\) # ((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\ & 
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~95_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~4_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~97_combout\);

-- Location: LCCOMB_X38_Y24_N26
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~103_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\ & (\core_inst|core_registers_inst|trigger_position_reg_2\(1))) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(1),
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~0_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~103_combout\);

-- Location: LCCOMB_X37_Y24_N2
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~98_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~103_combout\) # ((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\ & 
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~2_combout\,
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~103_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~98_combout\);

-- Location: LCCOMB_X37_Y24_N18
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~92_combout\ = (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~0_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~0_combout\,
	datad => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~92_combout\);

-- Location: LCCOMB_X37_Y24_N6
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~1_cout\ = CARRY(!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10_combout\,
	datad => VCC,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~1_cout\);

-- Location: LCCOMB_X37_Y24_N8
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~3_cout\ = CARRY((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~105_combout\ & 
-- (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~92_combout\ & !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~105_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~92_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~1_cout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~3_cout\);

-- Location: LCCOMB_X37_Y24_N10
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~5_cout\ = CARRY((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~3_cout\ & 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~91_combout\) # (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~91_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~98_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~3_cout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~5_cout\);

-- Location: LCCOMB_X37_Y24_N12
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~7_cout\ = CARRY(((!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~90_combout\ & 
-- !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~97_combout\)) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~90_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~97_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~5_cout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X37_Y24_N14
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~9_cout\ = CARRY((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~96_combout\) # 
-- ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~89_combout\) # (!\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~96_combout\,
	datab => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~89_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~7_cout\,
	cout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~9_cout\);

-- Location: LCCOMB_X37_Y24_N16
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~10_combout\ = !\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~9_cout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~10_combout\);

-- Location: LCCOMB_X37_Y24_N4
\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~12_combout\ = (\core_inst|write_controller_inst|State.set_configurations~regout\ & ((\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~10_combout\))) # 
-- (!\core_inst|write_controller_inst|State.set_configurations~regout\ & (!\core_inst|write_controller_inst|all_data_rec_count_s\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|all_data_rec_count_s\(0),
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~10_combout\,
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~12_combout\);

-- Location: LCCOMB_X37_Y24_N24
\core_inst|write_controller_inst|all_data_rec_count_s[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|all_data_rec_count_s[2]~13_combout\ = (\core_inst|write_controller_inst|State.set_configurations~regout\ & ((\core_inst|write_controller_inst|Add0~1_combout\ & 
-- (!\core_inst|write_controller_inst|all_data_rec_count_s[1]~12\)) # (!\core_inst|write_controller_inst|Add0~1_combout\ & (\core_inst|write_controller_inst|all_data_rec_count_s[1]~12\ & VCC)))) # 
-- (!\core_inst|write_controller_inst|State.set_configurations~regout\ & ((\core_inst|write_controller_inst|Add0~1_combout\ & ((\core_inst|write_controller_inst|all_data_rec_count_s[1]~12\) # (GND))) # (!\core_inst|write_controller_inst|Add0~1_combout\ & 
-- (!\core_inst|write_controller_inst|all_data_rec_count_s[1]~12\))))
-- \core_inst|write_controller_inst|all_data_rec_count_s[2]~14\ = CARRY((\core_inst|write_controller_inst|State.set_configurations~regout\ & (\core_inst|write_controller_inst|Add0~1_combout\ & !\core_inst|write_controller_inst|all_data_rec_count_s[1]~12\)) # 
-- (!\core_inst|write_controller_inst|State.set_configurations~regout\ & ((\core_inst|write_controller_inst|Add0~1_combout\) # (!\core_inst|write_controller_inst|all_data_rec_count_s[1]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.set_configurations~regout\,
	datab => \core_inst|write_controller_inst|Add0~1_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|all_data_rec_count_s[1]~12\,
	combout => \core_inst|write_controller_inst|all_data_rec_count_s[2]~13_combout\,
	cout => \core_inst|write_controller_inst|all_data_rec_count_s[2]~14\);

-- Location: LCCOMB_X38_Y21_N30
\core_inst|write_controller_inst|Selector57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector57~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & !\core_inst|write_controller_inst|State_machine~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \core_inst|write_controller_inst|State_machine~1_combout\,
	combout => \core_inst|write_controller_inst|Selector57~0_combout\);

-- Location: LCFF_X38_Y21_N31
\core_inst|write_controller_inst|State.send_start_addr_to_rc\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector57~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\);

-- Location: LCCOMB_X38_Y21_N8
\core_inst|write_controller_inst|State.write_controller_is_finish~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|State.write_controller_is_finish~feeder_combout\ = \core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\,
	combout => \core_inst|write_controller_inst|State.write_controller_is_finish~feeder_combout\);

-- Location: LCFF_X38_Y21_N9
\core_inst|write_controller_inst|State.write_controller_is_finish\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|State.write_controller_is_finish~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|State.write_controller_is_finish~regout\);

-- Location: LCCOMB_X33_Y21_N18
\core_inst|write_controller_inst|State.idle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|State.idle~0_combout\ = !\core_inst|write_controller_inst|State.write_controller_is_finish~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|State.write_controller_is_finish~regout\,
	combout => \core_inst|write_controller_inst|State.idle~0_combout\);

-- Location: LCFF_X33_Y21_N19
\core_inst|write_controller_inst|State.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|State.idle~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|State.idle~regout\);

-- Location: LCCOMB_X30_Y22_N16
\core_inst|core_registers_inst|trigger_type_reg_1[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|trigger_type_reg_1[0]~feeder_combout\ = \intercon|dat_sig\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(0),
	combout => \core_inst|core_registers_inst|trigger_type_reg_1[0]~feeder_combout\);

-- Location: LCCOMB_X33_Y23_N14
\intercon|DAT_I_M1[4]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[4]~27_combout\ = (!\intercon|tga_sig\(3) & (\intercon|tga_sig\(2) & (\intercon|tga_sig\(0) & !\intercon|tga_sig\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(3),
	datab => \intercon|tga_sig\(2),
	datac => \intercon|tga_sig\(0),
	datad => \intercon|tga_sig\(1),
	combout => \intercon|DAT_I_M1[4]~27_combout\);

-- Location: LCCOMB_X37_Y23_N12
\core_inst|core_registers_inst|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|Equal1~0_combout\ = (\core_inst|core_registers_inst|Equal0~1_combout\ & (!\intercon|adr_sig\(2) & (\intercon|adr_sig\(0) & !\intercon|adr_sig\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|Equal0~1_combout\,
	datab => \intercon|adr_sig\(2),
	datac => \intercon|adr_sig\(0),
	datad => \intercon|adr_sig\(1),
	combout => \core_inst|core_registers_inst|Equal1~0_combout\);

-- Location: LCCOMB_X33_Y23_N10
\core_inst|core_registers_inst|trigger_type_reg_1_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|trigger_type_reg_1_proc~0_combout\ = (\intercon|we_sig~regout\ & (\output_block_unit|fifo_rd_en~0_combout\ & (\intercon|DAT_I_M1[4]~27_combout\ & \core_inst|core_registers_inst|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|we_sig~regout\,
	datab => \output_block_unit|fifo_rd_en~0_combout\,
	datac => \intercon|DAT_I_M1[4]~27_combout\,
	datad => \core_inst|core_registers_inst|Equal1~0_combout\,
	combout => \core_inst|core_registers_inst|trigger_type_reg_1_proc~0_combout\);

-- Location: LCFF_X30_Y22_N17
\core_inst|core_registers_inst|trigger_type_reg_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|trigger_type_reg_1[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|core_registers_inst|trigger_type_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_type_reg_1\(0));

-- Location: LCCOMB_X36_Y22_N2
\core_inst|write_controller_inst|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector27~0_combout\ = (\core_inst|core_registers_inst|en_reg\(0) & (\core_inst|core_registers_inst|trigger_type_reg_1\(0) & \core_inst|write_controller_inst|State.set_configurations~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|en_reg\(0),
	datac => \core_inst|core_registers_inst|trigger_type_reg_1\(0),
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Selector27~0_combout\);

-- Location: LCCOMB_X36_Y22_N26
\core_inst|write_controller_inst|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector18~0_combout\ = (\core_inst|write_controller_inst|State.set_configurations~regout\ & ((\core_inst|core_registers_inst|en_reg\(0)))) # (!\core_inst|write_controller_inst|State.set_configurations~regout\ & 
-- (!\core_inst|write_controller_inst|State.idle~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|State.idle~regout\,
	datac => \core_inst|core_registers_inst|en_reg\(0),
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Selector18~0_combout\);

-- Location: LCFF_X36_Y22_N3
\core_inst|write_controller_inst|trigger_type_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector27~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_type_s\(0));

-- Location: LCCOMB_X36_Y22_N16
\core_inst|write_controller_inst|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector26~0_combout\ = (\core_inst|core_registers_inst|trigger_type_reg_1\(1) & \core_inst|write_controller_inst|State.set_configurations~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|trigger_type_reg_1\(1),
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Selector26~0_combout\);

-- Location: LCFF_X36_Y22_N17
\core_inst|write_controller_inst|trigger_type_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector26~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|core_registers_inst|ALT_INV_en_reg\(0),
	ena => \core_inst|write_controller_inst|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_type_s\(1));

-- Location: LCCOMB_X38_Y22_N6
\core_inst|write_controller_inst|trigger_counter_s[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|trigger_counter_s[1]~0_combout\ = (\core_inst|write_controller_inst|trigger_found_s~regout\ & ((\core_inst|write_controller_inst|trigger_counter_s\(1)))) # (!\core_inst|write_controller_inst|trigger_found_s~regout\ & 
-- (!\core_inst|write_controller_inst|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Mux0~1_combout\,
	datab => \core_inst|write_controller_inst|trigger_found_s~regout\,
	datac => \core_inst|write_controller_inst|trigger_counter_s\(1),
	combout => \core_inst|write_controller_inst|trigger_counter_s[1]~0_combout\);

-- Location: LCCOMB_X38_Y22_N20
\core_inst|write_controller_inst|Selector37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector37~0_combout\ = (\core_inst|write_controller_inst|State.idle~regout\ & \core_inst|write_controller_inst|trigger_counter_s\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|State.idle~regout\,
	datad => \core_inst|write_controller_inst|trigger_counter_s\(1),
	combout => \core_inst|write_controller_inst|Selector37~0_combout\);

-- Location: LCFF_X38_Y22_N7
\core_inst|write_controller_inst|trigger_counter_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|trigger_counter_s[1]~0_combout\,
	sdata => \core_inst|write_controller_inst|Selector37~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \core_inst|write_controller_inst|ALT_INV_State.record_data~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_counter_s\(1));

-- Location: LCCOMB_X36_Y22_N24
\core_inst|write_controller_inst|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Mux1~0_combout\ = (\core_inst|write_controller_inst|trigger_type_s\(2)) # ((\core_inst|write_controller_inst|trigger_type_s\(1) & ((\core_inst|write_controller_inst|trigger_counter_s\(0)) # 
-- (\core_inst|write_controller_inst|trigger_counter_s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_type_s\(2),
	datab => \core_inst|write_controller_inst|trigger_counter_s\(0),
	datac => \core_inst|write_controller_inst|trigger_type_s\(1),
	datad => \core_inst|write_controller_inst|trigger_counter_s\(1),
	combout => \core_inst|write_controller_inst|Mux1~0_combout\);

-- Location: LCCOMB_X37_Y23_N28
\core_inst|core_registers_inst|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|Equal0~3_combout\ = (\core_inst|core_registers_inst|Equal0~0_combout\ & (!\intercon|adr_sig\(2) & (!\intercon|adr_sig\(3) & !\intercon|adr_sig\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|Equal0~0_combout\,
	datab => \intercon|adr_sig\(2),
	datac => \intercon|adr_sig\(3),
	datad => \intercon|adr_sig\(1),
	combout => \core_inst|core_registers_inst|Equal0~3_combout\);

-- Location: LCCOMB_X37_Y23_N24
\signal_generator_inst|registers_inst|scene_number_reg_1_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|scene_number_reg_1_proc~0_combout\ = (\intercon|adr_sig\(0) & (\signal_generator_inst|registers_inst|valid_data_out~3_combout\ & (\intercon|we_sig~regout\ & \core_inst|core_registers_inst|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|adr_sig\(0),
	datab => \signal_generator_inst|registers_inst|valid_data_out~3_combout\,
	datac => \intercon|we_sig~regout\,
	datad => \core_inst|core_registers_inst|Equal0~3_combout\,
	combout => \signal_generator_inst|registers_inst|scene_number_reg_1_proc~0_combout\);

-- Location: LCFF_X37_Y22_N29
\signal_generator_inst|registers_inst|scene_number_reg_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \signal_generator_inst|registers_inst|scene_number_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|scene_number_reg_1\(2));

-- Location: LCCOMB_X33_Y22_N30
\signal_generator_inst|registers_inst|enable_reg_2_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|enable_reg_2_proc~0_combout\ = (\signal_generator_inst|registers_inst|valid_data_out~3_combout\ & (\intercon|we_sig~regout\ & \core_inst|core_registers_inst|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \signal_generator_inst|registers_inst|valid_data_out~3_combout\,
	datac => \intercon|we_sig~regout\,
	datad => \core_inst|core_registers_inst|Equal2~0_combout\,
	combout => \signal_generator_inst|registers_inst|enable_reg_2_proc~0_combout\);

-- Location: LCCOMB_X33_Y22_N26
\signal_generator_inst|registers_inst|enable_reg_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|enable_reg_2~0_combout\ = (\signal_generator_inst|registers_inst|enable_reg_2_proc~0_combout\ & (((\intercon|dat_sig\(0))))) # (!\signal_generator_inst|registers_inst|enable_reg_2_proc~0_combout\ & 
-- (!\core_inst|read_controller_inst|read_controller_finish~regout\ & ((\signal_generator_inst|registers_inst|enable_reg_2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|read_controller_finish~regout\,
	datab => \intercon|dat_sig\(0),
	datac => \signal_generator_inst|registers_inst|enable_reg_2\(0),
	datad => \signal_generator_inst|registers_inst|enable_reg_2_proc~0_combout\,
	combout => \signal_generator_inst|registers_inst|enable_reg_2~0_combout\);

-- Location: LCFF_X33_Y22_N27
\signal_generator_inst|registers_inst|enable_reg_2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|enable_reg_2~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|enable_reg_2\(0));

-- Location: LCCOMB_X43_Y22_N26
\signal_generator_inst|signal_generator_inst|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector0~0_combout\ = ((!\signal_generator_inst|registers_inst|enable_reg_2\(0) & \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\)) # (!\output_block_unit|fifo|mem~24_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|enable_reg_2\(0),
	datab => \output_block_unit|fifo|mem~24_regout\,
	datac => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector0~0_combout\);

-- Location: LCFF_X43_Y22_N27
\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector0~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\);

-- Location: LCCOMB_X41_Y22_N26
\signal_generator_inst|signal_generator_inst|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector1~0_combout\ = (\signal_generator_inst|registers_inst|enable_reg_2\(0) & \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \signal_generator_inst|registers_inst|enable_reg_2\(0),
	datad => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector1~0_combout\);

-- Location: LCCOMB_X41_Y22_N2
\signal_generator_inst|signal_generator_inst|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector24~0_combout\ = (\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & ((\signal_generator_inst|signal_generator_inst|scene_number_s\(2)) # 
-- ((\signal_generator_inst|registers_inst|scene_number_reg_1\(2) & \signal_generator_inst|signal_generator_inst|Selector1~0_combout\)))) # (!\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & 
-- (\signal_generator_inst|registers_inst|scene_number_reg_1\(2) & ((\signal_generator_inst|signal_generator_inst|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|Selector20~0_combout\,
	datab => \signal_generator_inst|registers_inst|scene_number_reg_1\(2),
	datac => \signal_generator_inst|signal_generator_inst|scene_number_s\(2),
	datad => \signal_generator_inst|signal_generator_inst|Selector1~0_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector24~0_combout\);

-- Location: LCFF_X41_Y22_N3
\signal_generator_inst|signal_generator_inst|scene_number_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector24~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|scene_number_s\(2));

-- Location: LCCOMB_X43_Y22_N0
\signal_generator_inst|signal_generator_inst|State.output_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|State.output_data~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\) # ((\signal_generator_inst|registers_inst|enable_reg_2\(0) & 
-- \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|enable_reg_2\(0),
	datac => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datad => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	combout => \signal_generator_inst|signal_generator_inst|State.output_data~0_combout\);

-- Location: LCFF_X43_Y22_N1
\signal_generator_inst|signal_generator_inst|State.output_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|State.output_data~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|State.output_data~regout\);

-- Location: LCCOMB_X45_Y22_N14
\signal_generator_inst|signal_generator_inst|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector29~0_combout\ = (\signal_generator_inst|signal_generator_inst|Add0~12_combout\ & ((\signal_generator_inst|signal_generator_inst|State.output_data~regout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_counter_s\(6))))) # (!\signal_generator_inst|signal_generator_inst|Add0~12_combout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_counter_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|Add0~12_combout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(6),
	datad => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector29~0_combout\);

-- Location: LCFF_X45_Y22_N15
\signal_generator_inst|signal_generator_inst|data_counter_s[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector29~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_counter_s\(6));

-- Location: LCCOMB_X44_Y22_N8
\signal_generator_inst|signal_generator_inst|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Add0~0_combout\ = \signal_generator_inst|signal_generator_inst|data_counter_s\(0) $ (VCC)
-- \signal_generator_inst|signal_generator_inst|Add0~1\ = CARRY(\signal_generator_inst|signal_generator_inst|data_counter_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(0),
	datad => VCC,
	combout => \signal_generator_inst|signal_generator_inst|Add0~0_combout\,
	cout => \signal_generator_inst|signal_generator_inst|Add0~1\);

-- Location: LCCOMB_X44_Y22_N10
\signal_generator_inst|signal_generator_inst|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Add0~2_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(1) & (!\signal_generator_inst|signal_generator_inst|Add0~1\)) # (!\signal_generator_inst|signal_generator_inst|data_counter_s\(1) 
-- & ((\signal_generator_inst|signal_generator_inst|Add0~1\) # (GND)))
-- \signal_generator_inst|signal_generator_inst|Add0~3\ = CARRY((!\signal_generator_inst|signal_generator_inst|Add0~1\) # (!\signal_generator_inst|signal_generator_inst|data_counter_s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \signal_generator_inst|signal_generator_inst|data_counter_s\(1),
	datad => VCC,
	cin => \signal_generator_inst|signal_generator_inst|Add0~1\,
	combout => \signal_generator_inst|signal_generator_inst|Add0~2_combout\,
	cout => \signal_generator_inst|signal_generator_inst|Add0~3\);

-- Location: LCCOMB_X45_Y22_N30
\signal_generator_inst|signal_generator_inst|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector34~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|Add0~2_combout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_counter_s\(1))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_counter_s\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(1),
	datad => \signal_generator_inst|signal_generator_inst|Add0~2_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector34~0_combout\);

-- Location: LCFF_X45_Y22_N31
\signal_generator_inst|signal_generator_inst|data_counter_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector34~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_counter_s\(1));

-- Location: LCCOMB_X44_Y22_N12
\signal_generator_inst|signal_generator_inst|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Add0~4_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(2) & (\signal_generator_inst|signal_generator_inst|Add0~3\ $ (GND))) # 
-- (!\signal_generator_inst|signal_generator_inst|data_counter_s\(2) & (!\signal_generator_inst|signal_generator_inst|Add0~3\ & VCC))
-- \signal_generator_inst|signal_generator_inst|Add0~5\ = CARRY((\signal_generator_inst|signal_generator_inst|data_counter_s\(2) & !\signal_generator_inst|signal_generator_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \signal_generator_inst|signal_generator_inst|data_counter_s\(2),
	datad => VCC,
	cin => \signal_generator_inst|signal_generator_inst|Add0~3\,
	combout => \signal_generator_inst|signal_generator_inst|Add0~4_combout\,
	cout => \signal_generator_inst|signal_generator_inst|Add0~5\);

-- Location: LCCOMB_X43_Y22_N22
\signal_generator_inst|signal_generator_inst|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector33~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|Add0~4_combout\) # 
-- ((\signal_generator_inst|signal_generator_inst|data_counter_s\(2) & \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\)))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (((\signal_generator_inst|signal_generator_inst|data_counter_s\(2) & \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|Add0~4_combout\,
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(2),
	datad => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector33~0_combout\);

-- Location: LCFF_X43_Y22_N23
\signal_generator_inst|signal_generator_inst|data_counter_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector33~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_counter_s\(2));

-- Location: LCCOMB_X44_Y22_N16
\signal_generator_inst|signal_generator_inst|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Add0~8_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(4) & (\signal_generator_inst|signal_generator_inst|Add0~7\ $ (GND))) # 
-- (!\signal_generator_inst|signal_generator_inst|data_counter_s\(4) & (!\signal_generator_inst|signal_generator_inst|Add0~7\ & VCC))
-- \signal_generator_inst|signal_generator_inst|Add0~9\ = CARRY((\signal_generator_inst|signal_generator_inst|data_counter_s\(4) & !\signal_generator_inst|signal_generator_inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \signal_generator_inst|signal_generator_inst|data_counter_s\(4),
	datad => VCC,
	cin => \signal_generator_inst|signal_generator_inst|Add0~7\,
	combout => \signal_generator_inst|signal_generator_inst|Add0~8_combout\,
	cout => \signal_generator_inst|signal_generator_inst|Add0~9\);

-- Location: LCCOMB_X45_Y22_N24
\signal_generator_inst|signal_generator_inst|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector31~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|Add0~8_combout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_counter_s\(4))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_counter_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(4),
	datad => \signal_generator_inst|signal_generator_inst|Add0~8_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector31~0_combout\);

-- Location: LCFF_X45_Y22_N25
\signal_generator_inst|signal_generator_inst|data_counter_s[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector31~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_counter_s\(4));

-- Location: LCCOMB_X44_Y22_N18
\signal_generator_inst|signal_generator_inst|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Add0~10_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(5) & (!\signal_generator_inst|signal_generator_inst|Add0~9\)) # (!\signal_generator_inst|signal_generator_inst|data_counter_s\(5) 
-- & ((\signal_generator_inst|signal_generator_inst|Add0~9\) # (GND)))
-- \signal_generator_inst|signal_generator_inst|Add0~11\ = CARRY((!\signal_generator_inst|signal_generator_inst|Add0~9\) # (!\signal_generator_inst|signal_generator_inst|data_counter_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \signal_generator_inst|signal_generator_inst|data_counter_s\(5),
	datad => VCC,
	cin => \signal_generator_inst|signal_generator_inst|Add0~9\,
	combout => \signal_generator_inst|signal_generator_inst|Add0~10_combout\,
	cout => \signal_generator_inst|signal_generator_inst|Add0~11\);

-- Location: LCCOMB_X44_Y22_N4
\signal_generator_inst|signal_generator_inst|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector30~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|Add0~10_combout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_counter_s\(5))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_counter_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(5),
	datad => \signal_generator_inst|signal_generator_inst|Add0~10_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector30~0_combout\);

-- Location: LCFF_X44_Y22_N5
\signal_generator_inst|signal_generator_inst|data_counter_s[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector30~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_counter_s\(5));

-- Location: LCCOMB_X44_Y22_N30
\signal_generator_inst|signal_generator_inst|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector19~2_combout\ = (!\signal_generator_inst|signal_generator_inst|data_counter_s\(0) & (!\signal_generator_inst|signal_generator_inst|data_counter_s\(6) & 
-- (!\signal_generator_inst|signal_generator_inst|data_counter_s\(5) & !\signal_generator_inst|signal_generator_inst|data_counter_s\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(0),
	datab => \signal_generator_inst|signal_generator_inst|data_counter_s\(6),
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(5),
	datad => \signal_generator_inst|signal_generator_inst|data_counter_s\(1),
	combout => \signal_generator_inst|signal_generator_inst|Selector19~2_combout\);

-- Location: LCCOMB_X44_Y22_N0
\signal_generator_inst|signal_generator_inst|Selector19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector19~3_combout\ = (!\signal_generator_inst|signal_generator_inst|data_counter_s\(3) & (\signal_generator_inst|signal_generator_inst|Selector19~2_combout\ & 
-- (!\signal_generator_inst|signal_generator_inst|data_counter_s\(2) & !\signal_generator_inst|signal_generator_inst|data_counter_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(3),
	datab => \signal_generator_inst|signal_generator_inst|Selector19~2_combout\,
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(2),
	datad => \signal_generator_inst|signal_generator_inst|data_counter_s\(4),
	combout => \signal_generator_inst|signal_generator_inst|Selector19~3_combout\);

-- Location: LCFF_X37_Y22_N9
\signal_generator_inst|registers_inst|scene_number_reg_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \signal_generator_inst|registers_inst|scene_number_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|scene_number_reg_1\(0));

-- Location: LCCOMB_X41_Y22_N20
\signal_generator_inst|signal_generator_inst|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector26~0_combout\ = (\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & ((\signal_generator_inst|signal_generator_inst|scene_number_s\(0)) # 
-- ((\signal_generator_inst|registers_inst|scene_number_reg_1\(0) & \signal_generator_inst|signal_generator_inst|Selector1~0_combout\)))) # (!\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & 
-- (\signal_generator_inst|registers_inst|scene_number_reg_1\(0) & ((\signal_generator_inst|signal_generator_inst|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|Selector20~0_combout\,
	datab => \signal_generator_inst|registers_inst|scene_number_reg_1\(0),
	datac => \signal_generator_inst|signal_generator_inst|scene_number_s\(0),
	datad => \signal_generator_inst|signal_generator_inst|Selector1~0_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector26~0_combout\);

-- Location: LCFF_X41_Y22_N21
\signal_generator_inst|signal_generator_inst|scene_number_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector26~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|scene_number_s\(0));

-- Location: LCCOMB_X45_Y22_N6
\signal_generator_inst|signal_generator_inst|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector28~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|Add0~14_combout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_counter_s\(7))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_counter_s\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(7),
	datad => \signal_generator_inst|signal_generator_inst|Add0~14_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector28~0_combout\);

-- Location: LCFF_X45_Y22_N7
\signal_generator_inst|signal_generator_inst|data_counter_s[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector28~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_counter_s\(7));

-- Location: LCCOMB_X41_Y22_N30
\signal_generator_inst|signal_generator_inst|Selector19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector19~4_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(8) & (((\signal_generator_inst|signal_generator_inst|scene_number_s\(0))))) # 
-- (!\signal_generator_inst|signal_generator_inst|data_counter_s\(8) & ((\signal_generator_inst|signal_generator_inst|scene_number_s\(0) & ((\signal_generator_inst|signal_generator_inst|data_counter_s\(7)))) # 
-- (!\signal_generator_inst|signal_generator_inst|scene_number_s\(0) & (\signal_generator_inst|signal_generator_inst|Selector19~3_combout\ & !\signal_generator_inst|signal_generator_inst|data_counter_s\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(8),
	datab => \signal_generator_inst|signal_generator_inst|Selector19~3_combout\,
	datac => \signal_generator_inst|signal_generator_inst|scene_number_s\(0),
	datad => \signal_generator_inst|signal_generator_inst|data_counter_s\(7),
	combout => \signal_generator_inst|signal_generator_inst|Selector19~4_combout\);

-- Location: LCCOMB_X41_Y22_N24
\signal_generator_inst|signal_generator_inst|Selector19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector19~5_combout\ = (\signal_generator_inst|signal_generator_inst|scene_number_s\(0) & ((\signal_generator_inst|signal_generator_inst|scene_number_s\(2) & 
-- (!\signal_generator_inst|signal_generator_inst|Selector19~1_combout\)) # (!\signal_generator_inst|signal_generator_inst|scene_number_s\(2) & ((!\signal_generator_inst|signal_generator_inst|Selector19~4_combout\))))) # 
-- (!\signal_generator_inst|signal_generator_inst|scene_number_s\(0) & (((\signal_generator_inst|signal_generator_inst|Selector19~4_combout\ & \signal_generator_inst|signal_generator_inst|scene_number_s\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|Selector19~1_combout\,
	datab => \signal_generator_inst|signal_generator_inst|Selector19~4_combout\,
	datac => \signal_generator_inst|signal_generator_inst|scene_number_s\(0),
	datad => \signal_generator_inst|signal_generator_inst|scene_number_s\(2),
	combout => \signal_generator_inst|signal_generator_inst|Selector19~5_combout\);

-- Location: LCCOMB_X37_Y22_N22
\signal_generator_inst|registers_inst|scene_number_reg_1[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|scene_number_reg_1[1]~feeder_combout\ = \intercon|dat_sig\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(1),
	combout => \signal_generator_inst|registers_inst|scene_number_reg_1[1]~feeder_combout\);

-- Location: LCFF_X37_Y22_N23
\signal_generator_inst|registers_inst|scene_number_reg_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|scene_number_reg_1[1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \signal_generator_inst|registers_inst|scene_number_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|scene_number_reg_1\(1));

-- Location: LCCOMB_X41_Y22_N28
\signal_generator_inst|signal_generator_inst|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector25~0_combout\ = (\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & ((\signal_generator_inst|signal_generator_inst|scene_number_s\(1)) # 
-- ((\signal_generator_inst|registers_inst|scene_number_reg_1\(1) & \signal_generator_inst|signal_generator_inst|Selector1~0_combout\)))) # (!\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & 
-- (\signal_generator_inst|registers_inst|scene_number_reg_1\(1) & ((\signal_generator_inst|signal_generator_inst|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|Selector20~0_combout\,
	datab => \signal_generator_inst|registers_inst|scene_number_reg_1\(1),
	datac => \signal_generator_inst|signal_generator_inst|scene_number_s\(1),
	datad => \signal_generator_inst|signal_generator_inst|Selector1~0_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector25~0_combout\);

-- Location: LCFF_X41_Y22_N29
\signal_generator_inst|signal_generator_inst|scene_number_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector25~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|scene_number_s\(1));

-- Location: LCCOMB_X41_Y22_N18
\signal_generator_inst|signal_generator_inst|Selector19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector19~7_combout\ = (\signal_generator_inst|signal_generator_inst|scene_number_s\(1) & (\signal_generator_inst|signal_generator_inst|Selector19~6_combout\ & 
-- (!\signal_generator_inst|signal_generator_inst|scene_number_s\(2)))) # (!\signal_generator_inst|signal_generator_inst|scene_number_s\(1) & (((\signal_generator_inst|signal_generator_inst|Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|Selector19~6_combout\,
	datab => \signal_generator_inst|signal_generator_inst|scene_number_s\(2),
	datac => \signal_generator_inst|signal_generator_inst|Selector19~5_combout\,
	datad => \signal_generator_inst|signal_generator_inst|scene_number_s\(1),
	combout => \signal_generator_inst|signal_generator_inst|Selector19~7_combout\);

-- Location: LCCOMB_X41_Y22_N16
\signal_generator_inst|signal_generator_inst|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector19~0_combout\ = (\signal_generator_inst|signal_generator_inst|trigger_s~regout\ & \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \signal_generator_inst|signal_generator_inst|trigger_s~regout\,
	datad => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector19~0_combout\);

-- Location: LCCOMB_X37_Y22_N26
\signal_generator_inst|registers_inst|scene_number_reg_1[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|scene_number_reg_1[6]~feeder_combout\ = \intercon|dat_sig\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(6),
	combout => \signal_generator_inst|registers_inst|scene_number_reg_1[6]~feeder_combout\);

-- Location: LCFF_X37_Y22_N27
\signal_generator_inst|registers_inst|scene_number_reg_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|scene_number_reg_1[6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \signal_generator_inst|registers_inst|scene_number_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|scene_number_reg_1\(6));

-- Location: LCCOMB_X41_Y22_N4
\signal_generator_inst|signal_generator_inst|Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector20~1_combout\ = (\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & ((\signal_generator_inst|signal_generator_inst|scene_number_s\(6)) # 
-- ((\signal_generator_inst|registers_inst|scene_number_reg_1\(6) & \signal_generator_inst|signal_generator_inst|Selector1~0_combout\)))) # (!\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & 
-- (\signal_generator_inst|registers_inst|scene_number_reg_1\(6) & ((\signal_generator_inst|signal_generator_inst|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|Selector20~0_combout\,
	datab => \signal_generator_inst|registers_inst|scene_number_reg_1\(6),
	datac => \signal_generator_inst|signal_generator_inst|scene_number_s\(6),
	datad => \signal_generator_inst|signal_generator_inst|Selector1~0_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector20~1_combout\);

-- Location: LCFF_X41_Y22_N5
\signal_generator_inst|signal_generator_inst|scene_number_s[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector20~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|scene_number_s\(6));

-- Location: LCFF_X37_Y22_N31
\signal_generator_inst|registers_inst|scene_number_reg_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \signal_generator_inst|registers_inst|scene_number_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|scene_number_reg_1\(5));

-- Location: LCCOMB_X41_Y22_N14
\signal_generator_inst|signal_generator_inst|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector21~0_combout\ = (\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & ((\signal_generator_inst|signal_generator_inst|scene_number_s\(5)) # 
-- ((\signal_generator_inst|registers_inst|scene_number_reg_1\(5) & \signal_generator_inst|signal_generator_inst|Selector1~0_combout\)))) # (!\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & 
-- (\signal_generator_inst|registers_inst|scene_number_reg_1\(5) & ((\signal_generator_inst|signal_generator_inst|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|Selector20~0_combout\,
	datab => \signal_generator_inst|registers_inst|scene_number_reg_1\(5),
	datac => \signal_generator_inst|signal_generator_inst|scene_number_s\(5),
	datad => \signal_generator_inst|signal_generator_inst|Selector1~0_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector21~0_combout\);

-- Location: LCFF_X41_Y22_N15
\signal_generator_inst|signal_generator_inst|scene_number_s[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector21~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|scene_number_s\(5));

-- Location: LCCOMB_X37_Y22_N24
\signal_generator_inst|registers_inst|scene_number_reg_1[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|scene_number_reg_1[4]~feeder_combout\ = \intercon|dat_sig\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(4),
	combout => \signal_generator_inst|registers_inst|scene_number_reg_1[4]~feeder_combout\);

-- Location: LCFF_X37_Y22_N25
\signal_generator_inst|registers_inst|scene_number_reg_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|scene_number_reg_1[4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \signal_generator_inst|registers_inst|scene_number_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|scene_number_reg_1\(4));

-- Location: LCCOMB_X41_Y22_N12
\signal_generator_inst|signal_generator_inst|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector22~0_combout\ = (\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & ((\signal_generator_inst|signal_generator_inst|scene_number_s\(4)) # 
-- ((\signal_generator_inst|registers_inst|scene_number_reg_1\(4) & \signal_generator_inst|signal_generator_inst|Selector1~0_combout\)))) # (!\signal_generator_inst|signal_generator_inst|Selector20~0_combout\ & 
-- (\signal_generator_inst|registers_inst|scene_number_reg_1\(4) & ((\signal_generator_inst|signal_generator_inst|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|Selector20~0_combout\,
	datab => \signal_generator_inst|registers_inst|scene_number_reg_1\(4),
	datac => \signal_generator_inst|signal_generator_inst|scene_number_s\(4),
	datad => \signal_generator_inst|signal_generator_inst|Selector1~0_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector22~0_combout\);

-- Location: LCFF_X41_Y22_N13
\signal_generator_inst|signal_generator_inst|scene_number_s[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector22~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|scene_number_s\(4));

-- Location: LCCOMB_X41_Y22_N0
\signal_generator_inst|signal_generator_inst|Selector19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector19~8_combout\ = (!\signal_generator_inst|signal_generator_inst|scene_number_s\(3) & (!\signal_generator_inst|signal_generator_inst|scene_number_s\(6) & 
-- (!\signal_generator_inst|signal_generator_inst|scene_number_s\(5) & !\signal_generator_inst|signal_generator_inst|scene_number_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|scene_number_s\(3),
	datab => \signal_generator_inst|signal_generator_inst|scene_number_s\(6),
	datac => \signal_generator_inst|signal_generator_inst|scene_number_s\(5),
	datad => \signal_generator_inst|signal_generator_inst|scene_number_s\(4),
	combout => \signal_generator_inst|signal_generator_inst|Selector19~8_combout\);

-- Location: LCCOMB_X41_Y22_N22
\signal_generator_inst|signal_generator_inst|Selector19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector19~9_combout\ = (\signal_generator_inst|signal_generator_inst|Selector19~0_combout\) # ((\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|Selector19~7_combout\ & \signal_generator_inst|signal_generator_inst|Selector19~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|Selector19~7_combout\,
	datac => \signal_generator_inst|signal_generator_inst|Selector19~0_combout\,
	datad => \signal_generator_inst|signal_generator_inst|Selector19~8_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector19~9_combout\);

-- Location: LCFF_X41_Y22_N23
\signal_generator_inst|signal_generator_inst|trigger_s\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector19~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|trigger_s~regout\);

-- Location: LCCOMB_X41_Y22_N8
\signal_generator_inst|signal_generator_inst|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector10~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|trigger_s~regout\) # 
-- ((\signal_generator_inst|signal_generator_inst|trigger_out~regout\ & \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\)))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (((\signal_generator_inst|signal_generator_inst|trigger_out~regout\ & \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|trigger_s~regout\,
	datac => \signal_generator_inst|signal_generator_inst|trigger_out~regout\,
	datad => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector10~0_combout\);

-- Location: LCFF_X41_Y22_N9
\signal_generator_inst|signal_generator_inst|trigger_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector10~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|trigger_out~regout\);

-- Location: LCCOMB_X36_Y22_N30
\core_inst|write_controller_inst|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Mux1~1_combout\ = (!\core_inst|write_controller_inst|Mux1~0_combout\ & (\core_inst|write_controller_inst|trigger_type_s\(1) $ (\core_inst|write_controller_inst|trigger_type_s\(0) $ 
-- (!\signal_generator_inst|signal_generator_inst|trigger_out~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_type_s\(1),
	datab => \core_inst|write_controller_inst|trigger_type_s\(0),
	datac => \core_inst|write_controller_inst|Mux1~0_combout\,
	datad => \signal_generator_inst|signal_generator_inst|trigger_out~regout\,
	combout => \core_inst|write_controller_inst|Mux1~1_combout\);

-- Location: LCCOMB_X38_Y22_N28
\core_inst|write_controller_inst|trigger_counter_s[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|trigger_counter_s[0]~1_combout\ = (\core_inst|write_controller_inst|trigger_found_s~regout\ & (\core_inst|write_controller_inst|trigger_counter_s\(0))) # (!\core_inst|write_controller_inst|trigger_found_s~regout\ & 
-- ((\core_inst|write_controller_inst|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|trigger_found_s~regout\,
	datac => \core_inst|write_controller_inst|trigger_counter_s\(0),
	datad => \core_inst|write_controller_inst|Mux1~1_combout\,
	combout => \core_inst|write_controller_inst|trigger_counter_s[0]~1_combout\);

-- Location: LCCOMB_X38_Y22_N30
\core_inst|write_controller_inst|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector38~0_combout\ = (\core_inst|write_controller_inst|State.idle~regout\ & \core_inst|write_controller_inst|trigger_counter_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|State.idle~regout\,
	datad => \core_inst|write_controller_inst|trigger_counter_s\(0),
	combout => \core_inst|write_controller_inst|Selector38~0_combout\);

-- Location: LCFF_X38_Y22_N29
\core_inst|write_controller_inst|trigger_counter_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|trigger_counter_s[0]~1_combout\,
	sdata => \core_inst|write_controller_inst|Selector38~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \core_inst|write_controller_inst|ALT_INV_State.record_data~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_counter_s\(0));

-- Location: LCCOMB_X36_Y22_N20
\core_inst|write_controller_inst|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector36~0_combout\ = (!\core_inst|write_controller_inst|trigger_type_s\(2) & (\core_inst|write_controller_inst|trigger_type_s\(0) $ (\signal_generator_inst|signal_generator_inst|trigger_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_type_s\(2),
	datab => \core_inst|write_controller_inst|trigger_type_s\(0),
	datad => \signal_generator_inst|signal_generator_inst|trigger_out~regout\,
	combout => \core_inst|write_controller_inst|Selector36~0_combout\);

-- Location: LCCOMB_X36_Y22_N22
\core_inst|write_controller_inst|Selector36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector36~1_combout\ = (\core_inst|write_controller_inst|Selector36~0_combout\ & ((\core_inst|write_controller_inst|trigger_type_s\(1) & (!\core_inst|write_controller_inst|trigger_counter_s\(0) & 
-- \core_inst|write_controller_inst|trigger_counter_s\(1))) # (!\core_inst|write_controller_inst|trigger_type_s\(1) & (\core_inst|write_controller_inst|trigger_counter_s\(0) & !\core_inst|write_controller_inst|trigger_counter_s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_type_s\(1),
	datab => \core_inst|write_controller_inst|trigger_counter_s\(0),
	datac => \core_inst|write_controller_inst|Selector36~0_combout\,
	datad => \core_inst|write_controller_inst|trigger_counter_s\(1),
	combout => \core_inst|write_controller_inst|Selector36~1_combout\);

-- Location: LCCOMB_X36_Y22_N12
\core_inst|write_controller_inst|Selector36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector36~2_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & (((\core_inst|write_controller_inst|trigger_found_s~regout\) # (\core_inst|write_controller_inst|Selector36~1_combout\)))) # 
-- (!\core_inst|write_controller_inst|State.record_data~regout\ & (\core_inst|write_controller_inst|State.idle~regout\ & (\core_inst|write_controller_inst|trigger_found_s~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.record_data~regout\,
	datab => \core_inst|write_controller_inst|State.idle~regout\,
	datac => \core_inst|write_controller_inst|trigger_found_s~regout\,
	datad => \core_inst|write_controller_inst|Selector36~1_combout\,
	combout => \core_inst|write_controller_inst|Selector36~2_combout\);

-- Location: LCFF_X36_Y22_N13
\core_inst|write_controller_inst|trigger_found_s\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector36~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_found_s~regout\);

-- Location: LCCOMB_X38_Y21_N24
\core_inst|write_controller_inst|all_data_rec_count_s[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|all_data_rec_count_s[5]~9_combout\ = (\core_inst|write_controller_inst|all_data_rec_count_s[5]~8_combout\) # ((\core_inst|write_controller_inst|State.wait_for_enable_rise~regout\) # 
-- ((\core_inst|write_controller_inst|State.write_controller_is_finish~regout\) # (\core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|all_data_rec_count_s[5]~8_combout\,
	datab => \core_inst|write_controller_inst|State.wait_for_enable_rise~regout\,
	datac => \core_inst|write_controller_inst|State.write_controller_is_finish~regout\,
	datad => \core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\,
	combout => \core_inst|write_controller_inst|all_data_rec_count_s[5]~9_combout\);

-- Location: LCCOMB_X38_Y21_N10
\core_inst|write_controller_inst|all_data_rec_count_s[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|all_data_rec_count_s[5]~10_combout\ = (!\core_inst|write_controller_inst|all_data_rec_count_s[5]~9_combout\ & (((\core_inst|write_controller_inst|trigger_found_s~regout\ & 
-- \core_inst|write_controller_inst|State_machine~1_combout\)) # (!\core_inst|write_controller_inst|State.record_data~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.record_data~regout\,
	datab => \core_inst|write_controller_inst|trigger_found_s~regout\,
	datac => \core_inst|write_controller_inst|all_data_rec_count_s[5]~9_combout\,
	datad => \core_inst|write_controller_inst|State_machine~1_combout\,
	combout => \core_inst|write_controller_inst|all_data_rec_count_s[5]~10_combout\);

-- Location: LCFF_X37_Y24_N25
\core_inst|write_controller_inst|all_data_rec_count_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|all_data_rec_count_s[2]~13_combout\,
	sdata => \~GND~combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \core_inst|write_controller_inst|ALT_INV_State.idle~regout\,
	ena => \core_inst|write_controller_inst|all_data_rec_count_s[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|all_data_rec_count_s\(2));

-- Location: LCCOMB_X38_Y24_N30
\core_inst|write_controller_inst|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Add0~1_combout\ = (\core_inst|write_controller_inst|State.set_configurations~regout\ & (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\)) # 
-- (!\core_inst|write_controller_inst|State.set_configurations~regout\ & ((!\core_inst|write_controller_inst|all_data_rec_count_s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.set_configurations~regout\,
	datac => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12_combout\,
	datad => \core_inst|write_controller_inst|all_data_rec_count_s\(2),
	combout => \core_inst|write_controller_inst|Add0~1_combout\);

-- Location: LCCOMB_X37_Y24_N26
\core_inst|write_controller_inst|all_data_rec_count_s[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|all_data_rec_count_s[3]~15_combout\ = ((\core_inst|write_controller_inst|State.set_configurations~regout\ $ (\core_inst|write_controller_inst|Add0~2_combout\ $ 
-- (\core_inst|write_controller_inst|all_data_rec_count_s[2]~14\)))) # (GND)
-- \core_inst|write_controller_inst|all_data_rec_count_s[3]~16\ = CARRY((\core_inst|write_controller_inst|State.set_configurations~regout\ & ((!\core_inst|write_controller_inst|all_data_rec_count_s[2]~14\) # 
-- (!\core_inst|write_controller_inst|Add0~2_combout\))) # (!\core_inst|write_controller_inst|State.set_configurations~regout\ & (!\core_inst|write_controller_inst|Add0~2_combout\ & !\core_inst|write_controller_inst|all_data_rec_count_s[2]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.set_configurations~regout\,
	datab => \core_inst|write_controller_inst|Add0~2_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|all_data_rec_count_s[2]~14\,
	combout => \core_inst|write_controller_inst|all_data_rec_count_s[3]~15_combout\,
	cout => \core_inst|write_controller_inst|all_data_rec_count_s[3]~16\);

-- Location: LCFF_X37_Y24_N27
\core_inst|write_controller_inst|all_data_rec_count_s[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|all_data_rec_count_s[3]~15_combout\,
	sdata => \~GND~combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \core_inst|write_controller_inst|ALT_INV_State.idle~regout\,
	ena => \core_inst|write_controller_inst|all_data_rec_count_s[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|all_data_rec_count_s\(3));

-- Location: LCCOMB_X38_Y24_N28
\core_inst|write_controller_inst|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Add0~2_combout\ = (\core_inst|write_controller_inst|State.set_configurations~regout\ & (\core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\)) # 
-- (!\core_inst|write_controller_inst|State.set_configurations~regout\ & ((!\core_inst|write_controller_inst|all_data_rec_count_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12_combout\,
	datac => \core_inst|write_controller_inst|State.set_configurations~regout\,
	datad => \core_inst|write_controller_inst|all_data_rec_count_s\(3),
	combout => \core_inst|write_controller_inst|Add0~2_combout\);

-- Location: LCCOMB_X37_Y24_N28
\core_inst|write_controller_inst|all_data_rec_count_s[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|all_data_rec_count_s[4]~17_combout\ = (\core_inst|write_controller_inst|Add0~3_combout\ & ((\core_inst|write_controller_inst|all_data_rec_count_s[3]~16\) # (GND))) # (!\core_inst|write_controller_inst|Add0~3_combout\ & 
-- (!\core_inst|write_controller_inst|all_data_rec_count_s[3]~16\))
-- \core_inst|write_controller_inst|all_data_rec_count_s[4]~18\ = CARRY((\core_inst|write_controller_inst|Add0~3_combout\) # (!\core_inst|write_controller_inst|all_data_rec_count_s[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Add0~3_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|all_data_rec_count_s[3]~16\,
	combout => \core_inst|write_controller_inst|all_data_rec_count_s[4]~17_combout\,
	cout => \core_inst|write_controller_inst|all_data_rec_count_s[4]~18\);

-- Location: LCFF_X37_Y24_N29
\core_inst|write_controller_inst|all_data_rec_count_s[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|all_data_rec_count_s[4]~17_combout\,
	sdata => \~GND~combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \core_inst|write_controller_inst|ALT_INV_State.idle~regout\,
	ena => \core_inst|write_controller_inst|all_data_rec_count_s[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|all_data_rec_count_s\(4));

-- Location: LCCOMB_X38_Y24_N20
\core_inst|write_controller_inst|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Add0~4_combout\ = (\core_inst|write_controller_inst|State.set_configurations~regout\) # (!\core_inst|write_controller_inst|all_data_rec_count_s\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.set_configurations~regout\,
	datac => \core_inst|write_controller_inst|all_data_rec_count_s\(5),
	combout => \core_inst|write_controller_inst|Add0~4_combout\);

-- Location: LCCOMB_X37_Y24_N30
\core_inst|write_controller_inst|all_data_rec_count_s[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|all_data_rec_count_s[5]~19_combout\ = \core_inst|write_controller_inst|State.set_configurations~regout\ $ (\core_inst|write_controller_inst|all_data_rec_count_s[4]~18\ $ (\core_inst|write_controller_inst|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.set_configurations~regout\,
	datad => \core_inst|write_controller_inst|Add0~4_combout\,
	cin => \core_inst|write_controller_inst|all_data_rec_count_s[4]~18\,
	combout => \core_inst|write_controller_inst|all_data_rec_count_s[5]~19_combout\);

-- Location: LCFF_X37_Y24_N31
\core_inst|write_controller_inst|all_data_rec_count_s[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|all_data_rec_count_s[5]~19_combout\,
	sdata => \~GND~combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \core_inst|write_controller_inst|ALT_INV_State.idle~regout\,
	ena => \core_inst|write_controller_inst|all_data_rec_count_s[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|all_data_rec_count_s\(5));

-- Location: LCCOMB_X38_Y24_N22
\core_inst|write_controller_inst|State_machine~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|State_machine~1_combout\ = (\core_inst|write_controller_inst|State_machine~0_combout\) # ((\core_inst|write_controller_inst|all_data_rec_count_s\(4)) # ((\core_inst|write_controller_inst|all_data_rec_count_s\(5)) # 
-- (\core_inst|write_controller_inst|all_data_rec_count_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State_machine~0_combout\,
	datab => \core_inst|write_controller_inst|all_data_rec_count_s\(4),
	datac => \core_inst|write_controller_inst|all_data_rec_count_s\(5),
	datad => \core_inst|write_controller_inst|all_data_rec_count_s\(3),
	combout => \core_inst|write_controller_inst|State_machine~1_combout\);

-- Location: LCCOMB_X38_Y21_N16
\core_inst|write_controller_inst|Selector56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector56~0_combout\ = (\core_inst|enable_fsm_inst|State.system_is_enable~regout\ & ((\core_inst|write_controller_inst|State.wait_for_enable_rise~regout\) # ((\core_inst|write_controller_inst|State.record_data~regout\ & 
-- \core_inst|write_controller_inst|State_machine~1_combout\)))) # (!\core_inst|enable_fsm_inst|State.system_is_enable~regout\ & (((\core_inst|write_controller_inst|State.record_data~regout\ & \core_inst|write_controller_inst|State_machine~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|enable_fsm_inst|State.system_is_enable~regout\,
	datab => \core_inst|write_controller_inst|State.wait_for_enable_rise~regout\,
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \core_inst|write_controller_inst|State_machine~1_combout\,
	combout => \core_inst|write_controller_inst|Selector56~0_combout\);

-- Location: LCFF_X38_Y21_N17
\core_inst|write_controller_inst|State.record_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector56~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|State.record_data~regout\);

-- Location: LCCOMB_X45_Y22_N4
\signal_generator_inst|signal_generator_inst|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector35~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|Add0~0_combout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_counter_s\(0))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_counter_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_counter_s\(0),
	datad => \signal_generator_inst|signal_generator_inst|Add0~0_combout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector35~0_combout\);

-- Location: LCFF_X45_Y22_N5
\signal_generator_inst|signal_generator_inst|data_counter_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector35~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_counter_s\(0));

-- Location: LCCOMB_X45_Y22_N18
\signal_generator_inst|signal_generator_inst|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector18~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|data_counter_s\(0)) # 
-- ((\signal_generator_inst|signal_generator_inst|data_out_s\(0) & \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\)))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (((\signal_generator_inst|signal_generator_inst|data_out_s\(0) & \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|data_counter_s\(0),
	datac => \signal_generator_inst|signal_generator_inst|data_out_s\(0),
	datad => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector18~0_combout\);

-- Location: LCFF_X45_Y22_N19
\signal_generator_inst|signal_generator_inst|data_out_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector18~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out_s\(0));

-- Location: LCCOMB_X45_Y22_N8
\signal_generator_inst|signal_generator_inst|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector9~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|data_out_s\(0)) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(0))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out\(0),
	datad => \signal_generator_inst|signal_generator_inst|data_out_s\(0),
	combout => \signal_generator_inst|signal_generator_inst|Selector9~0_combout\);

-- Location: LCFF_X45_Y22_N9
\signal_generator_inst|signal_generator_inst|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector9~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out\(0));

-- Location: LCCOMB_X46_Y21_N10
\core_inst|write_controller_inst|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector35~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \signal_generator_inst|signal_generator_inst|data_out\(0),
	combout => \core_inst|write_controller_inst|Selector35~0_combout\);

-- Location: LCCOMB_X43_Y21_N2
\core_inst|write_controller_inst|Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector40~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\) # (!\core_inst|write_controller_inst|State.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.idle~regout\,
	datad => \core_inst|write_controller_inst|State.record_data~regout\,
	combout => \core_inst|write_controller_inst|Selector40~0_combout\);

-- Location: LCFF_X46_Y21_N11
\core_inst|write_controller_inst|current_data_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector35~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|current_data_s\(0));

-- Location: LCCOMB_X46_Y21_N12
\core_inst|write_controller_inst|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector7~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \core_inst|write_controller_inst|current_data_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \core_inst|write_controller_inst|current_data_s\(0),
	combout => \core_inst|write_controller_inst|Selector7~0_combout\);

-- Location: LCFF_X46_Y21_N13
\core_inst|write_controller_inst|data_out_of_wc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector7~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|data_out_of_wc\(0));

-- Location: LCCOMB_X43_Y21_N0
\core_inst|write_controller_inst|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector41~0_combout\ = (\core_inst|write_controller_inst|State.idle~regout\ & \core_inst|write_controller_inst|current_address_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.idle~regout\,
	datac => \core_inst|write_controller_inst|current_address_s\(0),
	combout => \core_inst|write_controller_inst|Selector41~0_combout\);

-- Location: LCCOMB_X43_Y21_N20
\core_inst|write_controller_inst|current_address_s[0]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|current_address_s[0]~_wirecell_combout\ = !\core_inst|write_controller_inst|current_address_s\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|current_address_s\(0),
	combout => \core_inst|write_controller_inst|current_address_s[0]~_wirecell_combout\);

-- Location: LCFF_X43_Y21_N1
\core_inst|write_controller_inst|current_address_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector41~0_combout\,
	sdata => \core_inst|write_controller_inst|current_address_s[0]~_wirecell_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \core_inst|write_controller_inst|State.record_data~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|current_address_s\(0));

-- Location: LCCOMB_X45_Y21_N28
\core_inst|write_controller_inst|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector11~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \core_inst|write_controller_inst|current_address_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \core_inst|write_controller_inst|current_address_s\(0),
	combout => \core_inst|write_controller_inst|Selector11~0_combout\);

-- Location: LCCOMB_X45_Y21_N16
\core_inst|write_controller_inst|addr_out_to_RAM[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|addr_out_to_RAM[0]~feeder_combout\ = \core_inst|write_controller_inst|Selector11~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|Selector11~0_combout\,
	combout => \core_inst|write_controller_inst|addr_out_to_RAM[0]~feeder_combout\);

-- Location: LCFF_X45_Y21_N17
\core_inst|write_controller_inst|addr_out_to_RAM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|addr_out_to_RAM[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|addr_out_to_RAM\(0));

-- Location: LCCOMB_X38_Y22_N18
\core_inst|write_controller_inst|Selector40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector40~1_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & ((\core_inst|write_controller_inst|current_address_s\(1) $ (\core_inst|write_controller_inst|current_address_s\(0))))) # 
-- (!\core_inst|write_controller_inst|State.record_data~regout\ & (\core_inst|write_controller_inst|State.idle~regout\ & (\core_inst|write_controller_inst|current_address_s\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.record_data~regout\,
	datab => \core_inst|write_controller_inst|State.idle~regout\,
	datac => \core_inst|write_controller_inst|current_address_s\(1),
	datad => \core_inst|write_controller_inst|current_address_s\(0),
	combout => \core_inst|write_controller_inst|Selector40~1_combout\);

-- Location: LCFF_X38_Y22_N19
\core_inst|write_controller_inst|current_address_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector40~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|current_address_s\(1));

-- Location: LCCOMB_X45_Y21_N18
\core_inst|write_controller_inst|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector10~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \core_inst|write_controller_inst|current_address_s\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \core_inst|write_controller_inst|current_address_s\(1),
	combout => \core_inst|write_controller_inst|Selector10~0_combout\);

-- Location: LCFF_X45_Y21_N19
\core_inst|write_controller_inst|addr_out_to_RAM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector10~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|addr_out_to_RAM\(1));

-- Location: LCCOMB_X38_Y22_N0
\core_inst|write_controller_inst|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector39~0_combout\ = \core_inst|write_controller_inst|current_address_s\(2) $ (\core_inst|write_controller_inst|current_address_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|current_address_s\(2),
	datad => \core_inst|write_controller_inst|current_address_s\(0),
	combout => \core_inst|write_controller_inst|Selector39~0_combout\);

-- Location: LCCOMB_X38_Y22_N16
\core_inst|write_controller_inst|current_address_s[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|current_address_s[2]~0_combout\ = (\core_inst|write_controller_inst|current_address_s\(1) & (\core_inst|write_controller_inst|Selector39~0_combout\)) # (!\core_inst|write_controller_inst|current_address_s\(1) & 
-- ((\core_inst|write_controller_inst|current_address_s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Selector39~0_combout\,
	datac => \core_inst|write_controller_inst|current_address_s\(2),
	datad => \core_inst|write_controller_inst|current_address_s\(1),
	combout => \core_inst|write_controller_inst|current_address_s[2]~0_combout\);

-- Location: LCCOMB_X38_Y22_N14
\core_inst|write_controller_inst|Selector39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector39~1_combout\ = (\core_inst|write_controller_inst|current_address_s\(2) & \core_inst|write_controller_inst|State.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|current_address_s\(2),
	datad => \core_inst|write_controller_inst|State.idle~regout\,
	combout => \core_inst|write_controller_inst|Selector39~1_combout\);

-- Location: LCFF_X38_Y22_N17
\core_inst|write_controller_inst|current_address_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|current_address_s[2]~0_combout\,
	sdata => \core_inst|write_controller_inst|Selector39~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => \core_inst|write_controller_inst|ALT_INV_State.record_data~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|current_address_s\(2));

-- Location: LCCOMB_X45_Y21_N6
\core_inst|write_controller_inst|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector9~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \core_inst|write_controller_inst|current_address_s\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.record_data~regout\,
	datac => \core_inst|write_controller_inst|current_address_s\(2),
	combout => \core_inst|write_controller_inst|Selector9~0_combout\);

-- Location: LCCOMB_X45_Y21_N12
\core_inst|write_controller_inst|addr_out_to_RAM[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|addr_out_to_RAM[2]~feeder_combout\ = \core_inst|write_controller_inst|Selector9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|Selector9~0_combout\,
	combout => \core_inst|write_controller_inst|addr_out_to_RAM[2]~feeder_combout\);

-- Location: LCFF_X45_Y21_N13
\core_inst|write_controller_inst|addr_out_to_RAM[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|addr_out_to_RAM[2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|addr_out_to_RAM\(2));

-- Location: LCCOMB_X45_Y21_N0
\core_inst|write_controller_inst|Selector42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector42~0_combout\ = \core_inst|write_controller_inst|current_row_s~regout\ $ (((\core_inst|write_controller_inst|current_address_s\(0) & (\core_inst|write_controller_inst|current_address_s\(2) & 
-- \core_inst|write_controller_inst|current_address_s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|current_address_s\(0),
	datab => \core_inst|write_controller_inst|current_address_s\(2),
	datac => \core_inst|write_controller_inst|current_row_s~regout\,
	datad => \core_inst|write_controller_inst|current_address_s\(1),
	combout => \core_inst|write_controller_inst|Selector42~0_combout\);

-- Location: LCFF_X45_Y21_N1
\core_inst|write_controller_inst|current_row_s\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector42~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|write_controller_inst|ALT_INV_State.record_data~regout\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|current_row_s~regout\);

-- Location: LCCOMB_X45_Y21_N4
\core_inst|write_controller_inst|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector8~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \core_inst|write_controller_inst|current_row_s~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \core_inst|write_controller_inst|current_row_s~regout\,
	combout => \core_inst|write_controller_inst|Selector8~0_combout\);

-- Location: LCCOMB_X45_Y21_N2
\core_inst|write_controller_inst|addr_out_to_RAM[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|addr_out_to_RAM[3]~feeder_combout\ = \core_inst|write_controller_inst|Selector8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Selector8~0_combout\,
	combout => \core_inst|write_controller_inst|addr_out_to_RAM[3]~feeder_combout\);

-- Location: LCFF_X45_Y21_N3
\core_inst|write_controller_inst|addr_out_to_RAM[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|addr_out_to_RAM[3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|addr_out_to_RAM\(3));

-- Location: LCFF_X44_Y21_N13
\core_inst|read_controller_inst|addr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector17~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|addr_out\(0));

-- Location: LCCOMB_X33_Y21_N12
\core_inst|write_controller_inst|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector12~0_combout\ = (\core_inst|write_controller_inst|State.write_controller_is_finish~regout\) # ((\core_inst|write_controller_inst|State.idle~regout\ & 
-- \core_inst|write_controller_inst|write_controller_finish~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|State.idle~regout\,
	datac => \core_inst|write_controller_inst|write_controller_finish~regout\,
	datad => \core_inst|write_controller_inst|State.write_controller_is_finish~regout\,
	combout => \core_inst|write_controller_inst|Selector12~0_combout\);

-- Location: LCFF_X33_Y21_N13
\core_inst|write_controller_inst|write_controller_finish\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector12~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|write_controller_finish~regout\);

-- Location: LCCOMB_X41_Y21_N18
\core_inst|read_controller_inst|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector1~0_combout\ = ((!\core_inst|write_controller_inst|write_controller_finish~regout\ & \core_inst|read_controller_inst|State.wait_for_start_address~regout\)) # (!\core_inst|read_controller_inst|State.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|State.idle~regout\,
	datab => \core_inst|write_controller_inst|write_controller_finish~regout\,
	datac => \core_inst|read_controller_inst|State.wait_for_start_address~regout\,
	combout => \core_inst|read_controller_inst|Selector1~0_combout\);

-- Location: LCFF_X41_Y21_N19
\core_inst|read_controller_inst|State.wait_for_start_address\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector1~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|State.wait_for_start_address~regout\);

-- Location: LCCOMB_X44_Y21_N30
\core_inst|read_controller_inst|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector13~0_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & (((!\core_inst|read_controller_inst|current_address_s\(0))))) # 
-- (!\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & (\core_inst|write_controller_inst|start_addr_out\(0) & ((\core_inst|read_controller_inst|State.wait_for_start_address~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|start_addr_out\(0),
	datab => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datac => \core_inst|read_controller_inst|current_address_s\(0),
	datad => \core_inst|read_controller_inst|State.wait_for_start_address~regout\,
	combout => \core_inst|read_controller_inst|Selector13~0_combout\);

-- Location: LCCOMB_X41_Y21_N10
\core_inst|read_controller_inst|current_address_s[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|current_address_s[2]~1_combout\ = (!\core_inst|read_controller_inst|current_address_s[2]~0_combout\ & (!\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & 
-- ((\core_inst|write_controller_inst|write_controller_finish~regout\) # (!\core_inst|read_controller_inst|State.wait_for_start_address~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|write_controller_finish~regout\,
	datab => \core_inst|read_controller_inst|State.wait_for_start_address~regout\,
	datac => \core_inst|read_controller_inst|current_address_s[2]~0_combout\,
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|current_address_s[2]~1_combout\);

-- Location: LCFF_X44_Y21_N31
\core_inst|read_controller_inst|current_address_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector13~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|current_address_s[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|current_address_s\(0));

-- Location: LCCOMB_X44_Y21_N12
\core_inst|read_controller_inst|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector17~0_combout\ = (\core_inst|read_controller_inst|State.send_current_address_to_ram~regout\ & (((\core_inst|read_controller_inst|current_address_s\(0))))) # 
-- (!\core_inst|read_controller_inst|State.send_current_address_to_ram~regout\ & (\core_inst|read_controller_inst|State.idle~regout\ & (\core_inst|read_controller_inst|addr_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|State.send_current_address_to_ram~regout\,
	datab => \core_inst|read_controller_inst|State.idle~regout\,
	datac => \core_inst|read_controller_inst|addr_out\(0),
	datad => \core_inst|read_controller_inst|current_address_s\(0),
	combout => \core_inst|read_controller_inst|Selector17~0_combout\);

-- Location: LCFF_X44_Y21_N23
\core_inst|read_controller_inst|addr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector16~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|addr_out\(1));

-- Location: LCCOMB_X36_Y22_N18
\core_inst|write_controller_inst|Selector52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector52~1_combout\ = (!\core_inst|write_controller_inst|trigger_type_s\(2) & (\core_inst|write_controller_inst|State.record_data~regout\ & (\core_inst|write_controller_inst|trigger_type_s\(0) $ 
-- (\signal_generator_inst|signal_generator_inst|trigger_out~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_type_s\(2),
	datab => \core_inst|write_controller_inst|trigger_type_s\(0),
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \signal_generator_inst|signal_generator_inst|trigger_out~regout\,
	combout => \core_inst|write_controller_inst|Selector52~1_combout\);

-- Location: LCCOMB_X36_Y22_N0
\core_inst|write_controller_inst|Selector52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector52~0_combout\ = (!\core_inst|write_controller_inst|trigger_found_s~regout\ & ((\core_inst|write_controller_inst|trigger_counter_s\(0) & (!\core_inst|write_controller_inst|trigger_type_s\(1) & 
-- !\core_inst|write_controller_inst|trigger_counter_s\(1))) # (!\core_inst|write_controller_inst|trigger_counter_s\(0) & (\core_inst|write_controller_inst|trigger_type_s\(1) & \core_inst|write_controller_inst|trigger_counter_s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_found_s~regout\,
	datab => \core_inst|write_controller_inst|trigger_counter_s\(0),
	datac => \core_inst|write_controller_inst|trigger_type_s\(1),
	datad => \core_inst|write_controller_inst|trigger_counter_s\(1),
	combout => \core_inst|write_controller_inst|Selector52~0_combout\);

-- Location: LCCOMB_X36_Y22_N8
\core_inst|write_controller_inst|Selector52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector52~2_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & (\core_inst|write_controller_inst|Selector52~1_combout\ & ((\core_inst|write_controller_inst|Selector52~0_combout\)))) # 
-- (!\core_inst|write_controller_inst|State.record_data~regout\ & (((\core_inst|write_controller_inst|Selector52~1_combout\ & \core_inst|write_controller_inst|Selector52~0_combout\)) # (!\core_inst|write_controller_inst|State.idle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.record_data~regout\,
	datab => \core_inst|write_controller_inst|Selector52~1_combout\,
	datac => \core_inst|write_controller_inst|State.idle~regout\,
	datad => \core_inst|write_controller_inst|Selector52~0_combout\,
	combout => \core_inst|write_controller_inst|Selector52~2_combout\);

-- Location: LCFF_X37_Y21_N27
\core_inst|write_controller_inst|trigger_address_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|Selector10~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|write_controller_inst|Selector52~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_address_s\(1));

-- Location: LCFF_X37_Y21_N19
\core_inst|write_controller_inst|trigger_address_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|Selector11~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|write_controller_inst|Selector52~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_address_s\(0));

-- Location: LCCOMB_X37_Y21_N18
\core_inst|write_controller_inst|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Add5~2_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\ & ((\core_inst|write_controller_inst|trigger_address_s\(1) & (\core_inst|write_controller_inst|Add5~1\ & VCC)) # 
-- (!\core_inst|write_controller_inst|trigger_address_s\(1) & (!\core_inst|write_controller_inst|Add5~1\)))) # (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\ & ((\core_inst|write_controller_inst|trigger_address_s\(1) 
-- & (!\core_inst|write_controller_inst|Add5~1\)) # (!\core_inst|write_controller_inst|trigger_address_s\(1) & ((\core_inst|write_controller_inst|Add5~1\) # (GND)))))
-- \core_inst|write_controller_inst|Add5~3\ = CARRY((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\ & (!\core_inst|write_controller_inst|trigger_address_s\(1) & !\core_inst|write_controller_inst|Add5~1\)) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\ & ((!\core_inst|write_controller_inst|Add5~1\) # (!\core_inst|write_controller_inst|trigger_address_s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10_combout\,
	datab => \core_inst|write_controller_inst|trigger_address_s\(1),
	datad => VCC,
	cin => \core_inst|write_controller_inst|Add5~1\,
	combout => \core_inst|write_controller_inst|Add5~2_combout\,
	cout => \core_inst|write_controller_inst|Add5~3\);

-- Location: LCFF_X37_Y21_N21
\core_inst|write_controller_inst|trigger_address_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|Selector9~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|write_controller_inst|Selector52~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_address_s\(2));

-- Location: LCCOMB_X37_Y21_N20
\core_inst|write_controller_inst|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Add5~4_combout\ = ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\ $ (\core_inst|write_controller_inst|trigger_address_s\(2) $ (!\core_inst|write_controller_inst|Add5~3\)))) # (GND)
-- \core_inst|write_controller_inst|Add5~5\ = CARRY((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\ & ((\core_inst|write_controller_inst|trigger_address_s\(2)) # (!\core_inst|write_controller_inst|Add5~3\))) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\ & (\core_inst|write_controller_inst|trigger_address_s\(2) & !\core_inst|write_controller_inst|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12_combout\,
	datab => \core_inst|write_controller_inst|trigger_address_s\(2),
	datad => VCC,
	cin => \core_inst|write_controller_inst|Add5~3\,
	combout => \core_inst|write_controller_inst|Add5~4_combout\,
	cout => \core_inst|write_controller_inst|Add5~5\);

-- Location: LCFF_X33_Y24_N7
\core_inst|core_registers_inst|trigger_position_reg_2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|trigger_position_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_position_reg_2\(5));

-- Location: LCCOMB_X34_Y22_N12
\core_inst|write_controller_inst|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector19~0_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(5) & \core_inst|write_controller_inst|State.set_configurations~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(5),
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Selector19~0_combout\);

-- Location: LCFF_X34_Y22_N15
\core_inst|write_controller_inst|trigger_position_s[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|Selector19~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|core_registers_inst|ALT_INV_en_reg\(0),
	sload => VCC,
	ena => \core_inst|write_controller_inst|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_position_s\(5));

-- Location: LCCOMB_X34_Y22_N8
\core_inst|write_controller_inst|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector20~0_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(4) & \core_inst|write_controller_inst|State.set_configurations~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(4),
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Selector20~0_combout\);

-- Location: LCFF_X34_Y22_N1
\core_inst|write_controller_inst|trigger_position_s[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|Selector20~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|core_registers_inst|ALT_INV_en_reg\(0),
	sload => VCC,
	ena => \core_inst|write_controller_inst|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_position_s\(4));

-- Location: LCCOMB_X33_Y22_N0
\core_inst|write_controller_inst|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector22~0_combout\ = (\core_inst|core_registers_inst|trigger_position_reg_2\(2) & \core_inst|write_controller_inst|State.set_configurations~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|trigger_position_reg_2\(2),
	datad => \core_inst|write_controller_inst|State.set_configurations~regout\,
	combout => \core_inst|write_controller_inst|Selector22~0_combout\);

-- Location: LCFF_X34_Y22_N9
\core_inst|write_controller_inst|trigger_position_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|Selector22~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \core_inst|core_registers_inst|ALT_INV_en_reg\(0),
	sload => VCC,
	ena => \core_inst|write_controller_inst|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|trigger_position_s\(2));

-- Location: LCCOMB_X34_Y22_N20
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(3) & 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\core_inst|write_controller_inst|trigger_position_s\(3) & 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\core_inst|write_controller_inst|trigger_position_s\(3) & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_position_s\(3),
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X34_Y22_N22
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(4) & ((GND) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\core_inst|write_controller_inst|trigger_position_s\(4) & 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\core_inst|write_controller_inst|trigger_position_s\(4)) # 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|trigger_position_s\(4),
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X34_Y22_N24
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(5) & 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\core_inst|write_controller_inst|trigger_position_s\(5) & 
-- ((\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (!\core_inst|write_controller_inst|trigger_position_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|trigger_position_s\(5),
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X34_Y22_N26
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(6) & 
-- (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\core_inst|write_controller_inst|trigger_position_s\(6) & 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\core_inst|write_controller_inst|trigger_position_s\(6) & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_position_s\(6),
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X34_Y22_N28
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X35_Y22_N4
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~65_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~65_combout\);

-- Location: LCCOMB_X35_Y22_N2
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~67_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~67_combout\);

-- Location: LCCOMB_X34_Y22_N16
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~69_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~69_combout\);

-- Location: LCCOMB_X34_Y22_N6
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~71_combout\ = (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~71_combout\);

-- Location: LCCOMB_X34_Y22_N4
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~72_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(2) & 
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|trigger_position_s\(2),
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~72_combout\);

-- Location: LCCOMB_X35_Y22_N14
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~75_combout\ = (\core_inst|write_controller_inst|trigger_position_s\(1) & 
-- !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_position_s\(1),
	datad => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~75_combout\);

-- Location: LCCOMB_X35_Y22_N28
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~11_cout\ = CARRY((!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~64_combout\ & 
-- (!\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~65_combout\ & !\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~64_combout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~65_combout\,
	datad => VCC,
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~9\,
	cout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~11_cout\);

-- Location: LCCOMB_X35_Y22_N30
\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ = \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~11_cout\,
	combout => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\);

-- Location: LCCOMB_X37_Y21_N22
\core_inst|write_controller_inst|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Add5~6_combout\ = \core_inst|write_controller_inst|trigger_row_s~regout\ $ (\core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\ $ (\core_inst|write_controller_inst|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|trigger_row_s~regout\,
	datab => \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12_combout\,
	cin => \core_inst|write_controller_inst|Add5~5\,
	combout => \core_inst|write_controller_inst|Add5~6_combout\);

-- Location: LCCOMB_X37_Y21_N24
\core_inst|write_controller_inst|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector13~1_combout\ = (\core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\ & (\core_inst|write_controller_inst|Add5~6_combout\ $ (((\core_inst|write_controller_inst|Add5~2_combout\ & 
-- \core_inst|write_controller_inst|Add5~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\,
	datab => \core_inst|write_controller_inst|Add5~2_combout\,
	datac => \core_inst|write_controller_inst|Add5~4_combout\,
	datad => \core_inst|write_controller_inst|Add5~6_combout\,
	combout => \core_inst|write_controller_inst|Selector13~1_combout\);

-- Location: LCCOMB_X38_Y21_N14
\core_inst|write_controller_inst|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector13~0_combout\ = (\core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\) # (!\core_inst|write_controller_inst|State.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.idle~regout\,
	datad => \core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\,
	combout => \core_inst|write_controller_inst|Selector13~0_combout\);

-- Location: LCFF_X37_Y21_N25
\core_inst|write_controller_inst|start_addr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector13~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|start_addr_out\(3));

-- Location: LCCOMB_X44_Y21_N18
\core_inst|read_controller_inst|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Add0~0_combout\ = \core_inst|read_controller_inst|current_address_s\(3) $ (((\core_inst|read_controller_inst|current_address_s\(2) & (\core_inst|read_controller_inst|current_address_s\(1) & 
-- \core_inst|read_controller_inst|current_address_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|current_address_s\(2),
	datab => \core_inst|read_controller_inst|current_address_s\(3),
	datac => \core_inst|read_controller_inst|current_address_s\(1),
	datad => \core_inst|read_controller_inst|current_address_s\(0),
	combout => \core_inst|read_controller_inst|Add0~0_combout\);

-- Location: LCCOMB_X44_Y21_N0
\core_inst|read_controller_inst|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector10~0_combout\ = (!\core_inst|read_controller_inst|current_address_s[2]~3_combout\ & ((\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & 
-- ((\core_inst|read_controller_inst|Add0~0_combout\))) # (!\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & (\core_inst|write_controller_inst|start_addr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|current_address_s[2]~3_combout\,
	datab => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datac => \core_inst|write_controller_inst|start_addr_out\(3),
	datad => \core_inst|read_controller_inst|Add0~0_combout\,
	combout => \core_inst|read_controller_inst|Selector10~0_combout\);

-- Location: LCFF_X44_Y21_N1
\core_inst|read_controller_inst|current_address_s[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector10~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|current_address_s[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|current_address_s\(3));

-- Location: LCCOMB_X44_Y21_N20
\core_inst|read_controller_inst|current_address_s[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|current_address_s[2]~2_combout\ = (\core_inst|read_controller_inst|current_address_s\(2) & (\core_inst|read_controller_inst|current_address_s\(3) & (\core_inst|read_controller_inst|current_address_s\(1) & 
-- \core_inst|read_controller_inst|current_address_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|current_address_s\(2),
	datab => \core_inst|read_controller_inst|current_address_s\(3),
	datac => \core_inst|read_controller_inst|current_address_s\(1),
	datad => \core_inst|read_controller_inst|current_address_s\(0),
	combout => \core_inst|read_controller_inst|current_address_s[2]~2_combout\);

-- Location: LCCOMB_X44_Y21_N2
\core_inst|read_controller_inst|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector12~0_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & ((\core_inst|read_controller_inst|current_address_s\(1) $ 
-- (\core_inst|read_controller_inst|current_address_s\(0))))) # (!\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & (\core_inst|write_controller_inst|start_addr_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|start_addr_out\(1),
	datab => \core_inst|read_controller_inst|current_address_s\(1),
	datac => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datad => \core_inst|read_controller_inst|current_address_s\(0),
	combout => \core_inst|read_controller_inst|Selector12~0_combout\);

-- Location: LCCOMB_X44_Y21_N28
\core_inst|read_controller_inst|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector12~1_combout\ = (\core_inst|read_controller_inst|Selector12~0_combout\ & ((\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & 
-- ((!\core_inst|read_controller_inst|current_address_s[2]~2_combout\))) # (!\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & (\core_inst|read_controller_inst|State.wait_for_start_address~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|State.wait_for_start_address~regout\,
	datab => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datac => \core_inst|read_controller_inst|current_address_s[2]~2_combout\,
	datad => \core_inst|read_controller_inst|Selector12~0_combout\,
	combout => \core_inst|read_controller_inst|Selector12~1_combout\);

-- Location: LCFF_X44_Y21_N29
\core_inst|read_controller_inst|current_address_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector12~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|current_address_s[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|current_address_s\(1));

-- Location: LCCOMB_X44_Y21_N22
\core_inst|read_controller_inst|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector16~0_combout\ = (\core_inst|read_controller_inst|State.send_current_address_to_ram~regout\ & (((\core_inst|read_controller_inst|current_address_s\(1))))) # 
-- (!\core_inst|read_controller_inst|State.send_current_address_to_ram~regout\ & (\core_inst|read_controller_inst|State.idle~regout\ & (\core_inst|read_controller_inst|addr_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|State.send_current_address_to_ram~regout\,
	datab => \core_inst|read_controller_inst|State.idle~regout\,
	datac => \core_inst|read_controller_inst|addr_out\(1),
	datad => \core_inst|read_controller_inst|current_address_s\(1),
	combout => \core_inst|read_controller_inst|Selector16~0_combout\);

-- Location: LCFF_X44_Y21_N9
\core_inst|read_controller_inst|addr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector15~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|addr_out\(2));

-- Location: LCCOMB_X37_Y21_N14
\core_inst|write_controller_inst|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector14~0_combout\ = (\core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\ & (\core_inst|write_controller_inst|Add5~4_combout\ $ (\core_inst|write_controller_inst|Add5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|State.send_start_addr_to_rc~regout\,
	datac => \core_inst|write_controller_inst|Add5~4_combout\,
	datad => \core_inst|write_controller_inst|Add5~2_combout\,
	combout => \core_inst|write_controller_inst|Selector14~0_combout\);

-- Location: LCFF_X37_Y21_N15
\core_inst|write_controller_inst|start_addr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector14~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|start_addr_out\(2));

-- Location: LCCOMB_X44_Y21_N26
\core_inst|read_controller_inst|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector11~0_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & (\core_inst|read_controller_inst|current_address_s\(2) $ 
-- (((\core_inst|read_controller_inst|current_address_s\(1) & \core_inst|read_controller_inst|current_address_s\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|current_address_s\(2),
	datab => \core_inst|read_controller_inst|current_address_s\(1),
	datac => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datad => \core_inst|read_controller_inst|current_address_s\(0),
	combout => \core_inst|read_controller_inst|Selector11~0_combout\);

-- Location: LCCOMB_X44_Y21_N10
\core_inst|read_controller_inst|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector11~1_combout\ = (!\core_inst|read_controller_inst|current_address_s[2]~3_combout\ & ((\core_inst|read_controller_inst|Selector11~0_combout\) # 
-- ((!\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & \core_inst|write_controller_inst|start_addr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|current_address_s[2]~3_combout\,
	datab => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datac => \core_inst|write_controller_inst|start_addr_out\(2),
	datad => \core_inst|read_controller_inst|Selector11~0_combout\,
	combout => \core_inst|read_controller_inst|Selector11~1_combout\);

-- Location: LCFF_X44_Y21_N11
\core_inst|read_controller_inst|current_address_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector11~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|current_address_s[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|current_address_s\(2));

-- Location: LCCOMB_X44_Y21_N8
\core_inst|read_controller_inst|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector15~0_combout\ = (\core_inst|read_controller_inst|State.send_current_address_to_ram~regout\ & (((\core_inst|read_controller_inst|current_address_s\(2))))) # 
-- (!\core_inst|read_controller_inst|State.send_current_address_to_ram~regout\ & (\core_inst|read_controller_inst|State.idle~regout\ & (\core_inst|read_controller_inst|addr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|State.send_current_address_to_ram~regout\,
	datab => \core_inst|read_controller_inst|State.idle~regout\,
	datac => \core_inst|read_controller_inst|addr_out\(2),
	datad => \core_inst|read_controller_inst|current_address_s\(2),
	combout => \core_inst|read_controller_inst|Selector15~0_combout\);

-- Location: LCFF_X44_Y21_N15
\core_inst|read_controller_inst|addr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector14~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|addr_out\(3));

-- Location: LCCOMB_X44_Y21_N14
\core_inst|read_controller_inst|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector14~0_combout\ = (\core_inst|read_controller_inst|State.send_current_address_to_ram~regout\ & (((\core_inst|read_controller_inst|current_address_s\(3))))) # 
-- (!\core_inst|read_controller_inst|State.send_current_address_to_ram~regout\ & (\core_inst|read_controller_inst|State.idle~regout\ & (\core_inst|read_controller_inst|addr_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|State.send_current_address_to_ram~regout\,
	datab => \core_inst|read_controller_inst|State.idle~regout\,
	datac => \core_inst|read_controller_inst|addr_out\(3),
	datad => \core_inst|read_controller_inst|current_address_s\(3),
	combout => \core_inst|read_controller_inst|Selector14~0_combout\);

-- Location: LCCOMB_X45_Y21_N10
\core_inst|write_controller_inst|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector6~0_combout\ = (\core_inst|write_controller_inst|current_data_s\(1) & \core_inst|write_controller_inst|State.record_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|current_data_s\(1),
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	combout => \core_inst|write_controller_inst|Selector6~0_combout\);

-- Location: LCFF_X45_Y21_N11
\core_inst|write_controller_inst|data_out_of_wc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector6~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|data_out_of_wc\(1));

-- Location: LCCOMB_X43_Y22_N2
\signal_generator_inst|signal_generator_inst|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector7~0_combout\ = (\signal_generator_inst|signal_generator_inst|data_out_s\(2) & ((\signal_generator_inst|signal_generator_inst|State.output_data~regout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(2))))) # (!\signal_generator_inst|signal_generator_inst|data_out_s\(2) & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_out_s\(2),
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out\(2),
	datad => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector7~0_combout\);

-- Location: LCFF_X43_Y22_N3
\signal_generator_inst|signal_generator_inst|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector7~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out\(2));

-- Location: LCCOMB_X46_Y21_N6
\core_inst|write_controller_inst|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector33~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \signal_generator_inst|signal_generator_inst|data_out\(2),
	combout => \core_inst|write_controller_inst|Selector33~0_combout\);

-- Location: LCFF_X46_Y21_N7
\core_inst|write_controller_inst|current_data_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector33~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|current_data_s\(2));

-- Location: LCCOMB_X46_Y21_N28
\core_inst|write_controller_inst|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector5~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \core_inst|write_controller_inst|current_data_s\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \core_inst|write_controller_inst|current_data_s\(2),
	combout => \core_inst|write_controller_inst|Selector5~0_combout\);

-- Location: LCFF_X46_Y21_N29
\core_inst|write_controller_inst|data_out_of_wc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector5~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|data_out_of_wc\(2));

-- Location: LCCOMB_X46_Y21_N2
\core_inst|write_controller_inst|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector32~0_combout\ = (\signal_generator_inst|signal_generator_inst|data_out\(3) & \core_inst|write_controller_inst|State.record_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_out\(3),
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	combout => \core_inst|write_controller_inst|Selector32~0_combout\);

-- Location: LCFF_X46_Y21_N3
\core_inst|write_controller_inst|current_data_s[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector32~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|current_data_s\(3));

-- Location: LCCOMB_X46_Y21_N4
\core_inst|write_controller_inst|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector4~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \core_inst|write_controller_inst|current_data_s\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \core_inst|write_controller_inst|current_data_s\(3),
	combout => \core_inst|write_controller_inst|Selector4~0_combout\);

-- Location: LCFF_X46_Y21_N5
\core_inst|write_controller_inst|data_out_of_wc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector4~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|data_out_of_wc\(3));

-- Location: LCCOMB_X45_Y22_N26
\signal_generator_inst|signal_generator_inst|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector14~0_combout\ = (\signal_generator_inst|signal_generator_inst|data_counter_s\(4) & ((\signal_generator_inst|signal_generator_inst|State.output_data~regout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out_s\(4))))) # (!\signal_generator_inst|signal_generator_inst|data_counter_s\(4) & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_counter_s\(4),
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out_s\(4),
	datad => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector14~0_combout\);

-- Location: LCFF_X45_Y22_N27
\signal_generator_inst|signal_generator_inst|data_out_s[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector14~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out_s\(4));

-- Location: LCCOMB_X45_Y22_N12
\signal_generator_inst|signal_generator_inst|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector5~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|data_out_s\(4)) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(4))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out\(4),
	datad => \signal_generator_inst|signal_generator_inst|data_out_s\(4),
	combout => \signal_generator_inst|signal_generator_inst|Selector5~0_combout\);

-- Location: LCFF_X45_Y22_N13
\signal_generator_inst|signal_generator_inst|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector5~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out\(4));

-- Location: LCCOMB_X45_Y21_N8
\core_inst|write_controller_inst|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector31~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \signal_generator_inst|signal_generator_inst|data_out\(4),
	combout => \core_inst|write_controller_inst|Selector31~0_combout\);

-- Location: LCFF_X45_Y21_N9
\core_inst|write_controller_inst|current_data_s[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector31~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|current_data_s\(4));

-- Location: LCCOMB_X45_Y21_N26
\core_inst|write_controller_inst|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector3~0_combout\ = (\core_inst|write_controller_inst|current_data_s\(4) & \core_inst|write_controller_inst|State.record_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|write_controller_inst|current_data_s\(4),
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	combout => \core_inst|write_controller_inst|Selector3~0_combout\);

-- Location: LCFF_X45_Y21_N27
\core_inst|write_controller_inst|data_out_of_wc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector3~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|data_out_of_wc\(4));

-- Location: LCCOMB_X43_Y22_N14
\signal_generator_inst|signal_generator_inst|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector4~0_combout\ = (\signal_generator_inst|signal_generator_inst|data_out_s\(5) & ((\signal_generator_inst|signal_generator_inst|State.output_data~regout\) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(5))))) # (!\signal_generator_inst|signal_generator_inst|data_out_s\(5) & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|data_out_s\(5),
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out\(5),
	datad => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	combout => \signal_generator_inst|signal_generator_inst|Selector4~0_combout\);

-- Location: LCFF_X43_Y22_N15
\signal_generator_inst|signal_generator_inst|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector4~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out\(5));

-- Location: LCCOMB_X46_Y21_N22
\core_inst|write_controller_inst|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector30~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \signal_generator_inst|signal_generator_inst|data_out\(5),
	combout => \core_inst|write_controller_inst|Selector30~0_combout\);

-- Location: LCFF_X46_Y21_N23
\core_inst|write_controller_inst|current_data_s[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector30~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|current_data_s\(5));

-- Location: LCCOMB_X46_Y21_N20
\core_inst|write_controller_inst|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector2~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \core_inst|write_controller_inst|current_data_s\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \core_inst|write_controller_inst|current_data_s\(5),
	combout => \core_inst|write_controller_inst|Selector2~0_combout\);

-- Location: LCFF_X46_Y21_N21
\core_inst|write_controller_inst|data_out_of_wc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector2~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|data_out_of_wc\(5));

-- Location: LCCOMB_X45_Y22_N10
\signal_generator_inst|signal_generator_inst|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector12~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|data_counter_s\(6)) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out_s\(6))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out_s\(6),
	datad => \signal_generator_inst|signal_generator_inst|data_counter_s\(6),
	combout => \signal_generator_inst|signal_generator_inst|Selector12~0_combout\);

-- Location: LCFF_X45_Y22_N11
\signal_generator_inst|signal_generator_inst|data_out_s[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector12~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out_s\(6));

-- Location: LCCOMB_X45_Y22_N0
\signal_generator_inst|signal_generator_inst|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector3~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|data_out_s\(6)) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(6))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out\(6),
	datad => \signal_generator_inst|signal_generator_inst|data_out_s\(6),
	combout => \signal_generator_inst|signal_generator_inst|Selector3~0_combout\);

-- Location: LCFF_X45_Y22_N1
\signal_generator_inst|signal_generator_inst|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector3~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out\(6));

-- Location: LCCOMB_X45_Y21_N22
\core_inst|write_controller_inst|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector29~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \signal_generator_inst|signal_generator_inst|data_out\(6),
	combout => \core_inst|write_controller_inst|Selector29~0_combout\);

-- Location: LCFF_X45_Y21_N23
\core_inst|write_controller_inst|current_data_s[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector29~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|current_data_s\(6));

-- Location: LCCOMB_X46_Y21_N24
\core_inst|write_controller_inst|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector1~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \core_inst|write_controller_inst|current_data_s\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \core_inst|write_controller_inst|current_data_s\(6),
	combout => \core_inst|write_controller_inst|Selector1~0_combout\);

-- Location: LCFF_X46_Y21_N25
\core_inst|write_controller_inst|data_out_of_wc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector1~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|data_out_of_wc\(6));

-- Location: LCCOMB_X45_Y22_N22
\signal_generator_inst|signal_generator_inst|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector11~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|data_counter_s\(7)) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out_s\(7))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out_s\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out_s\(7),
	datad => \signal_generator_inst|signal_generator_inst|data_counter_s\(7),
	combout => \signal_generator_inst|signal_generator_inst|Selector11~0_combout\);

-- Location: LCFF_X45_Y22_N23
\signal_generator_inst|signal_generator_inst|data_out_s[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector11~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out_s\(7));

-- Location: LCCOMB_X45_Y22_N28
\signal_generator_inst|signal_generator_inst|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|signal_generator_inst|Selector2~0_combout\ = (\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & ((\signal_generator_inst|signal_generator_inst|data_out_s\(7)) # 
-- ((\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(7))))) # (!\signal_generator_inst|signal_generator_inst|State.output_data~regout\ & 
-- (\signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\ & (\signal_generator_inst|signal_generator_inst|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|signal_generator_inst|State.output_data~regout\,
	datab => \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number~regout\,
	datac => \signal_generator_inst|signal_generator_inst|data_out\(7),
	datad => \signal_generator_inst|signal_generator_inst|data_out_s\(7),
	combout => \signal_generator_inst|signal_generator_inst|Selector2~0_combout\);

-- Location: LCFF_X45_Y22_N29
\signal_generator_inst|signal_generator_inst|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|signal_generator_inst|Selector2~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|signal_generator_inst|data_out\(7));

-- Location: LCCOMB_X46_Y21_N0
\core_inst|write_controller_inst|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector28~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \signal_generator_inst|signal_generator_inst|data_out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \signal_generator_inst|signal_generator_inst|data_out\(7),
	combout => \core_inst|write_controller_inst|Selector28~0_combout\);

-- Location: LCFF_X46_Y21_N1
\core_inst|write_controller_inst|current_data_s[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector28~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|current_data_s\(7));

-- Location: LCCOMB_X46_Y21_N26
\core_inst|write_controller_inst|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector0~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \core_inst|write_controller_inst|current_data_s\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \core_inst|write_controller_inst|current_data_s\(7),
	combout => \core_inst|write_controller_inst|Selector0~0_combout\);

-- Location: LCFF_X46_Y21_N27
\core_inst|write_controller_inst|data_out_of_wc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector0~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|data_out_of_wc\(7));

-- Location: LCCOMB_X48_Y21_N20
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[0]~0_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # 
-- (!\output_block_unit|fifo|mem~24_regout\ & (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~14_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~14_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[0]~0_combout\);

-- Location: LCFF_X47_Y21_N31
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|data_out_of_wc\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(9));

-- Location: LCCOMB_X45_Y21_N30
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[3]~feeder_combout\ = \core_inst|write_controller_inst|addr_out_to_RAM\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|addr_out_to_RAM\(1),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[3]~feeder_combout\);

-- Location: LCFF_X45_Y21_N31
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(3));

-- Location: LCFF_X44_Y21_N5
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|addr_out_to_RAM\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(1));

-- Location: LCCOMB_X44_Y21_N4
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~22_combout\ = (\core_inst|read_controller_inst|addr_out\(0) & (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(1) & 
-- (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(3) $ (!\core_inst|read_controller_inst|addr_out\(1))))) # (!\core_inst|read_controller_inst|addr_out\(0) & 
-- (!\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(1) & (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(3) $ (!\core_inst|read_controller_inst|addr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|addr_out\(0),
	datab => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(3),
	datac => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(1),
	datad => \core_inst|read_controller_inst|addr_out\(1),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~22_combout\);

-- Location: LCCOMB_X46_Y21_N18
\core_inst|write_controller_inst|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|write_controller_inst|Selector17~0_combout\ = (\core_inst|write_controller_inst|State.record_data~regout\ & \core_inst|write_controller_inst|State_machine~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|write_controller_inst|State.record_data~regout\,
	datad => \core_inst|write_controller_inst|State_machine~1_combout\,
	combout => \core_inst|write_controller_inst|Selector17~0_combout\);

-- Location: LCFF_X46_Y21_N19
\core_inst|write_controller_inst|din_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|write_controller_inst|Selector17~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|write_controller_inst|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|write_controller_inst|din_valid~regout\);

-- Location: LCFF_X44_Y21_N7
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|din_valid~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(0));

-- Location: LCFF_X44_Y21_N25
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|addr_out_to_RAM\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(5));

-- Location: LCCOMB_X45_Y21_N24
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[7]~feeder_combout\ = \core_inst|write_controller_inst|addr_out_to_RAM\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|write_controller_inst|addr_out_to_RAM\(3),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[7]~feeder_combout\);

-- Location: LCFF_X45_Y21_N25
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(7));

-- Location: LCCOMB_X44_Y21_N24
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~23_combout\ = (\core_inst|read_controller_inst|addr_out\(3) & (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(7) & (\core_inst|read_controller_inst|addr_out\(2) $ 
-- (!\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(5))))) # (!\core_inst|read_controller_inst|addr_out\(3) & (!\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(7) & 
-- (\core_inst|read_controller_inst|addr_out\(2) $ (!\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|addr_out\(3),
	datab => \core_inst|read_controller_inst|addr_out\(2),
	datac => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(5),
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(7),
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~23_combout\);

-- Location: LCCOMB_X44_Y21_N6
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24_combout\ = (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~22_combout\ & (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(0) & 
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~22_combout\,
	datac => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(0),
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~23_combout\,
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24_combout\);

-- Location: LCFF_X48_Y21_N21
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[0]~0_combout\,
	sdata => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(9),
	sload => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24_combout\,
	ena => \core_inst|read_controller_inst|aout_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(0));

-- Location: LCCOMB_X40_Y21_N30
\core_inst|read_controller_inst|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector35~0_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(0),
	combout => \core_inst|read_controller_inst|Selector35~0_combout\);

-- Location: LCCOMB_X41_Y21_N30
\core_inst|read_controller_inst|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector28~0_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & ((\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|dout_valid~regout\))) # 
-- (!\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & (!\core_inst|read_controller_inst|State.idle~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datac => \core_inst|read_controller_inst|State.idle~regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|dout_valid~regout\,
	combout => \core_inst|read_controller_inst|Selector28~0_combout\);

-- Location: LCFF_X40_Y21_N31
\core_inst|read_controller_inst|data_from_ram_to_wbs_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector35~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(0));

-- Location: LCCOMB_X40_Y21_N12
\core_inst|read_controller_inst|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector26~0_combout\ = (\core_inst|read_controller_inst|data_from_ram_to_wbs_s\(0) & (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & ((\core_inst|read_controller_inst|Equal1~0_combout\) # 
-- (\core_inst|read_controller_inst|read_controller_counter_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|Equal1~0_combout\,
	datab => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(0),
	datac => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector26~0_combout\);

-- Location: LCCOMB_X41_Y21_N14
\core_inst|read_controller_inst|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector19~0_combout\ = (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & (((\core_inst|read_controller_inst|read_controller_counter_s\(0)) # (\core_inst|read_controller_inst|Equal1~0_combout\)))) # 
-- (!\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & (!\core_inst|read_controller_inst|State.idle~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|State.idle~regout\,
	datab => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	datac => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datad => \core_inst|read_controller_inst|Equal1~0_combout\,
	combout => \core_inst|read_controller_inst|Selector19~0_combout\);

-- Location: LCFF_X40_Y21_N13
\core_inst|read_controller_inst|data_out_to_WBM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector26~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_out_to_WBM\(0));

-- Location: LCCOMB_X33_Y18_N22
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[0]~feeder_combout\ = \core_inst|read_controller_inst|data_out_to_WBM\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|read_controller_inst|data_out_to_WBM\(0),
	combout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[0]~feeder_combout\);

-- Location: LCFF_X33_Y18_N23
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(0));

-- Location: LCCOMB_X29_Y17_N0
\output_block_unit|short_fifo|write_addr[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|write_addr[0]~2_combout\ = \output_block_unit|short_fifo|write_addr\(0) $ (((!\output_block_unit|short_fifo|Equal3~0_combout\ & \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|short_fifo|Equal3~0_combout\,
	datac => \output_block_unit|short_fifo|write_addr\(0),
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\,
	combout => \output_block_unit|short_fifo|write_addr[0]~2_combout\);

-- Location: LCFF_X29_Y17_N1
\output_block_unit|short_fifo|write_addr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|write_addr[0]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|write_addr\(0));

-- Location: LCCOMB_X29_Y17_N26
\output_block_unit|short_fifo|write_addr[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|write_addr[1]~0_combout\ = \output_block_unit|short_fifo|write_addr\(1) $ (((\output_block_unit|short_fifo|write_addr\(0) & (!\output_block_unit|short_fifo|Equal3~0_combout\ & 
-- \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|write_addr\(0),
	datab => \output_block_unit|short_fifo|Equal3~0_combout\,
	datac => \output_block_unit|short_fifo|write_addr\(1),
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid~regout\,
	combout => \output_block_unit|short_fifo|write_addr[1]~0_combout\);

-- Location: LCFF_X29_Y17_N27
\output_block_unit|short_fifo|write_addr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|write_addr[1]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|write_addr\(1));

-- Location: LCCOMB_X29_Y18_N28
\output_block_unit|short_fifo|write_addr[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|write_addr[2]~1_combout\ = \output_block_unit|short_fifo|write_addr\(2) $ (((\output_block_unit|short_fifo|count_proc~0_combout\ & (\output_block_unit|short_fifo|write_addr\(1) & 
-- \output_block_unit|short_fifo|write_addr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count_proc~0_combout\,
	datab => \output_block_unit|short_fifo|write_addr\(1),
	datac => \output_block_unit|short_fifo|write_addr\(2),
	datad => \output_block_unit|short_fifo|write_addr\(0),
	combout => \output_block_unit|short_fifo|write_addr[2]~1_combout\);

-- Location: LCFF_X29_Y18_N29
\output_block_unit|short_fifo|write_addr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|write_addr[2]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|write_addr\(2));

-- Location: LCCOMB_X29_Y18_N10
\output_block_unit|short_fifo|mem~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~81_combout\ = (\output_block_unit|short_fifo|count_proc~0_combout\ & (!\output_block_unit|short_fifo|write_addr\(0) & (\output_block_unit|short_fifo|write_addr\(1) & \output_block_unit|short_fifo|write_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count_proc~0_combout\,
	datab => \output_block_unit|short_fifo|write_addr\(0),
	datac => \output_block_unit|short_fifo|write_addr\(1),
	datad => \output_block_unit|short_fifo|write_addr\(2),
	combout => \output_block_unit|short_fifo|mem~81_combout\);

-- Location: LCFF_X31_Y17_N17
\output_block_unit|short_fifo|mem~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(0),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~60_regout\);

-- Location: LCCOMB_X29_Y17_N30
\output_block_unit|short_fifo|mem~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~83_combout\ = (!\output_block_unit|short_fifo|write_addr\(0) & (!\output_block_unit|short_fifo|write_addr\(1) & (\output_block_unit|short_fifo|write_addr\(2) & \output_block_unit|short_fifo|count_proc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|write_addr\(0),
	datab => \output_block_unit|short_fifo|write_addr\(1),
	datac => \output_block_unit|short_fifo|write_addr\(2),
	datad => \output_block_unit|short_fifo|count_proc~0_combout\,
	combout => \output_block_unit|short_fifo|mem~83_combout\);

-- Location: LCFF_X30_Y17_N15
\output_block_unit|short_fifo|mem~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(0),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~44_regout\);

-- Location: LCCOMB_X30_Y17_N14
\output_block_unit|short_fifo|mem~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~76_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(1) & (((\output_block_unit|short_fifo|read_addr_dup\(0))))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) & 
-- ((\output_block_unit|short_fifo|read_addr_dup\(0) & (\output_block_unit|short_fifo|mem~52_regout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~44_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~52_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~44_regout\,
	datad => \output_block_unit|short_fifo|read_addr_dup\(0),
	combout => \output_block_unit|short_fifo|mem~76_combout\);

-- Location: LCCOMB_X31_Y17_N16
\output_block_unit|short_fifo|mem~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~77_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(1) & ((\output_block_unit|short_fifo|mem~76_combout\ & (\output_block_unit|short_fifo|mem~68_regout\)) # (!\output_block_unit|short_fifo|mem~76_combout\ & 
-- ((\output_block_unit|short_fifo|mem~60_regout\))))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) & (((\output_block_unit|short_fifo|mem~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~68_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~60_regout\,
	datad => \output_block_unit|short_fifo|mem~76_combout\,
	combout => \output_block_unit|short_fifo|mem~77_combout\);

-- Location: LCCOMB_X29_Y18_N2
\output_block_unit|short_fifo|mem~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~88_combout\ = (\output_block_unit|short_fifo|count_proc~0_combout\ & (\output_block_unit|short_fifo|write_addr\(0) & (\output_block_unit|short_fifo|write_addr\(1) & !\output_block_unit|short_fifo|write_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count_proc~0_combout\,
	datab => \output_block_unit|short_fifo|write_addr\(0),
	datac => \output_block_unit|short_fifo|write_addr\(1),
	datad => \output_block_unit|short_fifo|write_addr\(2),
	combout => \output_block_unit|short_fifo|mem~88_combout\);

-- Location: LCFF_X33_Y18_N21
\output_block_unit|short_fifo|mem~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(0),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~36_regout\);

-- Location: LCCOMB_X29_Y18_N8
\output_block_unit|short_fifo|mem~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~87_combout\ = (\output_block_unit|short_fifo|count_proc~0_combout\ & (!\output_block_unit|short_fifo|write_addr\(0) & (!\output_block_unit|short_fifo|write_addr\(1) & !\output_block_unit|short_fifo|write_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count_proc~0_combout\,
	datab => \output_block_unit|short_fifo|write_addr\(0),
	datac => \output_block_unit|short_fifo|write_addr\(1),
	datad => \output_block_unit|short_fifo|write_addr\(2),
	combout => \output_block_unit|short_fifo|mem~87_combout\);

-- Location: LCFF_X32_Y18_N27
\output_block_unit|short_fifo|mem~12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(0),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~12_regout\);

-- Location: LCCOMB_X29_Y18_N26
\output_block_unit|short_fifo|mem~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~86_combout\ = (\output_block_unit|short_fifo|count_proc~0_combout\ & (\output_block_unit|short_fifo|write_addr\(0) & (!\output_block_unit|short_fifo|write_addr\(1) & !\output_block_unit|short_fifo|write_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count_proc~0_combout\,
	datab => \output_block_unit|short_fifo|write_addr\(0),
	datac => \output_block_unit|short_fifo|write_addr\(1),
	datad => \output_block_unit|short_fifo|write_addr\(2),
	combout => \output_block_unit|short_fifo|mem~86_combout\);

-- Location: LCFF_X32_Y18_N1
\output_block_unit|short_fifo|mem~20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(0),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~20_regout\);

-- Location: LCCOMB_X32_Y18_N26
\output_block_unit|short_fifo|mem~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~78_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|read_addr_dup\(1)) # ((\output_block_unit|short_fifo|mem~20_regout\)))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) 
-- & (!\output_block_unit|short_fifo|read_addr_dup\(1) & (\output_block_unit|short_fifo|mem~12_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|read_addr_dup\(0),
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~12_regout\,
	datad => \output_block_unit|short_fifo|mem~20_regout\,
	combout => \output_block_unit|short_fifo|mem~78_combout\);

-- Location: LCCOMB_X33_Y18_N20
\output_block_unit|short_fifo|mem~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~79_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(1) & ((\output_block_unit|short_fifo|mem~78_combout\ & ((\output_block_unit|short_fifo|mem~36_regout\))) # (!\output_block_unit|short_fifo|mem~78_combout\ & 
-- (\output_block_unit|short_fifo|mem~28_regout\)))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) & (((\output_block_unit|short_fifo|mem~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~28_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~36_regout\,
	datad => \output_block_unit|short_fifo|mem~78_combout\,
	combout => \output_block_unit|short_fifo|mem~79_combout\);

-- Location: LCCOMB_X30_Y18_N28
\output_block_unit|short_fifo|mem~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~80_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(2) & (\output_block_unit|short_fifo|mem~77_combout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(2) & ((\output_block_unit|short_fifo|mem~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|short_fifo|read_addr_dup\(2),
	datac => \output_block_unit|short_fifo|mem~77_combout\,
	datad => \output_block_unit|short_fifo|mem~79_combout\,
	combout => \output_block_unit|short_fifo|mem~80_combout\);

-- Location: LCFF_X30_Y18_N29
\output_block_unit|short_fifo|dout[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~80_combout\,
	ena => \output_block_unit|fifo|Equal3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|dout\(0));

-- Location: LCCOMB_X30_Y21_N16
\output_block_unit|fifo|mem~25feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~25feeder_combout\ = \output_block_unit|short_fifo|dout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|short_fifo|dout\(0),
	combout => \output_block_unit|fifo|mem~25feeder_combout\);

-- Location: LCCOMB_X27_Y24_N2
\output_block_unit|fifo|write_addr[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[0]~15_combout\ = \output_block_unit|fifo|write_addr\(0) $ (VCC)
-- \output_block_unit|fifo|write_addr[0]~16\ = CARRY(\output_block_unit|fifo|write_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|write_addr\(0),
	datad => VCC,
	combout => \output_block_unit|fifo|write_addr[0]~15_combout\,
	cout => \output_block_unit|fifo|write_addr[0]~16\);

-- Location: LCCOMB_X30_Y17_N8
\output_block_unit|fifo|count_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|count_proc~0_combout\ = (\output_block_unit|short_fifo|dout_valid~regout\ & \output_block_unit|fifo|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|short_fifo|dout_valid~regout\,
	datad => \output_block_unit|fifo|Equal3~2_combout\,
	combout => \output_block_unit|fifo|count_proc~0_combout\);

-- Location: LCFF_X27_Y24_N3
\output_block_unit|fifo|write_addr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[0]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(0));

-- Location: LCCOMB_X27_Y24_N4
\output_block_unit|fifo|write_addr[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[1]~17_combout\ = (\output_block_unit|fifo|write_addr\(1) & (!\output_block_unit|fifo|write_addr[0]~16\)) # (!\output_block_unit|fifo|write_addr\(1) & ((\output_block_unit|fifo|write_addr[0]~16\) # (GND)))
-- \output_block_unit|fifo|write_addr[1]~18\ = CARRY((!\output_block_unit|fifo|write_addr[0]~16\) # (!\output_block_unit|fifo|write_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|write_addr\(1),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[0]~16\,
	combout => \output_block_unit|fifo|write_addr[1]~17_combout\,
	cout => \output_block_unit|fifo|write_addr[1]~18\);

-- Location: LCFF_X27_Y24_N5
\output_block_unit|fifo|write_addr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[1]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(1));

-- Location: LCCOMB_X27_Y24_N6
\output_block_unit|fifo|write_addr[2]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[2]~19_combout\ = (\output_block_unit|fifo|write_addr\(2) & (\output_block_unit|fifo|write_addr[1]~18\ $ (GND))) # (!\output_block_unit|fifo|write_addr\(2) & (!\output_block_unit|fifo|write_addr[1]~18\ & VCC))
-- \output_block_unit|fifo|write_addr[2]~20\ = CARRY((\output_block_unit|fifo|write_addr\(2) & !\output_block_unit|fifo|write_addr[1]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(2),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[1]~18\,
	combout => \output_block_unit|fifo|write_addr[2]~19_combout\,
	cout => \output_block_unit|fifo|write_addr[2]~20\);

-- Location: LCCOMB_X27_Y24_N8
\output_block_unit|fifo|write_addr[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[3]~21_combout\ = (\output_block_unit|fifo|write_addr\(3) & (!\output_block_unit|fifo|write_addr[2]~20\)) # (!\output_block_unit|fifo|write_addr\(3) & ((\output_block_unit|fifo|write_addr[2]~20\) # (GND)))
-- \output_block_unit|fifo|write_addr[3]~22\ = CARRY((!\output_block_unit|fifo|write_addr[2]~20\) # (!\output_block_unit|fifo|write_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|write_addr\(3),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[2]~20\,
	combout => \output_block_unit|fifo|write_addr[3]~21_combout\,
	cout => \output_block_unit|fifo|write_addr[3]~22\);

-- Location: LCFF_X27_Y24_N9
\output_block_unit|fifo|write_addr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[3]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(3));

-- Location: LCCOMB_X27_Y24_N10
\output_block_unit|fifo|write_addr[4]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[4]~23_combout\ = (\output_block_unit|fifo|write_addr\(4) & (\output_block_unit|fifo|write_addr[3]~22\ $ (GND))) # (!\output_block_unit|fifo|write_addr\(4) & (!\output_block_unit|fifo|write_addr[3]~22\ & VCC))
-- \output_block_unit|fifo|write_addr[4]~24\ = CARRY((\output_block_unit|fifo|write_addr\(4) & !\output_block_unit|fifo|write_addr[3]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(4),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[3]~22\,
	combout => \output_block_unit|fifo|write_addr[4]~23_combout\,
	cout => \output_block_unit|fifo|write_addr[4]~24\);

-- Location: LCCOMB_X27_Y24_N12
\output_block_unit|fifo|write_addr[5]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[5]~25_combout\ = (\output_block_unit|fifo|write_addr\(5) & (!\output_block_unit|fifo|write_addr[4]~24\)) # (!\output_block_unit|fifo|write_addr\(5) & ((\output_block_unit|fifo|write_addr[4]~24\) # (GND)))
-- \output_block_unit|fifo|write_addr[5]~26\ = CARRY((!\output_block_unit|fifo|write_addr[4]~24\) # (!\output_block_unit|fifo|write_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(5),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[4]~24\,
	combout => \output_block_unit|fifo|write_addr[5]~25_combout\,
	cout => \output_block_unit|fifo|write_addr[5]~26\);

-- Location: LCCOMB_X27_Y24_N14
\output_block_unit|fifo|write_addr[6]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[6]~27_combout\ = (\output_block_unit|fifo|write_addr\(6) & (\output_block_unit|fifo|write_addr[5]~26\ $ (GND))) # (!\output_block_unit|fifo|write_addr\(6) & (!\output_block_unit|fifo|write_addr[5]~26\ & VCC))
-- \output_block_unit|fifo|write_addr[6]~28\ = CARRY((\output_block_unit|fifo|write_addr\(6) & !\output_block_unit|fifo|write_addr[5]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|write_addr\(6),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[5]~26\,
	combout => \output_block_unit|fifo|write_addr[6]~27_combout\,
	cout => \output_block_unit|fifo|write_addr[6]~28\);

-- Location: LCFF_X27_Y24_N15
\output_block_unit|fifo|write_addr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[6]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(6));

-- Location: LCCOMB_X27_Y24_N16
\output_block_unit|fifo|write_addr[7]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[7]~29_combout\ = (\output_block_unit|fifo|write_addr\(7) & (!\output_block_unit|fifo|write_addr[6]~28\)) # (!\output_block_unit|fifo|write_addr\(7) & ((\output_block_unit|fifo|write_addr[6]~28\) # (GND)))
-- \output_block_unit|fifo|write_addr[7]~30\ = CARRY((!\output_block_unit|fifo|write_addr[6]~28\) # (!\output_block_unit|fifo|write_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(7),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[6]~28\,
	combout => \output_block_unit|fifo|write_addr[7]~29_combout\,
	cout => \output_block_unit|fifo|write_addr[7]~30\);

-- Location: LCFF_X27_Y24_N17
\output_block_unit|fifo|write_addr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[7]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(7));

-- Location: LCFF_X27_Y24_N11
\output_block_unit|fifo|write_addr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[4]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(4));

-- Location: LCCOMB_X27_Y24_N0
\output_block_unit|fifo|mem~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~45_combout\ = (!\output_block_unit|fifo|write_addr\(5) & (!\output_block_unit|fifo|write_addr\(6) & (!\output_block_unit|fifo|write_addr\(7) & !\output_block_unit|fifo|write_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(5),
	datab => \output_block_unit|fifo|write_addr\(6),
	datac => \output_block_unit|fifo|write_addr\(7),
	datad => \output_block_unit|fifo|write_addr\(4),
	combout => \output_block_unit|fifo|mem~45_combout\);

-- Location: LCCOMB_X27_Y24_N18
\output_block_unit|fifo|write_addr[8]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[8]~31_combout\ = (\output_block_unit|fifo|write_addr\(8) & (\output_block_unit|fifo|write_addr[7]~30\ $ (GND))) # (!\output_block_unit|fifo|write_addr\(8) & (!\output_block_unit|fifo|write_addr[7]~30\ & VCC))
-- \output_block_unit|fifo|write_addr[8]~32\ = CARRY((\output_block_unit|fifo|write_addr\(8) & !\output_block_unit|fifo|write_addr[7]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|write_addr\(8),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[7]~30\,
	combout => \output_block_unit|fifo|write_addr[8]~31_combout\,
	cout => \output_block_unit|fifo|write_addr[8]~32\);

-- Location: LCFF_X27_Y24_N19
\output_block_unit|fifo|write_addr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[8]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(8));

-- Location: LCCOMB_X27_Y24_N20
\output_block_unit|fifo|write_addr[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[9]~33_combout\ = (\output_block_unit|fifo|write_addr\(9) & (!\output_block_unit|fifo|write_addr[8]~32\)) # (!\output_block_unit|fifo|write_addr\(9) & ((\output_block_unit|fifo|write_addr[8]~32\) # (GND)))
-- \output_block_unit|fifo|write_addr[9]~34\ = CARRY((!\output_block_unit|fifo|write_addr[8]~32\) # (!\output_block_unit|fifo|write_addr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(9),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[8]~32\,
	combout => \output_block_unit|fifo|write_addr[9]~33_combout\,
	cout => \output_block_unit|fifo|write_addr[9]~34\);

-- Location: LCCOMB_X27_Y24_N22
\output_block_unit|fifo|write_addr[10]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[10]~35_combout\ = (\output_block_unit|fifo|write_addr\(10) & (\output_block_unit|fifo|write_addr[9]~34\ $ (GND))) # (!\output_block_unit|fifo|write_addr\(10) & (!\output_block_unit|fifo|write_addr[9]~34\ & VCC))
-- \output_block_unit|fifo|write_addr[10]~36\ = CARRY((\output_block_unit|fifo|write_addr\(10) & !\output_block_unit|fifo|write_addr[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|write_addr\(10),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[9]~34\,
	combout => \output_block_unit|fifo|write_addr[10]~35_combout\,
	cout => \output_block_unit|fifo|write_addr[10]~36\);

-- Location: LCFF_X27_Y24_N23
\output_block_unit|fifo|write_addr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[10]~35_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(10));

-- Location: LCCOMB_X27_Y24_N24
\output_block_unit|fifo|write_addr[11]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[11]~37_combout\ = (\output_block_unit|fifo|write_addr\(11) & (!\output_block_unit|fifo|write_addr[10]~36\)) # (!\output_block_unit|fifo|write_addr\(11) & ((\output_block_unit|fifo|write_addr[10]~36\) # (GND)))
-- \output_block_unit|fifo|write_addr[11]~38\ = CARRY((!\output_block_unit|fifo|write_addr[10]~36\) # (!\output_block_unit|fifo|write_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(11),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[10]~36\,
	combout => \output_block_unit|fifo|write_addr[11]~37_combout\,
	cout => \output_block_unit|fifo|write_addr[11]~38\);

-- Location: LCCOMB_X27_Y24_N26
\output_block_unit|fifo|write_addr[12]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[12]~39_combout\ = (\output_block_unit|fifo|write_addr\(12) & (\output_block_unit|fifo|write_addr[11]~38\ $ (GND))) # (!\output_block_unit|fifo|write_addr\(12) & (!\output_block_unit|fifo|write_addr[11]~38\ & VCC))
-- \output_block_unit|fifo|write_addr[12]~40\ = CARRY((\output_block_unit|fifo|write_addr\(12) & !\output_block_unit|fifo|write_addr[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|write_addr\(12),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[11]~38\,
	combout => \output_block_unit|fifo|write_addr[12]~39_combout\,
	cout => \output_block_unit|fifo|write_addr[12]~40\);

-- Location: LCFF_X27_Y24_N27
\output_block_unit|fifo|write_addr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[12]~39_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(12));

-- Location: LCCOMB_X27_Y24_N28
\output_block_unit|fifo|write_addr[13]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[13]~41_combout\ = (\output_block_unit|fifo|write_addr\(13) & (!\output_block_unit|fifo|write_addr[12]~40\)) # (!\output_block_unit|fifo|write_addr\(13) & ((\output_block_unit|fifo|write_addr[12]~40\) # (GND)))
-- \output_block_unit|fifo|write_addr[13]~42\ = CARRY((!\output_block_unit|fifo|write_addr[12]~40\) # (!\output_block_unit|fifo|write_addr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|write_addr\(13),
	datad => VCC,
	cin => \output_block_unit|fifo|write_addr[12]~40\,
	combout => \output_block_unit|fifo|write_addr[13]~41_combout\,
	cout => \output_block_unit|fifo|write_addr[13]~42\);

-- Location: LCFF_X27_Y24_N29
\output_block_unit|fifo|write_addr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[13]~41_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(13));

-- Location: LCCOMB_X27_Y24_N30
\output_block_unit|fifo|write_addr[14]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|write_addr[14]~43_combout\ = \output_block_unit|fifo|write_addr[13]~42\ $ (!\output_block_unit|fifo|write_addr\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|fifo|write_addr\(14),
	cin => \output_block_unit|fifo|write_addr[13]~42\,
	combout => \output_block_unit|fifo|write_addr[14]~43_combout\);

-- Location: LCFF_X27_Y24_N31
\output_block_unit|fifo|write_addr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[14]~43_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(14));

-- Location: LCCOMB_X28_Y24_N18
\output_block_unit|fifo|mem~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~43_combout\ = (!\output_block_unit|fifo|write_addr\(13) & (!\output_block_unit|fifo|write_addr\(12) & (!\output_block_unit|fifo|write_addr\(14) & \output_block_unit|fifo|count_proc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(13),
	datab => \output_block_unit|fifo|write_addr\(12),
	datac => \output_block_unit|fifo|write_addr\(14),
	datad => \output_block_unit|fifo|count_proc~0_combout\,
	combout => \output_block_unit|fifo|mem~43_combout\);

-- Location: LCCOMB_X30_Y24_N22
\output_block_unit|fifo|mem~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~44_combout\ = (!\output_block_unit|fifo|write_addr\(2) & (!\output_block_unit|fifo|write_addr\(3) & (!\output_block_unit|fifo|write_addr\(0) & !\output_block_unit|fifo|write_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|write_addr\(2),
	datab => \output_block_unit|fifo|write_addr\(3),
	datac => \output_block_unit|fifo|write_addr\(0),
	datad => \output_block_unit|fifo|write_addr\(1),
	combout => \output_block_unit|fifo|mem~44_combout\);

-- Location: LCCOMB_X30_Y24_N14
\output_block_unit|fifo|mem~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~47_combout\ = (\output_block_unit|fifo|mem~46_combout\ & (\output_block_unit|fifo|mem~45_combout\ & (\output_block_unit|fifo|mem~43_combout\ & \output_block_unit|fifo|mem~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem~46_combout\,
	datab => \output_block_unit|fifo|mem~45_combout\,
	datac => \output_block_unit|fifo|mem~43_combout\,
	datad => \output_block_unit|fifo|mem~44_combout\,
	combout => \output_block_unit|fifo|mem~47_combout\);

-- Location: LCFF_X30_Y21_N17
\output_block_unit|fifo|mem~25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem~25feeder_combout\,
	ena => \output_block_unit|fifo|mem~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem~25_regout\);

-- Location: LCCOMB_X31_Y21_N16
\output_block_unit|fifo|dout[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|dout[0]~0_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout\)) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- ((\output_block_unit|fifo|mem~25_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \output_block_unit|fifo|mem~25_regout\,
	combout => \output_block_unit|fifo|dout[0]~0_combout\);

-- Location: LCCOMB_X31_Y21_N14
\output_block_unit|fifo|mem_rtl_0_bypass[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0_bypass[31]~feeder_combout\ = \output_block_unit|short_fifo|dout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \output_block_unit|short_fifo|dout\(0),
	combout => \output_block_unit|fifo|mem_rtl_0_bypass[31]~feeder_combout\);

-- Location: LCFF_X31_Y21_N15
\output_block_unit|fifo|mem_rtl_0_bypass[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(31));

-- Location: LCCOMB_X29_Y24_N2
\output_block_unit|fifo|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~0_combout\ = (\output_block_unit|fifo|data_valid_proc~0_combout\ & (\output_block_unit|fifo|read_addr_dup\(0) & VCC)) # (!\output_block_unit|fifo|data_valid_proc~0_combout\ & (\output_block_unit|fifo|read_addr_dup\(0) $ 
-- (VCC)))
-- \output_block_unit|fifo|Add0~1\ = CARRY((!\output_block_unit|fifo|data_valid_proc~0_combout\ & \output_block_unit|fifo|read_addr_dup\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|data_valid_proc~0_combout\,
	datab => \output_block_unit|fifo|read_addr_dup\(0),
	datad => VCC,
	combout => \output_block_unit|fifo|Add0~0_combout\,
	cout => \output_block_unit|fifo|Add0~1\);

-- Location: LCFF_X29_Y24_N3
\output_block_unit|fifo|read_addr_dup[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(0));

-- Location: LCCOMB_X29_Y24_N4
\output_block_unit|fifo|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~2_combout\ = (\output_block_unit|fifo|read_addr_dup\(1) & (!\output_block_unit|fifo|Add0~1\)) # (!\output_block_unit|fifo|read_addr_dup\(1) & ((\output_block_unit|fifo|Add0~1\) # (GND)))
-- \output_block_unit|fifo|Add0~3\ = CARRY((!\output_block_unit|fifo|Add0~1\) # (!\output_block_unit|fifo|read_addr_dup\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|read_addr_dup\(1),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~1\,
	combout => \output_block_unit|fifo|Add0~2_combout\,
	cout => \output_block_unit|fifo|Add0~3\);

-- Location: LCFF_X29_Y24_N5
\output_block_unit|fifo|read_addr_dup[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(1));

-- Location: LCCOMB_X29_Y24_N6
\output_block_unit|fifo|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~4_combout\ = (\output_block_unit|fifo|read_addr_dup\(2) & (\output_block_unit|fifo|Add0~3\ $ (GND))) # (!\output_block_unit|fifo|read_addr_dup\(2) & (!\output_block_unit|fifo|Add0~3\ & VCC))
-- \output_block_unit|fifo|Add0~5\ = CARRY((\output_block_unit|fifo|read_addr_dup\(2) & !\output_block_unit|fifo|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|read_addr_dup\(2),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~3\,
	combout => \output_block_unit|fifo|Add0~4_combout\,
	cout => \output_block_unit|fifo|Add0~5\);

-- Location: LCCOMB_X29_Y24_N8
\output_block_unit|fifo|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~6_combout\ = (\output_block_unit|fifo|read_addr_dup\(3) & (!\output_block_unit|fifo|Add0~5\)) # (!\output_block_unit|fifo|read_addr_dup\(3) & ((\output_block_unit|fifo|Add0~5\) # (GND)))
-- \output_block_unit|fifo|Add0~7\ = CARRY((!\output_block_unit|fifo|Add0~5\) # (!\output_block_unit|fifo|read_addr_dup\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|read_addr_dup\(3),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~5\,
	combout => \output_block_unit|fifo|Add0~6_combout\,
	cout => \output_block_unit|fifo|Add0~7\);

-- Location: LCFF_X29_Y24_N9
\output_block_unit|fifo|read_addr_dup[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(3));

-- Location: LCCOMB_X29_Y24_N10
\output_block_unit|fifo|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~8_combout\ = (\output_block_unit|fifo|read_addr_dup\(4) & (\output_block_unit|fifo|Add0~7\ $ (GND))) # (!\output_block_unit|fifo|read_addr_dup\(4) & (!\output_block_unit|fifo|Add0~7\ & VCC))
-- \output_block_unit|fifo|Add0~9\ = CARRY((\output_block_unit|fifo|read_addr_dup\(4) & !\output_block_unit|fifo|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|read_addr_dup\(4),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~7\,
	combout => \output_block_unit|fifo|Add0~8_combout\,
	cout => \output_block_unit|fifo|Add0~9\);

-- Location: LCCOMB_X29_Y24_N12
\output_block_unit|fifo|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~10_combout\ = (\output_block_unit|fifo|read_addr_dup\(5) & (!\output_block_unit|fifo|Add0~9\)) # (!\output_block_unit|fifo|read_addr_dup\(5) & ((\output_block_unit|fifo|Add0~9\) # (GND)))
-- \output_block_unit|fifo|Add0~11\ = CARRY((!\output_block_unit|fifo|Add0~9\) # (!\output_block_unit|fifo|read_addr_dup\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|read_addr_dup\(5),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~9\,
	combout => \output_block_unit|fifo|Add0~10_combout\,
	cout => \output_block_unit|fifo|Add0~11\);

-- Location: LCCOMB_X29_Y24_N14
\output_block_unit|fifo|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~12_combout\ = (\output_block_unit|fifo|read_addr_dup\(6) & (\output_block_unit|fifo|Add0~11\ $ (GND))) # (!\output_block_unit|fifo|read_addr_dup\(6) & (!\output_block_unit|fifo|Add0~11\ & VCC))
-- \output_block_unit|fifo|Add0~13\ = CARRY((\output_block_unit|fifo|read_addr_dup\(6) & !\output_block_unit|fifo|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|read_addr_dup\(6),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~11\,
	combout => \output_block_unit|fifo|Add0~12_combout\,
	cout => \output_block_unit|fifo|Add0~13\);

-- Location: LCFF_X29_Y24_N15
\output_block_unit|fifo|read_addr_dup[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(6));

-- Location: LCCOMB_X29_Y24_N16
\output_block_unit|fifo|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~14_combout\ = (\output_block_unit|fifo|read_addr_dup\(7) & (!\output_block_unit|fifo|Add0~13\)) # (!\output_block_unit|fifo|read_addr_dup\(7) & ((\output_block_unit|fifo|Add0~13\) # (GND)))
-- \output_block_unit|fifo|Add0~15\ = CARRY((!\output_block_unit|fifo|Add0~13\) # (!\output_block_unit|fifo|read_addr_dup\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|read_addr_dup\(7),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~13\,
	combout => \output_block_unit|fifo|Add0~14_combout\,
	cout => \output_block_unit|fifo|Add0~15\);

-- Location: LCCOMB_X29_Y24_N18
\output_block_unit|fifo|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~16_combout\ = (\output_block_unit|fifo|read_addr_dup\(8) & (\output_block_unit|fifo|Add0~15\ $ (GND))) # (!\output_block_unit|fifo|read_addr_dup\(8) & (!\output_block_unit|fifo|Add0~15\ & VCC))
-- \output_block_unit|fifo|Add0~17\ = CARRY((\output_block_unit|fifo|read_addr_dup\(8) & !\output_block_unit|fifo|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|read_addr_dup\(8),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~15\,
	combout => \output_block_unit|fifo|Add0~16_combout\,
	cout => \output_block_unit|fifo|Add0~17\);

-- Location: LCFF_X29_Y24_N19
\output_block_unit|fifo|read_addr_dup[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(8));

-- Location: LCFF_X30_Y24_N19
\output_block_unit|fifo|mem_rtl_0_bypass[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|write_addr\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(17));

-- Location: LCFF_X27_Y24_N21
\output_block_unit|fifo|write_addr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[9]~33_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(9));

-- Location: LCCOMB_X30_Y24_N28
\output_block_unit|fifo|mem_rtl_0_bypass[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0_bypass[19]~feeder_combout\ = \output_block_unit|fifo|write_addr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|fifo|write_addr\(9),
	combout => \output_block_unit|fifo|mem_rtl_0_bypass[19]~feeder_combout\);

-- Location: LCFF_X30_Y24_N29
\output_block_unit|fifo|mem_rtl_0_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(19));

-- Location: LCCOMB_X30_Y24_N18
\output_block_unit|fifo|mem~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~38_combout\ = (\output_block_unit|fifo|read_addr_dup\(9) & (\output_block_unit|fifo|mem_rtl_0_bypass\(19) & (\output_block_unit|fifo|read_addr_dup\(8) $ (!\output_block_unit|fifo|mem_rtl_0_bypass\(17))))) # 
-- (!\output_block_unit|fifo|read_addr_dup\(9) & (!\output_block_unit|fifo|mem_rtl_0_bypass\(19) & (\output_block_unit|fifo|read_addr_dup\(8) $ (!\output_block_unit|fifo|mem_rtl_0_bypass\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|read_addr_dup\(9),
	datab => \output_block_unit|fifo|read_addr_dup\(8),
	datac => \output_block_unit|fifo|mem_rtl_0_bypass\(17),
	datad => \output_block_unit|fifo|mem_rtl_0_bypass\(19),
	combout => \output_block_unit|fifo|mem~38_combout\);

-- Location: LCCOMB_X28_Y24_N14
\output_block_unit|fifo|mem_rtl_0_bypass[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0_bypass[0]~feeder_combout\ = \output_block_unit|fifo|count_proc~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|fifo|count_proc~0_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0_bypass[0]~feeder_combout\);

-- Location: LCFF_X28_Y24_N15
\output_block_unit|fifo|mem_rtl_0_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem_rtl_0_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(0));

-- Location: LCFF_X28_Y24_N1
\output_block_unit|fifo|mem_rtl_0_bypass[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|write_addr\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(29));

-- Location: LCCOMB_X29_Y24_N20
\output_block_unit|fifo|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~18_combout\ = (\output_block_unit|fifo|read_addr_dup\(9) & (!\output_block_unit|fifo|Add0~17\)) # (!\output_block_unit|fifo|read_addr_dup\(9) & ((\output_block_unit|fifo|Add0~17\) # (GND)))
-- \output_block_unit|fifo|Add0~19\ = CARRY((!\output_block_unit|fifo|Add0~17\) # (!\output_block_unit|fifo|read_addr_dup\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|read_addr_dup\(9),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~17\,
	combout => \output_block_unit|fifo|Add0~18_combout\,
	cout => \output_block_unit|fifo|Add0~19\);

-- Location: LCCOMB_X29_Y24_N22
\output_block_unit|fifo|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~20_combout\ = (\output_block_unit|fifo|read_addr_dup\(10) & (\output_block_unit|fifo|Add0~19\ $ (GND))) # (!\output_block_unit|fifo|read_addr_dup\(10) & (!\output_block_unit|fifo|Add0~19\ & VCC))
-- \output_block_unit|fifo|Add0~21\ = CARRY((\output_block_unit|fifo|read_addr_dup\(10) & !\output_block_unit|fifo|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|read_addr_dup\(10),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~19\,
	combout => \output_block_unit|fifo|Add0~20_combout\,
	cout => \output_block_unit|fifo|Add0~21\);

-- Location: LCFF_X29_Y24_N23
\output_block_unit|fifo|read_addr_dup[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(10));

-- Location: LCCOMB_X29_Y24_N24
\output_block_unit|fifo|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~22_combout\ = (\output_block_unit|fifo|read_addr_dup\(11) & (!\output_block_unit|fifo|Add0~21\)) # (!\output_block_unit|fifo|read_addr_dup\(11) & ((\output_block_unit|fifo|Add0~21\) # (GND)))
-- \output_block_unit|fifo|Add0~23\ = CARRY((!\output_block_unit|fifo|Add0~21\) # (!\output_block_unit|fifo|read_addr_dup\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|read_addr_dup\(11),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~21\,
	combout => \output_block_unit|fifo|Add0~22_combout\,
	cout => \output_block_unit|fifo|Add0~23\);

-- Location: LCCOMB_X29_Y24_N26
\output_block_unit|fifo|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~24_combout\ = (\output_block_unit|fifo|read_addr_dup\(12) & (\output_block_unit|fifo|Add0~23\ $ (GND))) # (!\output_block_unit|fifo|read_addr_dup\(12) & (!\output_block_unit|fifo|Add0~23\ & VCC))
-- \output_block_unit|fifo|Add0~25\ = CARRY((\output_block_unit|fifo|read_addr_dup\(12) & !\output_block_unit|fifo|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|read_addr_dup\(12),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~23\,
	combout => \output_block_unit|fifo|Add0~24_combout\,
	cout => \output_block_unit|fifo|Add0~25\);

-- Location: LCCOMB_X28_Y24_N28
\output_block_unit|fifo|read_addr_dup[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|read_addr_dup[12]~feeder_combout\ = \output_block_unit|fifo|Add0~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|fifo|Add0~24_combout\,
	combout => \output_block_unit|fifo|read_addr_dup[12]~feeder_combout\);

-- Location: LCFF_X28_Y24_N29
\output_block_unit|fifo|read_addr_dup[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|read_addr_dup[12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(12));

-- Location: LCFF_X28_Y24_N31
\output_block_unit|fifo|mem_rtl_0_bypass[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|write_addr\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(27));

-- Location: LCCOMB_X29_Y24_N28
\output_block_unit|fifo|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~26_combout\ = (\output_block_unit|fifo|read_addr_dup\(13) & (!\output_block_unit|fifo|Add0~25\)) # (!\output_block_unit|fifo|read_addr_dup\(13) & ((\output_block_unit|fifo|Add0~25\) # (GND)))
-- \output_block_unit|fifo|Add0~27\ = CARRY((!\output_block_unit|fifo|Add0~25\) # (!\output_block_unit|fifo|read_addr_dup\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|read_addr_dup\(13),
	datad => VCC,
	cin => \output_block_unit|fifo|Add0~25\,
	combout => \output_block_unit|fifo|Add0~26_combout\,
	cout => \output_block_unit|fifo|Add0~27\);

-- Location: LCFF_X29_Y24_N29
\output_block_unit|fifo|read_addr_dup[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(13));

-- Location: LCCOMB_X28_Y24_N30
\output_block_unit|fifo|mem~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~40_combout\ = (\output_block_unit|fifo|mem_rtl_0_bypass\(25) & (\output_block_unit|fifo|read_addr_dup\(12) & (\output_block_unit|fifo|mem_rtl_0_bypass\(27) $ (!\output_block_unit|fifo|read_addr_dup\(13))))) # 
-- (!\output_block_unit|fifo|mem_rtl_0_bypass\(25) & (!\output_block_unit|fifo|read_addr_dup\(12) & (\output_block_unit|fifo|mem_rtl_0_bypass\(27) $ (!\output_block_unit|fifo|read_addr_dup\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0_bypass\(25),
	datab => \output_block_unit|fifo|read_addr_dup\(12),
	datac => \output_block_unit|fifo|mem_rtl_0_bypass\(27),
	datad => \output_block_unit|fifo|read_addr_dup\(13),
	combout => \output_block_unit|fifo|mem~40_combout\);

-- Location: LCCOMB_X28_Y24_N0
\output_block_unit|fifo|mem~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~41_combout\ = (\output_block_unit|fifo|mem_rtl_0_bypass\(0) & (\output_block_unit|fifo|mem~40_combout\ & (\output_block_unit|fifo|read_addr_dup\(14) $ (!\output_block_unit|fifo|mem_rtl_0_bypass\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|read_addr_dup\(14),
	datab => \output_block_unit|fifo|mem_rtl_0_bypass\(0),
	datac => \output_block_unit|fifo|mem_rtl_0_bypass\(29),
	datad => \output_block_unit|fifo|mem~40_combout\,
	combout => \output_block_unit|fifo|mem~41_combout\);

-- Location: LCFF_X30_Y24_N9
\output_block_unit|fifo|mem_rtl_0_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|write_addr\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(7));

-- Location: LCFF_X27_Y24_N7
\output_block_unit|fifo|write_addr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[2]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(2));

-- Location: LCFF_X30_Y24_N3
\output_block_unit|fifo|mem_rtl_0_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|write_addr\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(5));

-- Location: LCCOMB_X30_Y24_N2
\output_block_unit|fifo|mem~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~34_combout\ = (\output_block_unit|fifo|read_addr_dup\(2) & (\output_block_unit|fifo|mem_rtl_0_bypass\(5) & (\output_block_unit|fifo|mem_rtl_0_bypass\(7) $ (!\output_block_unit|fifo|read_addr_dup\(3))))) # 
-- (!\output_block_unit|fifo|read_addr_dup\(2) & (!\output_block_unit|fifo|mem_rtl_0_bypass\(5) & (\output_block_unit|fifo|mem_rtl_0_bypass\(7) $ (!\output_block_unit|fifo|read_addr_dup\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|read_addr_dup\(2),
	datab => \output_block_unit|fifo|mem_rtl_0_bypass\(7),
	datac => \output_block_unit|fifo|mem_rtl_0_bypass\(5),
	datad => \output_block_unit|fifo|read_addr_dup\(3),
	combout => \output_block_unit|fifo|mem~34_combout\);

-- Location: LCFF_X30_Y24_N21
\output_block_unit|fifo|mem_rtl_0_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|write_addr\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(3));

-- Location: LCFF_X30_Y24_N31
\output_block_unit|fifo|mem_rtl_0_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|write_addr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(1));

-- Location: LCCOMB_X30_Y24_N20
\output_block_unit|fifo|mem~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~33_combout\ = (\output_block_unit|fifo|read_addr_dup\(1) & (\output_block_unit|fifo|mem_rtl_0_bypass\(3) & (\output_block_unit|fifo|read_addr_dup\(0) $ (!\output_block_unit|fifo|mem_rtl_0_bypass\(1))))) # 
-- (!\output_block_unit|fifo|read_addr_dup\(1) & (!\output_block_unit|fifo|mem_rtl_0_bypass\(3) & (\output_block_unit|fifo|read_addr_dup\(0) $ (!\output_block_unit|fifo|mem_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|read_addr_dup\(1),
	datab => \output_block_unit|fifo|read_addr_dup\(0),
	datac => \output_block_unit|fifo|mem_rtl_0_bypass\(3),
	datad => \output_block_unit|fifo|mem_rtl_0_bypass\(1),
	combout => \output_block_unit|fifo|mem~33_combout\);

-- Location: LCFF_X29_Y24_N1
\output_block_unit|fifo|mem_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|write_addr\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(13));

-- Location: LCCOMB_X30_Y24_N4
\output_block_unit|fifo|mem_rtl_0_bypass[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0_bypass[15]~feeder_combout\ = \output_block_unit|fifo|write_addr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|fifo|write_addr\(7),
	combout => \output_block_unit|fifo|mem_rtl_0_bypass[15]~feeder_combout\);

-- Location: LCFF_X30_Y24_N5
\output_block_unit|fifo|mem_rtl_0_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|mem_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(15));

-- Location: LCCOMB_X29_Y24_N0
\output_block_unit|fifo|mem~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~36_combout\ = (\output_block_unit|fifo|read_addr_dup\(7) & (\output_block_unit|fifo|mem_rtl_0_bypass\(15) & (\output_block_unit|fifo|read_addr_dup\(6) $ (!\output_block_unit|fifo|mem_rtl_0_bypass\(13))))) # 
-- (!\output_block_unit|fifo|read_addr_dup\(7) & (!\output_block_unit|fifo|mem_rtl_0_bypass\(15) & (\output_block_unit|fifo|read_addr_dup\(6) $ (!\output_block_unit|fifo|mem_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|read_addr_dup\(7),
	datab => \output_block_unit|fifo|read_addr_dup\(6),
	datac => \output_block_unit|fifo|mem_rtl_0_bypass\(13),
	datad => \output_block_unit|fifo|mem_rtl_0_bypass\(15),
	combout => \output_block_unit|fifo|mem~36_combout\);

-- Location: LCCOMB_X30_Y24_N26
\output_block_unit|fifo|mem~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~37_combout\ = (\output_block_unit|fifo|mem~35_combout\ & (\output_block_unit|fifo|mem~34_combout\ & (\output_block_unit|fifo|mem~33_combout\ & \output_block_unit|fifo|mem~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem~35_combout\,
	datab => \output_block_unit|fifo|mem~34_combout\,
	datac => \output_block_unit|fifo|mem~33_combout\,
	datad => \output_block_unit|fifo|mem~36_combout\,
	combout => \output_block_unit|fifo|mem~37_combout\);

-- Location: LCCOMB_X30_Y24_N12
\output_block_unit|fifo|mem~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem~42_combout\ = (\output_block_unit|fifo|mem~39_combout\ & (\output_block_unit|fifo|mem~38_combout\ & (\output_block_unit|fifo|mem~41_combout\ & \output_block_unit|fifo|mem~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem~39_combout\,
	datab => \output_block_unit|fifo|mem~38_combout\,
	datac => \output_block_unit|fifo|mem~41_combout\,
	datad => \output_block_unit|fifo|mem~37_combout\,
	combout => \output_block_unit|fifo|mem~42_combout\);

-- Location: LCCOMB_X33_Y21_N8
\output_block_unit|fifo_rd_en~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo_rd_en~1_combout\ = (\intercon|cyc_sig~regout\ & (\intercon|stb_sig~regout\ & (!\intercon|Equal3~0_combout\ & \output_block_unit|fsm_out_state.send_data_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|cyc_sig~regout\,
	datab => \intercon|stb_sig~regout\,
	datac => \intercon|Equal3~0_combout\,
	datad => \output_block_unit|fsm_out_state.send_data_st~regout\,
	combout => \output_block_unit|fifo_rd_en~1_combout\);

-- Location: LCFF_X31_Y21_N17
\output_block_unit|fifo|dout[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|dout[0]~0_combout\,
	sdata => \output_block_unit|fifo|mem_rtl_0_bypass\(31),
	sload => \output_block_unit|fifo|mem~42_combout\,
	ena => \output_block_unit|fifo_rd_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|dout\(0));

-- Location: LCCOMB_X33_Y22_N8
\signal_generator_inst|registers_inst|data_out[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|data_out[3]~1_combout\ = (\signal_generator_inst|registers_inst|data_out[3]~0_combout\) # ((\intercon|we_sig~regout\) # (!\signal_generator_inst|registers_inst|valid_data_out~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	datab => \signal_generator_inst|registers_inst|valid_data_out~3_combout\,
	datad => \intercon|we_sig~regout\,
	combout => \signal_generator_inst|registers_inst|data_out[3]~1_combout\);

-- Location: LCCOMB_X33_Y22_N28
\signal_generator_inst|registers_inst|data_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|data_out~2_combout\ = (!\signal_generator_inst|registers_inst|data_out[3]~1_combout\ & ((\core_inst|core_registers_inst|Equal1~0_combout\ & (\signal_generator_inst|registers_inst|scene_number_reg_1\(0))) # 
-- (!\core_inst|core_registers_inst|Equal1~0_combout\ & ((\signal_generator_inst|registers_inst|enable_reg_2\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|scene_number_reg_1\(0),
	datab => \signal_generator_inst|registers_inst|enable_reg_2\(0),
	datac => \core_inst|core_registers_inst|Equal1~0_combout\,
	datad => \signal_generator_inst|registers_inst|data_out[3]~1_combout\,
	combout => \signal_generator_inst|registers_inst|data_out~2_combout\);

-- Location: LCFF_X33_Y22_N29
\signal_generator_inst|registers_inst|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|data_out~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|data_out\(0));

-- Location: LCCOMB_X34_Y23_N30
\rx_path_unit|error_register_inst|data_out~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|error_register_inst|data_out~0_combout\ = (\rx_path_unit|error_register_inst|err_reg\(0) & (\intercon|Equal2~0_combout\ & (\output_block_unit|fifo_rd_en~0_combout\ & \core_inst|core_registers_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|error_register_inst|err_reg\(0),
	datab => \intercon|Equal2~0_combout\,
	datac => \output_block_unit|fifo_rd_en~0_combout\,
	datad => \core_inst|core_registers_inst|Equal0~2_combout\,
	combout => \rx_path_unit|error_register_inst|data_out~0_combout\);

-- Location: LCFF_X34_Y23_N31
\rx_path_unit|error_register_inst|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|error_register_inst|data_out~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|error_register_inst|data_out\(0));

-- Location: LCCOMB_X33_Y23_N20
\intercon|DAT_I_M1[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[0]~12_combout\ = (\intercon|tga_sig\(0) & ((\intercon|tga_sig\(2) & (\core_inst|core_registers_inst|data_out\(0))) # (!\intercon|tga_sig\(2) & ((\rx_path_unit|error_register_inst|data_out\(0)))))) # (!\intercon|tga_sig\(0) & 
-- (((\intercon|tga_sig\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out\(0),
	datab => \rx_path_unit|error_register_inst|data_out\(0),
	datac => \intercon|tga_sig\(0),
	datad => \intercon|tga_sig\(2),
	combout => \intercon|DAT_I_M1[0]~12_combout\);

-- Location: LCCOMB_X32_Y21_N12
\intercon|DAT_I_M1[0]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[0]~36_combout\ = (!\intercon|tga_sig\(3) & (\intercon|DAT_I_M1[0]~12_combout\ & !\intercon|tga_sig\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(3),
	datab => \intercon|DAT_I_M1[0]~12_combout\,
	datad => \intercon|tga_sig\(1),
	combout => \intercon|DAT_I_M1[0]~36_combout\);

-- Location: LCCOMB_X32_Y21_N18
\intercon|DAT_I_M1[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1\(0) = (\intercon|slave_stall_sig~1_combout\ & ((\intercon|DAT_I_M1[0]~36_combout\ & ((\signal_generator_inst|registers_inst|data_out\(0)))) # (!\intercon|DAT_I_M1[0]~36_combout\ & (\output_block_unit|fifo|dout\(0))))) # 
-- (!\intercon|slave_stall_sig~1_combout\ & (((\intercon|DAT_I_M1[0]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|slave_stall_sig~1_combout\,
	datab => \output_block_unit|fifo|dout\(0),
	datac => \signal_generator_inst|registers_inst|data_out\(0),
	datad => \intercon|DAT_I_M1[0]~36_combout\,
	combout => \intercon|DAT_I_M1\(0));

-- Location: LCCOMB_X29_Y21_N2
\tx_path_unit|wishbone_master_inst|addr_rd[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_rd[0]~11_combout\ = \tx_path_unit|wishbone_master_inst|addr_rd\(0) $ (VCC)
-- \tx_path_unit|wishbone_master_inst|addr_rd[0]~12\ = CARRY(\tx_path_unit|wishbone_master_inst|addr_rd\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|addr_rd\(0),
	datad => VCC,
	combout => \tx_path_unit|wishbone_master_inst|addr_rd[0]~11_combout\,
	cout => \tx_path_unit|wishbone_master_inst|addr_rd[0]~12\);

-- Location: LCCOMB_X29_Y21_N4
\tx_path_unit|wishbone_master_inst|addr_rd[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_rd[1]~15_combout\ = (\tx_path_unit|wishbone_master_inst|addr_rd\(1) & (!\tx_path_unit|wishbone_master_inst|addr_rd[0]~12\)) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(1) & 
-- ((\tx_path_unit|wishbone_master_inst|addr_rd[0]~12\) # (GND)))
-- \tx_path_unit|wishbone_master_inst|addr_rd[1]~16\ = CARRY((!\tx_path_unit|wishbone_master_inst|addr_rd[0]~12\) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|addr_rd\(1),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|addr_rd[0]~12\,
	combout => \tx_path_unit|wishbone_master_inst|addr_rd[1]~15_combout\,
	cout => \tx_path_unit|wishbone_master_inst|addr_rd[1]~16\);

-- Location: LCCOMB_X29_Y21_N26
\tx_path_unit|wishbone_master_inst|addr_rd[0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_rd[0]~31_combout\ = ((\tx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\) # ((\intercon|intercon_state.master_2_st~regout\ & \intercon|slave_ack_sig~5_combout\))) # 
-- (!\tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datab => \tx_path_unit|wishbone_master_inst|wm_state.initiate_st~regout\,
	datac => \intercon|intercon_state.master_2_st~regout\,
	datad => \intercon|slave_ack_sig~5_combout\,
	combout => \tx_path_unit|wishbone_master_inst|addr_rd[0]~31_combout\);

-- Location: LCFF_X29_Y21_N5
\tx_path_unit|wishbone_master_inst|addr_rd[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_rd[1]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|addr_rd[0]~14_combout\,
	ena => \tx_path_unit|wishbone_master_inst|addr_rd[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_rd\(1));

-- Location: LCCOMB_X29_Y21_N6
\tx_path_unit|wishbone_master_inst|addr_rd[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_rd[2]~17_combout\ = (\tx_path_unit|wishbone_master_inst|addr_rd\(2) & (\tx_path_unit|wishbone_master_inst|addr_rd[1]~16\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(2) & 
-- (!\tx_path_unit|wishbone_master_inst|addr_rd[1]~16\ & VCC))
-- \tx_path_unit|wishbone_master_inst|addr_rd[2]~18\ = CARRY((\tx_path_unit|wishbone_master_inst|addr_rd\(2) & !\tx_path_unit|wishbone_master_inst|addr_rd[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_rd\(2),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|addr_rd[1]~16\,
	combout => \tx_path_unit|wishbone_master_inst|addr_rd[2]~17_combout\,
	cout => \tx_path_unit|wishbone_master_inst|addr_rd[2]~18\);

-- Location: LCCOMB_X29_Y21_N8
\tx_path_unit|wishbone_master_inst|addr_rd[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_rd[3]~19_combout\ = (\tx_path_unit|wishbone_master_inst|addr_rd\(3) & (!\tx_path_unit|wishbone_master_inst|addr_rd[2]~18\)) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(3) & 
-- ((\tx_path_unit|wishbone_master_inst|addr_rd[2]~18\) # (GND)))
-- \tx_path_unit|wishbone_master_inst|addr_rd[3]~20\ = CARRY((!\tx_path_unit|wishbone_master_inst|addr_rd[2]~18\) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|addr_rd\(3),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|addr_rd[2]~18\,
	combout => \tx_path_unit|wishbone_master_inst|addr_rd[3]~19_combout\,
	cout => \tx_path_unit|wishbone_master_inst|addr_rd[3]~20\);

-- Location: LCFF_X29_Y21_N9
\tx_path_unit|wishbone_master_inst|addr_rd[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_rd[3]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|addr_rd[0]~14_combout\,
	ena => \tx_path_unit|wishbone_master_inst|addr_rd[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_rd\(3));

-- Location: LCCOMB_X29_Y21_N10
\tx_path_unit|wishbone_master_inst|addr_rd[4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_rd[4]~21_combout\ = (\tx_path_unit|wishbone_master_inst|addr_rd\(4) & (\tx_path_unit|wishbone_master_inst|addr_rd[3]~20\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(4) & 
-- (!\tx_path_unit|wishbone_master_inst|addr_rd[3]~20\ & VCC))
-- \tx_path_unit|wishbone_master_inst|addr_rd[4]~22\ = CARRY((\tx_path_unit|wishbone_master_inst|addr_rd\(4) & !\tx_path_unit|wishbone_master_inst|addr_rd[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_rd\(4),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|addr_rd[3]~20\,
	combout => \tx_path_unit|wishbone_master_inst|addr_rd[4]~21_combout\,
	cout => \tx_path_unit|wishbone_master_inst|addr_rd[4]~22\);

-- Location: LCCOMB_X29_Y21_N12
\tx_path_unit|wishbone_master_inst|addr_rd[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_rd[5]~23_combout\ = (\tx_path_unit|wishbone_master_inst|addr_rd\(5) & (!\tx_path_unit|wishbone_master_inst|addr_rd[4]~22\)) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(5) & 
-- ((\tx_path_unit|wishbone_master_inst|addr_rd[4]~22\) # (GND)))
-- \tx_path_unit|wishbone_master_inst|addr_rd[5]~24\ = CARRY((!\tx_path_unit|wishbone_master_inst|addr_rd[4]~22\) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_rd\(5),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|addr_rd[4]~22\,
	combout => \tx_path_unit|wishbone_master_inst|addr_rd[5]~23_combout\,
	cout => \tx_path_unit|wishbone_master_inst|addr_rd[5]~24\);

-- Location: LCCOMB_X29_Y21_N14
\tx_path_unit|wishbone_master_inst|addr_rd[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_rd[6]~25_combout\ = (\tx_path_unit|wishbone_master_inst|addr_rd\(6) & (\tx_path_unit|wishbone_master_inst|addr_rd[5]~24\ $ (GND))) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(6) & 
-- (!\tx_path_unit|wishbone_master_inst|addr_rd[5]~24\ & VCC))
-- \tx_path_unit|wishbone_master_inst|addr_rd[6]~26\ = CARRY((\tx_path_unit|wishbone_master_inst|addr_rd\(6) & !\tx_path_unit|wishbone_master_inst|addr_rd[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|addr_rd\(6),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|addr_rd[5]~24\,
	combout => \tx_path_unit|wishbone_master_inst|addr_rd[6]~25_combout\,
	cout => \tx_path_unit|wishbone_master_inst|addr_rd[6]~26\);

-- Location: LCFF_X29_Y21_N15
\tx_path_unit|wishbone_master_inst|addr_rd[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_rd[6]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|addr_rd[0]~14_combout\,
	ena => \tx_path_unit|wishbone_master_inst|addr_rd[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_rd\(6));

-- Location: LCCOMB_X29_Y21_N16
\tx_path_unit|wishbone_master_inst|addr_rd[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_rd[7]~27_combout\ = (\tx_path_unit|wishbone_master_inst|addr_rd\(7) & (!\tx_path_unit|wishbone_master_inst|addr_rd[6]~26\)) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(7) & 
-- ((\tx_path_unit|wishbone_master_inst|addr_rd[6]~26\) # (GND)))
-- \tx_path_unit|wishbone_master_inst|addr_rd[7]~28\ = CARRY((!\tx_path_unit|wishbone_master_inst|addr_rd[6]~26\) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_rd\(7),
	datad => VCC,
	cin => \tx_path_unit|wishbone_master_inst|addr_rd[6]~26\,
	combout => \tx_path_unit|wishbone_master_inst|addr_rd[7]~27_combout\,
	cout => \tx_path_unit|wishbone_master_inst|addr_rd[7]~28\);

-- Location: LCCOMB_X29_Y21_N18
\tx_path_unit|wishbone_master_inst|addr_rd[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_rd[8]~29_combout\ = \tx_path_unit|wishbone_master_inst|addr_rd[7]~28\ $ (!\tx_path_unit|wishbone_master_inst|addr_rd\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|wishbone_master_inst|addr_rd\(8),
	cin => \tx_path_unit|wishbone_master_inst|addr_rd[7]~28\,
	combout => \tx_path_unit|wishbone_master_inst|addr_rd[8]~29_combout\);

-- Location: LCFF_X29_Y21_N19
\tx_path_unit|wishbone_master_inst|addr_rd[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_rd[8]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|addr_rd[0]~14_combout\,
	ena => \tx_path_unit|wishbone_master_inst|addr_rd[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_rd\(8));

-- Location: LCFF_X29_Y21_N11
\tx_path_unit|wishbone_master_inst|addr_rd[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_rd[4]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|addr_rd[0]~14_combout\,
	ena => \tx_path_unit|wishbone_master_inst|addr_rd[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_rd\(4));

-- Location: LCFF_X29_Y21_N13
\tx_path_unit|wishbone_master_inst|addr_rd[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_rd[5]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|addr_rd[0]~14_combout\,
	ena => \tx_path_unit|wishbone_master_inst|addr_rd[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_rd\(5));

-- Location: LCFF_X29_Y21_N17
\tx_path_unit|wishbone_master_inst|addr_rd[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_rd[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|addr_rd[0]~14_combout\,
	ena => \tx_path_unit|wishbone_master_inst|addr_rd[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_rd\(7));

-- Location: LCCOMB_X25_Y21_N26
\tx_path_unit|wishbone_master_inst|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal2~1_combout\ = (((!\tx_path_unit|wishbone_master_inst|addr_rd\(7)) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(5))) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(4))) # 
-- (!\tx_path_unit|wishbone_master_inst|addr_rd\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_rd\(6),
	datab => \tx_path_unit|wishbone_master_inst|addr_rd\(4),
	datac => \tx_path_unit|wishbone_master_inst|addr_rd\(5),
	datad => \tx_path_unit|wishbone_master_inst|addr_rd\(7),
	combout => \tx_path_unit|wishbone_master_inst|Equal2~1_combout\);

-- Location: LCCOMB_X29_Y21_N22
\tx_path_unit|wishbone_master_inst|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|Equal2~0_combout\ = (((!\tx_path_unit|wishbone_master_inst|addr_rd\(0)) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(3))) # (!\tx_path_unit|wishbone_master_inst|addr_rd\(1))) # 
-- (!\tx_path_unit|wishbone_master_inst|addr_rd\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_rd\(2),
	datab => \tx_path_unit|wishbone_master_inst|addr_rd\(1),
	datac => \tx_path_unit|wishbone_master_inst|addr_rd\(3),
	datad => \tx_path_unit|wishbone_master_inst|addr_rd\(0),
	combout => \tx_path_unit|wishbone_master_inst|Equal2~0_combout\);

-- Location: LCCOMB_X29_Y21_N20
\tx_path_unit|wishbone_master_inst|addr_rd[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_rd[0]~14_combout\ = ((!\tx_path_unit|wishbone_master_inst|addr_rd\(8) & (!\tx_path_unit|wishbone_master_inst|Equal2~1_combout\ & !\tx_path_unit|wishbone_master_inst|Equal2~0_combout\))) # 
-- (!\tx_path_unit|wishbone_master_inst|addr_rd[0]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_rd[0]~13_combout\,
	datab => \tx_path_unit|wishbone_master_inst|addr_rd\(8),
	datac => \tx_path_unit|wishbone_master_inst|Equal2~1_combout\,
	datad => \tx_path_unit|wishbone_master_inst|Equal2~0_combout\,
	combout => \tx_path_unit|wishbone_master_inst|addr_rd[0]~14_combout\);

-- Location: LCFF_X29_Y21_N3
\tx_path_unit|wishbone_master_inst|addr_rd[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_rd[0]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|addr_rd[0]~14_combout\,
	ena => \tx_path_unit|wishbone_master_inst|addr_rd[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_rd\(0));

-- Location: LCFF_X29_Y21_N7
\tx_path_unit|wishbone_master_inst|addr_rd[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_rd[2]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|wishbone_master_inst|addr_rd[0]~14_combout\,
	ena => \tx_path_unit|wishbone_master_inst|addr_rd[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_rd\(2));

-- Location: LCFF_X24_Y21_N21
\tx_path_unit|tx_mpe_inst|ram_addr_i[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|ram_addr_i~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|ram_addr_i\(3));

-- Location: LCCOMB_X24_Y21_N24
\tx_path_unit|tx_mpe_inst|ram_addr_i~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~5_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(3) & !\tx_path_unit|tx_ram_inst|dout_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_mpe_inst|ram_addr_i\(3),
	datad => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~5_combout\);

-- Location: LCCOMB_X24_Y21_N20
\tx_path_unit|tx_mpe_inst|ram_addr_i~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~6_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & ((\tx_path_unit|tx_mpe_inst|ram_addr_i~5_combout\) # ((\tx_path_unit|tx_mpe_inst|Add1~6_combout\ & \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Add1~6_combout\,
	datab => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|ram_addr_i~5_combout\,
	datad => \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~6_combout\);

-- Location: LCFF_X24_Y21_N17
\tx_path_unit|tx_mpe_inst|ram_addr_i[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|ram_addr_i~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|ram_addr_i\(4));

-- Location: LCCOMB_X24_Y21_N28
\tx_path_unit|tx_mpe_inst|ram_addr_i~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~11_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(4) & !\tx_path_unit|tx_ram_inst|dout_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_mpe_inst|ram_addr_i\(4),
	datad => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~11_combout\);

-- Location: LCCOMB_X24_Y21_N16
\tx_path_unit|tx_mpe_inst|ram_addr_i~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|ram_addr_i~12_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & ((\tx_path_unit|tx_mpe_inst|ram_addr_i~11_combout\) # ((\tx_path_unit|tx_mpe_inst|Add1~8_combout\ & \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Add1~8_combout\,
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i~11_combout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|ram_addr_i~1_combout\,
	combout => \tx_path_unit|tx_mpe_inst|ram_addr_i~12_combout\);

-- Location: LCCOMB_X37_Y23_N22
\core_inst|core_registers_inst|data_out[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out[0]~4_combout\ = ((\intercon|adr_sig\(2) & ((\intercon|adr_sig\(0)) # (\intercon|adr_sig\(1))))) # (!\core_inst|core_registers_inst|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|Equal0~1_combout\,
	datab => \intercon|adr_sig\(2),
	datac => \intercon|adr_sig\(0),
	datad => \intercon|adr_sig\(1),
	combout => \core_inst|core_registers_inst|data_out[0]~4_combout\);

-- Location: LCCOMB_X33_Y23_N16
\core_inst|core_registers_inst|data_out[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out[0]~5_combout\ = (\intercon|we_sig~regout\) # (((\core_inst|core_registers_inst|data_out[0]~4_combout\) # (!\intercon|DAT_I_M1[4]~27_combout\)) # (!\output_block_unit|fifo_rd_en~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|we_sig~regout\,
	datab => \output_block_unit|fifo_rd_en~0_combout\,
	datac => \intercon|DAT_I_M1[4]~27_combout\,
	datad => \core_inst|core_registers_inst|data_out[0]~4_combout\,
	combout => \core_inst|core_registers_inst|data_out[0]~5_combout\);

-- Location: LCFF_X30_Y22_N31
\core_inst|core_registers_inst|en_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|en_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|en_reg\(1));

-- Location: LCCOMB_X29_Y22_N16
\core_inst|core_registers_inst|data_out~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~9_combout\ = (!\core_inst|core_registers_inst|data_out[0]~5_combout\ & ((\core_inst|core_registers_inst|Equal0~2_combout\ & ((\core_inst|core_registers_inst|en_reg\(1)))) # 
-- (!\core_inst|core_registers_inst|Equal0~2_combout\ & (\core_inst|core_registers_inst|data_out~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out~8_combout\,
	datab => \core_inst|core_registers_inst|Equal0~2_combout\,
	datac => \core_inst|core_registers_inst|data_out[0]~5_combout\,
	datad => \core_inst|core_registers_inst|en_reg\(1),
	combout => \core_inst|core_registers_inst|data_out~9_combout\);

-- Location: LCFF_X29_Y22_N17
\core_inst|core_registers_inst|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|data_out~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|data_out\(1));

-- Location: LCCOMB_X32_Y21_N20
\intercon|DAT_I_M1[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[1]~3_combout\ = (\core_inst|core_registers_inst|data_out\(1)) # (!\intercon|tga_sig\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core_inst|core_registers_inst|data_out\(1),
	datad => \intercon|tga_sig\(0),
	combout => \intercon|DAT_I_M1[1]~3_combout\);

-- Location: LCCOMB_X32_Y21_N22
\intercon|DAT_I_M1[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[1]~35_combout\ = (!\intercon|tga_sig\(3) & (\intercon|tga_sig\(2) & (\intercon|DAT_I_M1[1]~3_combout\ & !\intercon|tga_sig\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(3),
	datab => \intercon|tga_sig\(2),
	datac => \intercon|DAT_I_M1[1]~3_combout\,
	datad => \intercon|tga_sig\(1),
	combout => \intercon|DAT_I_M1[1]~35_combout\);

-- Location: LCFF_X33_Y22_N1
\signal_generator_inst|registers_inst|enable_reg_2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \signal_generator_inst|registers_inst|enable_reg_2_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|enable_reg_2\(1));

-- Location: LCCOMB_X33_Y22_N16
\signal_generator_inst|registers_inst|data_out~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|data_out~3_combout\ = (!\signal_generator_inst|registers_inst|data_out[3]~1_combout\ & ((\core_inst|core_registers_inst|Equal1~0_combout\ & (\signal_generator_inst|registers_inst|scene_number_reg_1\(1))) # 
-- (!\core_inst|core_registers_inst|Equal1~0_combout\ & ((\signal_generator_inst|registers_inst|enable_reg_2\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|scene_number_reg_1\(1),
	datab => \signal_generator_inst|registers_inst|enable_reg_2\(1),
	datac => \core_inst|core_registers_inst|Equal1~0_combout\,
	datad => \signal_generator_inst|registers_inst|data_out[3]~1_combout\,
	combout => \signal_generator_inst|registers_inst|data_out~3_combout\);

-- Location: LCFF_X33_Y22_N17
\signal_generator_inst|registers_inst|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|data_out~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|data_out\(1));

-- Location: LCCOMB_X32_Y21_N26
\intercon|DAT_I_M1[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1\(1) = (\intercon|DAT_I_M1[1]~35_combout\ & (((\signal_generator_inst|registers_inst|data_out\(1)) # (!\intercon|slave_stall_sig~1_combout\)))) # (!\intercon|DAT_I_M1[1]~35_combout\ & (\output_block_unit|fifo|dout\(1) & 
-- (\intercon|slave_stall_sig~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|dout\(1),
	datab => \intercon|DAT_I_M1[1]~35_combout\,
	datac => \intercon|slave_stall_sig~1_combout\,
	datad => \signal_generator_inst|registers_inst|data_out\(1),
	combout => \intercon|DAT_I_M1\(1));

-- Location: LCCOMB_X48_Y21_N16
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[2]~2_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a2\))) # 
-- (!\output_block_unit|fifo|mem~24_regout\ & (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~16_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~16_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a2\,
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[2]~2_combout\);

-- Location: LCFF_X47_Y21_N11
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|data_out_of_wc\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(11));

-- Location: LCFF_X48_Y21_N17
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[2]~2_combout\,
	sdata => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(11),
	sload => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24_combout\,
	ena => \core_inst|read_controller_inst|aout_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(2));

-- Location: LCCOMB_X40_Y21_N22
\core_inst|read_controller_inst|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector33~0_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(2),
	combout => \core_inst|read_controller_inst|Selector33~0_combout\);

-- Location: LCFF_X40_Y21_N23
\core_inst|read_controller_inst|data_from_ram_to_wbs_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector33~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(2));

-- Location: LCCOMB_X40_Y21_N8
\core_inst|read_controller_inst|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector24~0_combout\ = (\core_inst|read_controller_inst|data_from_ram_to_wbs_s\(2) & (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & ((\core_inst|read_controller_inst|Equal1~0_combout\) # 
-- (\core_inst|read_controller_inst|read_controller_counter_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|Equal1~0_combout\,
	datab => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(2),
	datac => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector24~0_combout\);

-- Location: LCFF_X40_Y21_N9
\core_inst|read_controller_inst|data_out_to_WBM[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector24~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_out_to_WBM\(2));

-- Location: LCFF_X33_Y18_N13
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|read_controller_inst|data_out_to_WBM\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(2));

-- Location: LCFF_X33_Y18_N3
\output_block_unit|short_fifo|mem~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(2),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~38_regout\);

-- Location: LCFF_X32_Y18_N29
\output_block_unit|short_fifo|mem~22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(2),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~22_regout\);

-- Location: LCCOMB_X33_Y18_N2
\output_block_unit|short_fifo|mem~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~97_combout\ = (\output_block_unit|short_fifo|mem~96_combout\ & (((\output_block_unit|short_fifo|mem~38_regout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(0)))) # (!\output_block_unit|short_fifo|mem~96_combout\ & 
-- (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~22_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~96_combout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(0),
	datac => \output_block_unit|short_fifo|mem~38_regout\,
	datad => \output_block_unit|short_fifo|mem~22_regout\,
	combout => \output_block_unit|short_fifo|mem~97_combout\);

-- Location: LCCOMB_X30_Y18_N26
\output_block_unit|short_fifo|mem~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~98_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(2) & (\output_block_unit|short_fifo|mem~95_combout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(2) & ((\output_block_unit|short_fifo|mem~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~95_combout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(2),
	datad => \output_block_unit|short_fifo|mem~97_combout\,
	combout => \output_block_unit|short_fifo|mem~98_combout\);

-- Location: LCFF_X30_Y18_N27
\output_block_unit|short_fifo|dout[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~98_combout\,
	ena => \output_block_unit|fifo|Equal3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|dout\(2));

-- Location: LCFF_X30_Y21_N29
\output_block_unit|fifo|mem~27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|short_fifo|dout\(2),
	sload => VCC,
	ena => \output_block_unit|fifo|mem~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem~27_regout\);

-- Location: LCCOMB_X31_Y21_N24
\output_block_unit|fifo|dout[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|dout[2]~2_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~17_combout\)) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- ((\output_block_unit|fifo|mem~27_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~17_combout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \output_block_unit|fifo|mem~27_regout\,
	combout => \output_block_unit|fifo|dout[2]~2_combout\);

-- Location: LCFF_X30_Y21_N7
\output_block_unit|fifo|mem_rtl_0_bypass[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|short_fifo|dout\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(33));

-- Location: LCFF_X31_Y21_N25
\output_block_unit|fifo|dout[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|dout[2]~2_combout\,
	sdata => \output_block_unit|fifo|mem_rtl_0_bypass\(33),
	sload => \output_block_unit|fifo|mem~42_combout\,
	ena => \output_block_unit|fifo_rd_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|dout\(2));

-- Location: LCCOMB_X45_Y20_N8
\rx_path_unit|mp_dec_inst|eof_err~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|eof_err~feeder_combout\ = \rx_path_unit|mp_dec_inst|blk_pos[2]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|blk_pos[2]~0_combout\,
	combout => \rx_path_unit|mp_dec_inst|eof_err~feeder_combout\);

-- Location: LCFF_X45_Y20_N9
\rx_path_unit|mp_dec_inst|eof_err\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|eof_err~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|uart_rx_inst|ALT_INV_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|eof_err~regout\);

-- Location: LCCOMB_X34_Y23_N0
\rx_path_unit|error_register_inst|err_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|error_register_inst|err_reg~3_combout\ = (\rx_path_unit|mp_dec_inst|eof_err~regout\) # ((!\rx_path_unit|error_register_inst|read_sig~regout\ & \rx_path_unit|error_register_inst|err_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|error_register_inst|read_sig~regout\,
	datac => \rx_path_unit|error_register_inst|err_reg\(2),
	datad => \rx_path_unit|mp_dec_inst|eof_err~regout\,
	combout => \rx_path_unit|error_register_inst|err_reg~3_combout\);

-- Location: LCCOMB_X34_Y23_N12
\rx_path_unit|error_register_inst|err_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|error_register_inst|err_reg~5_combout\ = (((!\intercon|Equal2~0_combout\) # (!\intercon|stb_sig~regout\)) # (!\intercon|cyc_sig~regout\)) # (!\rx_path_unit|error_register_inst|read_sig~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|error_register_inst|read_sig~regout\,
	datab => \intercon|cyc_sig~regout\,
	datac => \intercon|stb_sig~regout\,
	datad => \intercon|Equal2~0_combout\,
	combout => \rx_path_unit|error_register_inst|err_reg~5_combout\);

-- Location: LCFF_X34_Y23_N1
\rx_path_unit|error_register_inst|err_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|error_register_inst|err_reg~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|error_register_inst|err_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|error_register_inst|err_reg\(2));

-- Location: LCCOMB_X34_Y23_N8
\rx_path_unit|error_register_inst|data_out~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|error_register_inst|data_out~1_combout\ = (\core_inst|core_registers_inst|Equal0~2_combout\ & (\rx_path_unit|error_register_inst|err_reg\(2) & (\output_block_unit|fifo_rd_en~0_combout\ & \intercon|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|Equal0~2_combout\,
	datab => \rx_path_unit|error_register_inst|err_reg\(2),
	datac => \output_block_unit|fifo_rd_en~0_combout\,
	datad => \intercon|Equal2~0_combout\,
	combout => \rx_path_unit|error_register_inst|data_out~1_combout\);

-- Location: LCFF_X34_Y23_N9
\rx_path_unit|error_register_inst|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|error_register_inst|data_out~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|error_register_inst|data_out\(2));

-- Location: LCCOMB_X33_Y23_N18
\intercon|DAT_I_M1[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[2]~18_combout\ = (\intercon|tga_sig\(0) & ((\intercon|tga_sig\(2) & (\core_inst|core_registers_inst|data_out\(2))) # (!\intercon|tga_sig\(2) & ((\rx_path_unit|error_register_inst|data_out\(2)))))) # (!\intercon|tga_sig\(0) & 
-- (((\intercon|tga_sig\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out\(2),
	datab => \rx_path_unit|error_register_inst|data_out\(2),
	datac => \intercon|tga_sig\(0),
	datad => \intercon|tga_sig\(2),
	combout => \intercon|DAT_I_M1[2]~18_combout\);

-- Location: LCCOMB_X33_Y23_N4
\intercon|DAT_I_M1[2]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[2]~37_combout\ = (!\intercon|tga_sig\(3) & (\intercon|DAT_I_M1[2]~18_combout\ & !\intercon|tga_sig\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(3),
	datab => \intercon|DAT_I_M1[2]~18_combout\,
	datad => \intercon|tga_sig\(1),
	combout => \intercon|DAT_I_M1[2]~37_combout\);

-- Location: LCCOMB_X32_Y21_N28
\intercon|DAT_I_M1[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1\(2) = (\intercon|slave_stall_sig~1_combout\ & ((\intercon|DAT_I_M1[2]~37_combout\ & (\signal_generator_inst|registers_inst|data_out\(2))) # (!\intercon|DAT_I_M1[2]~37_combout\ & ((\output_block_unit|fifo|dout\(2)))))) # 
-- (!\intercon|slave_stall_sig~1_combout\ & (((\intercon|DAT_I_M1[2]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|data_out\(2),
	datab => \output_block_unit|fifo|dout\(2),
	datac => \intercon|slave_stall_sig~1_combout\,
	datad => \intercon|DAT_I_M1[2]~37_combout\,
	combout => \intercon|DAT_I_M1\(2));

-- Location: LCFF_X29_Y24_N27
\output_block_unit|fifo|read_addr_dup[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|Add0~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|read_addr_dup\(14));

-- Location: LCCOMB_X29_Y24_N30
\output_block_unit|fifo|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|Add0~28_combout\ = \output_block_unit|fifo|Add0~27\ $ (!\output_block_unit|fifo|read_addr_dup\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|fifo|read_addr_dup\(14),
	cin => \output_block_unit|fifo|Add0~27\,
	combout => \output_block_unit|fifo|Add0~28_combout\);

-- Location: LCFF_X29_Y24_N31
\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2));

-- Location: LCFF_X25_Y24_N13
\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|Add0~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X48_Y21_N6
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[3]~3_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a3\))) # 
-- (!\output_block_unit|fifo|mem~24_regout\ & (\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~17_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~17_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a3\,
	combout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[3]~3_combout\);

-- Location: LCFF_X47_Y21_N27
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|write_controller_inst|data_out_of_wc\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(12));

-- Location: LCFF_X48_Y21_N7
\core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[3]~3_combout\,
	sdata => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass\(12),
	sload => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24_combout\,
	ena => \core_inst|read_controller_inst|aout_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(3));

-- Location: LCCOMB_X40_Y21_N2
\core_inst|read_controller_inst|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector32~0_combout\ = (\core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\ & \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address~regout\,
	datad => \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out\(3),
	combout => \core_inst|read_controller_inst|Selector32~0_combout\);

-- Location: LCFF_X40_Y21_N3
\core_inst|read_controller_inst|data_from_ram_to_wbs_s[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector32~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(3));

-- Location: LCCOMB_X40_Y21_N28
\core_inst|read_controller_inst|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector23~0_combout\ = (\core_inst|read_controller_inst|data_from_ram_to_wbs_s\(3) & (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & ((\core_inst|read_controller_inst|Equal1~0_combout\) # 
-- (\core_inst|read_controller_inst|read_controller_counter_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|Equal1~0_combout\,
	datab => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(3),
	datac => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector23~0_combout\);

-- Location: LCFF_X40_Y21_N29
\core_inst|read_controller_inst|data_out_to_WBM[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector23~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_out_to_WBM\(3));

-- Location: LCCOMB_X33_Y18_N4
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[3]~feeder_combout\ = \core_inst|read_controller_inst|data_out_to_WBM\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|read_controller_inst|data_out_to_WBM\(3),
	combout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[3]~feeder_combout\);

-- Location: LCFF_X33_Y18_N5
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(3));

-- Location: LCFF_X31_Y17_N1
\output_block_unit|short_fifo|mem~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(3),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~63_regout\);

-- Location: LCCOMB_X29_Y18_N18
\output_block_unit|short_fifo|mem~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~84_combout\ = (\output_block_unit|short_fifo|count_proc~0_combout\ & (\output_block_unit|short_fifo|write_addr\(0) & (\output_block_unit|short_fifo|write_addr\(1) & \output_block_unit|short_fifo|write_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count_proc~0_combout\,
	datab => \output_block_unit|short_fifo|write_addr\(0),
	datac => \output_block_unit|short_fifo|write_addr\(1),
	datad => \output_block_unit|short_fifo|write_addr\(2),
	combout => \output_block_unit|short_fifo|mem~84_combout\);

-- Location: LCFF_X31_Y18_N9
\output_block_unit|short_fifo|mem~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(3),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~71_regout\);

-- Location: LCFF_X30_Y17_N7
\output_block_unit|short_fifo|mem~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(3),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~47_regout\);

-- Location: LCCOMB_X30_Y17_N6
\output_block_unit|short_fifo|mem~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~99_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~55_regout\) # ((\output_block_unit|short_fifo|read_addr_dup\(1))))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) 
-- & (((\output_block_unit|short_fifo|mem~47_regout\ & !\output_block_unit|short_fifo|read_addr_dup\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~55_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(0),
	datac => \output_block_unit|short_fifo|mem~47_regout\,
	datad => \output_block_unit|short_fifo|read_addr_dup\(1),
	combout => \output_block_unit|short_fifo|mem~99_combout\);

-- Location: LCCOMB_X31_Y18_N8
\output_block_unit|short_fifo|mem~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~100_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(1) & ((\output_block_unit|short_fifo|mem~99_combout\ & ((\output_block_unit|short_fifo|mem~71_regout\))) # (!\output_block_unit|short_fifo|mem~99_combout\ & 
-- (\output_block_unit|short_fifo|mem~63_regout\)))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) & (((\output_block_unit|short_fifo|mem~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|read_addr_dup\(1),
	datab => \output_block_unit|short_fifo|mem~63_regout\,
	datac => \output_block_unit|short_fifo|mem~71_regout\,
	datad => \output_block_unit|short_fifo|mem~99_combout\,
	combout => \output_block_unit|short_fifo|mem~100_combout\);

-- Location: LCFF_X33_Y18_N11
\output_block_unit|short_fifo|mem~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(3),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~39_regout\);

-- Location: LCFF_X32_Y18_N23
\output_block_unit|short_fifo|mem~15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(3),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~15_regout\);

-- Location: LCCOMB_X29_Y18_N12
\output_block_unit|short_fifo|mem~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~85_combout\ = (\output_block_unit|short_fifo|count_proc~0_combout\ & (!\output_block_unit|short_fifo|write_addr\(0) & (\output_block_unit|short_fifo|write_addr\(1) & !\output_block_unit|short_fifo|write_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|count_proc~0_combout\,
	datab => \output_block_unit|short_fifo|write_addr\(0),
	datac => \output_block_unit|short_fifo|write_addr\(1),
	datad => \output_block_unit|short_fifo|write_addr\(2),
	combout => \output_block_unit|short_fifo|mem~85_combout\);

-- Location: LCFF_X31_Y18_N19
\output_block_unit|short_fifo|mem~31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(3),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~31_regout\);

-- Location: LCCOMB_X32_Y18_N22
\output_block_unit|short_fifo|mem~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~101_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & (\output_block_unit|short_fifo|read_addr_dup\(1))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|read_addr_dup\(1) 
-- & ((\output_block_unit|short_fifo|mem~31_regout\))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) & (\output_block_unit|short_fifo|mem~15_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|read_addr_dup\(0),
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~15_regout\,
	datad => \output_block_unit|short_fifo|mem~31_regout\,
	combout => \output_block_unit|short_fifo|mem~101_combout\);

-- Location: LCCOMB_X33_Y18_N10
\output_block_unit|short_fifo|mem~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~102_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~101_combout\ & ((\output_block_unit|short_fifo|mem~39_regout\))) # (!\output_block_unit|short_fifo|mem~101_combout\ & 
-- (\output_block_unit|short_fifo|mem~23_regout\)))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) & (((\output_block_unit|short_fifo|mem~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~23_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(0),
	datac => \output_block_unit|short_fifo|mem~39_regout\,
	datad => \output_block_unit|short_fifo|mem~101_combout\,
	combout => \output_block_unit|short_fifo|mem~102_combout\);

-- Location: LCCOMB_X30_Y18_N18
\output_block_unit|short_fifo|mem~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~103_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(2) & (\output_block_unit|short_fifo|mem~100_combout\)) # (!\output_block_unit|short_fifo|read_addr_dup\(2) & ((\output_block_unit|short_fifo|mem~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|short_fifo|read_addr_dup\(2),
	datac => \output_block_unit|short_fifo|mem~100_combout\,
	datad => \output_block_unit|short_fifo|mem~102_combout\,
	combout => \output_block_unit|short_fifo|mem~103_combout\);

-- Location: LCFF_X30_Y18_N19
\output_block_unit|short_fifo|dout[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~103_combout\,
	ena => \output_block_unit|fifo|Equal3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|dout\(3));

-- Location: LCFF_X27_Y24_N13
\output_block_unit|fifo|write_addr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[5]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(5));

-- Location: LCFF_X27_Y24_N25
\output_block_unit|fifo|write_addr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|write_addr[11]~37_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \output_block_unit|fifo|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|write_addr\(11));

-- Location: M4K_X13_Y14
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y11
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y17_N24
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~22_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~22_combout\);

-- Location: M4K_X26_Y10
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y11
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem~43_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y17_N20
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~18_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~18_combout\);

-- Location: M4K_X13_Y17
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y15
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y17_N26
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~19_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~19_combout\);

-- Location: LCCOMB_X25_Y17_N0
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~20_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~18_combout\) # 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~18_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~19_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~20_combout\);

-- Location: LCCOMB_X25_Y17_N2
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~23_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~20_combout\) # ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~21_combout\) # (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~21_combout\,
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~22_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~20_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~23_combout\);

-- Location: LCCOMB_X31_Y21_N22
\output_block_unit|fifo|dout[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|dout[3]~3_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~23_combout\))) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- (\output_block_unit|fifo|mem~28_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem~28_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~23_combout\,
	combout => \output_block_unit|fifo|dout[3]~3_combout\);

-- Location: LCFF_X30_Y21_N23
\output_block_unit|fifo|mem_rtl_0_bypass[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|short_fifo|dout\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(34));

-- Location: LCFF_X31_Y21_N23
\output_block_unit|fifo|dout[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|dout[3]~3_combout\,
	sdata => \output_block_unit|fifo|mem_rtl_0_bypass\(34),
	sload => \output_block_unit|fifo|mem~42_combout\,
	ena => \output_block_unit|fifo_rd_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|dout\(3));

-- Location: LCCOMB_X37_Y22_N18
\signal_generator_inst|registers_inst|scene_number_reg_1[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|scene_number_reg_1[3]~feeder_combout\ = \intercon|dat_sig\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(3),
	combout => \signal_generator_inst|registers_inst|scene_number_reg_1[3]~feeder_combout\);

-- Location: LCFF_X37_Y22_N19
\signal_generator_inst|registers_inst|scene_number_reg_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|scene_number_reg_1[3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \signal_generator_inst|registers_inst|scene_number_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|scene_number_reg_1\(3));

-- Location: LCCOMB_X33_Y22_N10
\signal_generator_inst|registers_inst|data_out~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|data_out~5_combout\ = (!\signal_generator_inst|registers_inst|data_out[3]~1_combout\ & ((\core_inst|core_registers_inst|Equal1~0_combout\ & ((\signal_generator_inst|registers_inst|scene_number_reg_1\(3)))) # 
-- (!\core_inst|core_registers_inst|Equal1~0_combout\ & (\signal_generator_inst|registers_inst|enable_reg_2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_generator_inst|registers_inst|enable_reg_2\(3),
	datab => \signal_generator_inst|registers_inst|scene_number_reg_1\(3),
	datac => \core_inst|core_registers_inst|Equal1~0_combout\,
	datad => \signal_generator_inst|registers_inst|data_out[3]~1_combout\,
	combout => \signal_generator_inst|registers_inst|data_out~5_combout\);

-- Location: LCFF_X33_Y22_N11
\signal_generator_inst|registers_inst|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \signal_generator_inst|registers_inst|data_out~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \signal_generator_inst|registers_inst|data_out\(3));

-- Location: LCCOMB_X32_Y21_N0
\intercon|DAT_I_M1[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1\(3) = (\intercon|DAT_I_M1[3]~38_combout\ & (((\signal_generator_inst|registers_inst|data_out\(3)) # (!\intercon|slave_stall_sig~1_combout\)))) # (!\intercon|DAT_I_M1[3]~38_combout\ & (\output_block_unit|fifo|dout\(3) & 
-- (\intercon|slave_stall_sig~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|DAT_I_M1[3]~38_combout\,
	datab => \output_block_unit|fifo|dout\(3),
	datac => \intercon|slave_stall_sig~1_combout\,
	datad => \signal_generator_inst|registers_inst|data_out\(3),
	combout => \intercon|DAT_I_M1\(3));

-- Location: LCCOMB_X30_Y22_N24
\core_inst|core_registers_inst|en_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|en_reg[4]~feeder_combout\ = \intercon|dat_sig\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(4),
	combout => \core_inst|core_registers_inst|en_reg[4]~feeder_combout\);

-- Location: LCFF_X30_Y22_N25
\core_inst|core_registers_inst|en_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|en_reg[4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|core_registers_inst|en_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|en_reg\(4));

-- Location: LCCOMB_X37_Y23_N8
\core_inst|core_registers_inst|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|Equal4~0_combout\ = (((\intercon|adr_sig\(0)) # (\intercon|adr_sig\(1))) # (!\intercon|adr_sig\(2))) # (!\core_inst|core_registers_inst|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|Equal0~1_combout\,
	datab => \intercon|adr_sig\(2),
	datac => \intercon|adr_sig\(0),
	datad => \intercon|adr_sig\(1),
	combout => \core_inst|core_registers_inst|Equal4~0_combout\);

-- Location: LCCOMB_X36_Y22_N10
\core_inst|core_registers_inst|enable_reg_4_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|enable_reg_4_proc~0_combout\ = (\intercon|DAT_I_M1[4]~27_combout\ & (\output_block_unit|fifo_rd_en~0_combout\ & (\intercon|we_sig~regout\ & !\core_inst|core_registers_inst|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|DAT_I_M1[4]~27_combout\,
	datab => \output_block_unit|fifo_rd_en~0_combout\,
	datac => \intercon|we_sig~regout\,
	datad => \core_inst|core_registers_inst|Equal4~0_combout\,
	combout => \core_inst|core_registers_inst|enable_reg_4_proc~0_combout\);

-- Location: LCFF_X31_Y22_N29
\core_inst|core_registers_inst|enable_reg_4[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|enable_reg_4_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|enable_reg_4\(4));

-- Location: LCCOMB_X37_Y23_N16
\signal_generator_inst|registers_inst|data_out[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \signal_generator_inst|registers_inst|data_out[3]~0_combout\ = ((\intercon|adr_sig\(2)) # (\intercon|adr_sig\(0) $ (!\intercon|adr_sig\(1)))) # (!\core_inst|core_registers_inst|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|Equal0~1_combout\,
	datab => \intercon|adr_sig\(2),
	datac => \intercon|adr_sig\(0),
	datad => \intercon|adr_sig\(1),
	combout => \signal_generator_inst|registers_inst|data_out[3]~0_combout\);

-- Location: LCCOMB_X31_Y22_N28
\core_inst|core_registers_inst|data_out~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~16_combout\ = (\core_inst|core_registers_inst|data_out[0]~28_combout\ & (((!\signal_generator_inst|registers_inst|data_out[3]~0_combout\)))) # (!\core_inst|core_registers_inst|data_out[0]~28_combout\ & 
-- ((\signal_generator_inst|registers_inst|data_out[3]~0_combout\ & ((\core_inst|core_registers_inst|enable_reg_4\(4)))) # (!\signal_generator_inst|registers_inst|data_out[3]~0_combout\ & (\core_inst|core_registers_inst|trigger_position_reg_2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~28_combout\,
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(4),
	datac => \core_inst|core_registers_inst|enable_reg_4\(4),
	datad => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	combout => \core_inst|core_registers_inst|data_out~16_combout\);

-- Location: LCCOMB_X34_Y23_N22
\core_inst|core_registers_inst|clk_to_start_reg_3_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|clk_to_start_reg_3_proc~0_combout\ = (\intercon|DAT_I_M1[4]~27_combout\ & (\intercon|we_sig~regout\ & (\output_block_unit|fifo_rd_en~0_combout\ & \core_inst|core_registers_inst|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|DAT_I_M1[4]~27_combout\,
	datab => \intercon|we_sig~regout\,
	datac => \output_block_unit|fifo_rd_en~0_combout\,
	datad => \core_inst|core_registers_inst|Equal3~0_combout\,
	combout => \core_inst|core_registers_inst|clk_to_start_reg_3_proc~0_combout\);

-- Location: LCFF_X31_Y22_N7
\core_inst|core_registers_inst|clk_to_start_reg_3[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|clk_to_start_reg_3_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|clk_to_start_reg_3\(4));

-- Location: LCCOMB_X30_Y22_N2
\core_inst|core_registers_inst|trigger_type_reg_1[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|trigger_type_reg_1[4]~feeder_combout\ = \intercon|dat_sig\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|dat_sig\(4),
	combout => \core_inst|core_registers_inst|trigger_type_reg_1[4]~feeder_combout\);

-- Location: LCFF_X30_Y22_N3
\core_inst|core_registers_inst|trigger_type_reg_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|trigger_type_reg_1[4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|core_registers_inst|trigger_type_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_type_reg_1\(4));

-- Location: LCCOMB_X31_Y22_N6
\core_inst|core_registers_inst|data_out~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~17_combout\ = (\core_inst|core_registers_inst|data_out[0]~28_combout\ & ((\core_inst|core_registers_inst|data_out~16_combout\ & ((\core_inst|core_registers_inst|trigger_type_reg_1\(4)))) # 
-- (!\core_inst|core_registers_inst|data_out~16_combout\ & (\core_inst|core_registers_inst|clk_to_start_reg_3\(4))))) # (!\core_inst|core_registers_inst|data_out[0]~28_combout\ & (\core_inst|core_registers_inst|data_out~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~28_combout\,
	datab => \core_inst|core_registers_inst|data_out~16_combout\,
	datac => \core_inst|core_registers_inst|clk_to_start_reg_3\(4),
	datad => \core_inst|core_registers_inst|trigger_type_reg_1\(4),
	combout => \core_inst|core_registers_inst|data_out~17_combout\);

-- Location: LCCOMB_X29_Y22_N2
\core_inst|core_registers_inst|data_out~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~18_combout\ = (!\core_inst|core_registers_inst|data_out[0]~5_combout\ & ((\core_inst|core_registers_inst|Equal0~2_combout\ & (\core_inst|core_registers_inst|en_reg\(4))) # 
-- (!\core_inst|core_registers_inst|Equal0~2_combout\ & ((\core_inst|core_registers_inst|data_out~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~5_combout\,
	datab => \core_inst|core_registers_inst|en_reg\(4),
	datac => \core_inst|core_registers_inst|Equal0~2_combout\,
	datad => \core_inst|core_registers_inst|data_out~17_combout\,
	combout => \core_inst|core_registers_inst|data_out~18_combout\);

-- Location: LCFF_X29_Y22_N3
\core_inst|core_registers_inst|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|data_out~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|data_out\(4));

-- Location: LCCOMB_X29_Y22_N12
\intercon|DAT_I_M1[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[4]~29_combout\ = (\intercon|DAT_I_M1[4]~28_combout\) # ((\core_inst|core_registers_inst|data_out\(4) & \intercon|DAT_I_M1[4]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|DAT_I_M1[4]~28_combout\,
	datab => \core_inst|core_registers_inst|data_out\(4),
	datac => \intercon|DAT_I_M1[4]~27_combout\,
	combout => \intercon|DAT_I_M1[4]~29_combout\);

-- Location: LCFF_X30_Y22_N29
\core_inst|core_registers_inst|en_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|en_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|en_reg\(5));

-- Location: LCFF_X31_Y22_N19
\core_inst|core_registers_inst|clk_to_start_reg_3[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|clk_to_start_reg_3_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|clk_to_start_reg_3\(5));

-- Location: LCFF_X31_Y22_N21
\core_inst|core_registers_inst|enable_reg_4[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|enable_reg_4_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|enable_reg_4\(5));

-- Location: LCCOMB_X31_Y22_N20
\core_inst|core_registers_inst|data_out~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~19_combout\ = (\core_inst|core_registers_inst|data_out[0]~28_combout\ & ((\core_inst|core_registers_inst|clk_to_start_reg_3\(5)) # ((!\signal_generator_inst|registers_inst|data_out[3]~0_combout\)))) # 
-- (!\core_inst|core_registers_inst|data_out[0]~28_combout\ & (((\core_inst|core_registers_inst|enable_reg_4\(5) & \signal_generator_inst|registers_inst|data_out[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~28_combout\,
	datab => \core_inst|core_registers_inst|clk_to_start_reg_3\(5),
	datac => \core_inst|core_registers_inst|enable_reg_4\(5),
	datad => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	combout => \core_inst|core_registers_inst|data_out~19_combout\);

-- Location: LCFF_X30_Y22_N23
\core_inst|core_registers_inst|trigger_type_reg_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|trigger_type_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_type_reg_1\(5));

-- Location: LCCOMB_X30_Y22_N22
\core_inst|core_registers_inst|data_out~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~20_combout\ = (\core_inst|core_registers_inst|data_out~19_combout\ & (((\core_inst|core_registers_inst|trigger_type_reg_1\(5)) # (\signal_generator_inst|registers_inst|data_out[3]~0_combout\)))) # 
-- (!\core_inst|core_registers_inst|data_out~19_combout\ & (\core_inst|core_registers_inst|trigger_position_reg_2\(5) & ((!\signal_generator_inst|registers_inst|data_out[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|trigger_position_reg_2\(5),
	datab => \core_inst|core_registers_inst|data_out~19_combout\,
	datac => \core_inst|core_registers_inst|trigger_type_reg_1\(5),
	datad => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	combout => \core_inst|core_registers_inst|data_out~20_combout\);

-- Location: LCCOMB_X29_Y22_N24
\core_inst|core_registers_inst|data_out~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~21_combout\ = (!\core_inst|core_registers_inst|data_out[0]~5_combout\ & ((\core_inst|core_registers_inst|Equal0~2_combout\ & (\core_inst|core_registers_inst|en_reg\(5))) # 
-- (!\core_inst|core_registers_inst|Equal0~2_combout\ & ((\core_inst|core_registers_inst|data_out~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~5_combout\,
	datab => \core_inst|core_registers_inst|en_reg\(5),
	datac => \core_inst|core_registers_inst|Equal0~2_combout\,
	datad => \core_inst|core_registers_inst|data_out~20_combout\,
	combout => \core_inst|core_registers_inst|data_out~21_combout\);

-- Location: LCFF_X29_Y22_N25
\core_inst|core_registers_inst|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|data_out~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|data_out\(5));

-- Location: LCCOMB_X29_Y22_N22
\intercon|DAT_I_M1[5]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[5]~31_combout\ = (\intercon|DAT_I_M1[5]~30_combout\) # ((\intercon|DAT_I_M1[4]~27_combout\ & \core_inst|core_registers_inst|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|DAT_I_M1[5]~30_combout\,
	datab => \intercon|DAT_I_M1[4]~27_combout\,
	datac => \core_inst|core_registers_inst|data_out\(5),
	combout => \intercon|DAT_I_M1[5]~31_combout\);

-- Location: LCFF_X31_Y22_N13
\core_inst|core_registers_inst|enable_reg_4[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|enable_reg_4_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|enable_reg_4\(6));

-- Location: LCCOMB_X31_Y22_N12
\core_inst|core_registers_inst|data_out~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~22_combout\ = (\core_inst|core_registers_inst|data_out[0]~28_combout\ & (((!\signal_generator_inst|registers_inst|data_out[3]~0_combout\)))) # (!\core_inst|core_registers_inst|data_out[0]~28_combout\ & 
-- ((\signal_generator_inst|registers_inst|data_out[3]~0_combout\ & ((\core_inst|core_registers_inst|enable_reg_4\(6)))) # (!\signal_generator_inst|registers_inst|data_out[3]~0_combout\ & (\core_inst|core_registers_inst|trigger_position_reg_2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~28_combout\,
	datab => \core_inst|core_registers_inst|trigger_position_reg_2\(6),
	datac => \core_inst|core_registers_inst|enable_reg_4\(6),
	datad => \signal_generator_inst|registers_inst|data_out[3]~0_combout\,
	combout => \core_inst|core_registers_inst|data_out~22_combout\);

-- Location: LCFF_X30_Y22_N11
\core_inst|core_registers_inst|trigger_type_reg_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|trigger_type_reg_1_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|trigger_type_reg_1\(6));

-- Location: LCFF_X31_Y22_N31
\core_inst|core_registers_inst|clk_to_start_reg_3[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|clk_to_start_reg_3_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|clk_to_start_reg_3\(6));

-- Location: LCCOMB_X30_Y22_N10
\core_inst|core_registers_inst|data_out~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~23_combout\ = (\core_inst|core_registers_inst|data_out[0]~28_combout\ & ((\core_inst|core_registers_inst|data_out~22_combout\ & (\core_inst|core_registers_inst|trigger_type_reg_1\(6))) # 
-- (!\core_inst|core_registers_inst|data_out~22_combout\ & ((\core_inst|core_registers_inst|clk_to_start_reg_3\(6)))))) # (!\core_inst|core_registers_inst|data_out[0]~28_combout\ & (\core_inst|core_registers_inst|data_out~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~28_combout\,
	datab => \core_inst|core_registers_inst|data_out~22_combout\,
	datac => \core_inst|core_registers_inst|trigger_type_reg_1\(6),
	datad => \core_inst|core_registers_inst|clk_to_start_reg_3\(6),
	combout => \core_inst|core_registers_inst|data_out~23_combout\);

-- Location: LCFF_X30_Y22_N5
\core_inst|core_registers_inst|en_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|dat_sig\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \core_inst|core_registers_inst|en_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|en_reg\(6));

-- Location: LCCOMB_X29_Y22_N14
\core_inst|core_registers_inst|data_out~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|core_registers_inst|data_out~24_combout\ = (!\core_inst|core_registers_inst|data_out[0]~5_combout\ & ((\core_inst|core_registers_inst|Equal0~2_combout\ & ((\core_inst|core_registers_inst|en_reg\(6)))) # 
-- (!\core_inst|core_registers_inst|Equal0~2_combout\ & (\core_inst|core_registers_inst|data_out~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out[0]~5_combout\,
	datab => \core_inst|core_registers_inst|data_out~23_combout\,
	datac => \core_inst|core_registers_inst|Equal0~2_combout\,
	datad => \core_inst|core_registers_inst|en_reg\(6),
	combout => \core_inst|core_registers_inst|data_out~24_combout\);

-- Location: LCFF_X29_Y22_N15
\core_inst|core_registers_inst|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|core_registers_inst|data_out~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|core_registers_inst|data_out\(6));

-- Location: LCCOMB_X29_Y22_N8
\intercon|DAT_I_M1[6]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[6]~33_combout\ = (\intercon|DAT_I_M1[6]~32_combout\) # ((\intercon|DAT_I_M1[4]~27_combout\ & \core_inst|core_registers_inst|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|DAT_I_M1[6]~32_combout\,
	datab => \intercon|DAT_I_M1[4]~27_combout\,
	datac => \core_inst|core_registers_inst|data_out\(6),
	combout => \intercon|DAT_I_M1[6]~33_combout\);

-- Location: LCFF_X25_Y24_N11
\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|fifo|Add0~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X40_Y21_N16
\core_inst|read_controller_inst|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \core_inst|read_controller_inst|Selector19~1_combout\ = (\core_inst|read_controller_inst|data_from_ram_to_wbs_s\(7) & (\core_inst|read_controller_inst|State.send_data_to_wbm~regout\ & ((\core_inst|read_controller_inst|read_controller_counter_s\(0)) # 
-- (\core_inst|read_controller_inst|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|read_controller_inst|data_from_ram_to_wbs_s\(7),
	datab => \core_inst|read_controller_inst|read_controller_counter_s\(0),
	datac => \core_inst|read_controller_inst|Equal1~0_combout\,
	datad => \core_inst|read_controller_inst|State.send_data_to_wbm~regout\,
	combout => \core_inst|read_controller_inst|Selector19~1_combout\);

-- Location: LCFF_X40_Y21_N17
\core_inst|read_controller_inst|data_out_to_WBM[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \core_inst|read_controller_inst|Selector19~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \core_inst|read_controller_inst|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|read_controller_inst|data_out_to_WBM\(7));

-- Location: LCFF_X33_Y18_N1
\core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|read_controller_inst|data_out_to_WBM\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(7));

-- Location: LCFF_X33_Y18_N29
\output_block_unit|short_fifo|mem~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(7),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~43_regout\);

-- Location: LCFF_X32_Y18_N3
\output_block_unit|short_fifo|mem~19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(7),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~19_regout\);

-- Location: LCCOMB_X31_Y18_N10
\output_block_unit|short_fifo|mem~35feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~35feeder_combout\ = \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(7),
	combout => \output_block_unit|short_fifo|mem~35feeder_combout\);

-- Location: LCFF_X31_Y18_N11
\output_block_unit|short_fifo|mem~35\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~35feeder_combout\,
	ena => \output_block_unit|short_fifo|mem~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~35_regout\);

-- Location: LCCOMB_X32_Y18_N2
\output_block_unit|short_fifo|mem~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~121_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & (\output_block_unit|short_fifo|read_addr_dup\(1))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|read_addr_dup\(1) 
-- & ((\output_block_unit|short_fifo|mem~35_regout\))) # (!\output_block_unit|short_fifo|read_addr_dup\(1) & (\output_block_unit|short_fifo|mem~19_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|read_addr_dup\(0),
	datab => \output_block_unit|short_fifo|read_addr_dup\(1),
	datac => \output_block_unit|short_fifo|mem~19_regout\,
	datad => \output_block_unit|short_fifo|mem~35_regout\,
	combout => \output_block_unit|short_fifo|mem~121_combout\);

-- Location: LCCOMB_X33_Y18_N28
\output_block_unit|short_fifo|mem~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~122_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~121_combout\ & ((\output_block_unit|short_fifo|mem~43_regout\))) # (!\output_block_unit|short_fifo|mem~121_combout\ & 
-- (\output_block_unit|short_fifo|mem~27_regout\)))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) & (((\output_block_unit|short_fifo|mem~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~27_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(0),
	datac => \output_block_unit|short_fifo|mem~43_regout\,
	datad => \output_block_unit|short_fifo|mem~121_combout\,
	combout => \output_block_unit|short_fifo|mem~122_combout\);

-- Location: LCFF_X30_Y17_N23
\output_block_unit|short_fifo|mem~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(7),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~51_regout\);

-- Location: LCCOMB_X30_Y17_N22
\output_block_unit|short_fifo|mem~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~119_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(0) & ((\output_block_unit|short_fifo|mem~59_regout\) # ((\output_block_unit|short_fifo|read_addr_dup\(1))))) # (!\output_block_unit|short_fifo|read_addr_dup\(0) 
-- & (((\output_block_unit|short_fifo|mem~51_regout\ & !\output_block_unit|short_fifo|read_addr_dup\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~59_regout\,
	datab => \output_block_unit|short_fifo|read_addr_dup\(0),
	datac => \output_block_unit|short_fifo|mem~51_regout\,
	datad => \output_block_unit|short_fifo|read_addr_dup\(1),
	combout => \output_block_unit|short_fifo|mem~119_combout\);

-- Location: LCFF_X30_Y18_N1
\output_block_unit|short_fifo|mem~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out\(7),
	sload => VCC,
	ena => \output_block_unit|short_fifo|mem~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|mem~67_regout\);

-- Location: LCCOMB_X30_Y18_N0
\output_block_unit|short_fifo|mem~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~120_combout\ = (\output_block_unit|short_fifo|mem~119_combout\ & ((\output_block_unit|short_fifo|mem~75_regout\) # ((!\output_block_unit|short_fifo|read_addr_dup\(1))))) # (!\output_block_unit|short_fifo|mem~119_combout\ 
-- & (((\output_block_unit|short_fifo|mem~67_regout\ & \output_block_unit|short_fifo|read_addr_dup\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|short_fifo|mem~75_regout\,
	datab => \output_block_unit|short_fifo|mem~119_combout\,
	datac => \output_block_unit|short_fifo|mem~67_regout\,
	datad => \output_block_unit|short_fifo|read_addr_dup\(1),
	combout => \output_block_unit|short_fifo|mem~120_combout\);

-- Location: LCCOMB_X30_Y18_N10
\output_block_unit|short_fifo|mem~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|short_fifo|mem~123_combout\ = (\output_block_unit|short_fifo|read_addr_dup\(2) & ((\output_block_unit|short_fifo|mem~120_combout\))) # (!\output_block_unit|short_fifo|read_addr_dup\(2) & (\output_block_unit|short_fifo|mem~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|short_fifo|read_addr_dup\(2),
	datac => \output_block_unit|short_fifo|mem~122_combout\,
	datad => \output_block_unit|short_fifo|mem~120_combout\,
	combout => \output_block_unit|short_fifo|mem~123_combout\);

-- Location: LCFF_X30_Y18_N11
\output_block_unit|short_fifo|dout[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|short_fifo|mem~123_combout\,
	ena => \output_block_unit|fifo|Equal3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|short_fifo|dout\(7));

-- Location: M4K_X52_Y20
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y31
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y24_N28
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~45_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~45_combout\);

-- Location: M4K_X26_Y30
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y30
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y24_N16
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~43_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31~portbdataout\)) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31~portbdataout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~43_combout\);

-- Location: M4K_X26_Y24
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem~43_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y27
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y24_N2
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~42_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~42_combout\);

-- Location: LCCOMB_X25_Y24_N14
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~44_combout\ = (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~43_combout\) # 
-- (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~43_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~42_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~44_combout\);

-- Location: M4K_X13_Y24
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y31
\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y24_N26
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~46_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63~portbdataout\))) # (!\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0) & (\output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55~portbdataout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63~portbdataout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~46_combout\);

-- Location: LCCOMB_X25_Y24_N20
\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~47_combout\ = (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~44_combout\) # ((\output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2) & 
-- ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~45_combout\) # (\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b\(2),
	datab => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~45_combout\,
	datac => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~44_combout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~46_combout\,
	combout => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~47_combout\);

-- Location: LCCOMB_X31_Y21_N26
\output_block_unit|fifo|dout[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|fifo|dout[7]~7_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~47_combout\))) # (!\output_block_unit|fifo|mem~24_regout\ & 
-- (\output_block_unit|fifo|mem~32_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem~32_regout\,
	datab => \output_block_unit|fifo|mem~24_regout\,
	datad => \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~47_combout\,
	combout => \output_block_unit|fifo|dout[7]~7_combout\);

-- Location: LCFF_X30_Y21_N5
\output_block_unit|fifo|mem_rtl_0_bypass[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \output_block_unit|short_fifo|dout\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|mem_rtl_0_bypass\(38));

-- Location: LCFF_X31_Y21_N27
\output_block_unit|fifo|dout[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|fifo|dout[7]~7_combout\,
	sdata => \output_block_unit|fifo|mem_rtl_0_bypass\(38),
	sload => \output_block_unit|fifo|mem~42_combout\,
	ena => \output_block_unit|fifo_rd_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|fifo|dout\(7));

-- Location: LCCOMB_X32_Y21_N4
\intercon|slave_stall_sig~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|slave_stall_sig~3_combout\ = (\intercon|tga_sig\(0) & (!\intercon|tga_sig\(2) & (!\intercon|tga_sig\(3) & \intercon|tga_sig\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intercon|tga_sig\(0),
	datab => \intercon|tga_sig\(2),
	datac => \intercon|tga_sig\(3),
	datad => \intercon|tga_sig\(1),
	combout => \intercon|slave_stall_sig~3_combout\);

-- Location: LCCOMB_X29_Y22_N26
\intercon|DAT_I_M1[7]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|DAT_I_M1[7]~34_combout\ = (\core_inst|core_registers_inst|data_out\(7) & ((\intercon|DAT_I_M1[4]~27_combout\) # ((\output_block_unit|fifo|dout\(7) & \intercon|slave_stall_sig~3_combout\)))) # (!\core_inst|core_registers_inst|data_out\(7) & 
-- (\output_block_unit|fifo|dout\(7) & ((\intercon|slave_stall_sig~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core_inst|core_registers_inst|data_out\(7),
	datab => \output_block_unit|fifo|dout\(7),
	datac => \intercon|DAT_I_M1[4]~27_combout\,
	datad => \intercon|slave_stall_sig~3_combout\,
	combout => \intercon|DAT_I_M1[7]~34_combout\);

-- Location: LCCOMB_X29_Y21_N30
\tx_path_unit|tx_ram_inst|ram_data~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~33_combout\ = (!\tx_path_unit|wishbone_master_inst|addr_rd\(5) & (!\tx_path_unit|wishbone_master_inst|addr_rd\(6) & (!\tx_path_unit|wishbone_master_inst|addr_rd\(7) & !\tx_path_unit|wishbone_master_inst|addr_rd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_rd\(5),
	datab => \tx_path_unit|wishbone_master_inst|addr_rd\(6),
	datac => \tx_path_unit|wishbone_master_inst|addr_rd\(7),
	datad => \tx_path_unit|wishbone_master_inst|addr_rd\(4),
	combout => \tx_path_unit|tx_ram_inst|ram_data~33_combout\);

-- Location: LCCOMB_X29_Y21_N24
\tx_path_unit|tx_ram_inst|ram_data~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~32_combout\ = (!\tx_path_unit|wishbone_master_inst|addr_rd\(2) & (!\tx_path_unit|wishbone_master_inst|addr_rd\(1) & (!\tx_path_unit|wishbone_master_inst|addr_rd\(3) & !\tx_path_unit|wishbone_master_inst|addr_rd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_rd\(2),
	datab => \tx_path_unit|wishbone_master_inst|addr_rd\(1),
	datac => \tx_path_unit|wishbone_master_inst|addr_rd\(3),
	datad => \tx_path_unit|wishbone_master_inst|addr_rd\(0),
	combout => \tx_path_unit|tx_ram_inst|ram_data~32_combout\);

-- Location: LCCOMB_X32_Y22_N6
\tx_path_unit|wishbone_master_inst|ram_dout_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ram_dout_valid~0_combout\ = (\tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\) # ((\tx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\) # 
-- (\tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|wm_state.read_st~regout\,
	datac => \tx_path_unit|wishbone_master_inst|wm_state.stall_rd_st~regout\,
	datad => \tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st~regout\,
	combout => \tx_path_unit|wishbone_master_inst|ram_dout_valid~0_combout\);

-- Location: LCCOMB_X29_Y21_N28
\tx_path_unit|wishbone_master_inst|ram_dout_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|ram_dout_valid~1_combout\ = (\tx_path_unit|wishbone_master_inst|ram_dout_valid~0_combout\ & (\intercon|intercon_state.master_2_st~regout\ & \intercon|slave_ack_sig~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|wishbone_master_inst|ram_dout_valid~0_combout\,
	datac => \intercon|intercon_state.master_2_st~regout\,
	datad => \intercon|slave_ack_sig~5_combout\,
	combout => \tx_path_unit|wishbone_master_inst|ram_dout_valid~1_combout\);

-- Location: LCCOMB_X29_Y21_N0
\tx_path_unit|tx_ram_inst|ram_data~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~34_combout\ = (\tx_path_unit|tx_ram_inst|ram_data~33_combout\ & (\tx_path_unit|tx_ram_inst|ram_data~32_combout\ & \tx_path_unit|wishbone_master_inst|ram_dout_valid~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_ram_inst|ram_data~33_combout\,
	datac => \tx_path_unit|tx_ram_inst|ram_data~32_combout\,
	datad => \tx_path_unit|wishbone_master_inst|ram_dout_valid~1_combout\,
	combout => \tx_path_unit|tx_ram_inst|ram_data~34_combout\);

-- Location: LCFF_X32_Y21_N11
\tx_path_unit|tx_ram_inst|ram_data~21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|DAT_I_M1\(3),
	sload => VCC,
	ena => \tx_path_unit|tx_ram_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data~21_regout\);

-- Location: LCCOMB_X28_Y21_N22
\tx_path_unit|tx_ram_inst|data_out[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|data_out[3]~3_combout\ = (\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & (\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a3\)) # (!\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & 
-- ((\tx_path_unit|tx_ram_inst|ram_data~21_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|ram_data~17_regout\,
	datab => \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a3\,
	datad => \tx_path_unit|tx_ram_inst|ram_data~21_regout\,
	combout => \tx_path_unit|tx_ram_inst|data_out[3]~3_combout\);

-- Location: LCCOMB_X28_Y21_N8
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[20]~feeder_combout\ = \intercon|DAT_I_M1\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \intercon|DAT_I_M1\(3),
	combout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[20]~feeder_combout\);

-- Location: LCFF_X28_Y21_N9
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(20));

-- Location: LCFF_X25_Y21_N5
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|wishbone_master_inst|addr_rd\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(15));

-- Location: LCCOMB_X25_Y21_N6
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[13]~feeder_combout\ = \tx_path_unit|wishbone_master_inst|addr_rd\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|wishbone_master_inst|addr_rd\(6),
	combout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[13]~feeder_combout\);

-- Location: LCFF_X25_Y21_N7
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(13));

-- Location: LCCOMB_X25_Y21_N4
\tx_path_unit|tx_ram_inst|ram_data~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~30_combout\ = (\tx_path_unit|tx_mpe_inst|ram_addr_i\(7) & (\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(15) & (\tx_path_unit|tx_mpe_inst|ram_addr_i\(6) $ (!\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(13))))) # 
-- (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(7) & (!\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(15) & (\tx_path_unit|tx_mpe_inst|ram_addr_i\(6) $ (!\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|ram_addr_i\(7),
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i\(6),
	datac => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(15),
	datad => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(13),
	combout => \tx_path_unit|tx_ram_inst|ram_data~30_combout\);

-- Location: LCFF_X25_Y21_N3
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|wishbone_master_inst|ram_dout_valid~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(0));

-- Location: LCFF_X25_Y21_N11
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|wishbone_master_inst|addr_rd\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(9));

-- Location: LCCOMB_X25_Y21_N10
\tx_path_unit|tx_ram_inst|ram_data~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~29_combout\ = (\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(11) & (\tx_path_unit|tx_mpe_inst|ram_addr_i\(5) & (\tx_path_unit|tx_mpe_inst|ram_addr_i\(4) $ (!\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(9))))) # 
-- (!\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(11) & (!\tx_path_unit|tx_mpe_inst|ram_addr_i\(5) & (\tx_path_unit|tx_mpe_inst|ram_addr_i\(4) $ (!\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(11),
	datab => \tx_path_unit|tx_mpe_inst|ram_addr_i\(4),
	datac => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(9),
	datad => \tx_path_unit|tx_mpe_inst|ram_addr_i\(5),
	combout => \tx_path_unit|tx_ram_inst|ram_data~29_combout\);

-- Location: LCCOMB_X25_Y21_N2
\tx_path_unit|tx_ram_inst|ram_data~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~31_combout\ = (\tx_path_unit|tx_ram_inst|ram_data~28_combout\ & (\tx_path_unit|tx_ram_inst|ram_data~30_combout\ & (\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(0) & \tx_path_unit|tx_ram_inst|ram_data~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|ram_data~28_combout\,
	datab => \tx_path_unit|tx_ram_inst|ram_data~30_combout\,
	datac => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(0),
	datad => \tx_path_unit|tx_ram_inst|ram_data~29_combout\,
	combout => \tx_path_unit|tx_ram_inst|ram_data~31_combout\);

-- Location: LCFF_X28_Y21_N23
\tx_path_unit|tx_ram_inst|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|data_out[3]~3_combout\,
	sdata => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(20),
	sload => \tx_path_unit|tx_ram_inst|ram_data~31_combout\,
	ena => \tx_path_unit|tx_mpe_inst|read_addr_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|data_out\(3));

-- Location: LCCOMB_X27_Y22_N2
\tx_path_unit|tx_mpe_inst|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector14~0_combout\ = (\tx_path_unit|tx_mpe_inst|crc_blk\(3) & ((\tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\) # ((\tx_path_unit|tx_ram_inst|data_out\(3) & \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|crc_blk\(3) & (((\tx_path_unit|tx_ram_inst|data_out\(3) & \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|crc_blk\(3),
	datab => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\,
	datac => \tx_path_unit|tx_ram_inst|data_out\(3),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector14~0_combout\);

-- Location: LCCOMB_X23_Y23_N20
\tx_path_unit|tx_mpe_inst|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector14~2_combout\ = (\tx_path_unit|tx_mpe_inst|Selector14~1_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector14~0_combout\) # ((\tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\ & \tx_path_unit|tx_mpe_inst|eof_blk\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|Selector14~1_combout\,
	datac => \tx_path_unit|tx_mpe_inst|eof_blk\(0),
	datad => \tx_path_unit|tx_mpe_inst|Selector14~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector14~2_combout\);

-- Location: LCCOMB_X27_Y23_N24
\tx_path_unit|tx_mpe_inst|dout[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|dout[3]~0_combout\ = (\tx_path_unit|tx_mpe_inst|dout_valid_i~2_combout\ & (!\tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\ & ((\tx_path_unit|tx_ram_inst|dout_valid~regout\) # (!\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|dout_valid_i~2_combout\,
	datab => \tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\,
	datac => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|dout[3]~0_combout\);

-- Location: LCFF_X23_Y23_N21
\tx_path_unit|tx_mpe_inst|dout[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector14~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|dout[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|dout\(3));

-- Location: LCCOMB_X36_Y23_N22
\tx_path_unit|wishbone_master_inst|addr_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|wishbone_master_inst|addr_reg~4_combout\ = (\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & (\tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(4))) # (!\tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\ & 
-- ((\tx_path_unit|wishbone_master_inst|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0_combout\,
	datab => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(4),
	datac => \tx_path_unit|wishbone_master_inst|Add1~8_combout\,
	combout => \tx_path_unit|wishbone_master_inst|addr_reg~4_combout\);

-- Location: LCFF_X36_Y23_N23
\tx_path_unit|wishbone_master_inst|addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|wishbone_master_inst|addr_reg~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|wishbone_master_inst|addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|wishbone_master_inst|addr_reg\(4));

-- Location: LCCOMB_X36_Y20_N4
\intercon|adr_sig~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|adr_sig~3_combout\ = (\intercon|intercon_state.master_2_st~regout\ & ((\tx_path_unit|wishbone_master_inst|addr_reg\(4)))) # (!\intercon|intercon_state.master_2_st~regout\ & (\output_block_unit|output_block_wm|addr_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|addr_reg\(4),
	datab => \tx_path_unit|wishbone_master_inst|addr_reg\(4),
	datad => \intercon|intercon_state.master_2_st~regout\,
	combout => \intercon|adr_sig~3_combout\);

-- Location: LCCOMB_X37_Y20_N22
\rx_path_unit|wishbone_master_inst|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add1~8_combout\ = (\rx_path_unit|wishbone_master_inst|addr_reg\(4) & (\rx_path_unit|wishbone_master_inst|Add1~7\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|addr_reg\(4) & 
-- (!\rx_path_unit|wishbone_master_inst|Add1~7\ & VCC))
-- \rx_path_unit|wishbone_master_inst|Add1~9\ = CARRY((\rx_path_unit|wishbone_master_inst|addr_reg\(4) & !\rx_path_unit|wishbone_master_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|wishbone_master_inst|addr_reg\(4),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add1~7\,
	combout => \rx_path_unit|wishbone_master_inst|Add1~8_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add1~9\);

-- Location: LCFF_X42_Y20_N19
\rx_path_unit|mp_dec_inst|addr_blk[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|addr_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_blk\(4));

-- Location: LCCOMB_X41_Y20_N14
\rx_path_unit|mp_dec_inst|addr_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|addr_reg[4]~feeder_combout\ = \rx_path_unit|mp_dec_inst|addr_blk\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|mp_dec_inst|addr_blk\(4),
	combout => \rx_path_unit|mp_dec_inst|addr_reg[4]~feeder_combout\);

-- Location: LCFF_X41_Y20_N15
\rx_path_unit|mp_dec_inst|addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|addr_reg[4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_reg\(4));

-- Location: LCCOMB_X37_Y20_N10
\rx_path_unit|wishbone_master_inst|addr_reg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|addr_reg~20_combout\ = (\rx_path_unit|mp_dec_inst|mp_done~regout\ & ((\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & (\rx_path_unit|wishbone_master_inst|Add1~8_combout\)) # 
-- (!\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & ((\rx_path_unit|mp_dec_inst|addr_reg\(4)))))) # (!\rx_path_unit|mp_dec_inst|mp_done~regout\ & (\rx_path_unit|wishbone_master_inst|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|mp_done~regout\,
	datab => \rx_path_unit|wishbone_master_inst|Add1~8_combout\,
	datac => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|addr_reg\(4),
	combout => \rx_path_unit|wishbone_master_inst|addr_reg~20_combout\);

-- Location: LCFF_X37_Y20_N11
\rx_path_unit|wishbone_master_inst|addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|addr_reg~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|addr_reg[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|addr_reg\(4));

-- Location: LCFF_X36_Y20_N5
\intercon|adr_sig[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|adr_sig~3_combout\,
	sdata => \rx_path_unit|wishbone_master_inst|addr_reg\(4),
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	sload => \intercon|intercon_state.master_1_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|adr_sig\(4));

-- Location: LCFF_X36_Y23_N17
\tx_path_unit|bus_to_enc_fsm_inst|addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|adr_sig\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(4));

-- Location: LCFF_X24_Y23_N19
\tx_path_unit|tx_mpe_inst|addr_blk[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|addr_blk\(4));

-- Location: LCCOMB_X23_Y23_N28
\tx_path_unit|tx_mpe_inst|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector13~1_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & ((\tx_path_unit|tx_mpe_inst|len_blk\(4)) # ((\tx_path_unit|tx_mpe_inst|addr_blk\(4) & \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & (\tx_path_unit|tx_mpe_inst|addr_blk\(4) & (\tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|addr_blk\(4),
	datac => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|len_blk\(4),
	combout => \tx_path_unit|tx_mpe_inst|Selector13~1_combout\);

-- Location: LCCOMB_X27_Y21_N14
\tx_path_unit|tx_ram_inst|ram_data~17feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~17feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \tx_path_unit|tx_ram_inst|ram_data~17feeder_combout\);

-- Location: LCFF_X27_Y21_N15
\tx_path_unit|tx_ram_inst|ram_data~17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data~17feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data~17_regout\);

-- Location: LCCOMB_X28_Y21_N18
\tx_path_unit|tx_ram_inst|data_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|data_out[4]~4_combout\ = (\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & ((\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a4\))) # (!\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & 
-- (\tx_path_unit|tx_ram_inst|ram_data~22_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|ram_data~22_regout\,
	datab => \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a4\,
	datad => \tx_path_unit|tx_ram_inst|ram_data~17_regout\,
	combout => \tx_path_unit|tx_ram_inst|data_out[4]~4_combout\);

-- Location: LCCOMB_X28_Y21_N16
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[21]~feeder_combout\ = \intercon|DAT_I_M1[4]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|DAT_I_M1[4]~29_combout\,
	combout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[21]~feeder_combout\);

-- Location: LCFF_X28_Y21_N17
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(21));

-- Location: LCFF_X28_Y21_N19
\tx_path_unit|tx_ram_inst|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|data_out[4]~4_combout\,
	sdata => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(21),
	sload => \tx_path_unit|tx_ram_inst|ram_data~31_combout\,
	ena => \tx_path_unit|tx_mpe_inst|read_addr_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|data_out\(4));

-- Location: LCCOMB_X27_Y22_N6
\tx_path_unit|tx_mpe_inst|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector13~0_combout\ = (\tx_path_unit|tx_mpe_inst|crc_blk\(4) & ((\tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\) # ((\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & \tx_path_unit|tx_ram_inst|data_out\(4))))) # 
-- (!\tx_path_unit|tx_mpe_inst|crc_blk\(4) & (\tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\ & (\tx_path_unit|tx_ram_inst|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|crc_blk\(4),
	datab => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datac => \tx_path_unit|tx_ram_inst|data_out\(4),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector13~0_combout\);

-- Location: LCCOMB_X23_Y23_N10
\tx_path_unit|tx_mpe_inst|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector13~2_combout\ = (\tx_path_unit|tx_mpe_inst|Selector13~1_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector13~0_combout\) # ((\tx_path_unit|tx_mpe_inst|eof_blk\(0) & \tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|eof_blk\(0),
	datab => \tx_path_unit|tx_mpe_inst|Selector13~1_combout\,
	datac => \tx_path_unit|tx_mpe_inst|Selector13~0_combout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.sof_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector13~2_combout\);

-- Location: LCFF_X23_Y23_N11
\tx_path_unit|tx_mpe_inst|dout[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector13~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|dout[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|dout\(4));

-- Location: LCCOMB_X25_Y22_N2
\tx_path_unit|tx_mpe_inst|crc_blk~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|crc_blk~6_combout\ = (!\tx_path_unit|tx_crc_inst|crc_r\(5) & \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_crc_inst|crc_r\(5),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|crc_blk~6_combout\);

-- Location: LCCOMB_X27_Y22_N22
\tx_path_unit|tx_mpe_inst|crc_blk[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|crc_blk[7]~1_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\ & (\tx_path_unit|tx_crc_inst|crc_valid~regout\)) # (!\tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\ & 
-- ((!\tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_crc_inst|crc_valid~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|crc_blk[7]~1_combout\);

-- Location: LCFF_X25_Y22_N3
\tx_path_unit|tx_mpe_inst|crc_blk[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|crc_blk~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|crc_blk[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|crc_blk\(5));

-- Location: LCCOMB_X25_Y22_N12
\tx_path_unit|tx_mpe_inst|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector12~1_combout\ = (\tx_path_unit|tx_mpe_inst|len_blk\(5) & ((\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\) # ((\tx_path_unit|tx_mpe_inst|crc_blk\(5) & \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|len_blk\(5) & (\tx_path_unit|tx_mpe_inst|crc_blk\(5) & (\tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|len_blk\(5),
	datab => \tx_path_unit|tx_mpe_inst|crc_blk\(5),
	datac => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector12~1_combout\);

-- Location: LCCOMB_X24_Y23_N14
\tx_path_unit|tx_mpe_inst|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector12~2_combout\ = (\tx_path_unit|tx_mpe_inst|Selector12~0_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector12~1_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector17~2_combout\ & \tx_path_unit|tx_mpe_inst|dout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Selector12~0_combout\,
	datab => \tx_path_unit|tx_mpe_inst|Selector12~1_combout\,
	datac => \tx_path_unit|tx_mpe_inst|Selector17~2_combout\,
	datad => \tx_path_unit|tx_mpe_inst|dout\(5),
	combout => \tx_path_unit|tx_mpe_inst|Selector12~2_combout\);

-- Location: LCCOMB_X24_Y23_N26
\tx_path_unit|tx_mpe_inst|Selector12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector12~3_combout\ = (\tx_path_unit|tx_mpe_inst|Selector15~3_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector12~2_combout\) # ((\tx_path_unit|tx_mpe_inst|addr_blk\(5) & \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|addr_blk\(5),
	datab => \tx_path_unit|tx_mpe_inst|Selector15~3_combout\,
	datac => \tx_path_unit|tx_mpe_inst|Selector12~2_combout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector12~3_combout\);

-- Location: LCFF_X24_Y23_N27
\tx_path_unit|tx_mpe_inst|dout[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector12~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|dout\(5));

-- Location: LCCOMB_X24_Y22_N26
\tx_path_unit|tx_mpe_inst|data_crc[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc[6]~3_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & ((\tx_path_unit|tx_mpe_inst|len_blk\(6)))) # (!\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & (\tx_path_unit|tx_mpe_inst|addr_blk\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|addr_blk\(6),
	datab => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|len_blk\(6),
	combout => \tx_path_unit|tx_mpe_inst|data_crc[6]~3_combout\);

-- Location: LCFF_X29_Y22_N29
\tx_path_unit|tx_ram_inst|ram_data~24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|DAT_I_M1[6]~33_combout\,
	sload => VCC,
	ena => \tx_path_unit|tx_ram_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data~24_regout\);

-- Location: LCCOMB_X28_Y21_N6
\tx_path_unit|tx_ram_inst|data_out[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|data_out[6]~6_combout\ = (\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & (\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a6\)) # (!\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & 
-- ((\tx_path_unit|tx_ram_inst|ram_data~24_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a6\,
	datab => \tx_path_unit|tx_ram_inst|ram_data~24_regout\,
	datad => \tx_path_unit|tx_ram_inst|ram_data~17_regout\,
	combout => \tx_path_unit|tx_ram_inst|data_out[6]~6_combout\);

-- Location: LCCOMB_X28_Y21_N10
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[23]~feeder_combout\ = \intercon|DAT_I_M1[6]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|DAT_I_M1[6]~33_combout\,
	combout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[23]~feeder_combout\);

-- Location: LCFF_X28_Y21_N11
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(23));

-- Location: LCFF_X28_Y21_N7
\tx_path_unit|tx_ram_inst|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|data_out[6]~6_combout\,
	sdata => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(23),
	sload => \tx_path_unit|tx_ram_inst|ram_data~31_combout\,
	ena => \tx_path_unit|tx_mpe_inst|read_addr_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|data_out\(6));

-- Location: LCCOMB_X27_Y23_N22
\tx_path_unit|tx_mpe_inst|data_crc[7]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc[7]~18_combout\ = (\tx_path_unit|tx_mpe_inst|data_crc[7]~17_combout\) # ((\tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\) # ((!\tx_path_unit|tx_ram_inst|dout_valid~regout\ & 
-- \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|data_crc[7]~17_combout\,
	datab => \tx_path_unit|tx_mpe_inst|fsm_proc~0_combout\,
	datac => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|data_crc[7]~18_combout\);

-- Location: LCFF_X24_Y22_N27
\tx_path_unit|tx_mpe_inst|data_crc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|data_crc[6]~3_combout\,
	sdata => \tx_path_unit|tx_ram_inst|data_out\(6),
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|tx_mpe_inst|data_crc[7]~18_combout\,
	sload => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|data_crc\(6));

-- Location: LCCOMB_X27_Y22_N16
\tx_path_unit|tx_mpe_inst|reset_crc~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|reset_crc~feeder_combout\ = \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|cur_st.idle_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|reset_crc~feeder_combout\);

-- Location: LCFF_X27_Y22_N17
\tx_path_unit|tx_mpe_inst|reset_crc\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|reset_crc~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|reset_crc~regout\);

-- Location: LCCOMB_X24_Y22_N30
\tx_path_unit|tx_crc_inst|crc_r~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_crc_inst|crc_r~4_combout\ = (\tx_path_unit|tx_mpe_inst|reset_crc~regout\ & (\tx_path_unit|tx_mpe_inst|data_crc\(6) $ (\tx_path_unit|tx_crc_inst|crc_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|data_crc\(6),
	datac => \tx_path_unit|tx_crc_inst|crc_r\(6),
	datad => \tx_path_unit|tx_mpe_inst|reset_crc~regout\,
	combout => \tx_path_unit|tx_crc_inst|crc_r~4_combout\);

-- Location: LCCOMB_X24_Y23_N18
\tx_path_unit|tx_mpe_inst|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector7~0_combout\ = (\tx_path_unit|tx_ram_inst|dout_valid~regout\ & \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector7~0_combout\);

-- Location: LCCOMB_X27_Y23_N0
\tx_path_unit|tx_mpe_inst|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector21~0_combout\ = (!\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & (!\tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\ & !\tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.type_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector21~0_combout\);

-- Location: LCCOMB_X27_Y23_N28
\tx_path_unit|tx_mpe_inst|data_crc_val~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc_val~0_combout\ = (!\tx_path_unit|tx_mpe_inst|dout_valid_i~regout\ & (!\tx_path_unit|tx_fifo_inst|Equal3~0_combout\ & ((\tx_path_unit|tx_mpe_inst|Selector7~0_combout\) # 
-- (!\tx_path_unit|tx_mpe_inst|Selector21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|dout_valid_i~regout\,
	datab => \tx_path_unit|tx_mpe_inst|Selector7~0_combout\,
	datac => \tx_path_unit|tx_fifo_inst|Equal3~0_combout\,
	datad => \tx_path_unit|tx_mpe_inst|Selector21~0_combout\,
	combout => \tx_path_unit|tx_mpe_inst|data_crc_val~0_combout\);

-- Location: LCFF_X27_Y23_N29
\tx_path_unit|tx_mpe_inst|data_crc_val\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|data_crc_val~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|data_crc_val~regout\);

-- Location: LCCOMB_X28_Y22_N6
\tx_path_unit|tx_crc_inst|crc_r[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_crc_inst|crc_r[0]~0_combout\ = (\tx_path_unit|tx_mpe_inst|data_crc_val~regout\) # (!\tx_path_unit|tx_mpe_inst|reset_crc~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|reset_crc~regout\,
	datad => \tx_path_unit|tx_mpe_inst|data_crc_val~regout\,
	combout => \tx_path_unit|tx_crc_inst|crc_r[0]~0_combout\);

-- Location: LCFF_X24_Y22_N31
\tx_path_unit|tx_crc_inst|crc_r[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_crc_inst|crc_r~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_crc_inst|crc_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_crc_inst|crc_r\(6));

-- Location: LCCOMB_X25_Y22_N18
\tx_path_unit|tx_mpe_inst|crc_blk~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|crc_blk~7_combout\ = (!\tx_path_unit|tx_crc_inst|crc_r\(6) & \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_crc_inst|crc_r\(6),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|crc_blk~7_combout\);

-- Location: LCFF_X25_Y22_N19
\tx_path_unit|tx_mpe_inst|crc_blk[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|crc_blk~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|crc_blk[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|crc_blk\(6));

-- Location: LCCOMB_X25_Y22_N16
\tx_path_unit|tx_mpe_inst|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector11~0_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & ((\tx_path_unit|tx_mpe_inst|len_blk\(6)) # ((\tx_path_unit|tx_mpe_inst|crc_blk\(6) & \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & (\tx_path_unit|tx_mpe_inst|crc_blk\(6) & (\tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|crc_blk\(6),
	datac => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|len_blk\(6),
	combout => \tx_path_unit|tx_mpe_inst|Selector11~0_combout\);

-- Location: LCCOMB_X35_Y20_N14
\output_block_unit|output_block_wm|addr_reg[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|addr_reg[5]~18_combout\ = (\output_block_unit|output_block_wm|addr_reg\(5) & (!\output_block_unit|output_block_wm|addr_reg[4]~17\)) # (!\output_block_unit|output_block_wm|addr_reg\(5) & 
-- ((\output_block_unit|output_block_wm|addr_reg[4]~17\) # (GND)))
-- \output_block_unit|output_block_wm|addr_reg[5]~19\ = CARRY((!\output_block_unit|output_block_wm|addr_reg[4]~17\) # (!\output_block_unit|output_block_wm|addr_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \output_block_unit|output_block_wm|addr_reg\(5),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|addr_reg[4]~17\,
	combout => \output_block_unit|output_block_wm|addr_reg[5]~18_combout\,
	cout => \output_block_unit|output_block_wm|addr_reg[5]~19\);

-- Location: LCFF_X35_Y20_N15
\output_block_unit|output_block_wm|addr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|addr_reg[5]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\,
	ena => \output_block_unit|output_block_wm|addr_reg[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|addr_reg\(5));

-- Location: LCCOMB_X35_Y20_N16
\output_block_unit|output_block_wm|addr_reg[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|addr_reg[6]~20_combout\ = (\output_block_unit|output_block_wm|addr_reg\(6) & (\output_block_unit|output_block_wm|addr_reg[5]~19\ $ (GND))) # (!\output_block_unit|output_block_wm|addr_reg\(6) & 
-- (!\output_block_unit|output_block_wm|addr_reg[5]~19\ & VCC))
-- \output_block_unit|output_block_wm|addr_reg[6]~21\ = CARRY((\output_block_unit|output_block_wm|addr_reg\(6) & !\output_block_unit|output_block_wm|addr_reg[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|output_block_wm|addr_reg\(6),
	datad => VCC,
	cin => \output_block_unit|output_block_wm|addr_reg[5]~19\,
	combout => \output_block_unit|output_block_wm|addr_reg[6]~20_combout\,
	cout => \output_block_unit|output_block_wm|addr_reg[6]~21\);

-- Location: LCFF_X35_Y20_N17
\output_block_unit|output_block_wm|addr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|addr_reg[6]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\,
	ena => \output_block_unit|output_block_wm|addr_reg[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|addr_reg\(6));

-- Location: LCCOMB_X36_Y20_N12
\intercon|adr_sig~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|adr_sig~1_combout\ = (\intercon|intercon_state.master_2_st~regout\ & (\tx_path_unit|wishbone_master_inst|addr_reg\(6))) # (!\intercon|intercon_state.master_2_st~regout\ & ((\output_block_unit|output_block_wm|addr_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_reg\(6),
	datab => \output_block_unit|output_block_wm|addr_reg\(6),
	datad => \intercon|intercon_state.master_2_st~regout\,
	combout => \intercon|adr_sig~1_combout\);

-- Location: LCCOMB_X37_Y20_N24
\rx_path_unit|wishbone_master_inst|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add1~10_combout\ = (\rx_path_unit|wishbone_master_inst|addr_reg\(5) & (!\rx_path_unit|wishbone_master_inst|Add1~9\)) # (!\rx_path_unit|wishbone_master_inst|addr_reg\(5) & ((\rx_path_unit|wishbone_master_inst|Add1~9\) # 
-- (GND)))
-- \rx_path_unit|wishbone_master_inst|Add1~11\ = CARRY((!\rx_path_unit|wishbone_master_inst|Add1~9\) # (!\rx_path_unit|wishbone_master_inst|addr_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|addr_reg\(5),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add1~9\,
	combout => \rx_path_unit|wishbone_master_inst|Add1~10_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add1~11\);

-- Location: LCFF_X42_Y20_N9
\rx_path_unit|mp_dec_inst|addr_blk[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|addr_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_blk\(5));

-- Location: LCFF_X41_Y20_N29
\rx_path_unit|mp_dec_inst|addr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|addr_blk\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_reg\(5));

-- Location: LCCOMB_X37_Y20_N8
\rx_path_unit|wishbone_master_inst|addr_reg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|addr_reg~19_combout\ = (\rx_path_unit|mp_dec_inst|mp_done~regout\ & ((\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & (\rx_path_unit|wishbone_master_inst|Add1~10_combout\)) # 
-- (!\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & ((\rx_path_unit|mp_dec_inst|addr_reg\(5)))))) # (!\rx_path_unit|mp_dec_inst|mp_done~regout\ & (((\rx_path_unit|wishbone_master_inst|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|mp_done~regout\,
	datab => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datac => \rx_path_unit|wishbone_master_inst|Add1~10_combout\,
	datad => \rx_path_unit|mp_dec_inst|addr_reg\(5),
	combout => \rx_path_unit|wishbone_master_inst|addr_reg~19_combout\);

-- Location: LCFF_X37_Y20_N9
\rx_path_unit|wishbone_master_inst|addr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|addr_reg~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|addr_reg[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|addr_reg\(5));

-- Location: LCCOMB_X37_Y20_N26
\rx_path_unit|wishbone_master_inst|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add1~12_combout\ = (\rx_path_unit|wishbone_master_inst|addr_reg\(6) & (\rx_path_unit|wishbone_master_inst|Add1~11\ $ (GND))) # (!\rx_path_unit|wishbone_master_inst|addr_reg\(6) & 
-- (!\rx_path_unit|wishbone_master_inst|Add1~11\ & VCC))
-- \rx_path_unit|wishbone_master_inst|Add1~13\ = CARRY((\rx_path_unit|wishbone_master_inst|addr_reg\(6) & !\rx_path_unit|wishbone_master_inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|wishbone_master_inst|addr_reg\(6),
	datad => VCC,
	cin => \rx_path_unit|wishbone_master_inst|Add1~11\,
	combout => \rx_path_unit|wishbone_master_inst|Add1~12_combout\,
	cout => \rx_path_unit|wishbone_master_inst|Add1~13\);

-- Location: LCCOMB_X42_Y20_N14
\rx_path_unit|mp_dec_inst|addr_blk[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|addr_blk[6]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(6),
	combout => \rx_path_unit|mp_dec_inst|addr_blk[6]~feeder_combout\);

-- Location: LCFF_X42_Y20_N15
\rx_path_unit|mp_dec_inst|addr_blk[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|addr_blk[6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|addr_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_blk\(6));

-- Location: LCFF_X41_Y20_N7
\rx_path_unit|mp_dec_inst|addr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|addr_blk\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_reg\(6));

-- Location: LCCOMB_X37_Y20_N30
\rx_path_unit|wishbone_master_inst|addr_reg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|addr_reg~18_combout\ = (\rx_path_unit|mp_dec_inst|mp_done~regout\ & ((\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & (\rx_path_unit|wishbone_master_inst|Add1~12_combout\)) # 
-- (!\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & ((\rx_path_unit|mp_dec_inst|addr_reg\(6)))))) # (!\rx_path_unit|mp_dec_inst|mp_done~regout\ & (\rx_path_unit|wishbone_master_inst|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|mp_done~regout\,
	datab => \rx_path_unit|wishbone_master_inst|Add1~12_combout\,
	datac => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|addr_reg\(6),
	combout => \rx_path_unit|wishbone_master_inst|addr_reg~18_combout\);

-- Location: LCFF_X37_Y20_N31
\rx_path_unit|wishbone_master_inst|addr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|addr_reg~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|addr_reg[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|addr_reg\(6));

-- Location: LCFF_X36_Y20_N13
\intercon|adr_sig[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|adr_sig~1_combout\,
	sdata => \rx_path_unit|wishbone_master_inst|addr_reg\(6),
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	sload => \intercon|intercon_state.master_1_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|adr_sig\(6));

-- Location: LCFF_X36_Y23_N7
\tx_path_unit|bus_to_enc_fsm_inst|addr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|adr_sig\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(6));

-- Location: LCFF_X24_Y23_N17
\tx_path_unit|tx_mpe_inst|addr_blk[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|addr_blk\(6));

-- Location: LCCOMB_X24_Y23_N12
\tx_path_unit|tx_mpe_inst|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector11~2_combout\ = (\tx_path_unit|tx_mpe_inst|Selector11~1_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector11~0_combout\) # ((\tx_path_unit|tx_mpe_inst|addr_blk\(6) & \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Selector11~1_combout\,
	datab => \tx_path_unit|tx_mpe_inst|Selector11~0_combout\,
	datac => \tx_path_unit|tx_mpe_inst|addr_blk\(6),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector11~2_combout\);

-- Location: LCFF_X24_Y23_N13
\tx_path_unit|tx_mpe_inst|dout[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector11~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|dout\(6));

-- Location: LCCOMB_X35_Y20_N18
\output_block_unit|output_block_wm|addr_reg[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \output_block_unit|output_block_wm|addr_reg[7]~22_combout\ = \output_block_unit|output_block_wm|addr_reg[6]~21\ $ (\output_block_unit|output_block_wm|addr_reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \output_block_unit|output_block_wm|addr_reg\(7),
	cin => \output_block_unit|output_block_wm|addr_reg[6]~21\,
	combout => \output_block_unit|output_block_wm|addr_reg[7]~22_combout\);

-- Location: LCFF_X35_Y20_N19
\output_block_unit|output_block_wm|addr_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \output_block_unit|output_block_wm|addr_reg[7]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \output_block_unit|output_block_wm|ram_addr_sig_proc~0_combout\,
	ena => \output_block_unit|output_block_wm|addr_reg[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \output_block_unit|output_block_wm|addr_reg\(7));

-- Location: LCCOMB_X36_Y20_N26
\intercon|adr_sig~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \intercon|adr_sig~0_combout\ = (\intercon|intercon_state.master_2_st~regout\ & (\tx_path_unit|wishbone_master_inst|addr_reg\(7))) # (!\intercon|intercon_state.master_2_st~regout\ & ((\output_block_unit|output_block_wm|addr_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|wishbone_master_inst|addr_reg\(7),
	datab => \output_block_unit|output_block_wm|addr_reg\(7),
	datad => \intercon|intercon_state.master_2_st~regout\,
	combout => \intercon|adr_sig~0_combout\);

-- Location: LCCOMB_X37_Y20_N28
\rx_path_unit|wishbone_master_inst|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|Add1~14_combout\ = \rx_path_unit|wishbone_master_inst|Add1~13\ $ (\rx_path_unit|wishbone_master_inst|addr_reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|wishbone_master_inst|addr_reg\(7),
	cin => \rx_path_unit|wishbone_master_inst|Add1~13\,
	combout => \rx_path_unit|wishbone_master_inst|Add1~14_combout\);

-- Location: LCCOMB_X42_Y20_N12
\rx_path_unit|mp_dec_inst|addr_blk[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|addr_blk[7]~feeder_combout\ = \rx_path_unit|uart_rx_inst|dout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rx_path_unit|uart_rx_inst|dout\(7),
	combout => \rx_path_unit|mp_dec_inst|addr_blk[7]~feeder_combout\);

-- Location: LCFF_X42_Y20_N13
\rx_path_unit|mp_dec_inst|addr_blk[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|addr_blk[7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|mp_dec_inst|addr_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_blk\(7));

-- Location: LCFF_X41_Y20_N9
\rx_path_unit|mp_dec_inst|addr_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|mp_dec_inst|addr_blk\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|tx_regs~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|addr_reg\(7));

-- Location: LCCOMB_X37_Y20_N12
\rx_path_unit|wishbone_master_inst|addr_reg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|wishbone_master_inst|addr_reg~17_combout\ = (\rx_path_unit|mp_dec_inst|mp_done~regout\ & ((\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & (\rx_path_unit|wishbone_master_inst|Add1~14_combout\)) # 
-- (!\rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\ & ((\rx_path_unit|mp_dec_inst|addr_reg\(7)))))) # (!\rx_path_unit|mp_dec_inst|mp_done~regout\ & (\rx_path_unit|wishbone_master_inst|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|mp_done~regout\,
	datab => \rx_path_unit|wishbone_master_inst|Add1~14_combout\,
	datac => \rx_path_unit|wishbone_master_inst|wm_state.idle_st~regout\,
	datad => \rx_path_unit|mp_dec_inst|addr_reg\(7),
	combout => \rx_path_unit|wishbone_master_inst|addr_reg~17_combout\);

-- Location: LCFF_X37_Y20_N13
\rx_path_unit|wishbone_master_inst|addr_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|wishbone_master_inst|addr_reg~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|wishbone_master_inst|addr_reg[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|wishbone_master_inst|addr_reg\(7));

-- Location: LCFF_X36_Y20_N27
\intercon|adr_sig[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \intercon|adr_sig~0_combout\,
	sdata => \rx_path_unit|wishbone_master_inst|addr_reg\(7),
	aclr => \reset~clkctrl_outclk\,
	sclr => \intercon|ALT_INV_intercon_state.idle_st~regout\,
	sload => \intercon|intercon_state.master_1_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \intercon|adr_sig\(7));

-- Location: LCFF_X36_Y23_N9
\tx_path_unit|bus_to_enc_fsm_inst|addr_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \intercon|adr_sig\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(7));

-- Location: LCCOMB_X24_Y23_N10
\tx_path_unit|tx_mpe_inst|addr_blk[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|addr_blk[7]~feeder_combout\ = \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|bus_to_enc_fsm_inst|addr_reg\(7),
	combout => \tx_path_unit|tx_mpe_inst|addr_blk[7]~feeder_combout\);

-- Location: LCFF_X24_Y23_N11
\tx_path_unit|tx_mpe_inst|addr_blk[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|addr_blk[7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|len_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|addr_blk\(7));

-- Location: LCCOMB_X24_Y22_N28
\tx_path_unit|tx_mpe_inst|data_crc[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|data_crc[7]~4_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & (\tx_path_unit|tx_mpe_inst|len_blk\(7))) # (!\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\ & ((\tx_path_unit|tx_mpe_inst|addr_blk\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|len_blk\(7),
	datab => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|addr_blk\(7),
	combout => \tx_path_unit|tx_mpe_inst|data_crc[7]~4_combout\);

-- Location: LCCOMB_X29_Y22_N18
\tx_path_unit|tx_ram_inst|ram_data~25feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data~25feeder_combout\ = \intercon|DAT_I_M1[7]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|DAT_I_M1[7]~34_combout\,
	combout => \tx_path_unit|tx_ram_inst|ram_data~25feeder_combout\);

-- Location: LCFF_X29_Y22_N19
\tx_path_unit|tx_ram_inst|ram_data~25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data~25feeder_combout\,
	ena => \tx_path_unit|tx_ram_inst|ram_data~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data~25_regout\);

-- Location: LCCOMB_X28_Y21_N0
\tx_path_unit|tx_ram_inst|data_out[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|data_out[7]~7_combout\ = (\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & (\tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a7\)) # (!\tx_path_unit|tx_ram_inst|ram_data~17_regout\ & 
-- ((\tx_path_unit|tx_ram_inst|ram_data~25_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|ram_data~17_regout\,
	datab => \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a7\,
	datad => \tx_path_unit|tx_ram_inst|ram_data~25_regout\,
	combout => \tx_path_unit|tx_ram_inst|data_out[7]~7_combout\);

-- Location: LCCOMB_X28_Y21_N20
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[24]~feeder_combout\ = \intercon|DAT_I_M1[7]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intercon|DAT_I_M1[7]~34_combout\,
	combout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[24]~feeder_combout\);

-- Location: LCFF_X28_Y21_N21
\tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(24));

-- Location: LCFF_X28_Y21_N1
\tx_path_unit|tx_ram_inst|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_ram_inst|data_out[7]~7_combout\,
	sdata => \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass\(24),
	sload => \tx_path_unit|tx_ram_inst|ram_data~31_combout\,
	ena => \tx_path_unit|tx_mpe_inst|read_addr_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_ram_inst|data_out\(7));

-- Location: LCFF_X24_Y22_N29
\tx_path_unit|tx_mpe_inst|data_crc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|data_crc[7]~4_combout\,
	sdata => \tx_path_unit|tx_ram_inst|data_out\(7),
	aclr => \reset~clkctrl_outclk\,
	sclr => \tx_path_unit|tx_mpe_inst|data_crc[7]~18_combout\,
	sload => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|data_crc\(7));

-- Location: LCCOMB_X24_Y22_N20
\tx_path_unit|tx_crc_inst|crc_r~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_crc_inst|crc_r~5_combout\ = (\tx_path_unit|tx_mpe_inst|reset_crc~regout\ & (\tx_path_unit|tx_mpe_inst|data_crc\(7) $ (\tx_path_unit|tx_crc_inst|crc_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_mpe_inst|data_crc\(7),
	datac => \tx_path_unit|tx_crc_inst|crc_r\(7),
	datad => \tx_path_unit|tx_mpe_inst|reset_crc~regout\,
	combout => \tx_path_unit|tx_crc_inst|crc_r~5_combout\);

-- Location: LCFF_X24_Y22_N21
\tx_path_unit|tx_crc_inst|crc_r[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_crc_inst|crc_r~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_crc_inst|crc_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_crc_inst|crc_r\(7));

-- Location: LCCOMB_X25_Y22_N14
\tx_path_unit|tx_mpe_inst|crc_blk~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|crc_blk~8_combout\ = (!\tx_path_unit|tx_crc_inst|crc_r\(7) & \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_crc_inst|crc_r\(7),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|crc_blk~8_combout\);

-- Location: LCFF_X25_Y22_N15
\tx_path_unit|tx_mpe_inst|crc_blk[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|crc_blk~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|crc_blk[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|crc_blk\(7));

-- Location: LCCOMB_X25_Y22_N24
\tx_path_unit|tx_mpe_inst|Selector10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector10~3_combout\ = (\tx_path_unit|tx_mpe_inst|len_blk\(7) & ((\tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\) # ((\tx_path_unit|tx_mpe_inst|crc_blk\(7) & \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|len_blk\(7) & (\tx_path_unit|tx_mpe_inst|crc_blk\(7) & (\tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|len_blk\(7),
	datab => \tx_path_unit|tx_mpe_inst|crc_blk\(7),
	datac => \tx_path_unit|tx_mpe_inst|cur_st.crc_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|cur_st.len_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector10~3_combout\);

-- Location: LCCOMB_X24_Y22_N2
\tx_path_unit|tx_mpe_inst|Selector10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector10~5_combout\ = (\tx_path_unit|tx_mpe_inst|Selector10~3_combout\) # ((\tx_path_unit|tx_ram_inst|data_out\(7) & (\tx_path_unit|tx_ram_inst|dout_valid~regout\ & \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_ram_inst|data_out\(7),
	datab => \tx_path_unit|tx_ram_inst|dout_valid~regout\,
	datac => \tx_path_unit|tx_mpe_inst|cur_st.data_st~regout\,
	datad => \tx_path_unit|tx_mpe_inst|Selector10~3_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector10~5_combout\);

-- Location: LCCOMB_X24_Y23_N28
\tx_path_unit|tx_mpe_inst|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector10~2_combout\ = (\tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\ & ((\tx_path_unit|tx_mpe_inst|eof_blk\(0)) # ((\tx_path_unit|tx_mpe_inst|addr_blk\(7) & \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\)))) # 
-- (!\tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\ & (((\tx_path_unit|tx_mpe_inst|addr_blk\(7) & \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|cur_st.eof_st~regout\,
	datab => \tx_path_unit|tx_mpe_inst|eof_blk\(0),
	datac => \tx_path_unit|tx_mpe_inst|addr_blk\(7),
	datad => \tx_path_unit|tx_mpe_inst|cur_st.addr_st~regout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector10~2_combout\);

-- Location: LCCOMB_X24_Y23_N24
\tx_path_unit|tx_mpe_inst|Selector10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_mpe_inst|Selector10~4_combout\ = (\tx_path_unit|tx_mpe_inst|Selector10~5_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector10~2_combout\) # ((\tx_path_unit|tx_mpe_inst|Selector17~2_combout\ & \tx_path_unit|tx_mpe_inst|dout\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_mpe_inst|Selector17~2_combout\,
	datab => \tx_path_unit|tx_mpe_inst|Selector10~5_combout\,
	datac => \tx_path_unit|tx_mpe_inst|dout\(7),
	datad => \tx_path_unit|tx_mpe_inst|Selector10~2_combout\,
	combout => \tx_path_unit|tx_mpe_inst|Selector10~4_combout\);

-- Location: LCFF_X24_Y23_N25
\tx_path_unit|tx_mpe_inst|dout[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_mpe_inst|Selector10~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_mpe_inst|ALT_INV_fsm_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_mpe_inst|dout\(7));

-- Location: LCCOMB_X24_Y19_N28
\tx_path_unit|tx_fifo_inst|mem~15feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem~15feeder_combout\ = \tx_path_unit|tx_mpe_inst|dout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|dout\(1),
	combout => \tx_path_unit|tx_fifo_inst|mem~15feeder_combout\);

-- Location: LCFF_X24_Y19_N29
\tx_path_unit|tx_fifo_inst|mem~15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|mem~15feeder_combout\,
	ena => \tx_path_unit|tx_fifo_inst|mem~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem~15_regout\);

-- Location: LCCOMB_X25_Y19_N18
\tx_path_unit|tx_fifo_inst|dout[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|dout[1]~1_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a1\)) # (!\output_block_unit|fifo|mem~24_regout\ & ((\tx_path_unit|tx_fifo_inst|mem~15_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \output_block_unit|fifo|mem~24_regout\,
	datab => \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a1\,
	datad => \tx_path_unit|tx_fifo_inst|mem~15_regout\,
	combout => \tx_path_unit|tx_fifo_inst|dout[1]~1_combout\);

-- Location: LCCOMB_X24_Y19_N26
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[10]~feeder_combout\ = \tx_path_unit|tx_mpe_inst|dout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|dout\(1),
	combout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[10]~feeder_combout\);

-- Location: LCFF_X24_Y19_N27
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(10));

-- Location: LCFF_X25_Y19_N19
\tx_path_unit|tx_fifo_inst|dout[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|dout[1]~1_combout\,
	sdata => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(10),
	sload => \tx_path_unit|tx_fifo_inst|mem~24_combout\,
	ena => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|dout\(1));

-- Location: LCFF_X24_Y19_N5
\tx_path_unit|tx_fifo_inst|mem~16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_mpe_inst|dout\(2),
	sload => VCC,
	ena => \tx_path_unit|tx_fifo_inst|mem~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem~16_regout\);

-- Location: LCCOMB_X25_Y19_N12
\tx_path_unit|tx_fifo_inst|dout[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|dout[2]~2_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a2\)) # (!\output_block_unit|fifo|mem~24_regout\ & ((\tx_path_unit|tx_fifo_inst|mem~16_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a2\,
	datab => \tx_path_unit|tx_fifo_inst|mem~16_regout\,
	datad => \output_block_unit|fifo|mem~24_regout\,
	combout => \tx_path_unit|tx_fifo_inst|dout[2]~2_combout\);

-- Location: LCFF_X24_Y19_N7
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \tx_path_unit|tx_mpe_inst|dout\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(11));

-- Location: LCFF_X25_Y19_N13
\tx_path_unit|tx_fifo_inst|dout[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|dout[2]~2_combout\,
	sdata => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(11),
	sload => \tx_path_unit|tx_fifo_inst|mem~24_combout\,
	ena => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|dout\(2));

-- Location: LCCOMB_X25_Y19_N2
\tx_path_unit|tx_fifo_inst|dout[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|dout[3]~3_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a3\))) # (!\output_block_unit|fifo|mem~24_regout\ & (\tx_path_unit|tx_fifo_inst|mem~17_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|mem~17_regout\,
	datab => \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a3\,
	datad => \output_block_unit|fifo|mem~24_regout\,
	combout => \tx_path_unit|tx_fifo_inst|dout[3]~3_combout\);

-- Location: LCCOMB_X24_Y19_N30
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[12]~feeder_combout\ = \tx_path_unit|tx_mpe_inst|dout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|dout\(3),
	combout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[12]~feeder_combout\);

-- Location: LCFF_X24_Y19_N31
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(12));

-- Location: LCFF_X25_Y19_N3
\tx_path_unit|tx_fifo_inst|dout[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|dout[3]~3_combout\,
	sdata => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(12),
	sload => \tx_path_unit|tx_fifo_inst|mem~24_combout\,
	ena => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|dout\(3));

-- Location: LCCOMB_X24_Y19_N24
\tx_path_unit|tx_fifo_inst|mem~18feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem~18feeder_combout\ = \tx_path_unit|tx_mpe_inst|dout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|dout\(4),
	combout => \tx_path_unit|tx_fifo_inst|mem~18feeder_combout\);

-- Location: LCFF_X24_Y19_N25
\tx_path_unit|tx_fifo_inst|mem~18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|mem~18feeder_combout\,
	ena => \tx_path_unit|tx_fifo_inst|mem~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem~18_regout\);

-- Location: LCCOMB_X25_Y19_N20
\tx_path_unit|tx_fifo_inst|dout[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|dout[4]~4_combout\ = (\output_block_unit|fifo|mem~24_regout\ & (\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a4\)) # (!\output_block_unit|fifo|mem~24_regout\ & ((\tx_path_unit|tx_fifo_inst|mem~18_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a4\,
	datab => \tx_path_unit|tx_fifo_inst|mem~18_regout\,
	datad => \output_block_unit|fifo|mem~24_regout\,
	combout => \tx_path_unit|tx_fifo_inst|dout[4]~4_combout\);

-- Location: LCCOMB_X24_Y19_N2
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[13]~feeder_combout\ = \tx_path_unit|tx_mpe_inst|dout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_mpe_inst|dout\(4),
	combout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[13]~feeder_combout\);

-- Location: LCFF_X24_Y19_N3
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(13));

-- Location: LCFF_X25_Y19_N21
\tx_path_unit|tx_fifo_inst|dout[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|dout[4]~4_combout\,
	sdata => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(13),
	sload => \tx_path_unit|tx_fifo_inst|mem~24_combout\,
	ena => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|dout\(4));

-- Location: LCCOMB_X25_Y19_N28
\tx_path_unit|tx_fifo_inst|dout[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|dout[6]~6_combout\ = (\output_block_unit|fifo|mem~24_regout\ & ((\tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a6\))) # (!\output_block_unit|fifo|mem~24_regout\ & (\tx_path_unit|tx_fifo_inst|mem~20_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|mem~20_regout\,
	datab => \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a6\,
	datad => \output_block_unit|fifo|mem~24_regout\,
	combout => \tx_path_unit|tx_fifo_inst|dout[6]~6_combout\);

-- Location: LCCOMB_X25_Y19_N14
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[15]~feeder_combout\ = \tx_path_unit|tx_mpe_inst|dout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tx_path_unit|tx_mpe_inst|dout\(6),
	combout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[15]~feeder_combout\);

-- Location: LCFF_X25_Y19_N15
\tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(15));

-- Location: LCFF_X25_Y19_N29
\tx_path_unit|tx_fifo_inst|dout[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_fifo_inst|dout[6]~6_combout\,
	sdata => \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass\(15),
	sload => \tx_path_unit|tx_fifo_inst|mem~24_combout\,
	ena => \tx_path_unit|tx_uart_inst|fifo_rd_en~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_fifo_inst|dout\(6));

-- Location: LCCOMB_X29_Y19_N2
\tx_path_unit|tx_uart_inst|sr~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sr~9_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & ((\tx_path_unit|tx_fifo_inst|dout\(6)))) # (!\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & (\tx_path_unit|tx_uart_inst|sr\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|sr\(8),
	datab => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datac => \tx_path_unit|tx_fifo_inst|dout\(6),
	combout => \tx_path_unit|tx_uart_inst|sr~9_combout\);

-- Location: LCCOMB_X28_Y19_N0
\tx_path_unit|tx_uart_inst|sr[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sr[4]~3_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & (\tx_path_unit|tx_fifo_inst|dout_valid~regout\)) # (!\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & 
-- (((\tx_path_unit|tx_uart_inst|uart_clk~regout\ & \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datab => \tx_path_unit|tx_fifo_inst|dout_valid~regout\,
	datac => \tx_path_unit|tx_uart_inst|uart_clk~regout\,
	datad => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\,
	combout => \tx_path_unit|tx_uart_inst|sr[4]~3_combout\);

-- Location: LCFF_X29_Y19_N3
\tx_path_unit|tx_uart_inst|sr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sr~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|sr[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sr\(7));

-- Location: LCCOMB_X29_Y19_N12
\tx_path_unit|tx_uart_inst|sr~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sr~8_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & (\tx_path_unit|tx_fifo_inst|dout\(5))) # (!\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & ((\tx_path_unit|tx_uart_inst|sr\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_fifo_inst|dout\(5),
	datab => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datad => \tx_path_unit|tx_uart_inst|sr\(7),
	combout => \tx_path_unit|tx_uart_inst|sr~8_combout\);

-- Location: LCFF_X29_Y19_N13
\tx_path_unit|tx_uart_inst|sr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sr~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|sr[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sr\(6));

-- Location: LCCOMB_X29_Y19_N18
\tx_path_unit|tx_uart_inst|sr~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sr~7_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & (\tx_path_unit|tx_fifo_inst|dout\(4))) # (!\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & ((\tx_path_unit|tx_uart_inst|sr\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datac => \tx_path_unit|tx_fifo_inst|dout\(4),
	datad => \tx_path_unit|tx_uart_inst|sr\(6),
	combout => \tx_path_unit|tx_uart_inst|sr~7_combout\);

-- Location: LCFF_X29_Y19_N19
\tx_path_unit|tx_uart_inst|sr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sr~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|sr[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sr\(5));

-- Location: LCCOMB_X29_Y19_N0
\tx_path_unit|tx_uart_inst|sr~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sr~6_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & (\tx_path_unit|tx_fifo_inst|dout\(3))) # (!\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & ((\tx_path_unit|tx_uart_inst|sr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datac => \tx_path_unit|tx_fifo_inst|dout\(3),
	datad => \tx_path_unit|tx_uart_inst|sr\(5),
	combout => \tx_path_unit|tx_uart_inst|sr~6_combout\);

-- Location: LCFF_X29_Y19_N1
\tx_path_unit|tx_uart_inst|sr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sr~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|sr[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sr\(4));

-- Location: LCCOMB_X29_Y19_N10
\tx_path_unit|tx_uart_inst|sr~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sr~5_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & (\tx_path_unit|tx_fifo_inst|dout\(2))) # (!\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & ((\tx_path_unit|tx_uart_inst|sr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datac => \tx_path_unit|tx_fifo_inst|dout\(2),
	datad => \tx_path_unit|tx_uart_inst|sr\(4),
	combout => \tx_path_unit|tx_uart_inst|sr~5_combout\);

-- Location: LCFF_X29_Y19_N11
\tx_path_unit|tx_uart_inst|sr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sr~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|sr[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sr\(3));

-- Location: LCCOMB_X29_Y19_N28
\tx_path_unit|tx_uart_inst|sr~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sr~4_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & (\tx_path_unit|tx_fifo_inst|dout\(1))) # (!\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & ((\tx_path_unit|tx_uart_inst|sr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datac => \tx_path_unit|tx_fifo_inst|dout\(1),
	datad => \tx_path_unit|tx_uart_inst|sr\(3),
	combout => \tx_path_unit|tx_uart_inst|sr~4_combout\);

-- Location: LCFF_X29_Y19_N29
\tx_path_unit|tx_uart_inst|sr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sr~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|sr[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sr\(2));

-- Location: LCCOMB_X29_Y19_N6
\tx_path_unit|tx_uart_inst|sr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sr~2_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & (\tx_path_unit|tx_fifo_inst|dout\(0))) # (!\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & ((\tx_path_unit|tx_uart_inst|sr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datac => \tx_path_unit|tx_fifo_inst|dout\(0),
	datad => \tx_path_unit|tx_uart_inst|sr\(2),
	combout => \tx_path_unit|tx_uart_inst|sr~2_combout\);

-- Location: LCFF_X29_Y19_N7
\tx_path_unit|tx_uart_inst|sr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sr~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|sr[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sr\(1));

-- Location: LCCOMB_X29_Y19_N24
\tx_path_unit|tx_uart_inst|sr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sr~0_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\) # (!\tx_path_unit|tx_uart_inst|sr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datad => \tx_path_unit|tx_uart_inst|sr\(1),
	combout => \tx_path_unit|tx_uart_inst|sr~0_combout\);

-- Location: LCCOMB_X28_Y19_N14
\tx_path_unit|tx_uart_inst|sr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|sr~1_combout\ = (\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & (\tx_path_unit|tx_fifo_inst|dout_valid~regout\)) # (!\tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\ & (((\tx_path_unit|tx_uart_inst|uart_clk~regout\ & 
-- \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST~regout\,
	datab => \tx_path_unit|tx_fifo_inst|dout_valid~regout\,
	datac => \tx_path_unit|tx_uart_inst|uart_clk~regout\,
	datad => \tx_path_unit|tx_uart_inst|cur_st.TX_ST~regout\,
	combout => \tx_path_unit|tx_uart_inst|sr~1_combout\);

-- Location: LCFF_X29_Y19_N25
\tx_path_unit|tx_uart_inst|sr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|sr~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \tx_path_unit|tx_uart_inst|sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|sr\(0));

-- Location: LCCOMB_X25_Y19_N4
\tx_path_unit|tx_uart_inst|dout~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tx_path_unit|tx_uart_inst|dout~feeder_combout\ = \tx_path_unit|tx_uart_inst|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tx_path_unit|tx_uart_inst|sr\(0),
	combout => \tx_path_unit|tx_uart_inst|dout~feeder_combout\);

-- Location: LCFF_X25_Y19_N5
\tx_path_unit|tx_uart_inst|dout\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \tx_path_unit|tx_uart_inst|dout~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tx_path_unit|tx_uart_inst|dout~regout\);

-- Location: LCCOMB_X45_Y20_N12
\rx_path_unit|mp_dec_inst|crc_reset_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|crc_reset_proc~0_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\) # (!\rx_path_unit|uart_rx_inst|valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\,
	datad => \rx_path_unit|uart_rx_inst|valid~regout\,
	combout => \rx_path_unit|mp_dec_inst|crc_reset_proc~0_combout\);

-- Location: LCFF_X45_Y20_N13
\rx_path_unit|mp_dec_inst|reset_crc\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|crc_reset_proc~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|reset_crc~regout\);

-- Location: LCCOMB_X45_Y20_N30
\rx_path_unit|mp_dec_inst|crc_data_valid_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\ = (!\rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\ & (!\rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\ & (\rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\ & 
-- \rx_path_unit|uart_rx_inst|valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\,
	datab => \rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\,
	datac => \rx_path_unit|mp_dec_inst|cur_st.sof_st~regout\,
	datad => \rx_path_unit|uart_rx_inst|valid~regout\,
	combout => \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\);

-- Location: LCCOMB_X44_Y20_N22
\rx_path_unit|mp_dec_inst|data_crc~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|data_crc~5_combout\ = (\rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\ & \rx_path_unit|uart_rx_inst|dout\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout\(5),
	combout => \rx_path_unit|mp_dec_inst|data_crc~5_combout\);

-- Location: LCFF_X44_Y20_N23
\rx_path_unit|mp_dec_inst|data_crc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|data_crc~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|data_crc\(5));

-- Location: LCCOMB_X44_Y20_N20
\rx_path_unit|crc_gen_inst|crc_r~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|crc_gen_inst|crc_r~3_combout\ = (\rx_path_unit|mp_dec_inst|reset_crc~regout\ & (\rx_path_unit|crc_gen_inst|crc_r\(5) $ (\rx_path_unit|mp_dec_inst|data_crc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|reset_crc~regout\,
	datac => \rx_path_unit|crc_gen_inst|crc_r\(5),
	datad => \rx_path_unit|mp_dec_inst|data_crc\(5),
	combout => \rx_path_unit|crc_gen_inst|crc_r~3_combout\);

-- Location: LCFF_X45_Y20_N31
\rx_path_unit|mp_dec_inst|data_crc_val\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|data_crc_val~regout\);

-- Location: LCCOMB_X45_Y20_N24
\rx_path_unit|crc_gen_inst|crc_r[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|crc_gen_inst|crc_r[3]~0_combout\ = (\rx_path_unit|mp_dec_inst|data_crc_val~regout\) # (!\rx_path_unit|mp_dec_inst|reset_crc~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|data_crc_val~regout\,
	datad => \rx_path_unit|mp_dec_inst|reset_crc~regout\,
	combout => \rx_path_unit|crc_gen_inst|crc_r[3]~0_combout\);

-- Location: LCFF_X44_Y20_N21
\rx_path_unit|crc_gen_inst|crc_r[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|crc_gen_inst|crc_r~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|crc_gen_inst|crc_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|crc_gen_inst|crc_r\(5));

-- Location: LCCOMB_X45_Y20_N18
\rx_path_unit|mp_dec_inst|crc_blk[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|crc_blk[7]~0_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\ & \rx_path_unit|uart_rx_inst|valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\,
	datad => \rx_path_unit|uart_rx_inst|valid~regout\,
	combout => \rx_path_unit|mp_dec_inst|crc_blk[7]~0_combout\);

-- Location: LCFF_X43_Y20_N1
\rx_path_unit|mp_dec_inst|crc_blk[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|crc_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|crc_blk\(5));

-- Location: LCCOMB_X44_Y20_N12
\rx_path_unit|mp_dec_inst|data_crc~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|data_crc~4_combout\ = (\rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\ & \rx_path_unit|uart_rx_inst|dout\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\,
	datad => \rx_path_unit|uart_rx_inst|dout\(4),
	combout => \rx_path_unit|mp_dec_inst|data_crc~4_combout\);

-- Location: LCFF_X44_Y20_N13
\rx_path_unit|mp_dec_inst|data_crc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|data_crc~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|data_crc\(4));

-- Location: LCCOMB_X44_Y20_N24
\rx_path_unit|crc_gen_inst|crc_c[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|crc_gen_inst|crc_c\(4) = \rx_path_unit|mp_dec_inst|data_crc\(4) $ (((\rx_path_unit|mp_dec_inst|reset_crc~regout\ & \rx_path_unit|crc_gen_inst|crc_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|reset_crc~regout\,
	datac => \rx_path_unit|crc_gen_inst|crc_r\(4),
	datad => \rx_path_unit|mp_dec_inst|data_crc\(4),
	combout => \rx_path_unit|crc_gen_inst|crc_c\(4));

-- Location: LCFF_X44_Y20_N25
\rx_path_unit|crc_gen_inst|crc_r[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|crc_gen_inst|crc_c\(4),
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|mp_dec_inst|ALT_INV_reset_crc~regout\,
	ena => \rx_path_unit|crc_gen_inst|crc_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|crc_gen_inst|crc_r\(4));

-- Location: LCCOMB_X43_Y20_N0
\rx_path_unit|mp_dec_inst|Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal4~2_combout\ = (\rx_path_unit|mp_dec_inst|crc_blk\(4) & (\rx_path_unit|crc_gen_inst|crc_r\(4) & (\rx_path_unit|crc_gen_inst|crc_r\(5) $ (\rx_path_unit|mp_dec_inst|crc_blk\(5))))) # (!\rx_path_unit|mp_dec_inst|crc_blk\(4) & 
-- (!\rx_path_unit|crc_gen_inst|crc_r\(4) & (\rx_path_unit|crc_gen_inst|crc_r\(5) $ (\rx_path_unit|mp_dec_inst|crc_blk\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|crc_blk\(4),
	datab => \rx_path_unit|crc_gen_inst|crc_r\(5),
	datac => \rx_path_unit|mp_dec_inst|crc_blk\(5),
	datad => \rx_path_unit|crc_gen_inst|crc_r\(4),
	combout => \rx_path_unit|mp_dec_inst|Equal4~2_combout\);

-- Location: LCFF_X43_Y20_N5
\rx_path_unit|mp_dec_inst|crc_blk[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|crc_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|crc_blk\(7));

-- Location: LCFF_X43_Y20_N15
\rx_path_unit|mp_dec_inst|crc_blk[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|crc_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|crc_blk\(6));

-- Location: LCCOMB_X44_Y20_N6
\rx_path_unit|mp_dec_inst|data_crc~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|data_crc~7_combout\ = (\rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\ & \rx_path_unit|uart_rx_inst|dout\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout\(7),
	combout => \rx_path_unit|mp_dec_inst|data_crc~7_combout\);

-- Location: LCFF_X44_Y20_N7
\rx_path_unit|mp_dec_inst|data_crc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|data_crc~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|data_crc\(7));

-- Location: LCCOMB_X44_Y20_N28
\rx_path_unit|crc_gen_inst|crc_r~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|crc_gen_inst|crc_r~5_combout\ = (\rx_path_unit|mp_dec_inst|reset_crc~regout\ & (\rx_path_unit|crc_gen_inst|crc_r\(7) $ (\rx_path_unit|mp_dec_inst|data_crc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|reset_crc~regout\,
	datac => \rx_path_unit|crc_gen_inst|crc_r\(7),
	datad => \rx_path_unit|mp_dec_inst|data_crc\(7),
	combout => \rx_path_unit|crc_gen_inst|crc_r~5_combout\);

-- Location: LCFF_X44_Y20_N29
\rx_path_unit|crc_gen_inst|crc_r[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|crc_gen_inst|crc_r~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|crc_gen_inst|crc_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|crc_gen_inst|crc_r\(7));

-- Location: LCCOMB_X43_Y20_N14
\rx_path_unit|mp_dec_inst|Equal4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal4~3_combout\ = (\rx_path_unit|crc_gen_inst|crc_r\(6) & (!\rx_path_unit|mp_dec_inst|crc_blk\(6) & (\rx_path_unit|mp_dec_inst|crc_blk\(7) $ (\rx_path_unit|crc_gen_inst|crc_r\(7))))) # (!\rx_path_unit|crc_gen_inst|crc_r\(6) & 
-- (\rx_path_unit|mp_dec_inst|crc_blk\(6) & (\rx_path_unit|mp_dec_inst|crc_blk\(7) $ (\rx_path_unit|crc_gen_inst|crc_r\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|crc_gen_inst|crc_r\(6),
	datab => \rx_path_unit|mp_dec_inst|crc_blk\(7),
	datac => \rx_path_unit|mp_dec_inst|crc_blk\(6),
	datad => \rx_path_unit|crc_gen_inst|crc_r\(7),
	combout => \rx_path_unit|mp_dec_inst|Equal4~3_combout\);

-- Location: LCCOMB_X44_Y20_N14
\rx_path_unit|crc_gen_inst|crc_r~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|crc_gen_inst|crc_r~2_combout\ = (\rx_path_unit|mp_dec_inst|reset_crc~regout\ & (\rx_path_unit|mp_dec_inst|data_crc\(3) $ (\rx_path_unit|crc_gen_inst|crc_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|data_crc\(3),
	datab => \rx_path_unit|mp_dec_inst|reset_crc~regout\,
	datac => \rx_path_unit|crc_gen_inst|crc_r\(3),
	combout => \rx_path_unit|crc_gen_inst|crc_r~2_combout\);

-- Location: LCFF_X44_Y20_N15
\rx_path_unit|crc_gen_inst|crc_r[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|crc_gen_inst|crc_r~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|crc_gen_inst|crc_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|crc_gen_inst|crc_r\(3));

-- Location: LCFF_X43_Y20_N29
\rx_path_unit|mp_dec_inst|crc_blk[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \rx_path_unit|uart_rx_inst|dout\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \rx_path_unit|mp_dec_inst|crc_blk[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|crc_blk\(3));

-- Location: LCCOMB_X44_Y20_N10
\rx_path_unit|mp_dec_inst|data_crc~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|data_crc~2_combout\ = (\rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\ & \rx_path_unit|uart_rx_inst|dout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0_combout\,
	datac => \rx_path_unit|uart_rx_inst|dout\(2),
	combout => \rx_path_unit|mp_dec_inst|data_crc~2_combout\);

-- Location: LCFF_X44_Y20_N11
\rx_path_unit|mp_dec_inst|data_crc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|data_crc~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|data_crc\(2));

-- Location: LCCOMB_X44_Y20_N30
\rx_path_unit|crc_gen_inst|crc_c[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|crc_gen_inst|crc_c\(2) = \rx_path_unit|mp_dec_inst|data_crc\(2) $ (((\rx_path_unit|mp_dec_inst|reset_crc~regout\ & \rx_path_unit|crc_gen_inst|crc_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rx_path_unit|mp_dec_inst|reset_crc~regout\,
	datac => \rx_path_unit|crc_gen_inst|crc_r\(2),
	datad => \rx_path_unit|mp_dec_inst|data_crc\(2),
	combout => \rx_path_unit|crc_gen_inst|crc_c\(2));

-- Location: LCFF_X44_Y20_N31
\rx_path_unit|crc_gen_inst|crc_r[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|crc_gen_inst|crc_c\(2),
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|mp_dec_inst|ALT_INV_reset_crc~regout\,
	ena => \rx_path_unit|crc_gen_inst|crc_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|crc_gen_inst|crc_r\(2));

-- Location: LCCOMB_X43_Y20_N28
\rx_path_unit|mp_dec_inst|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal4~1_combout\ = (\rx_path_unit|mp_dec_inst|crc_blk\(2) & (\rx_path_unit|crc_gen_inst|crc_r\(2) & (\rx_path_unit|crc_gen_inst|crc_r\(3) $ (\rx_path_unit|mp_dec_inst|crc_blk\(3))))) # (!\rx_path_unit|mp_dec_inst|crc_blk\(2) & 
-- (!\rx_path_unit|crc_gen_inst|crc_r\(2) & (\rx_path_unit|crc_gen_inst|crc_r\(3) $ (\rx_path_unit|mp_dec_inst|crc_blk\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|crc_blk\(2),
	datab => \rx_path_unit|crc_gen_inst|crc_r\(3),
	datac => \rx_path_unit|mp_dec_inst|crc_blk\(3),
	datad => \rx_path_unit|crc_gen_inst|crc_r\(2),
	combout => \rx_path_unit|mp_dec_inst|Equal4~1_combout\);

-- Location: LCCOMB_X43_Y20_N18
\rx_path_unit|mp_dec_inst|Equal4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|Equal4~4_combout\ = (\rx_path_unit|mp_dec_inst|Equal4~0_combout\ & (\rx_path_unit|mp_dec_inst|Equal4~2_combout\ & (\rx_path_unit|mp_dec_inst|Equal4~3_combout\ & \rx_path_unit|mp_dec_inst|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|Equal4~0_combout\,
	datab => \rx_path_unit|mp_dec_inst|Equal4~2_combout\,
	datac => \rx_path_unit|mp_dec_inst|Equal4~3_combout\,
	datad => \rx_path_unit|mp_dec_inst|Equal4~1_combout\,
	combout => \rx_path_unit|mp_dec_inst|Equal4~4_combout\);

-- Location: LCCOMB_X45_Y20_N10
\rx_path_unit|mp_dec_inst|req_crc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|req_crc~0_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\ & \rx_path_unit|mp_dec_inst|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.crc_st~regout\,
	datac => \rx_path_unit|mp_dec_inst|Equal1~0_combout\,
	combout => \rx_path_unit|mp_dec_inst|req_crc~0_combout\);

-- Location: LCFF_X45_Y20_N11
\rx_path_unit|mp_dec_inst|req_crc\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|req_crc~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sclr => \rx_path_unit|uart_rx_inst|ALT_INV_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|req_crc~regout\);

-- Location: LCCOMB_X44_Y20_N18
\rx_path_unit|crc_gen_inst|crc_valid~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|crc_gen_inst|crc_valid~feeder_combout\ = \rx_path_unit|mp_dec_inst|req_crc~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx_path_unit|mp_dec_inst|req_crc~regout\,
	combout => \rx_path_unit|crc_gen_inst|crc_valid~feeder_combout\);

-- Location: LCFF_X44_Y20_N19
\rx_path_unit|crc_gen_inst|crc_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|crc_gen_inst|crc_valid~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|crc_gen_inst|crc_valid~regout\);

-- Location: LCCOMB_X43_Y20_N24
\rx_path_unit|mp_dec_inst|crc_err_proc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|mp_dec_inst|crc_err_proc~0_combout\ = (\rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\ & (!\rx_path_unit|mp_dec_inst|Equal4~4_combout\ & \rx_path_unit|crc_gen_inst|crc_valid~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|mp_dec_inst|cur_st.eof_st~regout\,
	datab => \rx_path_unit|mp_dec_inst|Equal4~4_combout\,
	datad => \rx_path_unit|crc_gen_inst|crc_valid~regout\,
	combout => \rx_path_unit|mp_dec_inst|crc_err_proc~0_combout\);

-- Location: LCFF_X43_Y20_N25
\rx_path_unit|mp_dec_inst|crc_err_i\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|mp_dec_inst|crc_err_proc~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|mp_dec_inst|crc_err_i~regout\);

-- Location: LCCOMB_X34_Y23_N6
\rx_path_unit|error_register_inst|err_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|error_register_inst|err_reg~2_combout\ = (\rx_path_unit|mp_dec_inst|crc_err_i~regout\) # ((!\rx_path_unit|error_register_inst|read_sig~regout\ & \rx_path_unit|error_register_inst|err_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|error_register_inst|read_sig~regout\,
	datac => \rx_path_unit|error_register_inst|err_reg\(3),
	datad => \rx_path_unit|mp_dec_inst|crc_err_i~regout\,
	combout => \rx_path_unit|error_register_inst|err_reg~2_combout\);

-- Location: LCFF_X34_Y23_N7
\rx_path_unit|error_register_inst|err_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|error_register_inst|err_reg~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \rx_path_unit|error_register_inst|err_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|error_register_inst|err_reg\(3));

-- Location: LCCOMB_X34_Y23_N4
\rx_path_unit|error_register_inst|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rx_path_unit|error_register_inst|WideOr0~0_combout\ = (\rx_path_unit|error_register_inst|err_reg\(0)) # ((\rx_path_unit|error_register_inst|err_reg\(2)) # (\rx_path_unit|error_register_inst|err_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_path_unit|error_register_inst|err_reg\(0),
	datab => \rx_path_unit|error_register_inst|err_reg\(2),
	datad => \rx_path_unit|error_register_inst|err_reg\(3),
	combout => \rx_path_unit|error_register_inst|WideOr0~0_combout\);

-- Location: LCFF_X34_Y23_N5
\rx_path_unit|error_register_inst|error_led_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \rx_path_unit|error_register_inst|WideOr0~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rx_path_unit|error_register_inst|error_led_out~regout\);

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tx_dout~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \tx_path_unit|tx_uart_inst|ALT_INV_dout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tx_dout);

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\error_led_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rx_path_unit|error_register_inst|error_led_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_error_led_out);
END structure;


