Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue Dec 17 22:13:22 2024
| Host         : Tim-Workstation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.273      -63.664                    226                 2440        0.069        0.000                      0                 2440        0.750        0.000                       0                   494  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_12MHz                            {0.000 41.666}       83.333          12.000          
  clk_out1_clock_wizard_clk_wiz_0_0  {0.000 2.000}        4.000           250.001         
  clkfbout_clock_wizard_clk_wiz_0_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_12MHz                                                                                                                                                                             16.667        0.000                       0                     1  
  clk_out1_clock_wizard_clk_wiz_0_0       -1.273      -63.664                    226                 2440        0.069        0.000                      0                 2440        0.750        0.000                       0                   490  
  clkfbout_clock_wizard_clk_wiz_0_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                             clk_out1_clock_wizard_clk_wiz_0_0                                     
(none)                             clkfbout_clock_wizard_clk_wiz_0_0                                     
(none)                                                                clk_out1_clock_wizard_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_12MHz
  To Clock:  clk_12MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_12MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Setup :          226  Failing Endpoints,  Worst Slack       -1.273ns,  Total Violation      -63.664ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.273ns  (required time - arrival time)
  Source:                 u_ppc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 2.994ns (58.702%)  route 2.106ns (41.298%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.619    -0.722    u_ppc/clk_out1
    SLICE_X34Y29         FDRE                                         r  u_ppc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  u_ppc/count_reg[4]/Q
                         net (fo=3, routed)           0.959     0.694    u_ppc/count_reg[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.818 r  u_ppc/addr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.818    u_ppc/addr0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.216 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.216    u_ppc/addr0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.330    u_ppc/addr0_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_ppc/addr0_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.147     2.705    u_ppc/CO[0]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     2.829    u_ppc/count[0]_i_7_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.361 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.361    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.475    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.589    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.703    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.817 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.817    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.931    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  u_ppc/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.045    u_ppc/count_reg[24]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.379 r  u_ppc/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.379    u_ppc/count_reg[28]_i_1_n_6
    SLICE_X35Y35         FDRE                                         r  u_ppc/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.509     2.676    u_ppc/clk_out1
    SLICE_X35Y35         FDRE                                         r  u_ppc/count_reg[29]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    u_ppc/count_reg[29]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                 -1.273    

Slack (VIOLATED) :        -1.252ns  (required time - arrival time)
  Source:                 u_ppc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.973ns (58.531%)  route 2.106ns (41.469%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.619    -0.722    u_ppc/clk_out1
    SLICE_X34Y29         FDRE                                         r  u_ppc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  u_ppc/count_reg[4]/Q
                         net (fo=3, routed)           0.959     0.694    u_ppc/count_reg[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.818 r  u_ppc/addr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.818    u_ppc/addr0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.216 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.216    u_ppc/addr0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.330    u_ppc/addr0_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_ppc/addr0_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.147     2.705    u_ppc/CO[0]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     2.829    u_ppc/count[0]_i_7_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.361 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.361    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.475    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.589    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.703    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.817 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.817    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.931    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  u_ppc/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.045    u_ppc/count_reg[24]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.358 r  u_ppc/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.358    u_ppc/count_reg[28]_i_1_n_4
    SLICE_X35Y35         FDRE                                         r  u_ppc/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.509     2.676    u_ppc/clk_out1
    SLICE_X35Y35         FDRE                                         r  u_ppc/count_reg[31]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    u_ppc/count_reg[31]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                 -1.252    

Slack (VIOLATED) :        -1.250ns  (required time - arrival time)
  Source:                 u_ppc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 2.329ns (48.799%)  route 2.444ns (51.201%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 2.670 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.619    -0.722    u_ppc/clk_out1
    SLICE_X34Y29         FDRE                                         r  u_ppc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  u_ppc/count_reg[4]/Q
                         net (fo=3, routed)           0.959     0.694    u_ppc/count_reg[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.818 r  u_ppc/addr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.818    u_ppc/addr0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.216 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.216    u_ppc/addr0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.330    u_ppc/addr0_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_ppc/addr0_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.147     2.705    u_ppc/CO[0]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     2.829    u_ppc/count[0]_i_7_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.361 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.361    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.475    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.714 r  u_ppc/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.337     4.051    u_ppc/count_reg[8]_i_1_n_5
    SLICE_X34Y30         FDRE                                         r  u_ppc/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.503     2.670    u_ppc/clk_out1
    SLICE_X34Y30         FDRE                                         r  u_ppc/count_reg[10]/C
                         clock pessimism              0.586     3.255    
                         clock uncertainty           -0.218     3.037    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)       -0.236     2.801    u_ppc/count_reg[10]
  -------------------------------------------------------------------
                         required time                          2.801    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                 -1.250    

Slack (VIOLATED) :        -1.217ns  (required time - arrival time)
  Source:                 u_ppc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 2.312ns (48.551%)  route 2.450ns (51.449%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 2.670 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.619    -0.722    u_ppc/clk_out1
    SLICE_X34Y29         FDRE                                         r  u_ppc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  u_ppc/count_reg[4]/Q
                         net (fo=3, routed)           0.959     0.694    u_ppc/count_reg[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.818 r  u_ppc/addr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.818    u_ppc/addr0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.216 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.216    u_ppc/addr0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.330    u_ppc/addr0_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_ppc/addr0_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.147     2.705    u_ppc/CO[0]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     2.829    u_ppc/count[0]_i_7_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.361 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.361    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.475    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.697 r  u_ppc/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.344     4.040    u_ppc/count_reg[8]_i_1_n_7
    SLICE_X35Y29         FDRE                                         r  u_ppc/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.503     2.670    u_ppc/clk_out1
    SLICE_X35Y29         FDRE                                         r  u_ppc/count_reg[8]/C
                         clock pessimism              0.587     3.256    
                         clock uncertainty           -0.218     3.038    
    SLICE_X35Y29         FDRE (Setup_fdre_C_D)       -0.215     2.823    u_ppc/count_reg[8]
  -------------------------------------------------------------------
                         required time                          2.823    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                 -1.217    

Slack (VIOLATED) :        -1.178ns  (required time - arrival time)
  Source:                 u_ppc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.899ns (57.918%)  route 2.106ns (42.082%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.619    -0.722    u_ppc/clk_out1
    SLICE_X34Y29         FDRE                                         r  u_ppc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  u_ppc/count_reg[4]/Q
                         net (fo=3, routed)           0.959     0.694    u_ppc/count_reg[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.818 r  u_ppc/addr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.818    u_ppc/addr0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.216 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.216    u_ppc/addr0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.330    u_ppc/addr0_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_ppc/addr0_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.147     2.705    u_ppc/CO[0]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     2.829    u_ppc/count[0]_i_7_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.361 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.361    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.475    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.589    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.703    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.817 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.817    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.931    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  u_ppc/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.045    u_ppc/count_reg[24]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.284 r  u_ppc/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.284    u_ppc/count_reg[28]_i_1_n_5
    SLICE_X35Y35         FDRE                                         r  u_ppc/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.509     2.676    u_ppc/clk_out1
    SLICE_X35Y35         FDRE                                         r  u_ppc/count_reg[30]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    u_ppc/count_reg[30]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                 -1.178    

Slack (VIOLATED) :        -1.162ns  (required time - arrival time)
  Source:                 u_ppc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 2.883ns (57.783%)  route 2.106ns (42.217%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.619    -0.722    u_ppc/clk_out1
    SLICE_X34Y29         FDRE                                         r  u_ppc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  u_ppc/count_reg[4]/Q
                         net (fo=3, routed)           0.959     0.694    u_ppc/count_reg[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.818 r  u_ppc/addr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.818    u_ppc/addr0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.216 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.216    u_ppc/addr0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.330    u_ppc/addr0_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_ppc/addr0_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.147     2.705    u_ppc/CO[0]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     2.829    u_ppc/count[0]_i_7_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.361 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.361    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.475    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.589    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.703    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.817 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.817    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.931    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  u_ppc/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.045    u_ppc/count_reg[24]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.268 r  u_ppc/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.268    u_ppc/count_reg[28]_i_1_n_7
    SLICE_X35Y35         FDRE                                         r  u_ppc/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.509     2.676    u_ppc/clk_out1
    SLICE_X35Y35         FDRE                                         r  u_ppc/count_reg[28]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    u_ppc/count_reg[28]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                 -1.162    

Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 u_ppc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 2.880ns (57.758%)  route 2.106ns (42.242%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.619    -0.722    u_ppc/clk_out1
    SLICE_X34Y29         FDRE                                         r  u_ppc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  u_ppc/count_reg[4]/Q
                         net (fo=3, routed)           0.959     0.694    u_ppc/count_reg[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.818 r  u_ppc/addr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.818    u_ppc/addr0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.216 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.216    u_ppc/addr0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.330    u_ppc/addr0_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_ppc/addr0_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.147     2.705    u_ppc/CO[0]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     2.829    u_ppc/count[0]_i_7_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.361 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.361    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.475    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.589    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.703    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.817 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.817    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.931    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.265 r  u_ppc/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.265    u_ppc/count_reg[24]_i_1_n_6
    SLICE_X35Y34         FDRE                                         r  u_ppc/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.508     2.675    u_ppc/clk_out1
    SLICE_X35Y34         FDRE                                         r  u_ppc/count_reg[25]/C
                         clock pessimism              0.586     3.260    
                         clock uncertainty           -0.218     3.042    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)        0.062     3.104    u_ppc/count_reg[25]
  -------------------------------------------------------------------
                         required time                          3.104    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                 -1.160    

Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 u_ppc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 2.859ns (57.579%)  route 2.106ns (42.421%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.619    -0.722    u_ppc/clk_out1
    SLICE_X34Y29         FDRE                                         r  u_ppc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  u_ppc/count_reg[4]/Q
                         net (fo=3, routed)           0.959     0.694    u_ppc/count_reg[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.818 r  u_ppc/addr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.818    u_ppc/addr0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.216 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.216    u_ppc/addr0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.330    u_ppc/addr0_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_ppc/addr0_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.147     2.705    u_ppc/CO[0]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     2.829    u_ppc/count[0]_i_7_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.361 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.361    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.475    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.589    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.703    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.817 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.817    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.931    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.244 r  u_ppc/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.244    u_ppc/count_reg[24]_i_1_n_4
    SLICE_X35Y34         FDRE                                         r  u_ppc/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.508     2.675    u_ppc/clk_out1
    SLICE_X35Y34         FDRE                                         r  u_ppc/count_reg[27]/C
                         clock pessimism              0.586     3.260    
                         clock uncertainty           -0.218     3.042    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)        0.062     3.104    u_ppc/count_reg[27]
  -------------------------------------------------------------------
                         required time                          3.104    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                 -1.139    

Slack (VIOLATED) :        -1.068ns  (required time - arrival time)
  Source:                 u_ppc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 2.310ns (50.081%)  route 2.303ns (49.919%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 2.670 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.619    -0.722    u_ppc/clk_out1
    SLICE_X34Y29         FDRE                                         r  u_ppc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  u_ppc/count_reg[4]/Q
                         net (fo=3, routed)           0.959     0.694    u_ppc/count_reg[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.818 r  u_ppc/addr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.818    u_ppc/addr0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.216 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.216    u_ppc/addr0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.330    u_ppc/addr0_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_ppc/addr0_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.147     2.705    u_ppc/CO[0]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     2.829    u_ppc/count[0]_i_7_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.361 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.361    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.695 r  u_ppc/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.196     3.891    u_ppc/count_reg[4]_i_1_n_6
    SLICE_X34Y29         FDRE                                         r  u_ppc/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.503     2.670    u_ppc/clk_out1
    SLICE_X34Y29         FDRE                                         r  u_ppc/count_reg[5]/C
                         clock pessimism              0.609     3.278    
                         clock uncertainty           -0.218     3.060    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)       -0.237     2.823    u_ppc/count_reg[5]
  -------------------------------------------------------------------
                         required time                          2.823    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                 -1.068    

Slack (VIOLATED) :        -1.065ns  (required time - arrival time)
  Source:                 u_ppc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 2.785ns (56.937%)  route 2.106ns (43.063%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.619    -0.722    u_ppc/clk_out1
    SLICE_X34Y29         FDRE                                         r  u_ppc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  u_ppc/count_reg[4]/Q
                         net (fo=3, routed)           0.959     0.694    u_ppc/count_reg[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.818 r  u_ppc/addr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.818    u_ppc/addr0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.216 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.216    u_ppc/addr0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.330    u_ppc/addr0_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_ppc/addr0_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.147     2.705    u_ppc/CO[0]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     2.829    u_ppc/count[0]_i_7_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.361 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.361    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.475    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.589    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.703    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.817 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.817    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.931    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.170 r  u_ppc/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.170    u_ppc/count_reg[24]_i_1_n_5
    SLICE_X35Y34         FDRE                                         r  u_ppc/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.508     2.675    u_ppc/clk_out1
    SLICE_X35Y34         FDRE                                         r  u_ppc/count_reg[26]/C
                         clock pessimism              0.586     3.260    
                         clock uncertainty           -0.218     3.042    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)        0.062     3.104    u_ppc/count_reg[26]
  -------------------------------------------------------------------
                         required time                          3.104    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 -1.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.281%)  route 0.164ns (53.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.591    -0.499    clk
    SLICE_X39Y38         FDRE                                         r  wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  wr_addr_reg[4]/Q
                         net (fo=315, routed)         0.164    -0.194    u_RAM_2Port/r_Mem_reg_192_255_30_32/ADDRD4
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.861    -0.732    u_RAM_2Port/r_Mem_reg_192_255_30_32/WCLK
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMA/CLK
                         clock pessimism              0.269    -0.463    
    SLICE_X36Y38         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.263    u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMA
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.281%)  route 0.164ns (53.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.591    -0.499    clk
    SLICE_X39Y38         FDRE                                         r  wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  wr_addr_reg[4]/Q
                         net (fo=315, routed)         0.164    -0.194    u_RAM_2Port/r_Mem_reg_192_255_30_32/ADDRD4
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.861    -0.732    u_RAM_2Port/r_Mem_reg_192_255_30_32/WCLK
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMB/CLK
                         clock pessimism              0.269    -0.463    
    SLICE_X36Y38         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.263    u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMB
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.281%)  route 0.164ns (53.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.591    -0.499    clk
    SLICE_X39Y38         FDRE                                         r  wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  wr_addr_reg[4]/Q
                         net (fo=315, routed)         0.164    -0.194    u_RAM_2Port/r_Mem_reg_192_255_30_32/ADDRD4
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.861    -0.732    u_RAM_2Port/r_Mem_reg_192_255_30_32/WCLK
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMC/CLK
                         clock pessimism              0.269    -0.463    
    SLICE_X36Y38         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.263    u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMC
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.281%)  route 0.164ns (53.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.591    -0.499    clk
    SLICE_X39Y38         FDRE                                         r  wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  wr_addr_reg[4]/Q
                         net (fo=315, routed)         0.164    -0.194    u_RAM_2Port/r_Mem_reg_192_255_30_32/ADDRD4
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.861    -0.732    u_RAM_2Port/r_Mem_reg_192_255_30_32/WCLK
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMD/CLK
                         clock pessimism              0.269    -0.463    
    SLICE_X36Y38         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.263    u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMD
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.554%)  route 0.215ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.591    -0.499    clk
    SLICE_X39Y39         FDRE                                         r  wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  wr_addr_reg[3]/Q
                         net (fo=316, routed)         0.215    -0.142    u_RAM_2Port/r_Mem_reg_192_255_30_32/ADDRD3
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.861    -0.732    u_RAM_2Port/r_Mem_reg_192_255_30_32/WCLK
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMA/CLK
                         clock pessimism              0.269    -0.463    
    SLICE_X36Y38         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.223    u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMA
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.554%)  route 0.215ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.591    -0.499    clk
    SLICE_X39Y39         FDRE                                         r  wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  wr_addr_reg[3]/Q
                         net (fo=316, routed)         0.215    -0.142    u_RAM_2Port/r_Mem_reg_192_255_30_32/ADDRD3
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.861    -0.732    u_RAM_2Port/r_Mem_reg_192_255_30_32/WCLK
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMB/CLK
                         clock pessimism              0.269    -0.463    
    SLICE_X36Y38         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.223    u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMB
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.554%)  route 0.215ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.591    -0.499    clk
    SLICE_X39Y39         FDRE                                         r  wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  wr_addr_reg[3]/Q
                         net (fo=316, routed)         0.215    -0.142    u_RAM_2Port/r_Mem_reg_192_255_30_32/ADDRD3
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.861    -0.732    u_RAM_2Port/r_Mem_reg_192_255_30_32/WCLK
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMC/CLK
                         clock pessimism              0.269    -0.463    
    SLICE_X36Y38         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.223    u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMC
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.554%)  route 0.215ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.591    -0.499    clk
    SLICE_X39Y39         FDRE                                         r  wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  wr_addr_reg[3]/Q
                         net (fo=316, routed)         0.215    -0.142    u_RAM_2Port/r_Mem_reg_192_255_30_32/ADDRD3
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.861    -0.732    u_RAM_2Port/r_Mem_reg_192_255_30_32/WCLK
    SLICE_X36Y38         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMD/CLK
                         clock pessimism              0.269    -0.463    
    SLICE_X36Y38         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.223    u_RAM_2Port/r_Mem_reg_192_255_30_32/RAMD
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_192_255_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.566%)  route 0.127ns (47.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.589    -0.501    clk
    SLICE_X39Y36         FDRE                                         r  i_Wr_Data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  i_Wr_Data_reg[29]/Q
                         net (fo=4, routed)           0.127    -0.232    u_RAM_2Port/r_Mem_reg_192_255_27_29/DIC
    SLICE_X36Y35         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.858    -0.735    u_RAM_2Port/r_Mem_reg_192_255_27_29/WCLK
    SLICE_X36Y35         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_192_255_27_29/RAMC/CLK
                         clock pessimism              0.269    -0.466    
    SLICE_X36Y35         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.322    u_RAM_2Port/r_Mem_reg_192_255_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_128_191_30_32/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.763%)  route 0.131ns (48.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.589    -0.501    clk
    SLICE_X38Y36         FDRE                                         r  i_Wr_Data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  i_Wr_Data_reg[30]/Q
                         net (fo=4, routed)           0.131    -0.228    u_RAM_2Port/r_Mem_reg_128_191_30_32/DIA
    SLICE_X36Y37         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_128_191_30_32/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.859    -0.734    u_RAM_2Port/r_Mem_reg_128_191_30_32/WCLK
    SLICE_X36Y37         RAMD64E                                      r  u_RAM_2Port/r_Mem_reg_128_191_30_32/RAMA/CLK
                         clock pessimism              0.269    -0.465    
    SLICE_X36Y37         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.318    u_RAM_2Port/r_Mem_reg_128_191_30_32/RAMA
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y39     i_Wr_DV_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y35     i_Wr_Data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y36     i_Wr_Data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y40     i_Wr_Data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y40     i_Wr_Data_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y35     i_Wr_Data_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y35     i_Wr_Data_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y40     i_Wr_Data_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X30Y29     u_RAM_2Port/r_Mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X30Y29     u_RAM_2Port/r_Mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y26     u_RAM_2Port/r_Mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X30Y29     u_RAM_2Port/r_Mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X30Y29     u_RAM_2Port/r_Mem_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0
  To Clock:  clkfbout_clock_wizard_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ppc/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.047ns  (logic 3.969ns (56.320%)  route 3.078ns (43.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.627    -0.714    u_ppc/clk_out1
    SLICE_X34Y35         FDRE                                         r  u_ppc/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.258 r  u_ppc/addr_reg[2]/Q
                         net (fo=190, routed)         3.078     2.820    led_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.513     6.333 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.333    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.666ns  (logic 3.968ns (59.528%)  route 2.698ns (40.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.627    -0.714    u_ppc/clk_out1
    SLICE_X34Y35         FDRE                                         r  u_ppc/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.258 r  u_ppc/addr_reg[1]/Q
                         net (fo=191, routed)         2.698     2.440    led_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         3.512     5.953 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.953    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.563ns  (logic 4.120ns (62.770%)  route 2.443ns (37.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.627    -0.714    u_ppc/clk_out1
    SLICE_X34Y35         FDRE                                         r  u_ppc/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.419    -0.295 r  u_ppc/addr_reg[3]/Q
                         net (fo=189, routed)         2.443     2.149    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         3.701     5.849 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.849    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.317ns  (logic 3.983ns (63.048%)  route 2.334ns (36.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.627    -0.714    u_ppc/clk_out1
    SLICE_X34Y35         FDRE                                         r  u_ppc/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.258 r  u_ppc/addr_reg[0]/Q
                         net (fo=43, routed)          2.334     2.077    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.527     5.603 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.603    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.065ns  (logic 3.974ns (65.524%)  route 2.091ns (34.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.625    -0.716    u_RAM_2Port/clk_out1
    SLICE_X41Y32         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  u_RAM_2Port/o_Rd_Data_reg[56]/Q
                         net (fo=1, routed)           2.091     1.831    ja_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         3.518     5.349 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.349    ja[0]
    H3                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 3.988ns (67.596%)  route 1.912ns (32.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.614    -0.727    u_RAM_2Port/clk_out1
    SLICE_X35Y23         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  u_RAM_2Port/o_Rd_Data_reg[63]/Q
                         net (fo=1, routed)           1.912     1.641    ja_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.532     5.173 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.173    ja[7]
    F3                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 3.988ns (70.483%)  route 1.670ns (29.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.617    -0.724    u_RAM_2Port/clk_out1
    SLICE_X41Y27         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  u_RAM_2Port/o_Rd_Data_reg[59]/Q
                         net (fo=1, routed)           1.670     1.402    ja_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         3.532     4.935 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.935    ja[3]
    F4                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.649ns  (logic 3.979ns (70.436%)  route 1.670ns (29.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.617    -0.724    u_RAM_2Port/clk_out1
    SLICE_X41Y27         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  u_RAM_2Port/o_Rd_Data_reg[58]/Q
                         net (fo=1, routed)           1.670     1.402    ja_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         3.523     4.925 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.925    ja[2]
    G1                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.644ns  (logic 3.967ns (70.287%)  route 1.677ns (29.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.616    -0.725    u_RAM_2Port/clk_out1
    SLICE_X41Y23         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.269 r  u_RAM_2Port/o_Rd_Data_reg[60]/Q
                         net (fo=1, routed)           1.677     1.408    ja_OBUF[4]
    J2                   OBUF (Prop_obuf_I_O)         3.511     4.919 r  ja_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.919    ja[4]
    J2                                                                r  ja[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.970ns (70.392%)  route 1.670ns (29.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.616    -0.725    u_RAM_2Port/clk_out1
    SLICE_X41Y23         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.269 r  u_RAM_2Port/o_Rd_Data_reg[61]/Q
                         net (fo=1, routed)           1.670     1.401    ja_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         3.514     4.916 r  ja_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.916    ja[5]
    H2                                                                r  ja[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.355ns (80.694%)  route 0.324ns (19.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.581    -0.509    u_RAM_2Port/clk_out1
    SLICE_X41Y23         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  u_RAM_2Port/o_Rd_Data_reg[62]/Q
                         net (fo=1, routed)           0.324    -0.043    ja_OBUF[6]
    H4                   OBUF (Prop_obuf_I_O)         1.214     1.171 r  ja_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.171    ja[6]
    H4                                                                r  ja[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.353ns (80.488%)  route 0.328ns (19.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.581    -0.509    u_RAM_2Port/clk_out1
    SLICE_X41Y23         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  u_RAM_2Port/o_Rd_Data_reg[60]/Q
                         net (fo=1, routed)           0.328    -0.040    ja_OBUF[4]
    J2                   OBUF (Prop_obuf_I_O)         1.212     1.172 r  ja_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.172    ja[4]
    J2                                                                r  ja[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.361ns (80.374%)  route 0.332ns (19.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.581    -0.509    u_RAM_2Port/clk_out1
    SLICE_X41Y26         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  u_RAM_2Port/o_Rd_Data_reg[57]/Q
                         net (fo=1, routed)           0.332    -0.035    ja_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         1.220     1.184 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.184    ja[1]
    H1                                                                r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.357ns (79.912%)  route 0.341ns (20.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.581    -0.509    u_RAM_2Port/clk_out1
    SLICE_X41Y23         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  u_RAM_2Port/o_Rd_Data_reg[61]/Q
                         net (fo=1, routed)           0.341    -0.027    ja_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         1.216     1.189 r  ja_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.189    ja[5]
    H2                                                                r  ja[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.374ns (80.909%)  route 0.324ns (19.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.583    -0.507    u_RAM_2Port/clk_out1
    SLICE_X41Y27         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  u_RAM_2Port/o_Rd_Data_reg[59]/Q
                         net (fo=1, routed)           0.324    -0.041    ja_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         1.233     1.192 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.192    ja[3]
    F4                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.365ns (80.008%)  route 0.341ns (19.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.583    -0.507    u_RAM_2Port/clk_out1
    SLICE_X41Y27         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  u_RAM_2Port/o_Rd_Data_reg[58]/Q
                         net (fo=1, routed)           0.341    -0.025    ja_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         1.224     1.199 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.199    ja[2]
    G1                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.374ns (75.502%)  route 0.446ns (24.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.580    -0.510    u_RAM_2Port/clk_out1
    SLICE_X35Y23         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_RAM_2Port/o_Rd_Data_reg[63]/Q
                         net (fo=1, routed)           0.446     0.077    ja_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.233     1.310 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.310    ja[7]
    F3                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/o_Rd_Data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.360ns (72.574%)  route 0.514ns (27.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.587    -0.503    u_RAM_2Port/clk_out1
    SLICE_X41Y32         FDRE                                         r  u_RAM_2Port/o_Rd_Data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  u_RAM_2Port/o_Rd_Data_reg[56]/Q
                         net (fo=1, routed)           0.514     0.152    ja_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         1.219     1.372 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.372    ja[0]
    H3                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.369ns (67.825%)  route 0.649ns (32.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.588    -0.502    u_ppc/clk_out1
    SLICE_X34Y35         FDRE                                         r  u_ppc/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  u_ppc/addr_reg[0]/Q
                         net (fo=43, routed)          0.649     0.289    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.516 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.516    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.410ns (65.288%)  route 0.749ns (34.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.588    -0.502    u_ppc/clk_out1
    SLICE_X34Y35         FDRE                                         r  u_ppc/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  u_ppc/addr_reg[3]/Q
                         net (fo=189, routed)         0.749     0.376    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.282     1.657 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.657    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk_12MHz (IN)
                         net (fo=0)                   0.000    41.667    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    39.325 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 1.604ns (31.746%)  route 3.449ns (68.254%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.449     4.902    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.152     5.054 r  u_uart_rx/r_data[2]_i_1/O
                         net (fo=1, routed)           0.000     5.054    u_uart_rx/r_data0_in[2]
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.510    -1.323    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.026ns  (logic 1.576ns (31.366%)  route 3.449ns (68.634%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.449     4.902    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.124     5.026 r  u_uart_rx/r_data[1]_i_1/O
                         net (fo=1, routed)           0.000     5.026    u_uart_rx/r_data0_in[1]
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.510    -1.323    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.576ns (32.253%)  route 3.311ns (67.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          2.581     4.033    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.157 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.730     4.888    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.510    -1.323    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.576ns (32.253%)  route 3.311ns (67.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          2.581     4.033    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.157 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.730     4.888    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.510    -1.323    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.576ns (32.253%)  route 3.311ns (67.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          2.581     4.033    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.157 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.730     4.888    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.510    -1.323    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.576ns (32.253%)  route 3.311ns (67.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          2.581     4.033    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.157 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.730     4.888    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.510    -1.323    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.576ns (32.253%)  route 3.311ns (67.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          2.581     4.033    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.157 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.730     4.888    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.510    -1.323    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.576ns (32.253%)  route 3.311ns (67.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          2.581     4.033    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.157 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.730     4.888    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.510    -1.323    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.576ns (32.253%)  route 3.311ns (67.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          2.581     4.033    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.157 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.730     4.888    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.510    -1.323    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.857ns  (logic 1.606ns (33.072%)  route 3.251ns (66.928%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.251     4.703    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.154     4.857 r  u_uart_rx/r_data[6]_i_1/O
                         net (fo=1, routed)           0.000     4.857    u_uart_rx/r_data0_in[6]
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         1.510    -1.323    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.221ns (16.294%)  route 1.133ns (83.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.133     1.353    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X33Y37         FDRE                                         r  u_uart_rx/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.831    -0.762    u_uart_rx/clk_out1
    SLICE_X33Y37         FDRE                                         r  u_uart_rx/r_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.266ns (16.498%)  route 1.344ns (83.502%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.344     1.564    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.609 r  u_uart_rx/r_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.609    u_uart_rx/r_data0_in[0]
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.859    -0.734    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.266ns (16.355%)  route 1.358ns (83.645%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.176     1.396    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.441 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.182     1.623    u_uart_rx/r_data
    SLICE_X33Y37         FDRE                                         r  u_uart_rx/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.831    -0.762    u_uart_rx/clk_out1
    SLICE_X33Y37         FDRE                                         r  u_uart_rx/r_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/FSM_sequential_MODE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.311ns (18.779%)  route 1.343ns (81.221%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.454    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.499 r  u_uart_rx/FSM_sequential_MODE[0]_i_3/O
                         net (fo=1, routed)           0.110     1.609    u_uart_rx/FSM_sequential_MODE[0]_i_3_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.654 r  u_uart_rx/FSM_sequential_MODE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.654    u_uart_rx/FSM_sequential_MODE[0]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.833    -0.760    u_uart_rx/clk_out1
    SLICE_X32Y39         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.266ns (15.123%)  route 1.490ns (84.877%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.176     1.396    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.441 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.314     1.756    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.859    -0.734    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.266ns (15.123%)  route 1.490ns (84.877%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.176     1.396    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.441 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.314     1.756    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.859    -0.734    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.266ns (15.123%)  route 1.490ns (84.877%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.176     1.396    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.441 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.314     1.756    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.859    -0.734    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.266ns (15.123%)  route 1.490ns (84.877%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.176     1.396    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.441 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.314     1.756    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.859    -0.734    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.266ns (15.123%)  route 1.490ns (84.877%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.176     1.396    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.441 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.314     1.756    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.859    -0.734    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.266ns (15.123%)  route 1.490ns (84.877%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.176     1.396    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.441 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.314     1.756    u_uart_rx/r_data
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=488, routed)         0.859    -0.734    u_uart_rx/clk_out1
    SLICE_X37Y37         FDRE                                         r  u_uart_rx/r_data_reg[5]/C





