library verilog;
use verilog.vl_types.all;
entity max_index_10 is
    generic(
        BIT_WIDTH       : integer := 8;
        INDEX_WIDTH     : integer := 4
    );
    port(
        \in\            : in     vl_logic_vector;
        max             : out    vl_logic_vector
    );
end max_index_10;
