// Seed: 3867023485
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wire id_8;
  assign id_7 = id_3;
  wire id_9;
  wire id_10;
  assign id_5 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @({id_6{1}})
    if (1) begin
      id_1 <= id_7 == id_10;
    end
  supply0 id_12;
  module_0(
      id_11, id_4, id_8, id_8, id_6, id_5, id_12
  );
  supply1 id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  assign id_3 = 1;
  wire id_17;
  wire id_18;
  final $display((id_2) <-> id_13 ^ 1);
  assign id_16 = id_18;
  wire id_19;
  assign id_4  = 1;
  assign id_12 = 0;
  wire id_20;
  assign id_13 = id_13;
  always @(posedge 1) begin
    $display("");
  end
endmodule
