Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9f1aa4d5307442d19de922d7d674ff35 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L dft_v4_1_1 -L xil_defaultlib -L secureip -L xpm --snapshot Visualizer_TB_behav xil_defaultlib.Visualizer_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2050]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2060]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package dft_v4_1_1.dft_types
Compiling package dft_v4_1_1.addr_gen_types
Compiling package dft_v4_1_1.dft_comps
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package dft_v4_1_1.bf_types
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.math_real
Compiling package dft_v4_1_1.coefmem_defs
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(doa_reg=1,dob_reg=1,init...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(doa_reg=1,dob_reg=1,init...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(doa_reg=1,dob_reg=1,init...]
Compiling architecture rtl of entity dft_v4_1_1.coefmem_tables [\coefmem_tables(output_reg=1)\]
Compiling architecture rtl of entity dft_v4_1_1.coefficient_memory [\coefficient_memory(c_xdevicefam...]
Compiling architecture size_lut_rtl of entity dft_v4_1_1.size_lut [size_lut_default]
Compiling architecture rtl of entity dft_v4_1_1.counter_M [\counter_M(max_static=64)\]
Compiling architecture rtl of entity dft_v4_1_1.counter_M [\counter_M(max_static=2)\]
Compiling architecture rtl of entity dft_v4_1_1.counter_M [\counter_M(max_static=4,zero_sup...]
Compiling architecture rtl of entity dft_v4_1_1.counter_M [\counter_M(max_static=512,zero_s...]
Compiling architecture rtl of entity dft_v4_1_1.counter_M [\counter_M(max_static=32)\]
Compiling architecture rtl of entity dft_v4_1_1.counter_M [counter_m_default]
Compiling architecture rtl of entity dft_v4_1_1.counter_R [\counter_R(radix=3)\]
Compiling architecture idxrn_rtl of entity dft_v4_1_1.idxRn [idxrn_default]
Compiling architecture rtl of entity dft_v4_1_1.counter_R [counter_r_default]
Compiling architecture idxrn_rtl of entity dft_v4_1_1.idxRn [\idxRn(radix=5,width=2)\]
Compiling architecture rtl of entity dft_v4_1_1.counter_M [\counter_M(max_static=4)\]
Compiling architecture rtl of entity dft_v4_1_1.counter_M [\counter_M(zero_support=0)\]
Compiling architecture rtl of entity dft_v4_1_1.idx_counter_v5 [idx_counter_v5_default]
Compiling architecture rtl of entity dft_v4_1_1.dft235_find_bank [dft235_find_bank_default]
Compiling architecture rtl of entity dft_v4_1_1.dft235_find_addr [\dft235_find_addr(c_xdevicefamil...]
Compiling architecture rtl of entity dft_v4_1_1.findAddrA [\findAddrA(c_xdevicefamily="zynq...]
Compiling architecture rtl of entity dft_v4_1_1.control [\control(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=27)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=27)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=27)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.scale_and_quantize [\scale_and_quantize(registers=(1...]
Compiling architecture rtl of entity dft_v4_1_1.delay_control [\delay_control(length=3,sclr_on=...]
Compiling architecture rtl of entity dft_v4_1_1.delay_control [\delay_control(length=2,sclr_on=...]
Compiling architecture rtl of entity dft_v4_1_1.delay_control [\delay_control(sclr_on=true)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_control [\delay_control(length=11,sclr_on...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(length=5)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(length=5)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(length=7)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(length=7)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(length=6)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(length=6)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(length=10)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(length=10)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(length=11)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(length=11)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(length=12)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(length=12)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=3)(1,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture muxf6_v of entity unisim.MUXF6 [muxf6_default]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=18,length=0)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=18,length=0)(1,3)...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=18,length=...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data_vector [\delay_int_data_vector(width=18,...]
Compiling architecture rtl of entity dft_v4_1_1.bf_mux [\bf_mux(op_delay=0)\]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=18)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=18)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=18)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data_vector [\delay_int_data_vector(width=18,...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=5)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.bfp_scaling [\bfp_scaling(registers=(1,1,1,1,...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=2)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_u [\delay_u(width=2)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(length=13,sclr_on=true)(1...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(sclr_on=true)(1,3)\]
Compiling architecture muxf5_v of entity unisim.MUXF5 [muxf5_default]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=22,length=4,fast_in...]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=22,length=4,fast_...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=22,length=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(multcarryinreg=0)(1,4)(1...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=7,length=0)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=36)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=36)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.dsp48_wrapper [\dsp48_wrapper(a_width=18,b_widt...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(length=0)(1,3)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=2,areg=2,bcascr...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(length=2)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=16,length=0)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=16,length=0)(1,3)...]
Compiling architecture rtl of entity dft_v4_1_1.dsp48_wrapper [\dsp48_wrapper(a_width=18,b_widt...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=22)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=22)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=22)(1,3)\]
Compiling architecture synth of entity dft_v4_1_1.cmadd [\cmadd(registers=(1,1,1,1,1,1,1,...]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(length=2)(1,3)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,creg=0,dreg=0,i...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(creg=0,multcarryinreg=0)...]
Compiling architecture rtl of entity dft_v4_1_1.dsp48_wrapper [\dsp48_wrapper(a_width=18,b_widt...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=36,sclr_on=true)(1,...]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=36,sclr_on=true)(...]
Compiling architecture synth of entity dft_v4_1_1.crmult [\crmult(registers=(1,1,1,1,1,1,1...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=36,length=0)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=36,length=0)(1,3)...]
Compiling architecture rtl of entity dft_v4_1_1.dsp48_wrapper [\dsp48_wrapper(a_width=18,b_widt...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=24)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=24)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=24)(1,3)\]
Compiling architecture synth of entity dft_v4_1_1.cr3mult [\cr3mult(registers=(1,1,1,1,1,1,...]
Compiling architecture synth of entity dft_v4_1_1.cmult_ext [\cmult_ext(registers=(1,1,1,1,1,...]
Compiling architecture rtl of entity dft_v4_1_1.twiddle [\twiddle(registers=(1,1,1,1,1,1,...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=23,fast_input=true)...]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=23,fast_input=tru...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=23,fast_in...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data_vector [\delay_int_data_vector(width=23,...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=23)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=23)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=23)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data_vector [\delay_int_data_vector(width=23,...]
Compiling architecture rtl of entity dft_v4_1_1.layer_1_adders [\layer_1_adders(registers=(1,1,1...]
Compiling architecture rtl of entity dft_v4_1_1.delay_u [\delay_u(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=24,sclr_on=true)(1,...]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=24,sclr_on=true)(...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=24,sclr_on...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(fast_input=true,duplicati...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data_vector [\delay_int_data_vector(width=23,...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=23,length=2)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=23,length=2)(1,3)...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=23,length=...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=23,length=5)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=23,length=5)(1,3)...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=23,length=...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=23,length=3)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=23,length=3)(1,3)...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=23,length=...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=24,length=3,fast_in...]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=24,length=3,fast_...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=24,length=...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=23,length=4)(1,3)\]
Compiling architecture rtl of entity dft_v4_1_1.delay_s [\delay_s(width=23,length=4)(1,3)...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data [\delay_int_data(width=23,length=...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data_vector [\delay_int_data_vector(width=23,...]
Compiling architecture rtl of entity dft_v4_1_1.layer_r3_mults [\layer_r3_mults(registers=(1,1,1...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data_vector [\delay_int_data_vector(width=24,...]
Compiling architecture rtl of entity dft_v4_1_1.layer_2_adders [\layer_2_adders(registers=(1,1,1...]
Compiling architecture rtl of entity dft_v4_1_1.delay_int_data_vector [\delay_int_data_vector(width=18,...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(length=14,sclr_on=true)(1...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=6,sclr_on=true)(1,3...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(width=2,sclr_on=true)(1,3...]
Compiling architecture rtl of entity dft_v4_1_1.delay_u [\delay_u(width=2,sclr_on=true)(1...]
Compiling architecture rtl of entity dft_v4_1_1.delay [\delay(length=4,sclr_on=true)(1,...]
Compiling architecture rtl of entity dft_v4_1_1.margin_calc [\margin_calc(registers=(1,1,1,1,...]
Compiling architecture rtl of entity dft_v4_1_1.butterfly [\butterfly(r234_latency=14,use_d...]
Compiling architecture busmux_rtl of entity dft_v4_1_1.busmux [\busmux(remap_op=true,has_op_reg...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,ram_mode="SD...]
Compiling architecture ramb18sdp_v of entity unisim.RAMB18SDP [\RAMB18SDP(do_reg=1,sim_collisio...]
Compiling architecture rtl of entity dft_v4_1_1.memory_block_v5 [\memory_block_v5(bypass=false)\]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture ramb18sdp_v of entity unisim.RAMB18SDP [\RAMB18SDP(sim_collision_check="...]
Compiling architecture rtl of entity dft_v4_1_1.memory_block_v5 [memory_block_v5_default]
Compiling architecture behavior of entity dft_v4_1_1.data_memory [\data_memory(c_xdevicefamily="zy...]
Compiling architecture input_mux_rtl of entity dft_v4_1_1.input_mux [\input_mux(data_delay=14)\]
Compiling architecture rtl of entity dft_v4_1_1.output_mux [\output_mux(select_delay=21,data...]
Compiling architecture rtl of entity dft_v4_1_1.dft_v4_1_1_synth [\dft_v4_1_1_synth(c_xdevicefamil...]
Compiling architecture synth of entity dft_v4_1_1.dft_v4_1_1_viv [\dft_v4_1_1_viv(c_xdevicefamily=...]
Compiling architecture xilinx of entity dft_v4_1_1.dft_v4_1_1 [\dft_v4_1_1(c_xdevicefamily="zyn...]
Compiling architecture dft_arch of entity xil_defaultlib.DFT [dft_default]
Compiling architecture behavioral of entity xil_defaultlib.magnitude_calculator [magnitude_calculator_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture dft_top_behaviour of entity xil_defaultlib.DFT_top [dft_top_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA [vga_default]
Compiling architecture behavioral of entity xil_defaultlib.pattern_generator [pattern_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.Video_top [video_top_default]
Compiling architecture behavioral of entity xil_defaultlib.Wave_32_as4 [wave_32_as4_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_mag [ram_mag_default]
Compiling architecture behavioral of entity xil_defaultlib.visualizer_tb
Built simulation snapshot Visualizer_TB_behav
