Timing Analyzer report for wishbone_cycy10_soc
Tue Mar 10 15:43:21 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 43. Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 45. Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 49. Fast 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; wishbone_cycy10_soc                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                      ; Status ; Read at                  ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC1.sdc                                                                                                           ; OK     ; Tue Mar 10 15:43:12 2020 ;
; f:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.sdc ; OK     ; Tue Mar 10 15:43:12 2020 ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------+-----------+---------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period  ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+---------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; clk                                                       ; Base      ; 83.330  ; 12.0 MHz   ; 0.000  ; 41.665 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { clk }                                                       ;
; clk_50                                                    ; Base      ; 20.000  ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { clk_50 }                                                    ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 50.000  ; 20.0 MHz   ; 0.000  ; 25.000 ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] } ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] } ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 6.666   ; 150.02 MHz ; 0.000  ; 3.333  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] } ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 6.666   ; 150.02 MHz ; -1.249 ; 2.084  ; 50.00      ; 1         ; 3           ; -67.5 ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] } ;
+-----------------------------------------------------------+-----------+---------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 26.8 MHz   ; 26.8 MHz        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 73.7 MHz   ; 73.7 MHz        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 135.57 MHz ; 135.57 MHz      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.710 ; -8.333        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.391  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 24.944 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.454 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 2.428 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 1.185 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; 2.222  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 2.956  ; 0.000         ;
; clk_50                                                    ; 9.924  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 24.633 ; 0.000         ;
; clk                                                       ; 41.665 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 49.478 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.710 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 7.133      ;
; -0.697 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.096     ; 7.135      ;
; -0.621 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 7.044      ;
; -0.578 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 7.002      ;
; -0.567 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 7.006      ;
; -0.556 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.980      ;
; -0.549 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 6.988      ;
; -0.491 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.915      ;
; -0.474 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.897      ;
; -0.473 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.897      ;
; -0.433 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.856      ;
; -0.412 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.827      ;
; -0.412 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.827      ;
; -0.394 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.112     ; 6.816      ;
; -0.391 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.096     ; 6.829      ;
; -0.390 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 6.827      ;
; -0.389 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.829      ;
; -0.386 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 6.841      ;
; -0.364 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.787      ;
; -0.349 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.772      ;
; -0.342 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.766      ;
; -0.340 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.763      ;
; -0.320 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.744      ;
; -0.316 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.731      ;
; -0.316 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.731      ;
; -0.315 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.730      ;
; -0.315 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.730      ;
; -0.315 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.738      ;
; -0.314 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.112     ; 6.736      ;
; -0.310 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.750      ;
; -0.303 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 3.463      ;
; -0.303 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 3.463      ;
; -0.301 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.725      ;
; -0.279 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.703      ;
; -0.261 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.685      ;
; -0.258 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 6.697      ;
; -0.257 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.192     ; 3.394      ;
; -0.257 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.192     ; 3.394      ;
; -0.257 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.192     ; 3.394      ;
; -0.257 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.192     ; 3.394      ;
; -0.257 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.192     ; 3.394      ;
; -0.232 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.656      ;
; -0.219 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.634      ;
; -0.219 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.634      ;
; -0.210 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.634      ;
; -0.210 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.634      ;
; -0.203 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.618      ;
; -0.203 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.618      ;
; -0.196 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.619      ;
; -0.195 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.635      ;
; -0.192 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.616      ;
; -0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 6.643      ;
; -0.182 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.606      ;
; -0.182 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 6.754      ;
; -0.182 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 6.754      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 3.327      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 3.327      ;
; -0.160 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.583      ;
; -0.159 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.112     ; 6.581      ;
; -0.155 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.595      ;
; -0.152 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.575      ;
; -0.145 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.585      ;
; -0.143 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 6.598      ;
; -0.133 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[37] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.556      ;
; -0.133 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.096     ; 6.571      ;
; -0.131 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.571      ;
; -0.129 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 6.584      ;
; -0.126 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.113     ; 6.547      ;
; -0.122 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 6.558      ;
; -0.121 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.192     ; 3.258      ;
; -0.121 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.192     ; 3.258      ;
; -0.121 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.192     ; 3.258      ;
; -0.121 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.192     ; 3.258      ;
; -0.121 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.192     ; 3.258      ;
; -0.117 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.112     ; 6.539      ;
; -0.115 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.113     ; 6.536      ;
; -0.112 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.552      ;
; -0.112 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 6.548      ;
; -0.112 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.552      ;
; -0.107 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.522      ;
; -0.107 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.522      ;
; -0.106 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.529      ;
; -0.094 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.517      ;
; -0.085 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 6.657      ;
; -0.085 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 6.657      ;
; -0.085 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.508      ;
; -0.074 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.473      ;
; -0.073 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.103     ; 6.471      ;
; -0.073 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.103     ; 6.471      ;
; -0.068 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.467      ;
; -0.068 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.467      ;
; -0.067 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.507      ;
; -0.067 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.104     ; 6.464      ;
; -0.064 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.488      ;
; -0.060 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.105     ; 6.456      ;
; -0.060 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.105     ; 6.456      ;
; -0.053 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.493      ;
; -0.048 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.112     ; 6.470      ;
; -0.046 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.113     ; 6.467      ;
; -0.043 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.483      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.391 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.747      ;
; 0.391 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_we_r                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.747      ;
; 0.391 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.747      ;
; 0.432 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.705      ;
; 0.432 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.705      ;
; 0.432 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.705      ;
; 0.432 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.705      ;
; 0.432 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.705      ;
; 0.432 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.705      ;
; 0.432 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.705      ;
; 0.432 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.705      ;
; 0.507 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.200     ; 2.632      ;
; 0.513 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.623      ;
; 0.523 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.613      ;
; 0.550 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.586      ;
; 0.684 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.192     ; 2.463      ;
; 0.684 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.192     ; 2.463      ;
; 0.692 ; wb32_avalon16:wb32_avalon16|rdata[11]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 2.470      ;
; 0.708 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.428      ;
; 0.742 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.407      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.745 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 2.403      ;
; 0.766 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.383      ;
; 0.784 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.354      ;
; 0.784 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.354      ;
; 0.784 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.354      ;
; 0.784 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.354      ;
; 0.784 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.354      ;
; 0.784 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.354      ;
; 0.784 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.354      ;
; 0.816 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.321      ;
; 0.839 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.310      ;
; 0.843 ; wb32_avalon16:wb32_avalon16|rdata[20]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.201     ; 2.295      ;
; 0.849 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.288      ;
; 0.858 ; wb32_avalon16:wb32_avalon16|rdata[17]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.279      ;
; 0.862 ; wb32_avalon16:wb32_avalon16|rdata[15]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.200     ; 2.277      ;
; 0.864 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.272      ;
; 0.870 ; wb32_avalon16:wb32_avalon16|rdata[23]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.267      ;
; 0.875 ; wb32_avalon16:wb32_avalon16|rdata[8]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.192     ; 2.272      ;
; 0.881 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.268      ;
; 0.902 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.267      ; 2.704      ;
; 0.902 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.267      ; 2.704      ;
; 0.909 ; wb32_avalon16:wb32_avalon16|rdata[14]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.204     ; 2.226      ;
; 0.912 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.224      ;
; 0.915 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.222      ;
; 0.919 ; wb32_avalon16:wb32_avalon16|rdata[18]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.207     ; 2.213      ;
; 0.951 ; wb32_avalon16:wb32_avalon16|rdata[31]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.204     ; 2.184      ;
; 0.959 ; wb32_avalon16:wb32_avalon16|rdata[22]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.204     ; 2.176      ;
; 0.974 ; wb32_avalon16:wb32_avalon16|rdata[16]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.162      ;
; 0.986 ; wb32_avalon16:wb32_avalon16|rdata[18]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.147      ;
; 1.003 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.133      ;
; 1.005 ; wb32_avalon16:wb32_avalon16|rdata[16]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.132      ;
; 1.009 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.204     ; 2.126      ;
; 1.009 ; wb32_avalon16:wb32_avalon16|rdata[21]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.127      ;
; 1.032 ; wb32_avalon16:wb32_avalon16|rdata[21]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.104      ;
; 1.047 ; wb32_avalon16:wb32_avalon16|rdata[22]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.205     ; 2.087      ;
; 1.059 ; wb32_avalon16:wb32_avalon16|rdata[30]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.077      ;
; 1.061 ; wb32_avalon16:wb32_avalon16|rdata[17]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.076      ;
; 1.061 ; wb32_avalon16:wb32_avalon16|rdata[26]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.075      ;
; 1.062 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.075      ;
; 1.063 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.073      ;
; 1.064 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.072      ;
; 1.067 ; wb32_avalon16:wb32_avalon16|rdata[23]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.070      ;
; 1.079 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.070      ;
; 1.083 ; wb32_avalon16:wb32_avalon16|rdata[19]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.054      ;
; 1.090 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.060      ;
; 1.090 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.060      ;
; 1.090 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.060      ;
; 1.090 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.060      ;
; 1.090 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.060      ;
; 1.090 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.060      ;
; 1.090 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.060      ;
; 1.090 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.060      ;
; 1.093 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.192     ; 2.054      ;
; 1.123 ; wb32_avalon16:wb32_avalon16|rdata[11]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.014      ;
; 1.123 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 2.014      ;
; 1.236 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 1.901      ;
; 1.271 ; wb32_avalon16:wb32_avalon16|rdata[20]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 1.866      ;
; 1.296 ; wb32_avalon16:wb32_avalon16|rdata[26]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.204     ; 1.839      ;
; 1.308 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.213     ; 1.818      ;
; 1.309 ; wb32_avalon16:wb32_avalon16|rdata[10]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.192     ; 1.838      ;
; 1.312 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.204     ; 1.823      ;
; 1.327 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.202     ; 1.810      ;
; 1.340 ; wb32_avalon16:wb32_avalon16|rdata[19]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.204     ; 1.795      ;
; 1.351 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 1.809      ;
; 1.359 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|skip_to_idle                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.789      ;
; 1.360 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[28]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 1.790      ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 24.944 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.889     ;
; 25.128 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.161     ; 24.712     ;
; 25.178 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.162     ; 24.661     ;
; 25.179 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.162     ; 24.660     ;
; 25.180 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.162     ; 24.659     ;
; 25.188 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.178     ; 24.635     ;
; 25.286 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 24.550     ;
; 25.304 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.531     ;
; 25.350 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.162     ; 24.489     ;
; 25.352 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.481     ;
; 25.352 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.162     ; 24.487     ;
; 25.361 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.474     ;
; 25.364 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.471     ;
; 25.372 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.171     ; 24.458     ;
; 25.372 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.463     ;
; 25.374 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.461     ;
; 25.379 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.456     ;
; 25.382 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.453     ;
; 25.403 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.430     ;
; 25.417 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.416     ;
; 25.422 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.172     ; 24.407     ;
; 25.423 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.172     ; 24.406     ;
; 25.424 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.172     ; 24.405     ;
; 25.450 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 24.393     ;
; 25.452 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.161     ; 24.388     ;
; 25.461 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 24.375     ;
; 25.463 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 24.373     ;
; 25.491 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 24.347     ;
; 25.530 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.175     ; 24.296     ;
; 25.537 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 24.301     ;
; 25.537 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 24.301     ;
; 25.542 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.293     ;
; 25.542 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.293     ;
; 25.544 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.291     ;
; 25.547 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.288     ;
; 25.548 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.277     ;
; 25.548 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.287     ;
; 25.551 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 24.287     ;
; 25.552 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.283     ;
; 25.553 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 24.282     ;
; 25.555 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 24.281     ;
; 25.555 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 24.283     ;
; 25.560 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 24.276     ;
; 25.594 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.172     ; 24.235     ;
; 25.596 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.172     ; 24.233     ;
; 25.596 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.178     ; 24.227     ;
; 25.605 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.220     ;
; 25.608 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.217     ;
; 25.610 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 24.226     ;
; 25.610 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 24.226     ;
; 25.612 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 24.224     ;
; 25.616 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.209     ;
; 25.618 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.207     ;
; 25.623 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.202     ;
; 25.626 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.199     ;
; 25.633 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 24.203     ;
; 25.634 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 24.202     ;
; 25.635 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 24.201     ;
; 25.637 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 24.199     ;
; 25.647 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.178     ; 24.176     ;
; 25.652 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 24.191     ;
; 25.653 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 24.190     ;
; 25.661 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.178     ; 24.162     ;
; 25.694 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.139     ;
; 25.696 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.171     ; 24.134     ;
; 25.705 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.175     ; 24.121     ;
; 25.707 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.175     ; 24.119     ;
; 25.732 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.101     ;
; 25.733 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.100     ;
; 25.734 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.099     ;
; 25.735 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.173     ; 24.093     ;
; 25.735 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.098     ;
; 25.736 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.097     ;
; 25.736 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.097     ;
; 25.740 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.093     ;
; 25.740 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 24.093     ;
; 25.781 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.173     ; 24.047     ;
; 25.781 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.173     ; 24.047     ;
; 25.786 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.039     ;
; 25.786 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.039     ;
; 25.788 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.037     ;
; 25.791 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.034     ;
; 25.792 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.033     ;
; 25.795 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.173     ; 24.033     ;
; 25.796 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.029     ;
; 25.797 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 24.028     ;
; 25.799 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.173     ; 24.029     ;
; 25.799 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.175     ; 24.027     ;
; 25.804 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.175     ; 24.022     ;
; 25.854 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.175     ; 23.972     ;
; 25.854 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.175     ; 23.972     ;
; 25.854 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 23.984     ;
; 25.855 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 23.981     ;
; 25.856 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.175     ; 23.970     ;
; 25.859 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.165     ; 23.977     ;
; 25.861 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.168     ; 23.972     ;
; 25.869 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 23.969     ;
; 25.877 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.175     ; 23.949     ;
; 25.878 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.175     ; 23.948     ;
; 25.879 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.175     ; 23.947     ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.494 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.785      ;
; 0.504 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.795      ;
; 0.508 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.800      ;
; 0.516 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.809      ;
; 0.527 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[15]                                                                                                                         ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.529 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.552 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.843      ;
; 0.557 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.849      ;
; 0.571 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.863      ;
; 0.581 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.873      ;
; 0.588 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.880      ;
; 0.588 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.880      ;
; 0.594 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.886      ;
; 0.594 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.886      ;
; 0.644 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.936      ;
; 0.645 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[19] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[1]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.937      ;
; 0.646 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.180      ; 1.048      ;
; 0.669 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.961      ;
; 0.669 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.180      ; 1.071      ;
; 0.671 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.180      ; 1.073      ;
; 0.676 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.968      ;
; 0.698 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.990      ;
; 0.701 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.993      ;
; 0.703 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.994      ;
; 0.704 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.996      ;
; 0.720 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.011      ;
; 0.720 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[10] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.012      ;
; 0.721 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.013      ;
; 0.725 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[17] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.017      ;
; 0.727 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.019      ;
; 0.733 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.025      ;
; 0.743 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.035      ;
; 0.745 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.039      ;
; 0.750 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[8]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 1.057      ;
; 0.758 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.050      ;
; 0.759 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.051      ;
; 0.777 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.069      ;
; 0.779 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.071      ;
; 0.779 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.071      ;
; 0.780 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.072      ;
; 0.780 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.073      ;
; 0.787 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.079      ;
; 0.789 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.081      ;
; 0.801 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.094      ;
; 0.802 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.095      ;
; 0.805 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.097      ;
; 0.808 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.100      ;
; 0.808 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.189      ; 1.219      ;
; 0.815 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.107      ;
; 0.822 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.113      ;
; 0.822 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.180      ; 1.224      ;
; 0.823 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[11]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.189      ; 1.234      ;
; 0.823 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.189      ; 1.234      ;
; 0.824 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.115      ;
; 0.824 ; wb32_avalon16:wb32_avalon16|state.state_write_byte_hi                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.117      ;
; 0.825 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[23]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.177      ; 1.224      ;
; 0.826 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.180      ; 1.228      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; config_string_and_timer:config_string_and_timer0|software_int                                           ; config_string_and_timer:config_string_and_timer0|software_int                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.465 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.492 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.784      ;
; 0.492 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.784      ;
; 0.493 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.784      ;
; 0.493 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.784      ;
; 0.494 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.495 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.786      ;
; 0.496 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.788      ;
; 0.496 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.788      ;
; 0.507 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[1]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.798      ;
; 0.517 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.809      ;
; 0.517 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.809      ;
; 0.519 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.810      ;
; 0.519 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.519 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.520 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.811      ;
; 0.520 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.812      ;
; 0.521 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.813      ;
; 0.530 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.561 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.852      ;
; 0.562 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.853      ;
; 0.642 ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[1]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
; 0.644 ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.657 ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.950      ;
; 0.682 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.973      ;
; 0.694 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.986      ;
; 0.698 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.990      ;
; 0.701 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.702 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.703 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.994      ;
; 0.703 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.994      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.507 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[10]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.799      ;
; 0.508 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[8]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.800      ;
; 0.509 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[23]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[9]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[0]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[19]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[21]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[30]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[22]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[29]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[27]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[25]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.512 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[17]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[15]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.804      ;
; 0.518 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.810      ;
; 0.520 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_wd[4]                    ; openriscv:openriscv0|mem_wb:mem_wb0|wb_wd[4]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.812      ;
; 0.527 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[14]             ; openriscv:openriscv0|csr:csr0|mbadaddr[14]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[7]              ; openriscv:openriscv0|csr:csr0|sbadaddr[7]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[22]             ; openriscv:openriscv0|csr:csr0|mbadaddr[22]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[25]             ; openriscv:openriscv0|csr:csr0|mbadaddr[25]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[5]              ; openriscv:openriscv0|csr:csr0|sbadaddr[5]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[2]              ; openriscv:openriscv0|csr:csr0|sbadaddr[2]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[15]             ; openriscv:openriscv0|csr:csr0|mbadaddr[15]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.820      ;
; 0.530 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[19]             ; openriscv:openriscv0|csr:csr0|mbadaddr[19]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.822      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                  ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.428 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.195     ; 3.904      ;
; 2.509 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 3.930      ;
; 2.661 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.195     ; 3.671      ;
; 2.661 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.195     ; 3.671      ;
; 2.690 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.087     ; 3.724      ;
; 2.742 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 3.697      ;
; 2.742 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 3.697      ;
; 2.833 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.198     ; 3.496      ;
; 2.833 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.198     ; 3.496      ;
; 2.905 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.661      ;
; 2.905 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.661      ;
; 2.905 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.661      ;
; 2.905 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.661      ;
; 2.905 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.661      ;
; 2.905 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.661      ;
; 2.905 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.661      ;
; 2.905 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.661      ;
; 2.905 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.661      ;
; 2.914 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 3.522      ;
; 2.914 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 3.522      ;
; 2.923 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.087     ; 3.491      ;
; 2.923 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.087     ; 3.491      ;
; 2.964 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.196     ; 3.367      ;
; 2.964 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.196     ; 3.367      ;
; 2.995 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.179     ; 3.353      ;
; 2.995 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.179     ; 3.353      ;
; 3.001 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.197     ; 3.329      ;
; 3.045 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.096     ; 3.393      ;
; 3.045 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.096     ; 3.393      ;
; 3.076 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 3.379      ;
; 3.076 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 3.379      ;
; 3.082 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 3.355      ;
; 3.095 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 3.316      ;
; 3.095 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 3.316      ;
; 3.151 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.415      ;
; 3.151 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.415      ;
; 3.151 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.415      ;
; 3.151 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.415      ;
; 3.226 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 3.187      ;
; 3.226 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 3.187      ;
; 3.257 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 3.173      ;
; 3.257 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 3.173      ;
; 3.263 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 3.149      ;
; 3.291 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.179     ; 3.057      ;
; 3.291 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.179     ; 3.057      ;
; 3.345 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.062     ; 3.260      ;
; 3.345 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.062     ; 3.260      ;
; 3.345 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.062     ; 3.260      ;
; 3.345 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.062     ; 3.260      ;
; 3.349 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.061     ; 3.257      ;
; 3.349 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.061     ; 3.257      ;
; 3.349 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.061     ; 3.257      ;
; 3.349 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.061     ; 3.257      ;
; 3.349 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.061     ; 3.257      ;
; 3.372 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 3.083      ;
; 3.372 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 3.083      ;
; 3.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.357      ; 3.556      ;
; 3.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.357      ; 3.556      ;
; 3.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.357      ; 3.556      ;
; 3.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.357      ; 3.556      ;
; 3.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.357      ; 3.556      ;
; 3.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.357      ; 3.556      ;
; 3.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.357      ; 3.556      ;
; 3.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.357      ; 3.556      ;
; 3.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.357      ; 3.556      ;
; 3.522 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.181     ; 2.824      ;
; 3.522 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.181     ; 2.824      ;
; 3.552 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.180     ; 2.795      ;
; 3.552 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.180     ; 2.795      ;
; 3.553 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 2.877      ;
; 3.553 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 2.877      ;
; 3.603 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.850      ;
; 3.603 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.850      ;
; 3.633 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.821      ;
; 3.633 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.821      ;
; 3.657 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.930      ;
; 3.657 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.930      ;
; 3.657 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.930      ;
; 3.657 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.930      ;
; 3.784 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 2.644      ;
; 3.784 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 2.644      ;
; 3.814 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.615      ;
; 3.814 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.615      ;
; 4.022 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.566      ;
; 4.022 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.566      ;
; 4.022 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.566      ;
; 4.022 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.566      ;
; 4.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.518      ;
; 4.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.518      ;
; 4.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.518      ;
; 4.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.518      ;
; 4.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.518      ;
; 4.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.518      ;
; 4.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.518      ;
; 4.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.518      ;
; 4.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.518      ;
; 4.091 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.498      ;
; 4.091 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.498      ;
; 4.091 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.498      ;
; 4.091 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.498      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.185 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.477      ;
; 1.185 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.477      ;
; 1.185 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.477      ;
; 1.185 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.477      ;
; 1.185 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.477      ;
; 1.185 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.477      ;
; 1.185 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.477      ;
; 1.505 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.252      ;
; 1.505 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.252      ;
; 1.505 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.252      ;
; 1.655 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.946      ;
; 1.655 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.946      ;
; 1.655 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.946      ;
; 1.686 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.977      ;
; 1.686 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.977      ;
; 1.686 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.977      ;
; 1.686 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.977      ;
; 1.686 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.977      ;
; 1.686 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.977      ;
; 1.686 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.977      ;
; 1.935 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 2.257      ;
; 1.935 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 2.257      ;
; 1.935 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 2.257      ;
; 1.935 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 2.257      ;
; 1.935 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 2.257      ;
; 1.952 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.259      ;
; 1.952 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.259      ;
; 1.952 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.259      ;
; 1.952 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.259      ;
; 1.952 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.259      ;
; 1.973 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.266      ;
; 1.973 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.266      ;
; 1.973 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.266      ;
; 1.973 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.266      ;
; 1.973 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.266      ;
; 1.973 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.266      ;
; 1.973 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.266      ;
; 1.973 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.266      ;
; 1.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.274      ;
; 1.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.274      ;
; 1.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.274      ;
; 1.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.274      ;
; 1.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.274      ;
; 1.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.274      ;
; 1.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.274      ;
; 1.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.274      ;
; 2.015 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.309      ;
; 2.015 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.309      ;
; 2.015 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.309      ;
; 2.015 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.309      ;
; 2.015 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.309      ;
; 2.015 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.309      ;
; 2.015 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.309      ;
; 2.015 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.309      ;
; 2.015 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.309      ;
; 2.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.343      ;
; 2.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.343      ;
; 2.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.343      ;
; 2.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.343      ;
; 2.183 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.389      ;
; 2.183 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.389      ;
; 2.209 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.414      ;
; 2.209 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.414      ;
; 2.369 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.661      ;
; 2.369 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.661      ;
; 2.369 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.661      ;
; 2.369 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.661      ;
; 2.402 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.608      ;
; 2.402 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 2.608      ;
; 2.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.187      ;
; 2.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.187      ;
; 2.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.187      ;
; 2.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.187      ;
; 2.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.187      ;
; 2.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.187      ;
; 2.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.187      ;
; 2.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.187      ;
; 2.440 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 3.187      ;
; 2.517 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.695      ;
; 2.517 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.695      ;
; 2.543 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.720      ;
; 2.543 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.720      ;
; 2.582 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.805      ;
; 2.603 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.826      ;
; 2.603 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.826      ;
; 2.629 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.836      ;
; 2.629 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.836      ;
; 2.644 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.955      ;
; 2.644 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.955      ;
; 2.644 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.955      ;
; 2.644 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.955      ;
; 2.645 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 2.957      ;
; 2.645 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 2.957      ;
; 2.645 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 2.957      ;
; 2.645 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 2.957      ;
; 2.645 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 2.957      ;
; 2.677 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.047     ; 2.689      ;
; 2.677 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.047     ; 2.689      ;
; 2.703 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.048     ; 2.714      ;
; 2.703 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.048     ; 2.714      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 10.814 ns




+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                               ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 28.56 MHz  ; 28.56 MHz       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 77.74 MHz  ; 77.74 MHz       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 142.78 MHz ; 142.78 MHz      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.338 ; -1.608        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.585  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 26.169 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.402 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 2.675 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 1.090 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; 2.222  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 2.947  ; 0.000         ;
; clk_50                                                    ; 9.937  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 24.612 ; 0.000         ;
; clk                                                       ; 41.665 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 49.499 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.338 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 6.791      ;
; -0.286 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.726      ;
; -0.252 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.692      ;
; -0.224 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.087     ; 6.678      ;
; -0.209 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.087     ; 6.663      ;
; -0.172 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.613      ;
; -0.157 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.598      ;
; -0.138 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.579      ;
; -0.123 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.564      ;
; -0.090 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.149     ; 3.271      ;
; -0.090 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.149     ; 3.271      ;
; -0.087 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.513      ;
; -0.087 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.513      ;
; -0.075 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.515      ;
; -0.071 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 6.539      ;
; -0.053 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 3.212      ;
; -0.053 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 3.212      ;
; -0.053 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 3.212      ;
; -0.053 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 3.212      ;
; -0.053 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 3.212      ;
; -0.049 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 6.502      ;
; -0.048 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 6.500      ;
; -0.045 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.485      ;
; -0.025 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.451      ;
; -0.025 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.451      ;
; -0.019 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.474      ;
; 0.003  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.437      ;
; 0.004  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.435      ;
; 0.010  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.416      ;
; 0.010  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.416      ;
; 0.015  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.440      ;
; 0.032  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.149     ; 3.149      ;
; 0.032  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.149     ; 3.149      ;
; 0.037  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.403      ;
; 0.038  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.401      ;
; 0.039  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.402      ;
; 0.054  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.387      ;
; 0.064  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.376      ;
; 0.069  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.372      ;
; 0.069  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 3.090      ;
; 0.069  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 3.090      ;
; 0.069  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 3.090      ;
; 0.069  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 3.090      ;
; 0.069  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 3.090      ;
; 0.072  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.354      ;
; 0.072  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.354      ;
; 0.081  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.087     ; 6.373      ;
; 0.084  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.357      ;
; 0.107  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 6.361      ;
; 0.120  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.306      ;
; 0.120  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.306      ;
; 0.122  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.318      ;
; 0.133  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.308      ;
; 0.159  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.296      ;
; 0.167  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.274      ;
; 0.178  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.263      ;
; 0.179  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 6.289      ;
; 0.182  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.244      ;
; 0.182  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.244      ;
; 0.191  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 6.277      ;
; 0.192  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.263      ;
; 0.193  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.248      ;
; 0.193  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.262      ;
; 0.199  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 6.254      ;
; 0.205  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.235      ;
; 0.207  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[37] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.233      ;
; 0.208  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 6.243      ;
; 0.214  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.226      ;
; 0.214  ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 2.945      ;
; 0.214  ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 2.945      ;
; 0.214  ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 2.945      ;
; 0.214  ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 2.945      ;
; 0.214  ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.171     ; 2.945      ;
; 0.214  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 6.237      ;
; 0.215  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.224      ;
; 0.218  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.083     ; 6.367      ;
; 0.218  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.083     ; 6.367      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[16]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[12]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[19]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.221  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.170     ; 2.939      ;
; 0.222  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.233      ;
; 0.231  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.224      ;
; 0.235  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.177      ;
; 0.236  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 6.205      ;
; 0.237  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.203      ;
; 0.237  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 6.174      ;
; 0.237  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 6.174      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.585 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_we_r                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 2.578      ;
; 0.585 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 2.578      ;
; 0.585 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 2.578      ;
; 0.615 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.546      ;
; 0.615 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.546      ;
; 0.615 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.546      ;
; 0.615 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.546      ;
; 0.615 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.546      ;
; 0.615 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.546      ;
; 0.615 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.546      ;
; 0.615 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.546      ;
; 0.690 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.474      ;
; 0.698 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.466      ;
; 0.704 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.173     ; 2.463      ;
; 0.783 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.381      ;
; 0.869 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.169     ; 2.302      ;
; 0.869 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.169     ; 2.302      ;
; 0.878 ; wb32_avalon16:wb32_avalon16|rdata[11]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.152     ; 2.310      ;
; 0.888 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.276      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.929 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.244      ;
; 0.931 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 2.244      ;
; 0.955 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.209      ;
; 0.955 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.209      ;
; 0.955 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.209      ;
; 0.955 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.209      ;
; 0.955 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.209      ;
; 0.955 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.209      ;
; 0.955 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.209      ;
; 0.968 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 2.207      ;
; 0.980 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.184      ;
; 0.992 ; wb32_avalon16:wb32_avalon16|rdata[20]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.172      ;
; 0.999 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 2.176      ;
; 1.012 ; wb32_avalon16:wb32_avalon16|rdata[15]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.173     ; 2.155      ;
; 1.014 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.150      ;
; 1.028 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.136      ;
; 1.040 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 2.135      ;
; 1.058 ; wb32_avalon16:wb32_avalon16|rdata[8]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.166     ; 2.116      ;
; 1.066 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.262      ; 2.536      ;
; 1.066 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.262      ; 2.536      ;
; 1.068 ; wb32_avalon16:wb32_avalon16|rdata[14]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.093      ;
; 1.073 ; wb32_avalon16:wb32_avalon16|rdata[17]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.091      ;
; 1.077 ; wb32_avalon16:wb32_avalon16|rdata[23]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.087      ;
; 1.083 ; wb32_avalon16:wb32_avalon16|rdata[18]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.180     ; 2.077      ;
; 1.091 ; wb32_avalon16:wb32_avalon16|rdata[22]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.071      ;
; 1.092 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 2.072      ;
; 1.093 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 2.070      ;
; 1.095 ; wb32_avalon16:wb32_avalon16|rdata[31]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.067      ;
; 1.122 ; wb32_avalon16:wb32_avalon16|rdata[16]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 2.040      ;
; 1.144 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 2.019      ;
; 1.149 ; wb32_avalon16:wb32_avalon16|rdata[18]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.012      ;
; 1.156 ; wb32_avalon16:wb32_avalon16|rdata[16]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 2.007      ;
; 1.157 ; wb32_avalon16:wb32_avalon16|rdata[21]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 2.006      ;
; 1.164 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 1.997      ;
; 1.181 ; wb32_avalon16:wb32_avalon16|rdata[21]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.982      ;
; 1.186 ; wb32_avalon16:wb32_avalon16|rdata[22]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.180     ; 1.974      ;
; 1.206 ; wb32_avalon16:wb32_avalon16|rdata[30]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.957      ;
; 1.212 ; wb32_avalon16:wb32_avalon16|rdata[26]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.951      ;
; 1.228 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.935      ;
; 1.229 ; wb32_avalon16:wb32_avalon16|rdata[19]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.934      ;
; 1.231 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 1.933      ;
; 1.233 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 1.931      ;
; 1.236 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.939      ;
; 1.245 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.169     ; 1.926      ;
; 1.255 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.920      ;
; 1.255 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.920      ;
; 1.255 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.920      ;
; 1.255 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.920      ;
; 1.255 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.920      ;
; 1.255 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.920      ;
; 1.255 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.920      ;
; 1.255 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.920      ;
; 1.290 ; wb32_avalon16:wb32_avalon16|rdata[17]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 1.874      ;
; 1.294 ; wb32_avalon16:wb32_avalon16|rdata[23]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 1.870      ;
; 1.296 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 1.868      ;
; 1.297 ; wb32_avalon16:wb32_avalon16|rdata[11]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 1.867      ;
; 1.378 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 1.786      ;
; 1.431 ; wb32_avalon16:wb32_avalon16|rdata[26]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 1.730      ;
; 1.432 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.178     ; 1.730      ;
; 1.441 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.186     ; 1.713      ;
; 1.458 ; wb32_avalon16:wb32_avalon16|rdata[10]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.166     ; 1.716      ;
; 1.474 ; wb32_avalon16:wb32_avalon16|rdata[20]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.689      ;
; 1.476 ; wb32_avalon16:wb32_avalon16|rdata[19]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.180     ; 1.684      ;
; 1.481 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.155     ; 1.704      ;
; 1.483 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.680      ;
; 1.486 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.176     ; 1.678      ;
; 1.487 ; wb32_avalon16:wb32_avalon16|rdata[30]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.676      ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 26.169 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 23.687     ;
; 26.321 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.139     ; 23.542     ;
; 26.360 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.141     ; 23.501     ;
; 26.361 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.141     ; 23.500     ;
; 26.362 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.141     ; 23.499     ;
; 26.414 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.156     ; 23.432     ;
; 26.465 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.393     ;
; 26.470 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 23.389     ;
; 26.507 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.351     ;
; 26.512 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.346     ;
; 26.517 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.141     ; 23.344     ;
; 26.518 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.141     ; 23.343     ;
; 26.527 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.331     ;
; 26.530 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.328     ;
; 26.535 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.323     ;
; 26.536 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.322     ;
; 26.543 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 23.313     ;
; 26.566 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.149     ; 23.287     ;
; 26.585 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 23.271     ;
; 26.605 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.151     ; 23.246     ;
; 26.606 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.151     ; 23.245     ;
; 26.606 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 23.250     ;
; 26.607 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.151     ; 23.244     ;
; 26.620 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.139     ; 23.243     ;
; 26.628 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.136     ; 23.238     ;
; 26.634 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 23.225     ;
; 26.636 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 23.223     ;
; 26.668 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.142     ; 23.192     ;
; 26.674 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.184     ;
; 26.674 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.184     ;
; 26.677 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.181     ;
; 26.680 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.178     ;
; 26.681 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.177     ;
; 26.686 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.172     ;
; 26.686 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.144     ; 23.172     ;
; 26.710 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 23.138     ;
; 26.711 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.142     ; 23.149     ;
; 26.711 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.142     ; 23.149     ;
; 26.715 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.153     ; 23.134     ;
; 26.728 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.142     ; 23.132     ;
; 26.732 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.142     ; 23.128     ;
; 26.734 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 23.125     ;
; 26.743 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 23.116     ;
; 26.752 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 23.096     ;
; 26.757 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 23.091     ;
; 26.762 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.151     ; 23.089     ;
; 26.763 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.151     ; 23.088     ;
; 26.770 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 23.089     ;
; 26.771 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 23.088     ;
; 26.772 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 23.076     ;
; 26.772 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 23.087     ;
; 26.775 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 23.073     ;
; 26.780 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 23.068     ;
; 26.781 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 23.067     ;
; 26.788 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.156     ; 23.058     ;
; 26.790 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 23.069     ;
; 26.792 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 23.067     ;
; 26.793 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 23.066     ;
; 26.794 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 23.065     ;
; 26.816 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.136     ; 23.050     ;
; 26.817 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.136     ; 23.049     ;
; 26.830 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.156     ; 23.016     ;
; 26.851 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.156     ; 22.995     ;
; 26.865 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.149     ; 22.988     ;
; 26.873 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 22.983     ;
; 26.879 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.153     ; 22.970     ;
; 26.881 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.153     ; 22.968     ;
; 26.892 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 22.964     ;
; 26.892 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 22.964     ;
; 26.893 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 22.963     ;
; 26.894 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 22.962     ;
; 26.895 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 22.961     ;
; 26.896 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 22.960     ;
; 26.899 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 22.957     ;
; 26.900 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.146     ; 22.956     ;
; 26.913 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.152     ; 22.937     ;
; 26.919 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 22.929     ;
; 26.919 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 22.929     ;
; 26.922 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 22.926     ;
; 26.925 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 22.923     ;
; 26.926 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 22.922     ;
; 26.931 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 22.917     ;
; 26.931 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.154     ; 22.917     ;
; 26.956 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.152     ; 22.894     ;
; 26.956 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.152     ; 22.894     ;
; 26.973 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.152     ; 22.877     ;
; 26.977 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.152     ; 22.873     ;
; 26.979 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.153     ; 22.870     ;
; 26.988 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.153     ; 22.861     ;
; 26.996 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.142     ; 22.864     ;
; 27.004 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 22.855     ;
; 27.008 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.143     ; 22.851     ;
; 27.015 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.153     ; 22.834     ;
; 27.016 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.153     ; 22.833     ;
; 27.017 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.153     ; 22.832     ;
; 27.018 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.140     ; 22.844     ;
; 27.035 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.153     ; 22.814     ;
; 27.037 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.153     ; 22.812     ;
; 27.037 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.140     ; 22.825     ;
; 27.038 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.153     ; 22.811     ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; config_string_and_timer:config_string_and_timer0|software_int                                           ; config_string_and_timer:config_string_and_timer0|software_int                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.417 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.721      ;
; 0.456 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.722      ;
; 0.457 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.723      ;
; 0.458 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.724      ;
; 0.459 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.725      ;
; 0.460 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.727      ;
; 0.460 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.726      ;
; 0.460 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.726      ;
; 0.475 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[1]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.741      ;
; 0.484 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.486 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.486 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.486 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.488 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.754      ;
; 0.488 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.754      ;
; 0.490 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.756      ;
; 0.490 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.756      ;
; 0.496 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.762      ;
; 0.525 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.790      ;
; 0.526 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.791      ;
; 0.600 ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[1]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.866      ;
; 0.602 ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.868      ;
; 0.607 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.617 ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.883      ;
; 0.646 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.912      ;
; 0.648 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.913      ;
; 0.648 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.913      ;
; 0.648 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.913      ;
; 0.650 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.915      ;
; 0.651 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.916      ;
; 0.651 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.916      ;
; 0.655 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.921      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.684      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[8]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[10]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.479 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[0]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[29]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[23]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[19]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[27]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[9]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[30]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[25]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[21]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.481 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[22]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[17]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[15]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.747      ;
; 0.485 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.751      ;
; 0.489 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_wd[4]                    ; openriscv:openriscv0|mem_wb:mem_wb0|wb_wd[4]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.755      ;
; 0.493 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[14]             ; openriscv:openriscv0|csr:csr0|mbadaddr[14]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[7]              ; openriscv:openriscv0|csr:csr0|sbadaddr[7]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[22]             ; openriscv:openriscv0|csr:csr0|mbadaddr[22]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[25]             ; openriscv:openriscv0|csr:csr0|mbadaddr[25]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[5]              ; openriscv:openriscv0|csr:csr0|sbadaddr[5]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[2]              ; openriscv:openriscv0|csr:csr0|sbadaddr[2]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[15]             ; openriscv:openriscv0|csr:csr0|mbadaddr[15]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.760      ;
; 0.496 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[19]             ; openriscv:openriscv0|csr:csr0|mbadaddr[19]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.762      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.457 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.723      ;
; 0.472 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.738      ;
; 0.477 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.744      ;
; 0.483 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.750      ;
; 0.484 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.751      ;
; 0.493 ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[15]                                                                                                                         ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.760      ;
; 0.495 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.761      ;
; 0.515 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.781      ;
; 0.519 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.786      ;
; 0.534 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.800      ;
; 0.543 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.809      ;
; 0.553 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.820      ;
; 0.554 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.821      ;
; 0.559 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.826      ;
; 0.560 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.827      ;
; 0.582 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.156      ; 0.943      ;
; 0.599 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.156      ; 0.960      ;
; 0.601 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[19] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[1]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.156      ; 0.962      ;
; 0.602 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.868      ;
; 0.622 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.888      ;
; 0.629 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.896      ;
; 0.641 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[10] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.907      ;
; 0.642 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.908      ;
; 0.644 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.909      ;
; 0.646 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[17] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.912      ;
; 0.646 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.912      ;
; 0.648 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.915      ;
; 0.655 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.922      ;
; 0.657 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.924      ;
; 0.662 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[8]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.944      ;
; 0.666 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.933      ;
; 0.669 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.934      ;
; 0.671 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.937      ;
; 0.686 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.952      ;
; 0.691 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.958      ;
; 0.694 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.961      ;
; 0.707 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.389      ;
; 0.709 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.975      ;
; 0.721 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.987      ;
; 0.721 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.166      ; 1.092      ;
; 0.724 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.991      ;
; 0.728 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.995      ;
; 0.730 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.997      ;
; 0.730 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.496      ; 1.421      ;
; 0.730 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.998      ;
; 0.731 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.496      ; 1.422      ;
; 0.732 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.496      ; 1.423      ;
; 0.735 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.001      ;
; 0.746 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.013      ;
; 0.749 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.015      ;
; 0.750 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.017      ;
; 0.752 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.166      ; 1.123      ;
; 0.753 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.166      ; 1.124      ;
; 0.754 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[8]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.166      ; 1.125      ;
; 0.758 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[11]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.166      ; 1.129      ;
; 0.761 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.028      ;
; 0.763 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.030      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                  ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.675 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.182     ; 3.676      ;
; 2.754 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 3.698      ;
; 2.905 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.182     ; 3.446      ;
; 2.905 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.182     ; 3.446      ;
; 2.913 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.083     ; 3.510      ;
; 2.984 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 3.468      ;
; 2.984 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 3.468      ;
; 3.076 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.185     ; 3.272      ;
; 3.076 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.185     ; 3.272      ;
; 3.142 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.435      ;
; 3.142 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.435      ;
; 3.142 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.435      ;
; 3.142 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.435      ;
; 3.142 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.435      ;
; 3.142 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.435      ;
; 3.142 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.435      ;
; 3.142 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.435      ;
; 3.142 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.435      ;
; 3.143 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.083     ; 3.280      ;
; 3.143 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.083     ; 3.280      ;
; 3.155 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 3.294      ;
; 3.155 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 3.294      ;
; 3.181 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.168     ; 3.184      ;
; 3.181 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.168     ; 3.184      ;
; 3.197 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.183     ; 3.153      ;
; 3.197 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.183     ; 3.153      ;
; 3.230 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.184     ; 3.119      ;
; 3.260 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.075     ; 3.206      ;
; 3.260 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.075     ; 3.206      ;
; 3.276 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 3.175      ;
; 3.276 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 3.175      ;
; 3.309 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.141      ;
; 3.314 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 3.106      ;
; 3.314 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 3.106      ;
; 3.364 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.213      ;
; 3.364 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.213      ;
; 3.364 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.213      ;
; 3.364 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 3.213      ;
; 3.419 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 3.018      ;
; 3.419 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 3.018      ;
; 3.435 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.987      ;
; 3.435 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.987      ;
; 3.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.085     ; 2.953      ;
; 3.473 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.168     ; 2.892      ;
; 3.473 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.168     ; 2.892      ;
; 3.530 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.057     ; 3.081      ;
; 3.530 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.057     ; 3.081      ;
; 3.530 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.057     ; 3.081      ;
; 3.530 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.057     ; 3.081      ;
; 3.534 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.056     ; 3.078      ;
; 3.534 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.056     ; 3.078      ;
; 3.534 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.056     ; 3.078      ;
; 3.534 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.056     ; 3.078      ;
; 3.534 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.056     ; 3.078      ;
; 3.552 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.075     ; 2.914      ;
; 3.552 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.075     ; 2.914      ;
; 3.634 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.336      ; 3.370      ;
; 3.634 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.336      ; 3.370      ;
; 3.634 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.336      ; 3.370      ;
; 3.634 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.336      ; 3.370      ;
; 3.634 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.336      ; 3.370      ;
; 3.634 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.336      ; 3.370      ;
; 3.634 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.336      ; 3.370      ;
; 3.634 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.336      ; 3.370      ;
; 3.634 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.336      ; 3.370      ;
; 3.706 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.170     ; 2.657      ;
; 3.706 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.170     ; 2.657      ;
; 3.711 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.726      ;
; 3.711 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.726      ;
; 3.733 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.169     ; 2.631      ;
; 3.733 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.169     ; 2.631      ;
; 3.785 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.679      ;
; 3.785 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.679      ;
; 3.812 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.076     ; 2.653      ;
; 3.812 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.076     ; 2.653      ;
; 3.831 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.765      ;
; 3.831 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.765      ;
; 3.831 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.765      ;
; 3.831 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.765      ;
; 3.944 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 2.491      ;
; 3.944 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 2.491      ;
; 3.971 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.070     ; 2.465      ;
; 3.971 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.070     ; 2.465      ;
; 4.175 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.424      ;
; 4.175 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.424      ;
; 4.175 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.424      ;
; 4.175 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.424      ;
; 4.244 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.355      ;
; 4.244 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.355      ;
; 4.244 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.355      ;
; 4.244 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.355      ;
; 4.244 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.355      ;
; 4.244 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.355      ;
; 4.244 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.355      ;
; 4.244 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.355      ;
; 4.244 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.355      ;
; 4.251 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.348      ;
; 4.251 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.348      ;
; 4.251 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.348      ;
; 4.251 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.348      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.090 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.356      ;
; 1.090 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.356      ;
; 1.090 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.356      ;
; 1.090 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.356      ;
; 1.090 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.356      ;
; 1.090 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.356      ;
; 1.090 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.356      ;
; 1.325 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.015      ;
; 1.325 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.015      ;
; 1.325 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.015      ;
; 1.474 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.739      ;
; 1.474 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.739      ;
; 1.474 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.739      ;
; 1.501 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.766      ;
; 1.501 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.766      ;
; 1.501 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.766      ;
; 1.501 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.766      ;
; 1.501 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.766      ;
; 1.501 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.766      ;
; 1.501 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.766      ;
; 1.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.021      ;
; 1.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.021      ;
; 1.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.021      ;
; 1.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.021      ;
; 1.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.021      ;
; 1.743 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.020      ;
; 1.743 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.020      ;
; 1.743 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.020      ;
; 1.743 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.020      ;
; 1.743 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.020      ;
; 1.759 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.027      ;
; 1.759 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.027      ;
; 1.759 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.027      ;
; 1.759 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.027      ;
; 1.759 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.027      ;
; 1.759 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.027      ;
; 1.759 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.027      ;
; 1.759 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.027      ;
; 1.765 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.034      ;
; 1.765 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.034      ;
; 1.765 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.034      ;
; 1.765 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.034      ;
; 1.765 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.034      ;
; 1.765 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.034      ;
; 1.765 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.034      ;
; 1.765 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.034      ;
; 1.799 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.068      ;
; 1.799 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.068      ;
; 1.799 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.068      ;
; 1.799 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.068      ;
; 1.799 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.068      ;
; 1.799 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.068      ;
; 1.799 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.068      ;
; 1.799 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.068      ;
; 1.799 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.068      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.094      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.094      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.094      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.094      ;
; 1.970 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.147      ;
; 1.970 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.147      ;
; 1.993 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.170      ;
; 1.993 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.170      ;
; 2.116 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.381      ;
; 2.116 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.381      ;
; 2.116 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.381      ;
; 2.116 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.381      ;
; 2.161 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.339      ;
; 2.161 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.339      ;
; 2.162 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.852      ;
; 2.162 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.852      ;
; 2.162 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.852      ;
; 2.162 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.852      ;
; 2.162 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.852      ;
; 2.162 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.852      ;
; 2.162 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.852      ;
; 2.162 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.852      ;
; 2.162 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.495      ; 2.852      ;
; 2.285 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.437      ;
; 2.285 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.437      ;
; 2.308 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.460      ;
; 2.308 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.460      ;
; 2.330 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.523      ;
; 2.352 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.545      ;
; 2.352 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.545      ;
; 2.362 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.541      ;
; 2.362 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.541      ;
; 2.363 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.643      ;
; 2.363 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.643      ;
; 2.363 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.643      ;
; 2.363 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.643      ;
; 2.369 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.650      ;
; 2.369 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.650      ;
; 2.369 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.650      ;
; 2.369 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.650      ;
; 2.369 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.650      ;
; 2.432 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.053     ; 2.432      ;
; 2.432 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.053     ; 2.432      ;
; 2.455 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.053     ; 2.455      ;
; 2.455 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.053     ; 2.455      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 11.442 ns




+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 1.745  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 2.007  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 38.588 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.187 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 4.778 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.502 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; 2.666  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.096  ; 0.000         ;
; clk_50                                                    ; 9.587  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 24.719 ; 0.000         ;
; clk                                                       ; 41.665 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 49.758 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+-------+--------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.745 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.077     ; 1.493      ;
; 1.745 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.077     ; 1.493      ;
; 1.769 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.458      ;
; 1.769 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.458      ;
; 1.769 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.458      ;
; 1.769 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.458      ;
; 1.769 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.458      ;
; 1.810 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.077     ; 1.428      ;
; 1.810 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.077     ; 1.428      ;
; 1.834 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.393      ;
; 1.834 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.393      ;
; 1.834 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.393      ;
; 1.834 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.393      ;
; 1.834 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.393      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[16]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[19]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[12]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.887 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.340      ;
; 1.893 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.334      ;
; 1.893 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.334      ;
; 1.893 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.334      ;
; 1.893 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.334      ;
; 1.893 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.334      ;
; 1.897 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.329      ;
; 1.900 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.326      ;
; 1.900 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.326      ;
; 1.900 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[8]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.326      ;
; 1.900 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.326      ;
; 1.900 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.326      ;
; 1.902 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.326      ;
; 1.902 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.326      ;
; 1.902 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.326      ;
; 1.902 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.326      ;
; 1.902 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.326      ;
; 1.902 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.326      ;
; 1.902 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.326      ;
; 1.902 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[11]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.326      ;
; 1.902 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.326      ;
; 1.914 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.077     ; 1.324      ;
; 1.914 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.077     ; 1.324      ;
; 1.933 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[15]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.294      ;
; 1.947 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.279      ;
; 1.950 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.276      ;
; 1.950 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.276      ;
; 1.950 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.276      ;
; 1.950 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.276      ;
; 1.950 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[8]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.276      ;
; 1.950 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.276      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[19]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[12]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[16]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.275      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.276      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.276      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.276      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.276      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[11]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.276      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.276      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.276      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.276      ;
; 1.952 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.276      ;
; 1.953 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.273      ;
; 1.953 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[8]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.273      ;
; 1.953 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.273      ;
; 1.953 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.273      ;
; 1.953 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.089     ; 1.273      ;
; 1.955 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.273      ;
; 1.955 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[11]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.273      ;
; 1.955 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.273      ;
; 1.955 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.273      ;
; 1.955 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.273      ;
; 1.955 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.273      ;
; 1.955 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.273      ;
; 1.955 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.273      ;
; 1.955 ; wb32_avalon16:wb32_avalon16|wishbone_we_r  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.273      ;
; 1.983 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[15]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.088     ; 1.244      ;
+-------+--------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.007 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 1.222      ;
; 2.028 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_we_r                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.101     ; 1.196      ;
; 2.028 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.101     ; 1.196      ;
; 2.028 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.101     ; 1.196      ;
; 2.046 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 1.177      ;
; 2.046 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 1.177      ;
; 2.046 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 1.177      ;
; 2.046 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 1.177      ;
; 2.046 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 1.177      ;
; 2.046 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 1.177      ;
; 2.046 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 1.177      ;
; 2.046 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 1.177      ;
; 2.116 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 1.110      ;
; 2.134 ; wb32_avalon16:wb32_avalon16|rdata[11]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.084     ; 1.107      ;
; 2.135 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 1.091      ;
; 2.135 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 1.091      ;
; 2.156 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.097     ; 1.072      ;
; 2.156 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.097     ; 1.072      ;
; 2.191 ; wb32_avalon16:wb32_avalon16|rdata[8]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 1.041      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.200 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 1.030      ;
; 2.205 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 1.021      ;
; 2.211 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 1.021      ;
; 2.214 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 1.018      ;
; 2.216 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 1.010      ;
; 2.216 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 1.010      ;
; 2.216 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 1.010      ;
; 2.216 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 1.010      ;
; 2.216 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 1.010      ;
; 2.216 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 1.010      ;
; 2.216 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 1.010      ;
; 2.226 ; wb32_avalon16:wb32_avalon16|rdata[20]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.098     ; 1.001      ;
; 2.232 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.085      ; 1.178      ;
; 2.232 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.085      ; 1.178      ;
; 2.234 ; wb32_avalon16:wb32_avalon16|rdata[23]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.991      ;
; 2.235 ; wb32_avalon16:wb32_avalon16|rdata[17]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.990      ;
; 2.249 ; wb32_avalon16:wb32_avalon16|rdata[15]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.096     ; 0.980      ;
; 2.251 ; wb32_avalon16:wb32_avalon16|rdata[18]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 0.972      ;
; 2.257 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.969      ;
; 2.271 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.955      ;
; 2.272 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.960      ;
; 2.278 ; wb32_avalon16:wb32_avalon16|rdata[14]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 0.945      ;
; 2.280 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.946      ;
; 2.280 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.946      ;
; 2.283 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.943      ;
; 2.283 ; wb32_avalon16:wb32_avalon16|rdata[18]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.101     ; 0.941      ;
; 2.287 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.945      ;
; 2.288 ; wb32_avalon16:wb32_avalon16|rdata[16]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.937      ;
; 2.297 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 0.926      ;
; 2.298 ; wb32_avalon16:wb32_avalon16|rdata[22]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.927      ;
; 2.300 ; wb32_avalon16:wb32_avalon16|rdata[31]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.925      ;
; 2.304 ; wb32_avalon16:wb32_avalon16|rdata[21]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.921      ;
; 2.305 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.921      ;
; 2.307 ; wb32_avalon16:wb32_avalon16|rdata[16]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.919      ;
; 2.315 ; wb32_avalon16:wb32_avalon16|rdata[21]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.911      ;
; 2.325 ; wb32_avalon16:wb32_avalon16|rdata[22]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 0.898      ;
; 2.334 ; wb32_avalon16:wb32_avalon16|rdata[17]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.892      ;
; 2.334 ; wb32_avalon16:wb32_avalon16|rdata[26]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.891      ;
; 2.335 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.097     ; 0.893      ;
; 2.335 ; wb32_avalon16:wb32_avalon16|rdata[23]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.891      ;
; 2.340 ; wb32_avalon16:wb32_avalon16|rdata[19]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.885      ;
; 2.341 ; wb32_avalon16:wb32_avalon16|rdata[30]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.885      ;
; 2.355 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.871      ;
; 2.356 ; wb32_avalon16:wb32_avalon16|rdata[11]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.098     ; 0.871      ;
; 2.357 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.869      ;
; 2.358 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.868      ;
; 2.360 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.871      ;
; 2.360 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.871      ;
; 2.360 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.871      ;
; 2.360 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.871      ;
; 2.360 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.871      ;
; 2.360 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.871      ;
; 2.360 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.871      ;
; 2.360 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.871      ;
; 2.361 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.871      ;
; 2.366 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.098     ; 0.861      ;
; 2.395 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|skip_to_idle                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 0.835      ;
; 2.428 ; wb32_avalon16:wb32_avalon16|rdata[20]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.798      ;
; 2.436 ; wb32_avalon16:wb32_avalon16|rdata[26]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 0.787      ;
; 2.436 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.790      ;
; 2.445 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.105     ; 0.775      ;
; 2.452 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.099     ; 0.774      ;
; 2.455 ; wb32_avalon16:wb32_avalon16|rdata[19]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.102     ; 0.768      ;
; 2.456 ; wb32_avalon16:wb32_avalon16|rdata[10]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.776      ;
; 2.459 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.766      ;
; 2.472 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.087     ; 0.766      ;
; 2.473 ; wb32_avalon16:wb32_avalon16|rdata[27]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.087     ; 0.765      ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 38.588 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.078     ; 11.321     ;
; 38.625 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.084     ; 11.278     ;
; 38.639 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.071     ; 11.277     ;
; 38.651 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.073     ; 11.263     ;
; 38.652 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.073     ; 11.262     ;
; 38.653 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.073     ; 11.261     ;
; 38.676 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.234     ;
; 38.684 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.075     ; 11.228     ;
; 38.688 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.079     ; 11.220     ;
; 38.689 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.079     ; 11.219     ;
; 38.690 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.079     ; 11.218     ;
; 38.721 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.081     ; 11.185     ;
; 38.731 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.179     ;
; 38.746 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.164     ;
; 38.750 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.160     ;
; 38.752 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.073     ; 11.162     ;
; 38.754 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.156     ;
; 38.754 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.073     ; 11.160     ;
; 38.756 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.154     ;
; 38.758 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.078     ; 11.151     ;
; 38.760 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.150     ;
; 38.761 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.149     ;
; 38.766 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.078     ; 11.143     ;
; 38.768 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.136     ;
; 38.783 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.121     ;
; 38.784 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.078     ; 11.125     ;
; 38.787 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.117     ;
; 38.789 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.079     ; 11.119     ;
; 38.789 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.076     ; 11.122     ;
; 38.791 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.113     ;
; 38.791 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.079     ; 11.117     ;
; 38.792 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.076     ; 11.119     ;
; 38.793 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.111     ;
; 38.795 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.084     ; 11.108     ;
; 38.797 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.107     ;
; 38.798 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.106     ;
; 38.801 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.071     ; 11.115     ;
; 38.803 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.084     ; 11.100     ;
; 38.812 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.098     ;
; 38.815 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.095     ;
; 38.816 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.094     ;
; 38.819 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.091     ;
; 38.820 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.090     ;
; 38.821 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.084     ; 11.082     ;
; 38.821 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.075     ; 11.091     ;
; 38.822 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.075     ; 11.090     ;
; 38.824 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.075     ; 11.088     ;
; 38.826 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.082     ; 11.079     ;
; 38.826 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.084     ;
; 38.829 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.082     ; 11.076     ;
; 38.831 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.073     ; 11.083     ;
; 38.832 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.078     ;
; 38.832 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.073     ; 11.082     ;
; 38.833 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.069     ; 11.085     ;
; 38.838 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.077     ; 11.072     ;
; 38.842 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.076     ; 11.069     ;
; 38.848 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.073     ; 11.066     ;
; 38.849 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.055     ;
; 38.852 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.052     ;
; 38.853 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.051     ;
; 38.856 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.048     ;
; 38.857 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.047     ;
; 38.858 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.081     ; 11.048     ;
; 38.859 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.081     ; 11.047     ;
; 38.861 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.081     ; 11.045     ;
; 38.863 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.041     ;
; 38.863 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.073     ; 11.051     ;
; 38.868 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.079     ; 11.040     ;
; 38.868 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.076     ; 11.043     ;
; 38.868 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.073     ; 11.046     ;
; 38.869 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.079     ; 11.039     ;
; 38.869 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.083     ; 11.035     ;
; 38.870 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.075     ; 11.042     ;
; 38.879 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.082     ; 11.026     ;
; 38.882 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.076     ; 11.029     ;
; 38.883 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.076     ; 11.028     ;
; 38.885 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.079     ; 11.023     ;
; 38.889 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.076     ; 11.022     ;
; 38.890 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.076     ; 11.021     ;
; 38.894 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.069     ; 11.024     ;
; 38.894 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.069     ; 11.024     ;
; 38.900 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.079     ; 11.008     ;
; 38.905 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.082     ; 11.000     ;
; 38.905 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.079     ; 11.003     ;
; 38.913 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.078     ; 10.996     ;
; 38.914 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.078     ; 10.995     ;
; 38.915 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.078     ; 10.994     ;
; 38.917 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.078     ; 10.992     ;
; 38.917 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.078     ; 10.992     ;
; 38.918 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.078     ; 10.991     ;
; 38.919 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.082     ; 10.986     ;
; 38.920 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.082     ; 10.985     ;
; 38.923 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.078     ; 10.986     ;
; 38.924 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.078     ; 10.985     ;
; 38.926 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.082     ; 10.979     ;
; 38.927 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.082     ; 10.978     ;
; 38.931 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.075     ; 10.981     ;
; 38.931 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.075     ; 10.981     ;
; 38.938 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.080     ; 10.969     ;
; 38.950 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.084     ; 10.953     ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; config_string_and_timer:config_string_and_timer0|software_int                                           ; config_string_and_timer:config_string_and_timer0|software_int                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[1]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.201 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.323      ;
; 0.204 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.323      ;
; 0.205 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.222 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.224 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.344      ;
; 0.253 ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[1]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.258 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.377      ;
; 0.263 ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.267 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.391      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                         ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                        ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                       ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                          ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                        ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                          ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                        ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                        ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o                   ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                             ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]                 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]              ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]                 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                       ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                       ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                          ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]                 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]                 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]                 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0]      ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                     ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0]      ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[10]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[8]                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[9]                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_ack_id ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.392      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[19]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[21]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[0]                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[29]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[25]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[23]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[30]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[27]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[22]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[15]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[17]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]                  ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.321      ;
; 0.205 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[7]                   ; openriscv:openriscv0|csr:csr0|sbadaddr[7]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[22]                  ; openriscv:openriscv0|csr:csr0|mbadaddr[22]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_wd[4]                         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_wd[4]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[25]                  ; openriscv:openriscv0|csr:csr0|mbadaddr[25]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[5]                   ; openriscv:openriscv0|csr:csr0|sbadaddr[5]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[14]                  ; openriscv:openriscv0|csr:csr0|mbadaddr[14]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[2]                   ; openriscv:openriscv0|csr:csr0|sbadaddr[2]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[15]                  ; openriscv:openriscv0|csr:csr0|mbadaddr[15]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.326      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.318      ;
; 0.201 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.322      ;
; 0.206 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[15]                                                                                                                         ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.327      ;
; 0.217 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.337      ;
; 0.229 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.349      ;
; 0.231 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.088      ; 0.413      ;
; 0.236 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.088      ; 0.418      ;
; 0.237 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.088      ; 0.419      ;
; 0.238 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.357      ;
; 0.238 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.357      ;
; 0.239 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.358      ;
; 0.244 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.363      ;
; 0.244 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.363      ;
; 0.246 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.366      ;
; 0.255 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[19] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[1]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.266 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[10] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[17] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.394      ;
; 0.282 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.401      ;
; 0.284 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[8]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.414      ;
; 0.285 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.408      ;
; 0.295 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[8]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.094      ; 0.483      ;
; 0.296 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.093      ; 0.484      ;
; 0.298 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.088      ; 0.480      ;
; 0.298 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.093      ; 0.485      ;
; 0.298 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[23]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.088      ; 0.480      ;
; 0.300 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.088      ; 0.482      ;
; 0.301 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[11]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.093      ; 0.488      ;
; 0.303 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.422      ;
; 0.305 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.425      ;
; 0.308 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.093      ; 0.495      ;
; 0.313 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[12]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.088      ; 0.495      ;
; 0.315 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.094      ; 0.505      ;
; 0.320 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.094      ; 0.508      ;
; 0.321 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.093      ; 0.508      ;
; 0.321 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.093      ; 0.508      ;
; 0.321 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.094      ; 0.509      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 4.778 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 1.728      ;
; 4.823 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.051     ; 1.731      ;
; 4.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 1.643      ;
; 4.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 1.643      ;
; 4.908 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.051     ; 1.646      ;
; 4.908 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.051     ; 1.646      ;
; 4.912 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.050     ; 1.632      ;
; 4.924 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.099     ; 1.580      ;
; 4.924 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.099     ; 1.580      ;
; 4.940 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.664      ;
; 4.940 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.664      ;
; 4.940 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.664      ;
; 4.940 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.664      ;
; 4.940 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.664      ;
; 4.940 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.664      ;
; 4.940 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.664      ;
; 4.940 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.664      ;
; 4.940 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.664      ;
; 4.969 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.053     ; 1.583      ;
; 4.969 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.053     ; 1.583      ;
; 4.992 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 1.513      ;
; 4.992 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 1.513      ;
; 4.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.050     ; 1.547      ;
; 4.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.050     ; 1.547      ;
; 5.001 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.087     ; 1.515      ;
; 5.001 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.087     ; 1.515      ;
; 5.006 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 1.499      ;
; 5.037 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.052     ; 1.516      ;
; 5.037 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.052     ; 1.516      ;
; 5.046 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.041     ; 1.518      ;
; 5.046 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.041     ; 1.518      ;
; 5.051 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.052     ; 1.502      ;
; 5.054 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.550      ;
; 5.054 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.550      ;
; 5.054 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.550      ;
; 5.054 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.049     ; 1.550      ;
; 5.058 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.052     ; 1.484      ;
; 5.058 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.052     ; 1.484      ;
; 5.117 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 1.398      ;
; 5.117 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 1.398      ;
; 5.126 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.051     ; 1.417      ;
; 5.126 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.051     ; 1.417      ;
; 5.127 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.028     ; 1.498      ;
; 5.127 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.028     ; 1.498      ;
; 5.127 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.028     ; 1.498      ;
; 5.127 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.028     ; 1.498      ;
; 5.127 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.028     ; 1.498      ;
; 5.135 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.040     ; 1.419      ;
; 5.135 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.040     ; 1.419      ;
; 5.140 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.051     ; 1.403      ;
; 5.148 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.029     ; 1.476      ;
; 5.148 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.029     ; 1.476      ;
; 5.148 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.029     ; 1.476      ;
; 5.148 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.029     ; 1.476      ;
; 5.162 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.401      ;
; 5.162 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.401      ;
; 5.181 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.140      ; 1.612      ;
; 5.181 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.140      ; 1.612      ;
; 5.181 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.140      ; 1.612      ;
; 5.181 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.140      ; 1.612      ;
; 5.181 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.140      ; 1.612      ;
; 5.181 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.140      ; 1.612      ;
; 5.181 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.140      ; 1.612      ;
; 5.181 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.140      ; 1.612      ;
; 5.181 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; 0.140      ; 1.612      ;
; 5.217 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 1.297      ;
; 5.217 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 1.297      ;
; 5.231 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 1.283      ;
; 5.231 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 1.283      ;
; 5.251 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.041     ; 1.302      ;
; 5.251 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.041     ; 1.302      ;
; 5.262 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.300      ;
; 5.262 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.300      ;
; 5.276 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.286      ;
; 5.276 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.286      ;
; 5.289 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.036     ; 1.328      ;
; 5.289 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.036     ; 1.328      ;
; 5.289 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.036     ; 1.328      ;
; 5.289 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.036     ; 1.328      ;
; 5.351 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.201      ;
; 5.351 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.201      ;
; 5.365 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.187      ;
; 5.365 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.042     ; 1.187      ;
; 5.462 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.156      ;
; 5.462 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.156      ;
; 5.462 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.156      ;
; 5.462 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.156      ;
; 5.480 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.034     ; 1.139      ;
; 5.480 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.034     ; 1.139      ;
; 5.480 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.034     ; 1.139      ;
; 5.480 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.034     ; 1.139      ;
; 5.480 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.034     ; 1.139      ;
; 5.480 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.034     ; 1.139      ;
; 5.480 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.034     ; 1.139      ;
; 5.480 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.034     ; 1.139      ;
; 5.480 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.034     ; 1.139      ;
; 5.497 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.039     ; 1.117      ;
; 5.497 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.039     ; 1.117      ;
; 5.497 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.039     ; 1.117      ;
; 5.497 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.039     ; 1.117      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.502 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.622      ;
; 0.650 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.953      ;
; 0.650 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.953      ;
; 0.650 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.953      ;
; 0.690 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.809      ;
; 0.690 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.809      ;
; 0.690 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.809      ;
; 0.697 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.816      ;
; 0.697 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.816      ;
; 0.697 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.816      ;
; 0.697 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.816      ;
; 0.697 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.816      ;
; 0.697 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.816      ;
; 0.697 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.816      ;
; 0.828 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.965      ;
; 0.828 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.965      ;
; 0.828 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.965      ;
; 0.828 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.965      ;
; 0.828 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.965      ;
; 0.830 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.957      ;
; 0.830 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.957      ;
; 0.830 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.957      ;
; 0.830 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.957      ;
; 0.830 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.957      ;
; 0.831 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.952      ;
; 0.831 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.952      ;
; 0.831 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.952      ;
; 0.831 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.952      ;
; 0.831 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.952      ;
; 0.831 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.952      ;
; 0.831 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.952      ;
; 0.831 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.952      ;
; 0.842 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.963      ;
; 0.842 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.963      ;
; 0.842 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.963      ;
; 0.842 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.963      ;
; 0.842 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.963      ;
; 0.842 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.963      ;
; 0.842 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.963      ;
; 0.842 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.963      ;
; 0.855 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.977      ;
; 0.855 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.977      ;
; 0.855 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.977      ;
; 0.855 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.977      ;
; 0.855 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.977      ;
; 0.855 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.977      ;
; 0.855 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.977      ;
; 0.855 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.977      ;
; 0.855 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.977      ;
; 0.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.978      ;
; 0.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.978      ;
; 0.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.978      ;
; 0.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.978      ;
; 0.964 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.019      ; 1.046      ;
; 0.964 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.019      ; 1.046      ;
; 0.975 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.018      ; 1.056      ;
; 0.975 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.018      ; 1.056      ;
; 1.009 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.128      ;
; 1.009 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.128      ;
; 1.009 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.128      ;
; 1.009 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.128      ;
; 1.061 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.020      ; 1.144      ;
; 1.061 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.020      ; 1.144      ;
; 1.069 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.018      ; 1.143      ;
; 1.069 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.018      ; 1.143      ;
; 1.073 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 1.376      ;
; 1.073 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 1.376      ;
; 1.073 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 1.376      ;
; 1.073 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 1.376      ;
; 1.073 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 1.376      ;
; 1.073 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 1.376      ;
; 1.073 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 1.376      ;
; 1.073 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 1.376      ;
; 1.073 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 1.376      ;
; 1.080 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 1.153      ;
; 1.080 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 1.153      ;
; 1.133 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.260      ;
; 1.133 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.260      ;
; 1.133 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.260      ;
; 1.133 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.260      ;
; 1.135 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.030     ; 1.132      ;
; 1.135 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.030     ; 1.132      ;
; 1.146 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.274      ;
; 1.146 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.274      ;
; 1.146 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.031     ; 1.142      ;
; 1.146 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.274      ;
; 1.146 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.274      ;
; 1.146 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.031     ; 1.142      ;
; 1.146 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.274      ;
; 1.160 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 1.252      ;
; 1.163 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.020      ; 1.246      ;
; 1.163 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.020      ; 1.246      ;
; 1.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.019      ; 1.241      ;
; 1.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.019      ; 1.241      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.088 ns




+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -0.710 ; 0.187 ; 2.428    ; 0.502   ; 2.222               ;
;  clk                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 41.665              ;
;  clk_50                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.391  ; 0.187 ; N/A      ; N/A     ; 24.612              ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 24.944 ; 0.187 ; N/A      ; N/A     ; 49.478              ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.710 ; 0.187 ; 2.428    ; 0.502   ; 2.947               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; N/A    ; N/A   ; N/A      ; N/A     ; 2.222               ;
; Design-wide TNS                                            ; -8.333 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk_50                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -8.333 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdr_clk_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cs_n_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cke_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ras_n_o    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cas_n_o    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_we_n_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_txd_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rxd_i              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 108708       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 412460007    ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 126          ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 400971       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 209          ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 13513        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 108708       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 412460007    ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 126          ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 400971       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 209          ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 13513        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 142      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 142      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 5031  ; 5031 ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 62    ; 62   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; clk                                                       ; clk                                                       ; Base      ; Constrained ;
; clk_50                                                    ; clk_50                                                    ; Base      ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; rst_n         ; Partially constrained                                                                ;
; sdr_dq_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cas_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_clk_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cs_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ras_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; rst_n         ; Partially constrained                                                                ;
; sdr_dq_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cas_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_clk_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cs_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ras_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Mar 10 15:43:07 2020
Info: Command: quartus_sta wishbone_cycy10_soc -c wishbone_cycy10_soc
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332174): Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc Line: 1
Warning (332174): Ignored filter at SDC1.sdc(2): get_ports could not be matched with a port File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc Line: 2
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 3 -phase -67.50 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'f:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.710
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.710              -8.333 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.391               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.944               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.454               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 2.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.428               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.185               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 2.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.222               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.956               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.924               0.000 clk_50 
    Info (332119):    24.633               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.665               0.000 clk 
    Info (332119):    49.478               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 10.814 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.338              -1.608 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.585               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    26.169               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 2.675
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.675               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.090               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 2.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.222               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.947               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.937               0.000 clk_50 
    Info (332119):    24.612               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.665               0.000 clk 
    Info (332119):    49.499               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 11.442 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.745               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.007               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    38.588               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 4.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.778               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.502               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.666               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.096               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.587               0.000 clk_50 
    Info (332119):    24.719               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.665               0.000 clk 
    Info (332119):    49.758               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.088 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Tue Mar 10 15:43:21 2020
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:12


