From: Chris Myers <atacs-bugs@vlsigroup.ece.utah.edu>
To: myers@ece.utah.edu
Subject: Re: FEATURE: support non-determinism with different input trace (PR#4832)
Date: Thu Oct 22 21:40:13 2009

This also means the VHDL and Verilog-AMS models would need to be able to support
non-determinism.
