|lab0
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
LEDR[0] << hadd:myHalfAdder.port3
LEDR[1] << fadd:myFullAdder.port4
LEDR[2] << fadd:myFullAdder.port3


|lab0|hadd:myHalfAdder
a => Add0.IN1
b => Add0.IN2
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|lab0|fadd:myFullAdder
a => Add0.IN1
b => Add0.IN2
cin => Add1.IN4
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s <= Add1.DB_MAX_OUTPUT_PORT_TYPE


