09:21:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_project_our_IP_improved\project\temp_xsdb_launch_script.tcl
09:21:35 INFO  : Registering command handlers for Vitis TCF services
09:21:36 INFO  : XSCT server has started successfully.
09:21:36 INFO  : plnx-install-location is set to ''
09:21:36 INFO  : Successfully done setting XSCT server connection channel  
09:21:36 INFO  : Successfully done query RDI_DATADIR 
09:21:36 INFO  : Successfully done setting workspace for the tool. 
09:24:38 INFO  : Checking for BSP changes to sync application flags for project 'AES_improved_vitis'...
09:25:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77B49A' is selected.
09:25:14 INFO  : 'jtag frequency' command is executed.
09:25:14 INFO  : Context for 'APU' is selected.
09:25:15 INFO  : System reset is completed.
09:25:18 INFO  : 'after 3000' command is executed.
09:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B49A" && level==0} -index 1' command is executed.
09:25:19 INFO  : FPGA configured successfully with bitstream "D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_improved_vitis/_ide/bitstream/AES_Improved_wrapper.bit"
09:25:19 INFO  : Context for 'APU' is selected.
09:25:19 INFO  : Hardware design information is loaded from 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_Improved_wrapper/export/AES_Improved_wrapper/hw/AES_Improved_wrapper.xsa'.
09:25:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:25:19 INFO  : Context for 'APU' is selected.
09:25:19 INFO  : Sourcing of 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_improved_vitis/_ide/psinit/ps7_init.tcl' is done.
09:25:19 INFO  : 'ps7_init' command is executed.
09:25:19 INFO  : 'ps7_post_config' command is executed.
09:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:19 INFO  : The application 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_improved_vitis/Debug/AES_improved_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:19 INFO  : 'configparams force-mem-access 0' command is executed.
09:25:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B49A" && level==0} -index 1
fpga -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_improved_vitis/_ide/bitstream/AES_Improved_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_Improved_wrapper/export/AES_Improved_wrapper/hw/AES_Improved_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_improved_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_improved_vitis/Debug/AES_improved_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:25:19 INFO  : Memory regions updated for context APU
09:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:20 INFO  : 'con' command is executed.
09:25:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:25:20 INFO  : Launch script is exported to file 'D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_project_our_IP_improved\project\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_improved_vitis_system_standalone.tcl'
09:30:06 INFO  : Checking for BSP changes to sync application flags for project 'AES_improved_vitis'...
09:30:25 INFO  : Disconnected from the channel tcfchan#2.
09:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77B49A' is selected.
09:30:25 INFO  : 'jtag frequency' command is executed.
09:30:25 INFO  : Context for 'APU' is selected.
09:30:25 INFO  : System reset is completed.
09:30:28 INFO  : 'after 3000' command is executed.
09:30:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B49A" && level==0} -index 1' command is executed.
09:30:29 INFO  : FPGA configured successfully with bitstream "D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_improved_vitis/_ide/bitstream/AES_Improved_wrapper.bit"
09:30:29 INFO  : Context for 'APU' is selected.
09:30:29 INFO  : Hardware design information is loaded from 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_Improved_wrapper/export/AES_Improved_wrapper/hw/AES_Improved_wrapper.xsa'.
09:30:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:29 INFO  : Context for 'APU' is selected.
09:30:29 INFO  : Sourcing of 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_improved_vitis/_ide/psinit/ps7_init.tcl' is done.
09:30:30 INFO  : 'ps7_init' command is executed.
09:30:30 INFO  : 'ps7_post_config' command is executed.
09:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:30 INFO  : The application 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_improved_vitis/Debug/AES_improved_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B49A" && level==0} -index 1
fpga -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_improved_vitis/_ide/bitstream/AES_Improved_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_Improved_wrapper/export/AES_Improved_wrapper/hw/AES_Improved_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_improved_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_our_IP_improved/project/AES_improved_vitis/Debug/AES_improved_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:30 INFO  : Memory regions updated for context APU
09:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:30 INFO  : 'con' command is executed.
09:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:30:30 INFO  : Launch script is exported to file 'D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_project_our_IP_improved\project\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_improved_vitis_system_standalone.tcl'
