# XOR Gate - Verilog HDL

This project demonstrates the implementation and simulation of a **2-input XOR (Exclusive OR) gate** using **Verilog HDL**. The XOR gate is a fundamental digital logic gate that outputs high (`1`) only when the number of high inputs is odd (i.e., exactly one input is high).

## ğŸ“Œ Project Overview

- **Gate:** XOR Gate (Exclusive OR)
- **Inputs:** `a`, `b`
- **Output:** `y = a ^ b`
- **Platform:** [EDA Playground](https://edaplayground.com/)
- **Simulator:** Cadence Xcelium 23.09

## ğŸ§ª Truth Table

| a | b | y (a ^ b) |
|---|---|-----------|
| 0 | 0 |     0     |
| 0 | 1 |     1     |
| 1 | 0 |     1     |
| 1 | 1 |     0     |

## ğŸ› ï¸ Tools Used

- **EDA Playground** â€“ for writing and simulating Verilog code online.
- **Cadence Xcelium** â€“ a simulation tool for verifying digital designs.
- **GTKWave** â€“ for viewing simulation waveforms.

## ğŸ“· Simulation Outputs

### âœ… Console Output:
```

At time T=0, a=0, b=0, y=0
At time T=10, a=0, b=1, y=1
At time T=20, a=1, b=0, y=1
At time T=30, a=1, b=1, y=0

```

### ğŸ“Š Waveform Snapshot:
> ![XOR Gate Waveform](waveform.png)

## ğŸ”— Useful Links

- â–¶ï¸ **Live Simulation**: [Run on EDA Playground](https://edaplayground.com/x/PH8p)
- ğŸ“ **Repository Structure**:
```

â”œâ”€â”€ xor_gate.v         # XOR gate design file
â”œâ”€â”€ xor_gate_tb.v      # Testbench for XOR gate
â””â”€â”€ waveform.png       # Simulation waveform

```

## ğŸ§  Author

**Mitanshi Gaur**  
Connect with me on [LinkedIn](https://www.linkedin.com/in/mitanshigaur)

---

ğŸ“Œ *This project is part of my Verilog Daily Coding Streak focused on strengthening RTL design fundamentals.*
