{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Quartus2/filter/convUnit_by_shift.v " "Source file: D:/Quartus2/filter/convUnit_by_shift.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1677237920672 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1677237920672 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Quartus2/filter/convUnit_by_shift.v " "Source file: D:/Quartus2/filter/convUnit_by_shift.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1677237920702 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1677237920702 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Quartus2/filter/convUnit_by_shift.v " "Source file: D:/Quartus2/filter/convUnit_by_shift.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1677237920722 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1677237920722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677237921892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677237921902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 19:25:21 2023 " "Processing started: Fri Feb 24 19:25:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677237921902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237921902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter -c filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237921902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677237922302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatadd16.v 1 1 " "Found 1 design units, including 1 entities, in source file floatadd16.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatAdd16 " "Found entity 1: floatAdd16" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237929677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237929677 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "floatMult16.v(16) " "Verilog HDL information at floatMult16.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677237929677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatmult16.v 1 1 " "Found 1 design units, including 1 entities, in source file floatmult16.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatMult16 " "Found entity 1: floatMult16" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237929677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237929677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convunit_by_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file convunit_by_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 convUnit_by_shift " "Found entity 1: convUnit_by_shift" {  } { { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237929677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237929677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_shift_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file line_shift_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_shift_ram " "Found entity 1: line_shift_ram" {  } { { "line_shift_ram.v" "" { Text "D:/Quartus2/filter/line_shift_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237929677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237929677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file pe_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 pE_tree " "Found entity 1: pE_tree" {  } { { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237929687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237929687 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_ram.v(72) " "Verilog HDL information at shift_ram.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "shift_ram.v" "" { Text "D:/Quartus2/filter/shift_ram.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677237929687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_ram " "Found entity 1: shift_ram" {  } { { "shift_ram.v" "" { Text "D:/Quartus2/filter/shift_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237929687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237929687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatadd16_input3.v 1 1 " "Found 1 design units, including 1 entities, in source file floatadd16_input3.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatAdd16_input3 " "Found entity 1: floatAdd16_input3" {  } { { "floatAdd16_input3.v" "" { Text "D:/Quartus2/filter/floatAdd16_input3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237929687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237929687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convUnit_by_shift " "Elaborating entity \"convUnit_by_shift\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677237929737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 convUnit_by_shift.v(97) " "Verilog HDL assignment warning at convUnit_by_shift.v(97): truncated value with size 32 to match size of target (16)" {  } { { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237929747 "|convUnit_by_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_ram shift_ram:shift_rams\[0\].u_shift_ram " "Elaborating entity \"shift_ram\" for hierarchy \"shift_ram:shift_rams\[0\].u_shift_ram\"" {  } { { "convUnit_by_shift.v" "shift_rams\[0\].u_shift_ram" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237929777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_shift_ram shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram " "Elaborating entity \"line_shift_ram\" for hierarchy \"shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\"" {  } { { "shift_ram.v" "line_shift_ram" { Text "D:/Quartus2/filter/shift_ram.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237929787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "line_shift_ram.v" "ALTSHIFT_TAPS_component" { Text "D:/Quartus2/filter/line_shift_ram.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237929887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "line_shift_ram.v" "" { Text "D:/Quartus2/filter/line_shift_ram.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237929887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237929887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237929887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237929887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237929887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 8 " "Parameter \"tap_distance\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237929887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237929887 ""}  } { { "line_shift_ram.v" "" { Text "D:/Quartus2/filter/line_shift_ram.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677237929887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kpv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kpv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kpv " "Found entity 1: shift_taps_kpv" {  } { { "db/shift_taps_kpv.tdf" "" { Text "D:/Quartus2/filter/db/shift_taps_kpv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237929937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237929937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_kpv shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_kpv:auto_generated " "Elaborating entity \"shift_taps_kpv\" for hierarchy \"shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_kpv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/quartus2/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237929937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3aa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3aa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3aa1 " "Found entity 1: altsyncram_3aa1" {  } { { "db/altsyncram_3aa1.tdf" "" { Text "D:/Quartus2/filter/db/altsyncram_3aa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237929987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237929987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3aa1 shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_kpv:auto_generated\|altsyncram_3aa1:altsyncram2 " "Elaborating entity \"altsyncram_3aa1\" for hierarchy \"shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_kpv:auto_generated\|altsyncram_3aa1:altsyncram2\"" {  } { { "db/shift_taps_kpv.tdf" "altsyncram2" { Text "D:/Quartus2/filter/db/shift_taps_kpv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237929987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_apf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_apf " "Found entity 1: cntr_apf" {  } { { "db/cntr_apf.tdf" "" { Text "D:/Quartus2/filter/db/cntr_apf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237930027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237930027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_apf shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_kpv:auto_generated\|cntr_apf:cntr1 " "Elaborating entity \"cntr_apf\" for hierarchy \"shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_kpv:auto_generated\|cntr_apf:cntr1\"" {  } { { "db/shift_taps_kpv.tdf" "cntr1" { Text "D:/Quartus2/filter/db/shift_taps_kpv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237930027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/Quartus2/filter/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237930068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237930068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pgc shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_kpv:auto_generated\|cntr_apf:cntr1\|cmpr_pgc:cmpr5 " "Elaborating entity \"cmpr_pgc\" for hierarchy \"shift_ram:shift_rams\[0\].u_shift_ram\|line_shift_ram:line_shift_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_kpv:auto_generated\|cntr_apf:cntr1\|cmpr_pgc:cmpr5\"" {  } { { "db/cntr_apf.tdf" "cmpr5" { Text "D:/Quartus2/filter/db/cntr_apf.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237930078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pE_tree pE_tree:pE_trees\[0\].u_pE_tree " "Elaborating entity \"pE_tree\" for hierarchy \"pE_tree:pE_trees\[0\].u_pE_tree\"" {  } { { "convUnit_by_shift.v" "pE_trees\[0\].u_pE_tree" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237930198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatMult16 pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[0\].u_floatMult16 " "Elaborating entity \"floatMult16\" for hierarchy \"pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[0\].u_floatMult16\"" {  } { { "pE_tree.v" "floatMult16_level3\[0\].u_floatMult16" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237930198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(35) " "Verilog HDL assignment warning at floatMult16.v(35): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930198 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(38) " "Verilog HDL assignment warning at floatMult16.v(38): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930198 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(41) " "Verilog HDL assignment warning at floatMult16.v(41): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930198 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(44) " "Verilog HDL assignment warning at floatMult16.v(44): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930198 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(47) " "Verilog HDL assignment warning at floatMult16.v(47): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930198 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(50) " "Verilog HDL assignment warning at floatMult16.v(50): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930198 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(53) " "Verilog HDL assignment warning at floatMult16.v(53): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930198 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(56) " "Verilog HDL assignment warning at floatMult16.v(56): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930198 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(59) " "Verilog HDL assignment warning at floatMult16.v(59): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930198 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult16.v(62) " "Verilog HDL assignment warning at floatMult16.v(62): truncated value with size 32 to match size of target (6)" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930198 "|pE_tree|floatMult16:floatMult16_level3[0].u_floatMult16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatAdd16_input3 pE_tree:pE_trees\[0\].u_pE_tree\|floatAdd16_input3:floatAdd16_input3_level2\[0\].u_floatAdd16_input3 " "Elaborating entity \"floatAdd16_input3\" for hierarchy \"pE_tree:pE_trees\[0\].u_pE_tree\|floatAdd16_input3:floatAdd16_input3_level2\[0\].u_floatAdd16_input3\"" {  } { { "pE_tree.v" "floatAdd16_input3_level2\[0\].u_floatAdd16_input3" { Text "D:/Quartus2/filter/pE_tree.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatAdd16 pE_tree:pE_trees\[0\].u_pE_tree\|floatAdd16_input3:floatAdd16_input3_level2\[0\].u_floatAdd16_input3\|floatAdd16:add1 " "Elaborating entity \"floatAdd16\" for hierarchy \"pE_tree:pE_trees\[0\].u_pE_tree\|floatAdd16_input3:floatAdd16_input3_level2\[0\].u_floatAdd16_input3\|floatAdd16:add1\"" {  } { { "floatAdd16_input3.v" "add1" { Text "D:/Quartus2/filter/floatAdd16_input3.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(42) " "Verilog HDL assignment warning at floatAdd16.v(42): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(60) " "Verilog HDL assignment warning at floatAdd16.v(60): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(63) " "Verilog HDL assignment warning at floatAdd16.v(63): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(66) " "Verilog HDL assignment warning at floatAdd16.v(66): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(69) " "Verilog HDL assignment warning at floatAdd16.v(69): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(72) " "Verilog HDL assignment warning at floatAdd16.v(72): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(75) " "Verilog HDL assignment warning at floatAdd16.v(75): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(78) " "Verilog HDL assignment warning at floatAdd16.v(78): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(81) " "Verilog HDL assignment warning at floatAdd16.v(81): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(84) " "Verilog HDL assignment warning at floatAdd16.v(84): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd16.v(87) " "Verilog HDL assignment warning at floatAdd16.v(87): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftAmount floatAdd16.v(14) " "Verilog HDL Always Construct warning at floatAdd16.v(14): inferring latch(es) for variable \"shiftAmount\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout floatAdd16.v(14) " "Verilog HDL Always Construct warning at floatAdd16.v(14): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fraction floatAdd16.v(14) " "Verilog HDL Always Construct warning at floatAdd16.v(14): inferring latch(es) for variable \"fraction\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign floatAdd16.v(14) " "Verilog HDL Always Construct warning at floatAdd16.v(14): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa floatAdd16.v(14) " "Verilog HDL Always Construct warning at floatAdd16.v(14): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd16.v" "" { Text "D:/Quartus2/filter/floatAdd16.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677237930208 "|pE_tree|floatAdd16_input3:floatAdd16_input3_level2[0].u_floatAdd16_input3|floatAdd16:add1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "27 " "Inferred 27 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[8\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[8\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[6\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[6\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[7\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[7\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[2\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[2\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[0\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[0\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[1\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[1\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[5\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[5\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[3\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[3\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[8\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[8\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[6\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[6\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[7\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[7\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[2\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[2\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[0\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[0\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[1\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[1\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[5\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[5\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[3\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[3\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[0\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[8\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[8\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[6\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[6\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[7\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[7\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[2\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[2\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[0\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[0\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[1\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[1\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[5\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[5\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[3\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[3\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|Mult0\"" {  } { { "floatMult16.v" "Mult0" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237939776 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1677237939776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[8\].u_floatMult16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[8\].u_floatMult16\|lpm_mult:Mult0\"" {  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237939826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[8\].u_floatMult16\|lpm_mult:Mult0 " "Instantiated megafunction \"pE_tree:pE_trees\[2\].u_pE_tree\|floatMult16:floatMult16_level3\[8\].u_floatMult16\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237939826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237939826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237939826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237939826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237939826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237939826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237939826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237939826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237939826 ""}  } { { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677237939826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sct " "Found entity 1: mult_sct" {  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237939866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237939866 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "4 " "Converted 4 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 27 " "Used 27 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 27 27 " "Used 27 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 27 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1677237940026 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1677237940026 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "4 " "Converted the following 4 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block output node \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } } { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } } { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237940026 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1 " "DSP block multiplier node \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } } { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } } { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237940026 ""}  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } } { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } } { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940026 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[3\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[3\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[3\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block output node \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[3\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } } { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } } { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237940026 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[3\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1 " "DSP block multiplier node \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[3\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } } { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } } { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237940026 ""}  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } } { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } } { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940026 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[5\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[5\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[5\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block output node \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[5\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } } { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } } { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237940026 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[5\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1 " "DSP block multiplier node \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[5\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } } { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } } { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237940026 ""}  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } } { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } } { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940026 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[1\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[1\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[1\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2 " "DSP block output node \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[1\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } } { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } } { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237940026 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[1\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1 " "DSP block multiplier node \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[1\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } } { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } } { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677237940026 ""}  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "floatMult16.v" "" { Text "D:/Quartus2/filter/floatMult16.v" 31 -1 0 } } { "pE_tree.v" "" { Text "D:/Quartus2/filter/pE_tree.v" 34 0 0 } } { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 76 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940026 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1677237940026 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 23 " "Used 23 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 23 23 " "Used 23 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 23 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1677237940026 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1677237940026 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1677237940026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237940086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940086 ""}  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677237940086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_mug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_mug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_mug1 " "Found entity 1: mac_mult_mug1" {  } { { "db/mac_mult_mug1.tdf" "" { Text "D:/Quartus2/filter/db/mac_mult_mug1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237940126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237940126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eql " "Found entity 1: mult_eql" {  } { { "db/mult_eql.tdf" "" { Text "D:/Quartus2/filter/db/mult_eql.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237940176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237940176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237940206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"pE_tree:pE_trees\[1\].u_pE_tree\|floatMult16:floatMult16_level3\[4\].u_floatMult16\|lpm_mult:Mult0\|mult_sct:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Parameter \"dataa_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677237940206 ""}  } { { "db/mult_sct.tdf" "" { Text "D:/Quartus2/filter/db/mult_sct.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677237940206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_or82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_or82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_or82 " "Found entity 1: mac_out_or82" {  } { { "db/mac_out_or82.tdf" "" { Text "D:/Quartus2/filter/db/mac_out_or82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677237940246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237940246 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "948 " "Ignored 948 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "44 " "Ignored 44 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1677237941030 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "904 " "Ignored 904 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1677237941030 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1677237941030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677237959460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus2/filter/output_files/filter.map.smsg " "Generated suppressed messages file D:/Quartus2/filter/output_files/filter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237975823 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677237976313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677237976313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18780 " "Implemented 18780 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "483 " "Implemented 483 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677237976933 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677237976933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18135 " "Implemented 18135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677237976933 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1677237976933 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "46 " "Implemented 46 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1677237976933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677237976933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4983 " "Peak virtual memory: 4983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677237976963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 19:26:16 2023 " "Processing ended: Fri Feb 24 19:26:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677237976963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677237976963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677237976963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677237976963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1677237978873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677237978873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 19:26:17 2023 " "Processing started: Fri Feb 24 19:26:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677237978873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677237978873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off filter -c filter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677237978873 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1677237978983 ""}
{ "Info" "0" "" "Project  = filter" {  } {  } 0 0 "Project  = filter" 0 0 "Fitter" 0 0 1677237978983 ""}
{ "Info" "0" "" "Revision = filter" {  } {  } 0 0 "Revision = filter" 0 0 "Fitter" 0 0 1677237978983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1677237979203 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "filter EP4CE115F29C9L " "Automatically selected device EP4CE115F29C9L for design filter" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1677237980554 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1677237980554 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1677237980594 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1677237980594 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677237980944 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677237980954 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C9L " "Device EP4CE40F29C9L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677237981184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C9L " "Device EP4CE30F29C9L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677237981184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C9L " "Device EP4CE55F29C9L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677237981184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C9L " "Device EP4CE75F29C9L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677237981184 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1677237981184 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus2/filter/" { { 0 { 0 ""} 0 28384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677237981214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus2/filter/" { { 0 { 0 ""} 0 28386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677237981214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus2/filter/" { { 0 { 0 ""} 0 28388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677237981214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus2/filter/" { { 0 { 0 ""} 0 28390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677237981214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus2/filter/" { { 0 { 0 ""} 0 28392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677237981214 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1677237981214 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677237981224 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1677237982804 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "503 503 " "No exact pin location assignment(s) for 503 pins of 503 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1677237983644 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "filter.sdc " "Synopsys Design Constraints File file not found: 'filter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677237984904 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677237984904 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677237985014 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1677237985014 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677237985024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677237986084 ""}  } { { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus2/filter/" { { 0 { 0 ""} 0 27897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677237986084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst_n~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677237986084 ""}  } { { "convUnit_by_shift.v" "" { Text "D:/Quartus2/filter/convUnit_by_shift.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus2/filter/" { { 0 { 0 ""} 0 27898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677237986084 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677237987075 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677237987085 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677237987085 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677237987095 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677237987095 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677237987105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677237987495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1677237987495 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677237987495 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "501 unused 2.5V 481 20 0 " "Number of I/O pins in group: 501 (unused VREF, 2.5V VCCIO, 481 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1677237987515 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1677237987515 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1677237987515 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677237987515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677237987515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677237987515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677237987515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677237987515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677237987515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677237987515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677237987515 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1677237987515 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1677237987515 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677237989485 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1677237989505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677237991605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677237993815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677237993924 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677238029533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:36 " "Fitter placement operations ending: elapsed time is 00:00:36" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677238029533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677238031174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/Quartus2/filter/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677238037158 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677238037158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1677238051802 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677238051802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677238051802 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.67 " "Total time spent on timing analysis during the Fitter is 6.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677238052152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677238052223 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677238054952 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677238054962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677238058182 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677238060002 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus2/filter/output_files/filter.fit.smsg " "Generated suppressed messages file D:/Quartus2/filter/output_files/filter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677238063092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6549 " "Peak virtual memory: 6549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677238064953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 19:27:44 2023 " "Processing ended: Fri Feb 24 19:27:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677238064953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677238064953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:38 " "Total CPU time (on all processors): 00:04:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677238064953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677238064953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677238066673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677238066683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 19:27:45 2023 " "Processing started: Fri Feb 24 19:27:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677238066683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677238066683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off filter -c filter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677238066683 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1677238069398 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677238069478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677238070028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 19:27:50 2023 " "Processing ended: Fri Feb 24 19:27:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677238070028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677238070028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677238070028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677238070028 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677238070683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677238071863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677238071863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 19:27:50 2023 " "Processing started: Fri Feb 24 19:27:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677238071863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238071863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta filter -c filter " "Command: quartus_sta filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238071863 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1677238071983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238072283 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238072323 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238072323 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "filter.sdc " "Synopsys Design Constraints File file not found: 'filter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238073163 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238073163 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677238073203 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238073203 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238073253 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238073253 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1677238073253 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1677238073274 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1677238073463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238073463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -46.231 " "Worst-case setup slack is -46.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238073463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238073463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.231          -19967.816 clk  " "  -46.231          -19967.816 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238073463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238073463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.689 " "Worst-case hold slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238073483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238073483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 clk  " "    0.689               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238073483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238073483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238073483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238073483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.485 " "Worst-case minimum pulse width slack is -5.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238073493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238073493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.485           -3835.805 clk  " "   -5.485           -3835.805 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238073493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238073493 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1677238073634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238073663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238077269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238077786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1677238077825 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238077825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -45.814 " "Worst-case setup slack is -45.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238077835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238077835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.814          -19547.075 clk  " "  -45.814          -19547.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238077835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238077835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.685 " "Worst-case hold slack is 0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238077855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238077855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 clk  " "    0.685               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238077855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238077855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238077855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238077855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.366 " "Worst-case minimum pulse width slack is -5.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238077855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238077855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.366           -3925.066 clk  " "   -5.366           -3925.066 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238077855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238077855 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1677238077995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238078335 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1677238078355 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238078355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.377 " "Worst-case setup slack is -18.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238078365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238078365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.377           -7419.646 clk  " "  -18.377           -7419.646 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238078365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238078365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.269 " "Worst-case hold slack is 0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238078385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238078385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 clk  " "    0.269               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238078385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238078385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238078385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238078385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238078385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238078385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000           -2469.895 clk  " "   -4.000           -2469.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677238078385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238078385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238078825 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238078855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5110 " "Peak virtual memory: 5110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677238078965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 19:27:58 2023 " "Processing ended: Fri Feb 24 19:27:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677238078965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677238078965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677238078965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238078965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677238080745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677238080755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 19:27:59 2023 " "Processing started: Fri Feb 24 19:27:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677238080755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677238080755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off filter -c filter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677238080755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "filter_9l_1000mv_85c_slow.vo D:/Quartus2/filter/simulation/modelsim/ simulation " "Generated file filter_9l_1000mv_85c_slow.vo in folder \"D:/Quartus2/filter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677238083573 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "filter_9l_1000mv_0c_slow.vo D:/Quartus2/filter/simulation/modelsim/ simulation " "Generated file filter_9l_1000mv_0c_slow.vo in folder \"D:/Quartus2/filter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677238085123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "filter_min_1000mv_0c_fast.vo D:/Quartus2/filter/simulation/modelsim/ simulation " "Generated file filter_min_1000mv_0c_fast.vo in folder \"D:/Quartus2/filter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677238086653 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "filter.vo D:/Quartus2/filter/simulation/modelsim/ simulation " "Generated file filter.vo in folder \"D:/Quartus2/filter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677238088233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "filter_9l_1000mv_85c_v_slow.sdo D:/Quartus2/filter/simulation/modelsim/ simulation " "Generated file filter_9l_1000mv_85c_v_slow.sdo in folder \"D:/Quartus2/filter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677238089283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "filter_9l_1000mv_0c_v_slow.sdo D:/Quartus2/filter/simulation/modelsim/ simulation " "Generated file filter_9l_1000mv_0c_v_slow.sdo in folder \"D:/Quartus2/filter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677238090334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "filter_min_1000mv_0c_v_fast.sdo D:/Quartus2/filter/simulation/modelsim/ simulation " "Generated file filter_min_1000mv_0c_v_fast.sdo in folder \"D:/Quartus2/filter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677238091394 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "filter_v.sdo D:/Quartus2/filter/simulation/modelsim/ simulation " "Generated file filter_v.sdo in folder \"D:/Quartus2/filter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677238092424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677238092574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 19:28:12 2023 " "Processing ended: Fri Feb 24 19:28:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677238092574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677238092574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677238092574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677238092574 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677238093224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677238638842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677238638852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 19:37:18 2023 " "Processing started: Fri Feb 24 19:37:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677238638852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677238638852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp filter -c filter --netlist_type=sgate " "Command: quartus_npp filter -c filter --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677238638852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677238639672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 19:37:19 2023 " "Processing ended: Fri Feb 24 19:37:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677238639672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677238639672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677238639672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677238639672 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Quartus2/filter/convUnit_by_shift.v " "Source file: D:/Quartus2/filter/convUnit_by_shift.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1677238694111 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Netlist Viewers Preprocess" 0 -1 1677238694111 ""}
