module top();

const logic [RomSize-1:0][63:0] mem = {
       64'h00000000_7b200073,
       64'h7b302573_7b202473
     };
   

endmodule
