

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_171_1'
================================================================
* Date:           Sun Oct 12 10:03:26 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98311|    98311|  0.983 ms|  0.983 ms|  98311|  98311|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_171_1  |    98309|    98309|         9|          3|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_sq = alloca i32 1"   --->   Operation 12 'alloca' 'sum_sq' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum_sq"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i127"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_15 = load i16 %i" [activation_accelerator.cpp:172]   --->   Operation 17 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.10ns)   --->   "%icmp_ln171 = icmp_eq  i16 %i_15, i16 32768" [activation_accelerator.cpp:171]   --->   Operation 19 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%add_ln171 = add i16 %i_15, i16 1" [activation_accelerator.cpp:171]   --->   Operation 21 'add' 'add_ln171' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc.i127.split, void %for.end.i129.exitStub" [activation_accelerator.cpp:171]   --->   Operation 22 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i_15, i32 4, i32 14" [activation_accelerator.cpp:172]   --->   Operation 23 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i11 %lshr_ln7" [activation_accelerator.cpp:172]   --->   Operation 24 'zext' 'zext_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 25 'getelementptr' 'x_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 26 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 27 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 28 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 29 'getelementptr' 'x_8_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 30 'getelementptr' 'x_10_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 31 'getelementptr' 'x_12_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 32 'getelementptr' 'x_14_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 33 'getelementptr' 'x_16_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 34 'getelementptr' 'x_18_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 35 'getelementptr' 'x_20_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 36 'getelementptr' 'x_22_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i32 %x_24, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 37 'getelementptr' 'x_24_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i32 %x_26, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 38 'getelementptr' 'x_26_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i32 %x_28, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 39 'getelementptr' 'x_28_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i32 %x_30, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 40 'getelementptr' 'x_30_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i16 %i_15" [activation_accelerator.cpp:172]   --->   Operation 41 'trunc' 'trunc_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%x_load = load i11 %x_addr" [activation_accelerator.cpp:172]   --->   Operation 42 'load' 'x_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:172]   --->   Operation 43 'load' 'x_2_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:172]   --->   Operation 44 'load' 'x_4_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:172]   --->   Operation 45 'load' 'x_6_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:172]   --->   Operation 46 'load' 'x_8_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:172]   --->   Operation 47 'load' 'x_10_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:172]   --->   Operation 48 'load' 'x_12_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:172]   --->   Operation 49 'load' 'x_14_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:172]   --->   Operation 50 'load' 'x_16_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:172]   --->   Operation 51 'load' 'x_18_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:172]   --->   Operation 52 'load' 'x_20_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:172]   --->   Operation 53 'load' 'x_22_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:172]   --->   Operation 54 'load' 'x_24_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:172]   --->   Operation 55 'load' 'x_26_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:172]   --->   Operation 56 'load' 'x_28_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:172]   --->   Operation 57 'load' 'x_30_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln171 = store i16 %add_ln171, i16 %i" [activation_accelerator.cpp:171]   --->   Operation 58 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%x_load = load i11 %x_addr" [activation_accelerator.cpp:172]   --->   Operation 59 'load' 'x_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:172]   --->   Operation 60 'load' 'x_2_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:172]   --->   Operation 61 'load' 'x_4_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:172]   --->   Operation 62 'load' 'x_6_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:172]   --->   Operation 63 'load' 'x_8_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:172]   --->   Operation 64 'load' 'x_10_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:172]   --->   Operation 65 'load' 'x_12_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:172]   --->   Operation 66 'load' 'x_14_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:172]   --->   Operation 67 'load' 'x_16_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:172]   --->   Operation 68 'load' 'x_18_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:172]   --->   Operation 69 'load' 'x_20_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:172]   --->   Operation 70 'load' 'x_22_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:172]   --->   Operation 71 'load' 'x_24_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:172]   --->   Operation 72 'load' 'x_26_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 73 [1/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:172]   --->   Operation 73 'load' 'x_28_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:172]   --->   Operation 74 'load' 'x_30_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 75 [1/1] (0.48ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i4, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i32 %x_8_load, i32 %x_10_load, i32 %x_12_load, i32 %x_14_load, i32 %x_16_load, i32 %x_18_load, i32 %x_20_load, i32 %x_22_load, i32 %x_24_load, i32 %x_26_load, i32 %x_28_load, i32 %x_30_load, i4 %trunc_ln172" [activation_accelerator.cpp:172]   --->   Operation 75 'mux' 'tmp_6' <Predicate = (!icmp_ln171)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 76 [3/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %tmp_6, i32 %tmp_6" [activation_accelerator.cpp:172]   --->   Operation 76 'fmul' 'mul_i2' <Predicate = (!icmp_ln171)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 77 [2/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %tmp_6, i32 %tmp_6" [activation_accelerator.cpp:172]   --->   Operation 77 'fmul' 'mul_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 78 [1/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %tmp_6, i32 %tmp_6" [activation_accelerator.cpp:172]   --->   Operation 78 'fmul' 'mul_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sum_sq_load = load i32 %sum_sq" [activation_accelerator.cpp:172]   --->   Operation 79 'load' 'sum_sq_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [4/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:172]   --->   Operation 80 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sum_sq_load_1 = load i32 %sum_sq"   --->   Operation 87 'load' 'sum_sq_load_1' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_sq_out, i32 %sum_sq_load_1"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 81 [3/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:172]   --->   Operation 81 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 82 [2/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:172]   --->   Operation 82 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [activation_accelerator.cpp:170]   --->   Operation 83 'specloopname' 'specloopname_ln170' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:172]   --->   Operation 84 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln171 = store i32 %sum_sq_1, i32 %sum_sq" [activation_accelerator.cpp:171]   --->   Operation 85 'store' 'store_ln171' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc.i127" [activation_accelerator.cpp:171]   --->   Operation 86 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [19]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:172) on local variable 'i' [24]  (0 ns)
	'add' operation ('add_ln171', activation_accelerator.cpp:171) [28]  (0.853 ns)
	'store' operation ('store_ln171', activation_accelerator.cpp:171) of variable 'add_ln171', activation_accelerator.cpp:171 on local variable 'i' [71]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.73ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:172) on array 'x' [52]  (1.24 ns)
	'mux' operation ('tmp_6', activation_accelerator.cpp:172) [68]  (0.489 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2', activation_accelerator.cpp:172) [69]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2', activation_accelerator.cpp:172) [69]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2', activation_accelerator.cpp:172) [69]  (7.02 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'load' operation ('sum_sq_load', activation_accelerator.cpp:172) on local variable 'sum_sq' [31]  (0 ns)
	'fadd' operation ('sum_sq', activation_accelerator.cpp:172) [70]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_sq', activation_accelerator.cpp:172) [70]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_sq', activation_accelerator.cpp:172) [70]  (6.44 ns)

 <State 9>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('sum_sq', activation_accelerator.cpp:172) [70]  (6.44 ns)
	'store' operation ('store_ln171', activation_accelerator.cpp:171) of variable 'sum_sq', activation_accelerator.cpp:172 on local variable 'sum_sq' [72]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
