[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenBlock/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenBlock/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<119> s<118> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:15>
n<> u<7> t<Endmodule> p<8> l<2:1> el<2:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
n<> u<9> t<Description> p<118> c<8> s<117> l<1:1> el<2:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<4:1> el<4:7>
n<axi> u<11> t<StringConst> p<14> s<13> l<4:8> el<4:11>
n<> u<12> t<Port> p<13> l<4:12> el<4:12>
n<> u<13> t<List_of_ports> p<14> c<12> l<4:11> el<4:13>
n<> u<14> t<Module_nonansi_header> p<116> c<10> s<31> l<4:1> el<4:14>
n<> u<15> t<Data_type_or_implicit> p<25> s<24> l<6:15> el<6:15>
n<N_MASTER> u<16> t<StringConst> p<23> s<22> l<6:15> el<6:23>
n<8> u<17> t<IntConst> p<18> l<6:33> el<6:34>
n<> u<18> t<Primary_literal> p<19> c<17> l<6:33> el<6:34>
n<> u<19> t<Constant_primary> p<20> c<18> l<6:33> el<6:34>
n<> u<20> t<Constant_expression> p<21> c<19> l<6:33> el<6:34>
n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<6:33> el<6:34>
n<> u<22> t<Constant_param_expression> p<23> c<21> l<6:33> el<6:34>
n<> u<23> t<Param_assignment> p<24> c<16> l<6:15> el<6:34>
n<> u<24> t<List_of_param_assignments> p<25> c<23> l<6:15> el<6:34>
n<> u<25> t<Parameter_declaration> p<26> c<15> l<6:5> el<6:34>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<6:5> el<6:35>
n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<6:5> el<6:35>
n<> u<28> t<Module_common_item> p<29> c<27> l<6:5> el<6:35>
n<> u<29> t<Module_or_generate_item> p<30> c<28> l<6:5> el<6:35>
n<> u<30> t<Non_port_module_item> p<31> c<29> l<6:5> el<6:35>
n<> u<31> t<Module_item> p<116> c<30> s<54> l<6:5> el<6:35>
n<> u<32> t<Data_type_or_implicit> p<48> s<47> l<7:15> el<7:15>
n<LOG_MASTER> u<33> t<StringConst> p<46> s<45> l<7:15> el<7:25>
n<> u<34> t<Dollar_keyword> p<41> s<35> l<7:33> el<7:34>
n<clog2> u<35> t<StringConst> p<41> s<40> l<7:34> el<7:39>
n<N_MASTER> u<36> t<StringConst> p<37> l<7:40> el<7:48>
n<> u<37> t<Primary_literal> p<38> c<36> l<7:40> el<7:48>
n<> u<38> t<Primary> p<39> c<37> l<7:40> el<7:48>
n<> u<39> t<Expression> p<40> c<38> l<7:40> el<7:48>
n<> u<40> t<List_of_arguments> p<41> c<39> l<7:40> el<7:48>
n<> u<41> t<Subroutine_call> p<42> c<34> l<7:33> el<7:49>
n<> u<42> t<Constant_primary> p<43> c<41> l<7:33> el<7:49>
n<> u<43> t<Constant_expression> p<44> c<42> l<7:33> el<7:49>
n<> u<44> t<Constant_mintypmax_expression> p<45> c<43> l<7:33> el<7:49>
n<> u<45> t<Constant_param_expression> p<46> c<44> l<7:33> el<7:49>
n<> u<46> t<Param_assignment> p<47> c<33> l<7:15> el<7:49>
n<> u<47> t<List_of_param_assignments> p<48> c<46> l<7:15> el<7:49>
n<> u<48> t<Parameter_declaration> p<49> c<32> l<7:5> el<7:49>
n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<7:5> el<7:50>
n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<7:5> el<7:50>
n<> u<51> t<Module_common_item> p<52> c<50> l<7:5> el<7:50>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<7:5> el<7:50>
n<> u<53> t<Non_port_module_item> p<54> c<52> l<7:5> el<7:50>
n<> u<54> t<Module_item> p<116> c<53> s<77> l<7:5> el<7:50>
n<> u<55> t<Data_type_or_implicit> p<71> s<70> l<8:16> el<8:16>
n<TOTAL_N_MASTER> u<56> t<StringConst> p<69> s<68> l<8:16> el<8:30>
n<2> u<57> t<IntConst> p<58> l<8:36> el<8:37>
n<> u<58> t<Primary_literal> p<59> c<57> l<8:36> el<8:37>
n<> u<59> t<Constant_primary> p<60> c<58> l<8:36> el<8:37>
n<> u<60> t<Constant_expression> p<66> c<59> s<65> l<8:36> el<8:37>
n<LOG_MASTER> u<61> t<StringConst> p<62> l<8:39> el<8:49>
n<> u<62> t<Primary_literal> p<63> c<61> l<8:39> el<8:49>
n<> u<63> t<Constant_primary> p<64> c<62> l<8:39> el<8:49>
n<> u<64> t<Constant_expression> p<66> c<63> l<8:39> el<8:49>
n<> u<65> t<BinOp_MultMult> p<66> s<64> l<8:37> el<8:39>
n<> u<66> t<Constant_expression> p<67> c<60> l<8:36> el<8:49>
n<> u<67> t<Constant_mintypmax_expression> p<68> c<66> l<8:36> el<8:49>
n<> u<68> t<Constant_param_expression> p<69> c<67> l<8:36> el<8:49>
n<> u<69> t<Param_assignment> p<70> c<56> l<8:16> el<8:49>
n<> u<70> t<List_of_param_assignments> p<71> c<69> l<8:16> el<8:49>
n<> u<71> t<Local_parameter_declaration> p<72> c<55> l<8:5> el<8:49>
n<> u<72> t<Package_or_generate_item_declaration> p<73> c<71> l<8:5> el<8:50>
n<> u<73> t<Module_or_generate_item_declaration> p<74> c<72> l<8:5> el<8:50>
n<> u<74> t<Module_common_item> p<75> c<73> l<8:5> el<8:50>
n<> u<75> t<Module_or_generate_item> p<76> c<74> l<8:5> el<8:50>
n<> u<76> t<Non_port_module_item> p<77> c<75> l<8:5> el<8:50>
n<> u<77> t<Module_item> p<116> c<76> s<114> l<8:5> el<8:50>
n<N_MASTER> u<78> t<StringConst> p<79> l<13:10> el<13:18>
n<> u<79> t<Primary_literal> p<80> c<78> l<13:10> el<13:18>
n<> u<80> t<Constant_primary> p<81> c<79> l<13:10> el<13:18>
n<> u<81> t<Constant_expression> p<87> c<80> s<86> l<13:10> el<13:18>
n<TOTAL_N_MASTER> u<82> t<StringConst> p<83> l<13:22> el<13:36>
n<> u<83> t<Primary_literal> p<84> c<82> l<13:22> el<13:36>
n<> u<84> t<Constant_primary> p<85> c<83> l<13:22> el<13:36>
n<> u<85> t<Constant_expression> p<87> c<84> l<13:22> el<13:36>
n<> u<86> t<BinOp_Not> p<87> s<85> l<13:19> el<13:21>
n<> u<87> t<Constant_expression> p<105> c<81> s<90> l<13:10> el<13:36>
n<ARRAY_INT> u<88> t<StringConst> p<90> s<89> l<14:15> el<14:24>
n<> u<89> t<End> p<90> l<15:7> el<15:10>
n<> u<90> t<Generate_block> p<105> c<88> s<104> l<14:7> el<15:10>
n<GOOD> u<91> t<StringConst> p<97> s<96> l<18:9> el<18:13>
n<good> u<92> t<StringConst> p<93> l<18:14> el<18:18>
n<> u<93> t<Name_of_instance> p<96> c<92> s<95> l<18:14> el<18:18>
n<> u<94> t<Ordered_port_connection> p<95> l<18:19> el<18:19>
n<> u<95> t<List_of_port_connections> p<96> c<94> l<18:19> el<18:19>
n<> u<96> t<Hierarchical_instance> p<97> c<93> l<18:14> el<18:20>
n<> u<97> t<Module_instantiation> p<98> c<91> l<18:9> el<18:21>
n<> u<98> t<Module_or_generate_item> p<99> c<97> l<18:9> el<18:21>
n<> u<99> t<Generate_item> p<100> c<98> l<18:9> el<18:21>
n<> u<100> t<Generate_block> p<102> c<99> s<101> l<18:9> el<18:21>
n<> u<101> t<End> p<102> l<19:7> el<19:10>
n<> u<102> t<Generate_block> p<105> c<100> l<17:7> el<19:10>
n<> u<103> t<IF> p<105> s<87> l<13:7> el<13:9>
n<> u<104> t<Else> p<105> s<102> l<16:7> el<16:11>
n<> u<105> t<If_generate_construct> p<106> c<103> l<13:7> el<19:10>
n<> u<106> t<Conditional_generate_construct> p<107> c<105> l<13:7> el<19:10>
n<> u<107> t<Module_common_item> p<108> c<106> l<13:7> el<19:10>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<13:7> el<19:10>
n<> u<109> t<Generate_item> p<110> c<108> l<13:7> el<19:10>
n<> u<110> t<Generate_block> p<112> c<109> s<111> l<13:7> el<19:10>
n<> u<111> t<Endgenerate> p<112> l<20:7> el<20:18>
n<> u<112> t<Generate_region> p<113> c<110> l<10:7> el<20:18>
n<> u<113> t<Non_port_module_item> p<114> c<112> l<10:7> el<20:18>
n<> u<114> t<Module_item> p<116> c<113> s<115> l<10:7> el<20:18>
n<> u<115> t<Endmodule> p<116> l<22:1> el<22:10>
n<> u<116> t<Module_declaration> p<117> c<14> l<4:1> el<22:10>
n<> u<117> t<Description> p<118> c<116> l<4:1> el<22:10>
n<> u<118> t<Source_text> p<119> c<9> l<1:1> el<22:10>
n<> u<119> t<Top_level_rule> c<1> l<1:1> el<23:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenBlock/dut.sv:1:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenBlock/dut.sv:4:1: No timescale set for "axi".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/GenBlock/dut.sv:1:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/GenBlock/dut.sv:4:1: Compile module "work@axi".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/GenBlock/dut.sv:17:7: Compile generate block "work@axi.ARRAY_INT".

Instance tree:
[TOP] work@axi work@axi
[SCO] work@axi.ARRAY_INT work@axi.ARRAY_INT
[MOD] work@GOOD work@axi.ARRAY_INT.good

[NTE:EL0503] ${SURELOG_DIR}/tests/GenBlock/dut.sv:4:1: Top level module "work@axi".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[NTE:EL0523] ${SURELOG_DIR}/tests/GenBlock/dut.sv:4:1: Instance "work@axi".

[NTE:EL0522] ${SURELOG_DIR}/tests/GenBlock/dut.sv:17:7: Scope "work@axi.ARRAY_INT".

[NTE:EL0523] ${SURELOG_DIR}/tests/GenBlock/dut.sv:18:9: Instance "work@axi.ARRAY_INT.good".

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  2
constant                                              14
design                                                 1
gen_if_else                                            1
gen_region                                             1
gen_scope                                              2
gen_scope_array                                        2
int_typespec                                           2
module_inst                                            7
named_begin                                            1
operation                                              4
param_assign                                           6
parameter                                              6
ref_module                                             2
ref_obj                                                4
sys_func_call                                          1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  2
constant                                              14
design                                                 1
gen_if_else                                            1
gen_region                                             1
gen_scope                                              3
gen_scope_array                                        3
int_typespec                                           2
module_inst                                            8
named_begin                                            1
operation                                              4
param_assign                                           6
parameter                                              6
ref_module                                             2
ref_obj                                                4
sys_func_call                                          1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenBlock/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenBlock/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenBlock/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@axi)
|vpiElaborated:1
|vpiName:work@axi
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@axi)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
  |vpiParent:
  \_design: (work@axi)
  |vpiFullName:work@axi
  |vpiParameter:
  \_parameter: (work@axi.N_MASTER), line:6:15, endln:6:23
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |UINT:8
    |vpiTypespec:
    \_int_typespec: , line:6:5, endln:6:34
    |vpiName:N_MASTER
    |vpiFullName:work@axi.N_MASTER
  |vpiParameter:
  \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiName:LOG_MASTER
    |vpiFullName:work@axi.LOG_MASTER
  |vpiParameter:
  \_parameter: (work@axi.TOTAL_N_MASTER), line:8:16, endln:8:30
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiLocalParam:1
    |vpiName:TOTAL_N_MASTER
    |vpiFullName:work@axi.TOTAL_N_MASTER
  |vpiParamAssign:
  \_param_assign: , line:6:15, endln:6:34
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiRhs:
    \_constant: , line:6:33, endln:6:34
      |vpiParent:
      \_param_assign: , line:6:15, endln:6:34
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_int_typespec: , line:6:5, endln:6:34
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi.N_MASTER), line:6:15, endln:6:23
  |vpiParamAssign:
  \_param_assign: , line:7:15, endln:7:49
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiRhs:
    \_sys_func_call: ($clog2), line:7:33, endln:7:49
      |vpiParent:
      \_param_assign: , line:7:15, endln:7:49
      |vpiArgument:
      \_ref_obj: (work@axi.N_MASTER), line:7:40, endln:7:48
        |vpiParent:
        \_sys_func_call: ($clog2), line:7:33, endln:7:49
        |vpiName:N_MASTER
        |vpiFullName:work@axi.N_MASTER
      |vpiName:$clog2
    |vpiLhs:
    \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25
  |vpiParamAssign:
  \_param_assign: , line:8:16, endln:8:49
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiRhs:
    \_operation: , line:8:36, endln:8:49
      |vpiParent:
      \_param_assign: , line:8:16, endln:8:49
      |vpiOpType:43
      |vpiOperand:
      \_constant: , line:8:36, endln:8:37
        |vpiParent:
        \_operation: , line:8:36, endln:8:49
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@axi.LOG_MASTER), line:8:39, endln:8:49
        |vpiParent:
        \_operation: , line:8:36, endln:8:49
        |vpiName:LOG_MASTER
        |vpiFullName:work@axi.LOG_MASTER
    |vpiLhs:
    \_parameter: (work@axi.TOTAL_N_MASTER), line:8:16, endln:8:30
  |vpiDefName:work@axi
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiStmt:
    \_begin: (work@axi)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@axi
      |vpiStmt:
      \_gen_if_else: , line:13:7, endln:19:10
        |vpiParent:
        \_begin: (work@axi)
        |vpiCondition:
        \_operation: , line:13:10, endln:13:36
          |vpiParent:
          \_gen_if_else: , line:13:7, endln:19:10
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (work@axi.N_MASTER), line:13:10, endln:13:18
            |vpiParent:
            \_operation: , line:13:10, endln:13:36
            |vpiName:N_MASTER
            |vpiFullName:work@axi.N_MASTER
          |vpiOperand:
          \_ref_obj: (work@axi.TOTAL_N_MASTER), line:13:22, endln:13:36
            |vpiParent:
            \_operation: , line:13:10, endln:13:36
            |vpiName:TOTAL_N_MASTER
            |vpiFullName:work@axi.TOTAL_N_MASTER
        |vpiStmt:
        \_named_begin: (work@axi.ARRAY_INT)
          |vpiParent:
          \_gen_if_else: , line:13:7, endln:19:10
          |vpiName:ARRAY_INT
          |vpiFullName:work@axi.ARRAY_INT
        |vpiElseStmt:
        \_begin: (work@axi)
          |vpiParent:
          \_gen_if_else: , line:13:7, endln:19:10
          |vpiFullName:work@axi
          |vpiStmt:
          \_ref_module: work@GOOD (good), line:18:14, endln:18:18
            |vpiParent:
            \_begin: (work@axi)
            |vpiName:good
            |vpiDefName:work@GOOD
|uhdmtopModules:
\_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
  |vpiName:work@axi
  |vpiParameter:
  \_parameter: (work@axi.N_MASTER), line:6:15, endln:6:23
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |UINT:8
    |vpiTypespec:
    \_int_typespec: , line:6:5, endln:6:34
      |vpiParent:
      \_parameter: (work@axi.N_MASTER), line:6:15, endln:6:23
    |vpiName:N_MASTER
    |vpiFullName:work@axi.N_MASTER
  |vpiParameter:
  \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiName:LOG_MASTER
    |vpiFullName:work@axi.LOG_MASTER
  |vpiParameter:
  \_parameter: (work@axi.TOTAL_N_MASTER), line:8:16, endln:8:30
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiLocalParam:1
    |vpiName:TOTAL_N_MASTER
    |vpiFullName:work@axi.TOTAL_N_MASTER
  |vpiParamAssign:
  \_param_assign: , line:6:15, endln:6:34
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiRhs:
    \_constant: , line:6:33, endln:6:34
      |vpiParent:
      \_param_assign: , line:6:15, endln:6:34
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_int_typespec: , line:6:5, endln:6:34
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi.N_MASTER), line:6:15, endln:6:23
  |vpiParamAssign:
  \_param_assign: , line:7:15, endln:7:49
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiRhs:
    \_constant: , line:7:33, endln:7:49
      |vpiParent:
      \_param_assign: , line:7:15, endln:7:49
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25
  |vpiParamAssign:
  \_param_assign: , line:8:16, endln:8:49
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiRhs:
    \_constant: , line:8:36, endln:8:49
      |vpiParent:
      \_param_assign: , line:8:16, endln:8:49
      |vpiDecompile:8
      |vpiSize:64
      |INT:8
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@axi.TOTAL_N_MASTER), line:8:16, endln:8:30
  |vpiDefName:work@axi
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@axi.ARRAY_INT), line:17:7, endln:19:10
    |vpiParent:
    \_module_inst: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiName:ARRAY_INT
    |vpiFullName:work@axi.ARRAY_INT
    |vpiGenScope:
    \_gen_scope: (work@axi.ARRAY_INT), line:17:7, endln:19:10
      |vpiParent:
      \_gen_scope_array: (work@axi.ARRAY_INT), line:17:7, endln:19:10
      |vpiFullName:work@axi.ARRAY_INT
      |vpiModule:
      \_module_inst: work@GOOD (work@axi.ARRAY_INT.good), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:18:9, endln:18:21
        |vpiParent:
        \_gen_scope: (work@axi.ARRAY_INT), line:17:7, endln:19:10
        |vpiName:good
        |vpiFullName:work@axi.ARRAY_INT.good
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/GenBlock/dut.sv
        |vpiDefLineNo:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 8
