# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../hdl/custom_package.vhd" \
"../../../../../hdl/BNN.vhd" \
"../../../../../hdl/integer_neuron.vhd" \
"../../../../../hdl/layer1.vhd" \
"../../../../../hdl/layer2.vhd" \
"../../../../../hdl/layer3.vhd" \
"../../../../../hdl/layerout.vhd" \
"../../../../../hdl/neuron.vhd" \
"../../../../../hdl/out_binary_neuron.vhd" \
"../../../../../hdl/BNN_testbench.vhd" \

# Do not sort compile order
nosort
