<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: DCMI Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__dcmi__defines.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">DCMI Defines<div class="ingroups"><a class="el" href="group__STM32F4xx__defines.html">STM32F4xx Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Defined Constants and Macros for the STM32F4xx DCMI Peripheral.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for DCMI Defines:</div>
<div class="dyncontent">
<div class="center"><img src="group__dcmi__defines.png" border="0" usemap="#agroup____dcmi____defines" alt=""/></div>
<map name="agroup____dcmi____defines" id="agroup____dcmi____defines">
<area shape="rect" href="group__STM32F4xx__defines.html" title="Defined Constants and Types for the STM32F4xx series." alt="" coords="5,228,156,253"/>
<area shape="rect" title="Defined Constants and Macros for the STM32F4xx DCMI Peripheral." alt="" coords="204,228,315,253"/>
<area shape="rect" href="group__dcmi__cr__values.html" title=" " alt="" coords="381,5,510,31"/>
<area shape="rect" href="group__dcmi__cwsize__values.html" title=" " alt="" coords="364,55,527,80"/>
<area shape="rect" href="group__dcmi__cwstrt__values.html" title=" " alt="" coords="363,104,528,129"/>
<area shape="rect" href="group__dcmi__escr__values.html" title=" " alt="" coords="373,153,518,179"/>
<area shape="rect" href="group__dcmi__esur__values.html" title=" " alt="" coords="372,203,519,228"/>
<area shape="rect" href="group__dcmi__icr__values.html" title=" " alt="" coords="379,252,512,277"/>
<area shape="rect" href="group__dcmi__ier__values.html" title=" " alt="" coords="379,301,511,327"/>
<area shape="rect" href="group__dcmi__mis__values.html" title=" " alt="" coords="378,351,513,376"/>
<area shape="rect" href="group__dcmi__ris__values.html" title=" " alt="" coords="379,400,511,425"/>
<area shape="rect" href="group__dcmi__sr__values.html" title=" " alt="" coords="381,449,509,475"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__dcmi__cr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__cr__values.html">DCMI_CR Values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__dcmi__sr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__sr__values.html">DCMI_SR Values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__dcmi__ris__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__ris__values.html">DCMI_RIS Values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__dcmi__ier__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__ier__values.html">DCMI_IER Values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__dcmi__mis__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__mis__values.html">DCMI_MIS Values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__dcmi__icr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__icr__values.html">DCMI_ICR Values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__dcmi__escr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__escr__values.html">DCMI_ESCR Values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__dcmi__esur__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__esur__values.html">DCMI_ESUR Values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__dcmi__cwstrt__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__cwstrt__values.html">DCMI_CWSTRT Values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__dcmi__cwsize__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__cwsize__values.html">DCMI_CWSIZE Values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga95bd6f835513f26c3f9aad0b89ef0c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__defines.html#ga95bd6f835513f26c3f9aad0b89ef0c87">DCMI_CR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x0U)</td></tr>
<tr class="memdesc:ga95bd6f835513f26c3f9aad0b89ef0c87"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI control register 1.  <a href="group__dcmi__defines.html#ga95bd6f835513f26c3f9aad0b89ef0c87">More...</a><br /></td></tr>
<tr class="separator:ga95bd6f835513f26c3f9aad0b89ef0c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6cb32241271fffa927ae4ff07c7d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__defines.html#gacd6cb32241271fffa927ae4ff07c7d27">DCMI_SR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x04U)</td></tr>
<tr class="memdesc:gacd6cb32241271fffa927ae4ff07c7d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI status register.  <a href="group__dcmi__defines.html#gacd6cb32241271fffa927ae4ff07c7d27">More...</a><br /></td></tr>
<tr class="separator:gacd6cb32241271fffa927ae4ff07c7d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb6b28910130cb2219e6d0b4ae4c6391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__defines.html#gadb6b28910130cb2219e6d0b4ae4c6391">DCMI_RIS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x08U)</td></tr>
<tr class="memdesc:gadb6b28910130cb2219e6d0b4ae4c6391"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI raw interrupt status register.  <a href="group__dcmi__defines.html#gadb6b28910130cb2219e6d0b4ae4c6391">More...</a><br /></td></tr>
<tr class="separator:gadb6b28910130cb2219e6d0b4ae4c6391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1392a8a2854b182dd6e74462212aff54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__defines.html#ga1392a8a2854b182dd6e74462212aff54">DCMI_IER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x0CU)</td></tr>
<tr class="memdesc:ga1392a8a2854b182dd6e74462212aff54"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI interrupt enable register.  <a href="group__dcmi__defines.html#ga1392a8a2854b182dd6e74462212aff54">More...</a><br /></td></tr>
<tr class="separator:ga1392a8a2854b182dd6e74462212aff54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8336fb7aa9271ceafdd0947c0cede0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__defines.html#ga8336fb7aa9271ceafdd0947c0cede0b8">DCMI_MIS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x10U)</td></tr>
<tr class="memdesc:ga8336fb7aa9271ceafdd0947c0cede0b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI masked interrupt status register.  <a href="group__dcmi__defines.html#ga8336fb7aa9271ceafdd0947c0cede0b8">More...</a><br /></td></tr>
<tr class="separator:ga8336fb7aa9271ceafdd0947c0cede0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca578eca9649431094304178e2e2270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__defines.html#ga5ca578eca9649431094304178e2e2270">DCMI_ICR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x14U)</td></tr>
<tr class="memdesc:ga5ca578eca9649431094304178e2e2270"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI interrupt clear register.  <a href="group__dcmi__defines.html#ga5ca578eca9649431094304178e2e2270">More...</a><br /></td></tr>
<tr class="separator:ga5ca578eca9649431094304178e2e2270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58caead9b1be662942c6801ba3fdf247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__defines.html#ga58caead9b1be662942c6801ba3fdf247">DCMI_ESCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x18U)</td></tr>
<tr class="memdesc:ga58caead9b1be662942c6801ba3fdf247"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI embedded synchronization code register.  <a href="group__dcmi__defines.html#ga58caead9b1be662942c6801ba3fdf247">More...</a><br /></td></tr>
<tr class="separator:ga58caead9b1be662942c6801ba3fdf247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065c87de0335f44cda7538dc7aee44f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__defines.html#ga065c87de0335f44cda7538dc7aee44f9">DCMI_ESUR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x1CU)</td></tr>
<tr class="memdesc:ga065c87de0335f44cda7538dc7aee44f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI embedded synchronization unmask register.  <a href="group__dcmi__defines.html#ga065c87de0335f44cda7538dc7aee44f9">More...</a><br /></td></tr>
<tr class="separator:ga065c87de0335f44cda7538dc7aee44f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07aa72d108ce18e53cf40221f625ea26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__defines.html#ga07aa72d108ce18e53cf40221f625ea26">DCMI_CWSTRT</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x20U)</td></tr>
<tr class="memdesc:ga07aa72d108ce18e53cf40221f625ea26"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI crop window start.  <a href="group__dcmi__defines.html#ga07aa72d108ce18e53cf40221f625ea26">More...</a><br /></td></tr>
<tr class="separator:ga07aa72d108ce18e53cf40221f625ea26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1653a7fae77c7048372e934a2bda6415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__defines.html#ga1653a7fae77c7048372e934a2bda6415">DCMI_CWSIZE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x24U)</td></tr>
<tr class="memdesc:ga1653a7fae77c7048372e934a2bda6415"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI crop window size.  <a href="group__dcmi__defines.html#ga1653a7fae77c7048372e934a2bda6415">More...</a><br /></td></tr>
<tr class="separator:ga1653a7fae77c7048372e934a2bda6415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205f07957474540a8ebbc02da8d4f151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dcmi__defines.html#ga205f07957474540a8ebbc02da8d4f151">DCMI_DR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x28U)</td></tr>
<tr class="memdesc:ga205f07957474540a8ebbc02da8d4f151"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI data register.  <a href="group__dcmi__defines.html#ga205f07957474540a8ebbc02da8d4f151">More...</a><br /></td></tr>
<tr class="separator:ga205f07957474540a8ebbc02da8d4f151"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >Defined Constants and Macros for the STM32F4xx DCMI Peripheral. </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>Date</dt><dd>2020-05-15</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2020 Smolyaninov Nikolay <a href="#" onclick="location.href='mai'+'lto:'+'smo'+'li'+'n35'+'@g'+'mai'+'l.'+'com'; return false;">smoli<span class="obfuscator">.nosp@m.</span>n35@<span class="obfuscator">.nosp@m.</span>gmail<span class="obfuscator">.nosp@m.</span>.com</a> </dd>
<dd>
 &copy;  2017 Marek Koza <a href="#" onclick="location.href='mai'+'lto:'+'qyx'+'@k'+'rtk'+'o.'+'org'; return false;">qyx@k<span class="obfuscator">.nosp@m.</span>rtko<span class="obfuscator">.nosp@m.</span>.org</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>15 May 2020</dd></dl>
<p>This library supports the Digital camera interface (DCMI) in the STM32F4xx and STM32F7xx series of ARM Cortex Microcontrollers by ST Microelectronics.</p>
<p >LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga95bd6f835513f26c3f9aad0b89ef0c87" name="ga95bd6f835513f26c3f9aad0b89ef0c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd6f835513f26c3f9aad0b89ef0c87">&#9670;&nbsp;</a></span>DCMI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI_CR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCMI control register 1. </p>

<p class="definition">Definition at line <a class="el" href="dcmi__common__f47_8h_source.html#l00047">47</a> of file <a class="el" href="dcmi__common__f47_8h_source.html">dcmi_common_f47.h</a>.</p>

</div>
</div>
<a id="ga1653a7fae77c7048372e934a2bda6415" name="ga1653a7fae77c7048372e934a2bda6415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1653a7fae77c7048372e934a2bda6415">&#9670;&nbsp;</a></span>DCMI_CWSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI_CWSIZE&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCMI crop window size. </p>

<p class="definition">Definition at line <a class="el" href="dcmi__common__f47_8h_source.html#l00209">209</a> of file <a class="el" href="dcmi__common__f47_8h_source.html">dcmi_common_f47.h</a>.</p>

</div>
</div>
<a id="ga07aa72d108ce18e53cf40221f625ea26" name="ga07aa72d108ce18e53cf40221f625ea26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07aa72d108ce18e53cf40221f625ea26">&#9670;&nbsp;</a></span>DCMI_CWSTRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI_CWSTRT&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCMI crop window start. </p>

<p class="definition">Definition at line <a class="el" href="dcmi__common__f47_8h_source.html#l00195">195</a> of file <a class="el" href="dcmi__common__f47_8h_source.html">dcmi_common_f47.h</a>.</p>

</div>
</div>
<a id="ga205f07957474540a8ebbc02da8d4f151" name="ga205f07957474540a8ebbc02da8d4f151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga205f07957474540a8ebbc02da8d4f151">&#9670;&nbsp;</a></span>DCMI_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI_DR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCMI data register. </p>
<p >The digital camera Interface packages all the received data in 32-bit format before requesting a DMA transfer. A 4-word deep FIFO is available to leave enough time for DMA transfers and avoid DMA overrun conditions. </p>

<p class="definition">Definition at line <a class="el" href="dcmi__common__f47_8h_source.html#l00227">227</a> of file <a class="el" href="dcmi__common__f47_8h_source.html">dcmi_common_f47.h</a>.</p>

</div>
</div>
<a id="ga58caead9b1be662942c6801ba3fdf247" name="ga58caead9b1be662942c6801ba3fdf247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58caead9b1be662942c6801ba3fdf247">&#9670;&nbsp;</a></span>DCMI_ESCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI_ESCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCMI embedded synchronization code register. </p>

<p class="definition">Definition at line <a class="el" href="dcmi__common__f47_8h_source.html#l00158">158</a> of file <a class="el" href="dcmi__common__f47_8h_source.html">dcmi_common_f47.h</a>.</p>

</div>
</div>
<a id="ga065c87de0335f44cda7538dc7aee44f9" name="ga065c87de0335f44cda7538dc7aee44f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga065c87de0335f44cda7538dc7aee44f9">&#9670;&nbsp;</a></span>DCMI_ESUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI_ESUR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x1CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCMI embedded synchronization unmask register. </p>

<p class="definition">Definition at line <a class="el" href="dcmi__common__f47_8h_source.html#l00177">177</a> of file <a class="el" href="dcmi__common__f47_8h_source.html">dcmi_common_f47.h</a>.</p>

</div>
</div>
<a id="ga5ca578eca9649431094304178e2e2270" name="ga5ca578eca9649431094304178e2e2270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ca578eca9649431094304178e2e2270">&#9670;&nbsp;</a></span>DCMI_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI_ICR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCMI interrupt clear register. </p>
<p >The DCMI_ICR register is write-only. Writing a ‘1’ into a bit of this register clears the corresponding bit in the DCMI_RIS and DCMI_MIS registers. Writing a ‘0’ has no effect. </p>

<p class="definition">Definition at line <a class="el" href="dcmi__common__f47_8h_source.html#l00143">143</a> of file <a class="el" href="dcmi__common__f47_8h_source.html">dcmi_common_f47.h</a>.</p>

</div>
</div>
<a id="ga1392a8a2854b182dd6e74462212aff54" name="ga1392a8a2854b182dd6e74462212aff54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1392a8a2854b182dd6e74462212aff54">&#9670;&nbsp;</a></span>DCMI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI_IER&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x0CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCMI interrupt enable register. </p>
<p >The DCMI_IER register is used to enable interrupts. When one of the DCMI_IER bits is set, the corresponding interrupt is enabled. This register is accessible in both read and write. </p>

<p class="definition">Definition at line <a class="el" href="dcmi__common__f47_8h_source.html#l00105">105</a> of file <a class="el" href="dcmi__common__f47_8h_source.html">dcmi_common_f47.h</a>.</p>

</div>
</div>
<a id="ga8336fb7aa9271ceafdd0947c0cede0b8" name="ga8336fb7aa9271ceafdd0947c0cede0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8336fb7aa9271ceafdd0947c0cede0b8">&#9670;&nbsp;</a></span>DCMI_MIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI_MIS&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCMI masked interrupt status register. </p>
<p >This DCMI_MIS register is a read-only register. When read, it returns the current masked status value (depending on the value in DCMI_IER) of the corresponding interrupt. A bit in this register is set if the corresponding enable bit in DCMI_IER is set and the corresponding bit in DCMI_RIS is set. </p>

<p class="definition">Definition at line <a class="el" href="dcmi__common__f47_8h_source.html#l00125">125</a> of file <a class="el" href="dcmi__common__f47_8h_source.html">dcmi_common_f47.h</a>.</p>

</div>
</div>
<a id="gadb6b28910130cb2219e6d0b4ae4c6391" name="gadb6b28910130cb2219e6d0b4ae4c6391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb6b28910130cb2219e6d0b4ae4c6391">&#9670;&nbsp;</a></span>DCMI_RIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI_RIS&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCMI raw interrupt status register. </p>
<p >DCMI_RIS gives the raw interrupt status and is accessible in read only. When read, this register returns the status of the corresponding interrupt before masking with the DCMI_IER register value. </p>

<p class="definition">Definition at line <a class="el" href="dcmi__common__f47_8h_source.html#l00087">87</a> of file <a class="el" href="dcmi__common__f47_8h_source.html">dcmi_common_f47.h</a>.</p>

</div>
</div>
<a id="gacd6cb32241271fffa927ae4ff07c7d27" name="gacd6cb32241271fffa927ae4ff07c7d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd6cb32241271fffa927ae4ff07c7d27">&#9670;&nbsp;</a></span>DCMI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI_SR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">DCMI_BASE</a> + 0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCMI status register. </p>

<p class="definition">Definition at line <a class="el" href="dcmi__common__f47_8h_source.html#l00070">70</a> of file <a class="el" href="dcmi__common__f47_8h_source.html">dcmi_common_f47.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:42 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
