{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 13:52:06 2025 " "Info: Processing started: Tue Dec 23 13:52:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off onechipbook12 -c OneChipBook12Toplevel " "Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off onechipbook12 -c OneChipBook12Toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "OneChipBook12Toplevel EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"OneChipBook12Toplevel\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pll_21to43:pll_inst\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"pll_21to43:pll_inst\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_21to43:pll_inst\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_21to43:pll_inst\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_21to43:pll_inst\|altpll:altpll_component\|_clk1 2 1 -59 -2984 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -59 degrees (-2984 ps) for pll_21to43:pll_inst\|altpll:altpll_component\|_clk1 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "pll_21to43.vhd" "" { Text "E:/TG68k-OneChipBook/Board/onechipbook12/pll_21to43.vhd" 145 0 0 } } { "OneChipBook12Toplevel.vhd" "" { Text "E:/TG68k-OneChipBook/Board/onechipbook12/OneChipBook12Toplevel.vhd" 173 0 0 } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk1 pll_21to43:pll_inst\|altpll:altpll_component\|pll " "Warning: Output port clk1 of PLL \"pll_21to43:pll_inst\|altpll:altpll_component\|pll\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "pll_21to43.vhd" "" { Text "E:/TG68k-OneChipBook/Board/onechipbook12/pll_21to43.vhd" 145 0 0 } } { "OneChipBook12Toplevel.vhd" "" { Text "E:/TG68k-OneChipBook/Board/onechipbook12/OneChipBook12Toplevel.vhd" 173 0 0 } }  } 0 0 "Output port %1!s! of PLL \"%2!s!\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TG68k-OneChipBook/Board/onechipbook12/" { { 0 { 0 ""} 0 13740 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TG68k-OneChipBook/Board/onechipbook12/" { { 0 { 0 ""} 0 13741 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "OneChipBook12Toplevel.sdc " "Info: Reading SDC File: 'OneChipBook12Toplevel.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OneChipBook12Toplevel.sdc 46 dip_sw\[*\] port " "Warning: Ignored filter at OneChipBook12Toplevel.sdc(46): dip_sw\[*\] could not be matched with a port" {  } { { "E:/TG68k-OneChipBook/Board/onechipbook12/OneChipBook12Toplevel.sdc" "" { Text "E:/TG68k-OneChipBook/Board/onechipbook12/OneChipBook12Toplevel.sdc" 46 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OneChipBook12Toplevel.sdc 46 Argument <from> is an empty collection " "Warning: Ignored set_false_path at OneChipBook12Toplevel.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{dip_sw\[*\]\}\] " "Info: set_false_path -from \[get_ports \{dip_sw\[*\]\}\]" {  } { { "E:/TG68k-OneChipBook/Board/onechipbook12/OneChipBook12Toplevel.sdc" "" { Text "E:/TG68k-OneChipBook/Board/onechipbook12/OneChipBook12Toplevel.sdc" 46 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "E:/TG68k-OneChipBook/Board/onechipbook12/OneChipBook12Toplevel.sdc" "" { Text "E:/TG68k-OneChipBook/Board/onechipbook12/OneChipBook12Toplevel.sdc" 46 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_sys with master clock period: 46.560 found on PLL node: pll_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 36.394 " "Warning: Clock: clk_sys with master clock period: 46.560 found on PLL node: pll_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 36.394" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_sdram with master clock period: 46.560 found on PLL node: pll_inst\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 36.394 " "Warning: Clock: clk_sdram with master clock period: 46.560 found on PLL node: pll_inst\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 36.394" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Info: Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.560      clk_21m " "Info:   46.560      clk_21m" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  23.280    clk_sdram " "Info:   23.280    clk_sdram" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  23.280      clk_sys " "Info:   23.280      clk_sys" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "pll_21to43:pll_inst\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"pll_21to43:pll_inst\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pll_21to43:pll_inst\|altpll:altpll_component\|_clk0" } } } } { "OneChipBook12Toplevel.vhd" "" { Text "E:/TG68k-OneChipBook/Board/onechipbook12/OneChipBook12Toplevel.vhd" 173 0 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_21to43:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TG68k-OneChipBook/Board/onechipbook12/" { { 0 { 0 ""} 0 4084 5593 6598 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "pll_21to43:pll_inst\|altpll:altpll_component\|_clk1 " "Info: Promoted signal \"pll_21to43:pll_inst\|altpll:altpll_component\|_clk1\" to use global clock (user assigned)" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pll_21to43:pll_inst\|altpll:altpll_component\|_clk1" } } } } { "OneChipBook12Toplevel.vhd" "" { Text "E:/TG68k-OneChipBook/Board/onechipbook12/OneChipBook12Toplevel.vhd" 173 0 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_21to43:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TG68k-OneChipBook/Board/onechipbook12/" { { 0 { 0 ""} 0 4084 5593 6598 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 -1}  } {  } 0 0 "Promoted PLL clock signals" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "VirtualToplevel:soc_inst\|reset Global clock " "Info: Automatically promoted some destinations of signal \"VirtualToplevel:soc_inst\|reset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|peripheral_controller:myperipheral\|ser_txgo " "Info: Destination \"VirtualToplevel:soc_inst\|peripheral_controller:myperipheral\|ser_txgo\" may be non-global or may not use global clock" {  } { { "../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Peripherals/peripheral_controller.vhd" 117 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|peripheral_controller:myperipheral\|io_ps2_com:mymouse\|sendTriggerLoc " "Info: Destination \"VirtualToplevel:soc_inst\|peripheral_controller:myperipheral\|io_ps2_com:mymouse\|sendTriggerLoc\" may be non-global or may not use global clock" {  } { { "../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Peripherals/io_ps2_com.vhd" 87 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[15\] " "Info: Destination \"VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[15\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Sound/sound_controller.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Sound/sound_controller.vhd" 69 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[14\] " "Info: Destination \"VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[14\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Sound/sound_controller.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Sound/sound_controller.vhd" 69 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[13\] " "Info: Destination \"VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[13\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Sound/sound_controller.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Sound/sound_controller.vhd" 69 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[12\] " "Info: Destination \"VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[12\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Sound/sound_controller.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Sound/sound_controller.vhd" 69 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[11\] " "Info: Destination \"VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[11\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Sound/sound_controller.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Sound/sound_controller.vhd" 69 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[10\] " "Info: Destination \"VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[10\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Sound/sound_controller.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Sound/sound_controller.vhd" 69 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[9\] " "Info: Destination \"VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[9\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Sound/sound_controller.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Sound/sound_controller.vhd" 69 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[8\] " "Info: Destination \"VirtualToplevel:soc_inst\|sound_wrapper:myaudio\|sound_controller:channel0\|datalen\[8\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Sound/sound_controller.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Sound/sound_controller.vhd" 69 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "../../SOC/RTL/SOC_VirtualToplevel.vhd" "" { Text "E:/TG68k-OneChipBook/SOC/RTL/SOC_VirtualToplevel.vhd" 104 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset_n Global clock " "Info: Automatically promoted some destinations of signal \"reset_n\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sdram:mysdram\|sd_cs " "Info: Destination \"VirtualToplevel:soc_inst\|sdram:mysdram\|sd_cs\" may be non-global or may not use global clock" {  } { { "../../RTL/Memory/sdram.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Memory/sdram.vhd" 42 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sdram:mysdram\|sd_ras " "Info: Destination \"VirtualToplevel:soc_inst\|sdram:mysdram\|sd_ras\" may be non-global or may not use global clock" {  } { { "../../RTL/Memory/sdram.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Memory/sdram.vhd" 40 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sdram:mysdram\|sd_cas " "Info: Destination \"VirtualToplevel:soc_inst\|sdram:mysdram\|sd_cas\" may be non-global or may not use global clock" {  } { { "../../RTL/Memory/sdram.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Memory/sdram.vhd" 41 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sdram:mysdram\|sd_we " "Info: Destination \"VirtualToplevel:soc_inst\|sdram:mysdram\|sd_we\" may be non-global or may not use global clock" {  } { { "../../RTL/Memory/sdram.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Memory/sdram.vhd" 39 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sdram:mysdram\|sdaddr\[12\] " "Info: Destination \"VirtualToplevel:soc_inst\|sdram:mysdram\|sdaddr\[12\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Memory/sdram.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Memory/sdram.vhd" 397 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sdram:mysdram\|sdaddr\[11\] " "Info: Destination \"VirtualToplevel:soc_inst\|sdram:mysdram\|sdaddr\[11\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Memory/sdram.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Memory/sdram.vhd" 397 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sdram:mysdram\|sdaddr\[9\] " "Info: Destination \"VirtualToplevel:soc_inst\|sdram:mysdram\|sdaddr\[9\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Memory/sdram.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Memory/sdram.vhd" 397 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sdram:mysdram\|ba\[1\] " "Info: Destination \"VirtualToplevel:soc_inst\|sdram:mysdram\|ba\[1\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Memory/sdram.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Memory/sdram.vhd" 397 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sdram:mysdram\|ba\[0\] " "Info: Destination \"VirtualToplevel:soc_inst\|sdram:mysdram\|ba\[0\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Memory/sdram.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Memory/sdram.vhd" 397 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|sdram:mysdram\|sdaddr\[0\] " "Info: Destination \"VirtualToplevel:soc_inst\|sdram:mysdram\|sdaddr\[0\]\" may be non-global or may not use global clock" {  } { { "../../RTL/Memory/sdram.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Memory/sdram.vhd" 397 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "OneChipBook12Toplevel.vhd" "" { Text "E:/TG68k-OneChipBook/Board/onechipbook12/OneChipBook12Toplevel.vhd" 131 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "VirtualToplevel:soc_inst\|vga_controller:myvga\|chargen_reset Global clock " "Info: Automatically promoted some destinations of signal \"VirtualToplevel:soc_inst\|vga_controller:myvga\|chargen_reset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VirtualToplevel:soc_inst\|vga_controller:myvga\|charactergenerator:mychargen\|rowaddr\[0\]~24 " "Info: Destination \"VirtualToplevel:soc_inst\|vga_controller:myvga\|charactergenerator:mychargen\|rowaddr\[0\]~24\" may be non-global or may not use global clock" {  } { { "../../RTL/Video/chargen.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Video/chargen.vhd" 72 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../../RTL/Video/vga_controller.vhd" "" { Text "E:/TG68k-OneChipBook/RTL/Video/vga_controller.vhd" 143 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "VirtualToplevel:soc_inst\|reset~1 Global clock " "Info: Automatically promoted signal \"VirtualToplevel:soc_inst\|reset~1\" to use Global clock" {  } { { "../../SOC/RTL/SOC_VirtualToplevel.vhd" "" { Text "E:/TG68k-OneChipBook/SOC/RTL/SOC_VirtualToplevel.vhd" 104 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Info: Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "34 " "Info: Router estimated average interconnect usage is 34% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "54 X10_Y14 X20_Y27 " "Info: Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X10_Y14 to location X20_Y27" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Info: Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Info: Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 13:52:53 2025 " "Info: Processing ended: Tue Dec 23 13:52:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Info: Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Info: Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
