//
// File created by:  xrun
// Do not modify this file
//
-timescale
1ns/1ns
-DISCIPLINE
logic
-DELAY_MODE
None
-NOVITALACCL
-ACCESS
r
-AMSPARTINFO
../psf/partition.info
-RNM_PARTINFO
-MODELINCDIR
/home/ykhuang/research/
-SPECTRE_ARGS
"-ahdllibdir /home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/sharedData/CDS/ahdl/input.ahdlSimDB"
-AMSCONNRULES
ConnRules_18V_full_fast
-AMSCONNRULES
ConnRules_inhconn_full_fast_gnd

Stimulator_TestBench.TB_4CH_ST_V2:schematic

cds_globals
-AMSCOMPILEFILE
"file:/home/ykhuang/research/Stimulator_Model/Digital_Stimulus_ST_V2/functional/verilog.v lib:Stimulator_Model cell:Digital_Stimulus_ST_V2 view:functional"
-AMSCOMPILEFILE
"file:/home/ykhuang/research/Stimulator_Model/CH_SEL_MUX_V2/verilogams/verilog.vams lib:Stimulator_Model cell:CH_SEL_MUX_V2 view:verilogams"
-AMSCOMPILEFILE
"file:/home/ykhuang/research/Stimulator_Model/Current_Source/verilogams/verilog.vams lib:Stimulator_Model cell:Current_Source view:verilogams"
-AMSCOMPILEFILE
"file:/home/ykhuang/research/Stimulator_Model/Current_Mirror/verilogams/verilog.vams lib:Stimulator_Model cell:Current_Mirror view:verilogams"
-AMSCOMPILEFILE
"file:/home/ykhuang/research/Stimulator_Model/H_Bridge/verilogams/verilog.vams lib:Stimulator_Model cell:H_Bridge view:verilogams"
-SPECTRE_ARGS
++aps
