// Seed: 2118691050
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wand id_3,
    input wand id_4,
    output wire id_5,
    output wire id_6
    , id_28,
    input wand id_7,
    input wand id_8,
    input tri id_9,
    output tri id_10,
    input supply0 id_11,
    input wor id_12,
    input tri id_13,
    input wor id_14,
    input uwire id_15,
    output uwire id_16,
    input tri id_17,
    input tri id_18,
    output tri0 id_19,
    output tri1 id_20,
    input tri1 id_21,
    output tri0 id_22,
    input wand id_23,
    input supply1 id_24,
    input tri id_25,
    output wire id_26
);
  wire id_29;
  assign module_1.type_1 = 0;
  assign id_20 = 1;
  assign id_28 = id_14 ^ (1 ? id_2 : id_4);
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    input wand id_5,
    output tri0 id_6,
    input wor id_7,
    output tri1 id_8,
    input uwire id_9,
    output uwire id_10,
    input wire id_11,
    input uwire id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    output uwire id_16,
    input wire id_17,
    input uwire id_18,
    input tri0 id_19,
    output uwire id_20,
    output tri id_21,
    input tri0 id_22,
    input wand id_23,
    output wire id_24,
    output uwire id_25,
    input tri1 id_26,
    input tri id_27,
    input supply0 id_28,
    output wire id_29,
    output tri0 id_30,
    input wor id_31,
    output wand id_32
);
  assign id_20 = id_18;
  module_0 modCall_1 (
      id_6,
      id_22,
      id_7,
      id_15,
      id_9,
      id_10,
      id_24,
      id_14,
      id_26,
      id_11,
      id_16,
      id_31,
      id_27,
      id_0,
      id_28,
      id_3,
      id_6,
      id_13,
      id_26,
      id_24,
      id_10,
      id_15,
      id_25,
      id_14,
      id_9,
      id_12,
      id_10
  );
endmodule
