Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:10:27 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 196 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 156 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.578        0.000                      0                 1964        0.098        0.000                      0                 1964        3.000        0.000                       0                   822  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.578        0.000                      0                 1964        0.098        0.000                      0                 1964        3.000        0.000                       0                   822  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 fsm5/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 1.138ns (19.327%)  route 4.750ns (80.673%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.973     0.973    fsm5/clk
    SLICE_X50Y62         FDRE                                         r  fsm5/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[22]/Q
                         net (fo=3, routed)           0.795     2.286    fsm5/fsm5_out[22]
    SLICE_X51Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.410 r  fsm5/out[31]_i_17/O
                         net (fo=6, routed)           0.960     3.371    fsm5/out[31]_i_17_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.495 f  fsm5/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.538     4.032    fsm5/out_tmp_reg_i_37__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.156 f  fsm5/out_tmp_reg_i_35/O
                         net (fo=34, routed)          0.545     4.701    fsm4/out_tmp_reg[16]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.825 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=67, routed)          1.153     5.979    mult2/out_tmp0_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.103 r  mult2/out_tmp_reg_i_25/O
                         net (fo=2, routed)           0.758     6.861    mult2/out_tmp_reg_i_25_n_0
    DSP48_X2Y18          DSP48E1                                      r  mult2/out_tmp0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=824, unset)          0.924     7.924    mult2/clk
    DSP48_X2Y18          DSP48E1                                      r  mult2/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450     7.439    mult2/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 fsm5/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.138ns (19.725%)  route 4.631ns (80.275%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.973     0.973    fsm5/clk
    SLICE_X50Y62         FDRE                                         r  fsm5/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm5/out_reg[22]/Q
                         net (fo=3, routed)           0.795     2.286    fsm5/fsm5_out[22]
    SLICE_X51Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.410 f  fsm5/out[31]_i_17/O
                         net (fo=6, routed)           0.960     3.371    fsm5/out[31]_i_17_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.495 r  fsm5/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.538     4.032    fsm5/out_tmp_reg_i_37__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  fsm5/out_tmp_reg_i_35/O
                         net (fo=34, routed)          0.545     4.701    fsm4/out_tmp_reg[16]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  fsm4/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.929     5.755    fsm4/out_reg[0]_0
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.124     5.879 r  fsm4/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.863     6.742    mult2/p_0_in
    SLICE_X36Y45         FDRE                                         r  mult2/out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=824, unset)          0.924     7.924    mult2/clk
    SLICE_X36Y45         FDRE                                         r  mult2/out_reg[16]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult2/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 fsm5/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.138ns (19.725%)  route 4.631ns (80.275%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.973     0.973    fsm5/clk
    SLICE_X50Y62         FDRE                                         r  fsm5/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm5/out_reg[22]/Q
                         net (fo=3, routed)           0.795     2.286    fsm5/fsm5_out[22]
    SLICE_X51Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.410 f  fsm5/out[31]_i_17/O
                         net (fo=6, routed)           0.960     3.371    fsm5/out[31]_i_17_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.495 r  fsm5/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.538     4.032    fsm5/out_tmp_reg_i_37__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  fsm5/out_tmp_reg_i_35/O
                         net (fo=34, routed)          0.545     4.701    fsm4/out_tmp_reg[16]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  fsm4/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.929     5.755    fsm4/out_reg[0]_0
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.124     5.879 r  fsm4/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.863     6.742    mult2/p_0_in
    SLICE_X36Y45         FDRE                                         r  mult2/out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=824, unset)          0.924     7.924    mult2/clk
    SLICE_X36Y45         FDRE                                         r  mult2/out_reg[17]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult2/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 fsm5/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.138ns (19.725%)  route 4.631ns (80.275%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.973     0.973    fsm5/clk
    SLICE_X50Y62         FDRE                                         r  fsm5/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm5/out_reg[22]/Q
                         net (fo=3, routed)           0.795     2.286    fsm5/fsm5_out[22]
    SLICE_X51Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.410 f  fsm5/out[31]_i_17/O
                         net (fo=6, routed)           0.960     3.371    fsm5/out[31]_i_17_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.495 r  fsm5/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.538     4.032    fsm5/out_tmp_reg_i_37__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  fsm5/out_tmp_reg_i_35/O
                         net (fo=34, routed)          0.545     4.701    fsm4/out_tmp_reg[16]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  fsm4/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.929     5.755    fsm4/out_reg[0]_0
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.124     5.879 r  fsm4/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.863     6.742    mult2/p_0_in
    SLICE_X36Y45         FDRE                                         r  mult2/out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=824, unset)          0.924     7.924    mult2/clk
    SLICE_X36Y45         FDRE                                         r  mult2/out_reg[18]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult2/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 fsm5/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.138ns (19.725%)  route 4.631ns (80.275%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.973     0.973    fsm5/clk
    SLICE_X50Y62         FDRE                                         r  fsm5/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm5/out_reg[22]/Q
                         net (fo=3, routed)           0.795     2.286    fsm5/fsm5_out[22]
    SLICE_X51Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.410 f  fsm5/out[31]_i_17/O
                         net (fo=6, routed)           0.960     3.371    fsm5/out[31]_i_17_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.495 r  fsm5/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.538     4.032    fsm5/out_tmp_reg_i_37__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  fsm5/out_tmp_reg_i_35/O
                         net (fo=34, routed)          0.545     4.701    fsm4/out_tmp_reg[16]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  fsm4/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.929     5.755    fsm4/out_reg[0]_0
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.124     5.879 r  fsm4/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.863     6.742    mult2/p_0_in
    SLICE_X36Y45         FDRE                                         r  mult2/out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=824, unset)          0.924     7.924    mult2/clk
    SLICE_X36Y45         FDRE                                         r  mult2/out_reg[19]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult2/out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 fsm5/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.138ns (19.558%)  route 4.681ns (80.442%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.973     0.973    fsm5/clk
    SLICE_X50Y62         FDRE                                         r  fsm5/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[22]/Q
                         net (fo=3, routed)           0.795     2.286    fsm5/fsm5_out[22]
    SLICE_X51Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.410 r  fsm5/out[31]_i_17/O
                         net (fo=6, routed)           0.960     3.371    fsm5/out[31]_i_17_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.495 f  fsm5/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.538     4.032    fsm5/out_tmp_reg_i_37__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.156 f  fsm5/out_tmp_reg_i_35/O
                         net (fo=34, routed)          0.545     4.701    fsm4/out_tmp_reg[16]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.825 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=67, routed)          1.252     6.077    mult2/out_tmp0_0
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.201 r  mult2/out_tmp_reg_i_4/O
                         net (fo=1, routed)           0.591     6.792    mult2/out_tmp_reg_i_4_n_0
    DSP48_X2Y17          DSP48E1                                      r  mult2/out_tmp_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=824, unset)          0.924     7.924    mult2/clk
    DSP48_X2Y17          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450     7.439    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 fsm5/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 1.138ns (19.566%)  route 4.678ns (80.434%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.973     0.973    fsm5/clk
    SLICE_X50Y62         FDRE                                         r  fsm5/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[22]/Q
                         net (fo=3, routed)           0.795     2.286    fsm5/fsm5_out[22]
    SLICE_X51Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.410 r  fsm5/out[31]_i_17/O
                         net (fo=6, routed)           0.960     3.371    fsm5/out[31]_i_17_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.495 f  fsm5/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.538     4.032    fsm5/out_tmp_reg_i_37__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.156 f  fsm5/out_tmp_reg_i_35/O
                         net (fo=34, routed)          0.545     4.701    fsm4/out_tmp_reg[16]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.825 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=67, routed)          1.156     5.982    mult2/out_tmp0_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     6.106 r  mult2/out_tmp_reg_i_21/O
                         net (fo=2, routed)           0.684     6.789    mult2/out_tmp_reg_i_21_n_0
    DSP48_X2Y18          DSP48E1                                      r  mult2/out_tmp0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=824, unset)          0.924     7.924    mult2/clk
    DSP48_X2Y18          DSP48E1                                      r  mult2/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450     7.439    mult2/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 fsm5/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 1.138ns (19.305%)  route 4.757ns (80.695%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.973     0.973    fsm5/clk
    SLICE_X50Y62         FDRE                                         r  fsm5/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[22]/Q
                         net (fo=3, routed)           0.795     2.286    fsm5/fsm5_out[22]
    SLICE_X51Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.410 r  fsm5/out[31]_i_17/O
                         net (fo=6, routed)           0.960     3.371    fsm5/out[31]_i_17_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.495 f  fsm5/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.538     4.032    fsm5/out_tmp_reg_i_37__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.156 f  fsm5/out_tmp_reg_i_35/O
                         net (fo=34, routed)          0.545     4.701    fsm4/out_tmp_reg[16]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.825 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=67, routed)          1.248     6.073    mult2/out_tmp0_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.197 r  mult2/out_tmp_reg_i_17/O
                         net (fo=2, routed)           0.671     6.868    mult2/out_tmp_reg_i_17_n_0
    DSP48_X2Y17          DSP48E1                                      r  mult2/out_tmp_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=824, unset)          0.924     7.924    mult2/clk
    DSP48_X2Y17          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362     7.527    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 fsm5/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.138ns (19.620%)  route 4.662ns (80.380%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.973     0.973    fsm5/clk
    SLICE_X50Y62         FDRE                                         r  fsm5/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[22]/Q
                         net (fo=3, routed)           0.795     2.286    fsm5/fsm5_out[22]
    SLICE_X51Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.410 r  fsm5/out[31]_i_17/O
                         net (fo=6, routed)           0.960     3.371    fsm5/out[31]_i_17_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.495 f  fsm5/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.538     4.032    fsm5/out_tmp_reg_i_37__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.156 f  fsm5/out_tmp_reg_i_35/O
                         net (fo=34, routed)          0.545     4.701    fsm4/out_tmp_reg[16]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.825 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=67, routed)          1.219     6.044    mult2/out_tmp0_0
    SLICE_X36Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.168 r  mult2/out_tmp_reg_i_11/O
                         net (fo=1, routed)           0.605     6.773    mult2/out_tmp_reg_i_11_n_0
    DSP48_X2Y17          DSP48E1                                      r  mult2/out_tmp_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=824, unset)          0.924     7.924    mult2/clk
    DSP48_X2Y17          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     7.439    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 fsm5/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.138ns (19.632%)  route 4.659ns (80.368%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.973     0.973    fsm5/clk
    SLICE_X50Y62         FDRE                                         r  fsm5/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[22]/Q
                         net (fo=3, routed)           0.795     2.286    fsm5/fsm5_out[22]
    SLICE_X51Y60         LUT4 (Prop_lut4_I1_O)        0.124     2.410 r  fsm5/out[31]_i_17/O
                         net (fo=6, routed)           0.960     3.371    fsm5/out[31]_i_17_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.495 f  fsm5/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.538     4.032    fsm5/out_tmp_reg_i_37__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.156 f  fsm5/out_tmp_reg_i_35/O
                         net (fo=34, routed)          0.545     4.701    fsm4/out_tmp_reg[16]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.825 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=67, routed)          1.230     6.055    mult2/out_tmp0_0
    SLICE_X36Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.179 r  mult2/out_tmp_reg_i_13/O
                         net (fo=1, routed)           0.591     6.770    mult2/out_tmp_reg_i_13_n_0
    DSP48_X2Y17          DSP48E1                                      r  mult2/out_tmp_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=824, unset)          0.924     7.924    mult2/clk
    DSP48_X2Y17          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450     7.439    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mult1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.410     0.410    mult1/clk
    SLICE_X39Y65         FDRE                                         r  mult1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[10]/Q
                         net (fo=1, routed)           0.054     0.605    v1/Q[10]
    SLICE_X38Y65         FDRE                                         r  v1/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.432     0.432    v1/clk
    SLICE_X38Y65         FDRE                                         r  v1/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.076     0.508    v1/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 v1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.410     0.410    v1/clk
    SLICE_X37Y71         FDRE                                         r  v1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v1/out_reg[28]/Q
                         net (fo=1, routed)           0.097     0.648    FWrite10/out_reg[28]_1
    SLICE_X38Y71         FDRE                                         r  FWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.432     0.432    FWrite10/clk
    SLICE_X38Y71         FDRE                                         r  FWrite10/out_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.076     0.508    FWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 v0/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            EWrite10/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.410     0.410    v0/clk
    SLICE_X38Y53         FDRE                                         r  v0/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  v0/out_reg[22]/Q
                         net (fo=1, routed)           0.050     0.624    EWrite10/out_reg[22]_1
    SLICE_X39Y53         FDRE                                         r  EWrite10/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.432     0.432    EWrite10/clk
    SLICE_X39Y53         FDRE                                         r  EWrite10/out_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.047     0.479    EWrite10/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 v1/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.410     0.410    v1/clk
    SLICE_X37Y71         FDRE                                         r  v1/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v1/out_reg[25]/Q
                         net (fo=1, routed)           0.102     0.653    FWrite10/out_reg[25]_1
    SLICE_X38Y71         FDRE                                         r  FWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.432     0.432    FWrite10/clk
    SLICE_X38Y71         FDRE                                         r  FWrite10/out_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.075     0.507    FWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mult1/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.410     0.410    mult1/clk
    SLICE_X39Y66         FDRE                                         r  mult1/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[5]/Q
                         net (fo=1, routed)           0.106     0.657    v1/Q[5]
    SLICE_X38Y65         FDRE                                         r  v1/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.432     0.432    v1/clk
    SLICE_X38Y65         FDRE                                         r  v1/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.076     0.508    v1/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mult2/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v2/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.410     0.410    mult2/clk
    SLICE_X41Y47         FDRE                                         r  mult2/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_reg[6]/Q
                         net (fo=1, routed)           0.113     0.664    v2/Q[6]
    SLICE_X41Y46         FDRE                                         r  v2/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.432     0.432    v2/clk
    SLICE_X41Y46         FDRE                                         r  v2/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.078     0.510    v2/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm11/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.410     0.410    fsm11/clk
    SLICE_X47Y57         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.110     0.661    fsm11/fsm11_out[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.706 r  fsm11/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.706    fsm11/out[1]_i_1_n_0
    SLICE_X46Y57         FDRE                                         r  fsm11/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.432     0.432    fsm11/clk
    SLICE_X46Y57         FDRE                                         r  fsm11/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y57         FDRE (Hold_fdre_C_D)         0.120     0.552    fsm11/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mult0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y53         FDRE                                         r  mult0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[2]/Q
                         net (fo=1, routed)           0.100     0.651    v0/Q[2]
    SLICE_X38Y52         FDRE                                         r  v0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.432     0.432    v0/clk
    SLICE_X38Y52         FDRE                                         r  v0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.064     0.496    v0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.410     0.410    mult0/clk
    SLICE_X38Y57         FDRE                                         r  mult0/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.055     0.614    mult0/p_1_in[9]
    SLICE_X38Y57         FDRE                                         r  mult0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.432     0.432    mult0/clk
    SLICE_X38Y57         FDRE                                         r  mult0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y57         FDRE (Hold_fdre_C_D)         0.023     0.455    mult0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.410     0.410    mult1/clk
    SLICE_X39Y68         FDRE                                         r  mult1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[15]/Q
                         net (fo=1, routed)           0.112     0.663    v1/Q[15]
    SLICE_X39Y69         FDRE                                         r  v1/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=824, unset)          0.432     0.432    v1/clk
    SLICE_X39Y69         FDRE                                         r  v1/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y69         FDRE (Hold_fdre_C_D)         0.072     0.504    v1/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y21   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y28   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y17   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y23   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y27   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y19   mult2/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y52  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y51  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y51  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y55  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y52  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y55  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y55  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y55  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y55  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y52  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y55  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y52  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y55  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y55  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y55  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y55  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y52  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y55  ARead00/out_reg[18]/C



