.TH "sc_core::sc_meta::enable_if< Cond, T >" 3 "VHDL simulator" \" -*- nroff -*-
.ad l
.nh
.SH NAME
sc_core::sc_meta::enable_if< Cond, T >
.SH SYNOPSIS
.br
.PP
.PP
\fR#include <sc_vector\&.h>\fP
.PP
Inherits \fBsc_boost::enable_if_c< B, T >\fP\&.
.SS "Additional Inherited Members"


Public Types inherited from \fBsc_boost::enable_if_c< B, T >\fP
.in +1c
.ti -1c
.RI "\fBtypedef\fP \fBT\fP \fBtype\fP"
.br
.in -1c

.SH "Author"
.PP 
Generated automatically by Doxygen for VHDL simulator from the source code\&.
