
---------- Begin Simulation Statistics ----------
final_tick                               2542161271500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230929                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   230928                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.18                       # Real time elapsed on the host
host_tick_rate                              668535834                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197376                       # Number of instructions simulated
sim_ops                                       4197376                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012151                       # Number of seconds simulated
sim_ticks                                 12151426500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             53.590657                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  356850                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               665881                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2643                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115300                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            988147                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26127                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          161484                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           135357                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1197030                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72405                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28179                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197376                       # Number of instructions committed
system.cpu.committedOps                       4197376                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.786783                       # CPI: cycles per instruction
system.cpu.discardedOps                        332910                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620215                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1481102                       # DTB hits
system.cpu.dtb.data_misses                       8603                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418080                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876593                       # DTB read hits
system.cpu.dtb.read_misses                       7681                       # DTB read misses
system.cpu.dtb.write_accesses                  202135                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604509                       # DTB write hits
system.cpu.dtb.write_misses                       922                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18288                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3728891                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1169821                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           690623                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17079205                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172808                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  977010                       # ITB accesses
system.cpu.itb.fetch_acv                          365                       # ITB acv
system.cpu.itb.fetch_hits                      972233                       # ITB hits
system.cpu.itb.fetch_misses                      4777                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11201973000     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9217500      0.08%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19317500      0.16%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               925302000      7.61%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12155810000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8195529500     67.42%     67.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3960280500     32.58%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24289302                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85415      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542275     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839653     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592758     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197376                       # Class of committed instruction
system.cpu.quiesceCycles                        13551                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7210097                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          428                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318004                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22828952                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22828952                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22828952                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22828952                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117071.548718                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117071.548718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117071.548718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117071.548718                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13066985                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13066985                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13066985                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13066985                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67010.179487                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67010.179487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67010.179487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67010.179487                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66665.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66665.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22478955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22478955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117077.890625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117077.890625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12866988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12866988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67015.562500                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67015.562500                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.294920                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539657820000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.294920                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205933                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205933                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130746                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34900                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88709                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34569                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28978                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28978                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89299                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41342                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11388480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11388480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6722432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722873                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18122617                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160034                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002681                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051706                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159605     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     429      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160034                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835750036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378314000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473593500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5711104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10211200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5711104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5711104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34900                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34900                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469994531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370334792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840329323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469994531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469994531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183813810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183813810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183813810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469994531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370334792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024143132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000147007250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7471                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7471                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414003                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114051                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159550                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123397                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159550                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123397                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10392                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1956                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5796                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2042008250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4838720750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13690.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32440.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105589                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82146                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159550                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123397                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.031074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.640702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.069525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34938     42.18%     42.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24719     29.84%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10138     12.24%     84.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4716      5.69%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2466      2.98%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1475      1.78%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          943      1.14%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          617      0.74%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2822      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82834                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.964797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.379636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.751585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1336     17.88%     17.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5644     75.55%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           303      4.06%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.23%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            30      0.40%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.33%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7471                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.752674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6624     88.66%     88.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.39%     90.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              515      6.89%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              167      2.24%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.74%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7471                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9546112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7771008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10211200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7897408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12151421500                       # Total gap between requests
system.mem_ctrls.avgGap                      42945.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5078208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7771008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417910440.391504645348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367685555.272049784660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639514052.115609645844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123397                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2576867500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2261853250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298291757500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28876.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32167.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2417333.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318451140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169238025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568629600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314833860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5311132890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        193615200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7834739115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.758796                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    450833750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11294992750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273062160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145117005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496358520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318988980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5241999300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        251832960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7686197325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.534569                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    600751250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11145075250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1009952                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12144226500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1692756                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1692756                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1692756                       # number of overall hits
system.cpu.icache.overall_hits::total         1692756                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89300                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89300                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89300                       # number of overall misses
system.cpu.icache.overall_misses::total         89300                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5498826000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5498826000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5498826000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5498826000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1782056                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1782056                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1782056                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1782056                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050111                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050111                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050111                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050111                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61576.998880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61576.998880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61576.998880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61576.998880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88709                       # number of writebacks
system.cpu.icache.writebacks::total             88709                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89300                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89300                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89300                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89300                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5409527000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5409527000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5409527000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5409527000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050111                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050111                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050111                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050111                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60577.010078                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60577.010078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60577.010078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60577.010078                       # average overall mshr miss latency
system.cpu.icache.replacements                  88709                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1692756                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1692756                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89300                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89300                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5498826000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5498826000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1782056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1782056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61576.998880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61576.998880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5409527000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5409527000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60577.010078                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60577.010078                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.849208                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1748197                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88787                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.689786                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.849208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3653411                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3653411                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337370                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337370                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337370                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337370                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106000                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106000                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106000                       # number of overall misses
system.cpu.dcache.overall_misses::total        106000                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6796462000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6796462000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6796462000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6796462000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443370                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443370                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443370                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443370                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073439                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073439                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073439                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073439                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64117.566038                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64117.566038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64117.566038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64117.566038                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34724                       # number of writebacks
system.cpu.dcache.writebacks::total             34724                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36557                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36557                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69443                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69443                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69443                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69443                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4425220000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4425220000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4425220000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4425220000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63724.493469                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63724.493469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63724.493469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63724.493469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69290                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3321412000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3321412000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855851                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855851                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67013.941852                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67013.941852                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2703067000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2703067000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66821.591021                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66821.591021                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475050000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475050000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61573.967433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61573.967433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722153000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722153000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59403.021627                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59403.021627                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62609000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62609000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079453                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079453                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70426.321710                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70426.321710                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61720000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61720000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079453                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079453                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69426.321710                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69426.321710                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542161271500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.332190                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398962                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69290                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.189955                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.332190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001676                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001676                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3296781596500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 245306                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   245305                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1776.42                       # Real time elapsed on the host
host_tick_rate                              423506386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   435766037                       # Number of instructions simulated
sim_ops                                     435766037                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.752326                       # Number of seconds simulated
sim_ticks                                752326035000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.587092                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                62203741                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             89389769                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             221563                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          10932412                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          91835812                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            5443652                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        13911443                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          8467791                       # Number of indirect misses.
system.cpu.branchPred.lookups               130766605                       # Number of BP lookups
system.cpu.branchPred.usedRAS                11906989                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       625119                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   430829458                       # Number of instructions committed
system.cpu.committedOps                     430829458                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.492095                       # CPI: cycles per instruction
system.cpu.discardedOps                      22509896                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                118698248                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    122604859                       # DTB hits
system.cpu.dtb.data_misses                    1359793                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 81471545                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     81731705                       # DTB read hits
system.cpu.dtb.read_misses                    1330227                       # DTB read misses
system.cpu.dtb.write_accesses                37226703                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    40873154                       # DTB write hits
system.cpu.dtb.write_misses                     29566                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              431031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          345637780                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          97763727                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         43468212                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       697519853                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.286361                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               234324070                       # ITB accesses
system.cpu.itb.fetch_acv                          527                       # ITB acv
system.cpu.itb.fetch_hits                   234322352                       # ITB hits
system.cpu.itb.fetch_misses                      1718                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25950      6.81%      6.86% # number of callpals executed
system.cpu.kern.callpal::rdps                    1726      0.45%      7.32% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.32% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.32% # number of callpals executed
system.cpu.kern.callpal::rti                     3880      1.02%      8.33% # number of callpals executed
system.cpu.kern.callpal::callsys                  200      0.05%      8.39% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.39% # number of callpals executed
system.cpu.kern.callpal::rdunique              349032     91.61%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 380992                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1594673                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10945     35.71%     35.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.17%     35.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     770      2.51%     38.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18885     61.61%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30652                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10944     48.19%     48.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.23%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      770      3.39%     51.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10944     48.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22710                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             735472315000     97.83%     97.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                86611500      0.01%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1052220500      0.14%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15181347000      2.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         751792494000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999909                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.579508                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.740898                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3782                      
system.cpu.kern.mode_good::user                  3782                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4068                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3782                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.929695                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.963567                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        56196098000      7.47%      7.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         695596396000     92.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1504497471                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            33253470      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               259980960     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 230428      0.05%     68.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                242597      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 48863      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 16293      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               83615225     19.41%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              40705649      9.45%     97.04% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             49966      0.01%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            49986      0.01%     97.07% # Class of committed instruction
system.cpu.op_class_0::IprAccess             12636021      2.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                430829458                       # Class of committed instruction
system.cpu.quiesceCycles                       154599                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       806977618                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          155                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7265458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14530808                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3856117911                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3856117911                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3856117911                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3856117911                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117859.218504                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117859.218504                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117859.218504                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117859.218504                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            63                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2218370062                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2218370062                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2218370062                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2218370062                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67802.740449                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67802.740449                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67802.740449                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67802.740449                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8985966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8985966                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115204.692308                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115204.692308                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5085966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5085966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65204.692308                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65204.692308                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3847131945                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3847131945                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117865.562040                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117865.562040                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2213284096                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2213284096                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67808.949020                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67808.949020                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6723676                       # Transaction distribution
system.membus.trans_dist::WriteReq               1721                       # Transaction distribution
system.membus.trans_dist::WriteResp              1721                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1097060                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4111164                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2057121                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq            510245                       # Transaction distribution
system.membus.trans_dist::ReadExResp           510245                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4111165                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2611298                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12333494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12333494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9364402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9370278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21769208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    526229056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    526229056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    267896512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    267906102                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               796224118                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7268297                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004543                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7268147    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7268297                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5492000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         36754127682                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             424716                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16914475750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        21370880500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      263114560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      199773632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          462888192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    263114560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     263114560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     70211840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70211840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4111165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3121463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7232628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1097060                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1097060                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         349734753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         265541298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             615276051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    349734753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        349734753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93326346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93326346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93326346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        349734753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        265541298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            708602397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4805650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2385739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3109030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000148973750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       283690                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       283690                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16032574                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4527720                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7232628                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5208185                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7232628                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5208185                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1737859                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                402535                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            189805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            276106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            391259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            189215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            219714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            401483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            321215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            555238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            213362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            211799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           672815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           312950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           338670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           246739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           464595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           489804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            123775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            395591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            318119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            121103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            141143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            359586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            165941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            688789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             85478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           514143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           321300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           297752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           455890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           585381                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75872005500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27473845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            178898924250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13808.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32558.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       102                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3446774                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3383523                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7232628                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5208185                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5299384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  189699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  99940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 107055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 269993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 290365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 287511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 286050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 289198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 303844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 287636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 287147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 286876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 284818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 283941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 283818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 283780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 283513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 283742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 284034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    351                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3470115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.972503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.609920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.123523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1302760     37.54%     37.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1372812     39.56%     77.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       343623      9.90%     87.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       175098      5.05%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       116817      3.37%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        41220      1.19%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27673      0.80%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18464      0.53%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71648      2.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3470115                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       283690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.368853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.288863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15910      5.61%      5.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          90380     31.86%     37.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        101549     35.80%     73.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         41928     14.78%     88.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         25204      8.88%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          5761      2.03%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1042      0.37%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           509      0.18%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           391      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           261      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           189      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           165      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          120      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           91      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           62      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           53      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           56      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        283690                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       283690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.939783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.891188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.316152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           176488     62.21%     62.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4372      1.54%     63.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            64125     22.60%     86.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            23091      8.14%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            14222      5.01%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              955      0.34%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              195      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              127      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               70      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               25      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        283690                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              351665216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               111222976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               307561408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               462888192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            333323840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       467.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       408.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    615.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    443.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  752325885000                       # Total gap between requests
system.mem_ctrls.avgGap                      60472.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    152687296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    198977920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    307561408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 202953625.019769519567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 264483629.095728427172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 408813989.801642358303                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4111165                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3121463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5208185                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  75632473500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 103266450750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18194965080500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18396.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33082.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3493532.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          13129053420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6978234615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21068383560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13006235520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     59387746080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     325502386260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14786616000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       453858655455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        603.273892                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35603633250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  25121720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 691602480750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11647739040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6190901145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18164459880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12079408860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     59387746080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     321763408560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17935286400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       447168949965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.381863                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43805074250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  25121720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 683401189750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34361                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34361                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9590                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099174                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2135500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4151000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170424911                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1558000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1609500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    754538725000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    233760071                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        233760071                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    233760071                       # number of overall hits
system.cpu.icache.overall_hits::total       233760071                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4111164                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4111164                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4111164                       # number of overall misses
system.cpu.icache.overall_misses::total       4111164                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 195614717000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 195614717000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 195614717000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 195614717000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    237871235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    237871235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    237871235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    237871235                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017283                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017283                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47581.346062                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47581.346062                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47581.346062                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47581.346062                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4111164                       # number of writebacks
system.cpu.icache.writebacks::total           4111164                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4111164                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4111164                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4111164                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4111164                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 191503552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 191503552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 191503552000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 191503552000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017283                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017283                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017283                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017283                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46581.345818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46581.345818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46581.345818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46581.345818                       # average overall mshr miss latency
system.cpu.icache.replacements                4111164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    233760071                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       233760071                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4111164                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4111164                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 195614717000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 195614717000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    237871235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    237871235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47581.346062                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47581.346062                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4111164                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4111164                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 191503552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 191503552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017283                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017283                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46581.345818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46581.345818                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999986                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           237925883                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4111676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             57.865912                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         479853635                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        479853635                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    114991310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        114991310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    114991310                       # number of overall hits
system.cpu.dcache.overall_hits::total       114991310                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3521562                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3521562                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3521562                       # number of overall misses
system.cpu.dcache.overall_misses::total       3521562                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 230719185000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 230719185000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 230719185000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 230719185000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    118512872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    118512872                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    118512872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    118512872                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029715                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029715                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029715                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029715                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65516.150220                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65516.150220                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65516.150220                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65516.150220                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1064420                       # number of writebacks
system.cpu.dcache.writebacks::total           1064420                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       408601                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       408601                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       408601                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       408601                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3112961                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3112961                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3112961                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3112961                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2936                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2936                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 202296960500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 202296960500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 202296960500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 202296960500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242998500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242998500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026267                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026267                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026267                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026267                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64985.382245                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64985.382245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64985.382245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64985.382245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 82765.156676                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 82765.156676                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3121463                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     76930209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76930209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2608931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2608931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 174527477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 174527477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     79539140                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     79539140                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032801                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032801                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66896.164559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66896.164559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2602711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2602711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 171488493000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 171488493000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242998500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242998500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65888.411353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65888.411353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199998.765432                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199998.765432                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     38061101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38061101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       912631                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       912631                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  56191707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  56191707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     38973732                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     38973732                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61571.114174                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61571.114174                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       402381                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       402381                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       510250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       510250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1721                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1721                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30808467500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30808467500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60379.162175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60379.162175                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1750169                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1750169                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8518                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8518                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    626335000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    626335000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1758687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1758687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004843                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004843                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73530.758394                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73530.758394                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8517                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8517                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    617761000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    617761000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004843                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004843                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72532.699307                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72532.699307                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1758395                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1758395                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1758395                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1758395                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 754620325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           121653018                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3122487                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.960296                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          601                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         247181371                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        247181371                       # Number of data accesses

---------- End Simulation Statistics   ----------
