Verilog
-------

- [x] predicates
- [x] comparisons
- [x] conditional branches
- [x] "small immediate" encodings
- [x] halting
- [x] comparisons w/ immediates
- [ ] sub w/ immediate should reverse operands: #imm - rA?
- [x] branch when predicate false
- [ ] link register
- [ ] call/return instructions
- [ ] memory instructions
- [ ] select instructions
- [ ] remove hard-coded numbers; be as generic as possible

Misc
----

- [x] put testbenches into own directory

Software
--------

- [ ] simple LLVM TableGen description files
- [ ] assembly parser/printer
- [ ] object emitter
- [ ] simulator
