#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec 18 16:22:05 2025
# Process ID: 29564
# Current directory: E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39488 E:\BaiduNetdiskDownload\AXU3EG\course_s2\13_ps_axi_gpio\vivado4\ps_axi_gpio.xpr
# Log file: E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/vivado.log
# Journal file: E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
include_bd_addr_seg [get_bd_addr_segs -excluded zynq_ultra_ps_e_0/Data/SEG_dpuczdx8g_0_reg0]
endgroup
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {1} CONFIG.PSU__USE__M_AXI_GP2 {0}] [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_LPD]
endgroup
connect_bd_intf_net [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk]
save_bd_design
assign_bd_address [get_bd_addr_segs {dpuczdx8g_0/S_AXI/reg0 }]
save_bd_design
validate_bd_design
set_property is_enabled false [get_files  E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/constrs_1/new/led.xdc]
open_bd_design {E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd}
reset_target all [get_files  E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property  ip_repo_paths  {e:/Xilinx/Vivado/2020.1/data/DPUCZDX8G_ip_repo_VAI_v3.0 E:/Xilinx/Vivado/2020.1/data/dpu_ip} [current_project]
update_ip_catalog
create_bd_cell -type ip -vlnv xilinx.com:ip:dpu_eu:3.2 dpu_eu_0
set_property location {2.5 704 765} [get_bd_cells dpu_eu_0]
set_property location {3 1091 790} [get_bd_cells dpu_eu_0]
set_property -dict [list CONFIG.ARCH_PP {4} CONFIG.ARCH_ICP {12} CONFIG.ARCH_OCP {12} CONFIG.DWCV_PARALLEL {2} CONFIG.DNNDK_PRINT {Number of DPU Cores:1;Arch of DPU:B1152;RAM Usage:Low;Channel Augmentation:Enabled;DepthWiseConv:Enabled;AveragePool:Enabled;ReLU Type:ReLU + LeakyReLU + ReLU6;Number of SFM cores:0;S-AXI Clock Mode:Independent;dpu_2x Clock Gating:Disabled;DSP48 Maximal Cascade Length:4;DSP48 Usage:High;Ultra-RAM Use per DPU:0;Enable timestamp auto-update:Enabled;Target Version:1.4.1;AXI Protocol:AXI4;S-AXI Data Width:32;M-AXI GP Data Width:32;M-AXI HP Data Width (DPU):128;M-AXI HP Data Width (SFM):128;M-AXI ID Width:2;DSP Slice Count:212;Ultra-RAM Count:0.0;Block-RAM Count:123.0} CONFIG.ARCH {1152} CONFIG.CONV_DSP_NUM {192} CONFIG.DWCV_DSP_NUM {18} CONFIG.BANK_IMG_N {8} CONFIG.BANK_WGT_N {13} CONFIG.BBANK_IMG_N {8} CONFIG.BBANK_WGT_N {13} CONFIG.SUM_DSP_NUM {212} CONFIG.SUM_BRAM_N {123.0}] [get_bd_cells dpu_eu_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins dpu_eu_0/S_AXI]
delete_bd_objs [get_bd_intf_nets dpuczdx8g_0_DPU0_M_AXI_DATA0]
connect_bd_intf_net [get_bd_intf_pins dpu_eu_0/DPU0_M_AXI_DATA0] [get_bd_intf_pins smartconnect_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets dpuczdx8g_0_DPU0_M_AXI_INSTR]
connect_bd_intf_net [get_bd_intf_pins dpu_eu_0/DPU0_M_AXI_INSTR] [get_bd_intf_pins smartconnect_1/S00_AXI]
delete_bd_objs [get_bd_nets dpuczdx8g_0_dpu0_interrupt]
connect_bd_net [get_bd_pins dpu_eu_0/dpu_interrupt] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]
connect_bd_net [get_bd_pins dpu_eu_0/dpu_2x_clk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins dpu_eu_0/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins dpu_eu_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins dpu_eu_0/dpu_2x_resetn] [get_bd_pins proc_sys_reset_1/interconnect_aresetn]
connect_bd_net [get_bd_pins dpu_eu_0/m_axi_dpu_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins dpu_eu_0/m_axi_dpu_aresetn] [get_bd_pins proc_sys_reset_1/interconnect_aresetn]
delete_bd_objs [get_bd_cells dpuczdx8g_0]
save_bd_design
validate_bd_design
assign_bd_address
save_bd_design
validate_bd_design
reset_target all [get_files  E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property pfm_name {} [get_files -all {E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado4/design_1_wrapper_final.xsa
