/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [4:0] _03_;
  reg [8:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [30:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~celloutsig_0_27z;
  assign celloutsig_0_89z = ~_00_;
  assign celloutsig_1_9z = ~_01_;
  assign celloutsig_1_12z = ~celloutsig_1_0z;
  assign celloutsig_0_34z = ~((celloutsig_0_3z[2] | celloutsig_0_7z[6]) & celloutsig_0_11z);
  assign celloutsig_0_10z = ~((celloutsig_0_8z[0] | celloutsig_0_1z) & celloutsig_0_8z[3]);
  assign celloutsig_1_13z = ~((celloutsig_1_4z | celloutsig_1_5z[17]) & celloutsig_1_3z[0]);
  assign celloutsig_1_16z = ~((in_data[117] | celloutsig_1_11z) & celloutsig_1_8z);
  assign celloutsig_1_17z = ~((celloutsig_1_15z | celloutsig_1_5z[17]) & celloutsig_1_10z);
  assign celloutsig_0_1z = ~((in_data[28] | in_data[7]) & in_data[46]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z) & celloutsig_0_1z);
  reg [2:0] _16_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= { celloutsig_0_63z[1:0], celloutsig_0_53z };
  assign { _00_, _02_[1:0] } = _16_;
  reg [10:0] _17_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 11'h000;
    else _17_ <= { celloutsig_0_31z[4:2], celloutsig_0_31z, celloutsig_0_29z };
  assign out_data[42:32] = _17_;
  reg [10:0] _18_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 11'h000;
    else _18_ <= { in_data[34:25], celloutsig_0_89z };
  assign out_data[10:0] = _18_;
  reg [4:0] _19_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _19_ <= 5'h00;
    else _19_ <= { celloutsig_1_0z, celloutsig_1_1z };
  assign { _03_[4:3], _01_, _03_[1:0] } = _19_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 9'h000;
    else _04_ <= celloutsig_0_5z[24:16];
  assign celloutsig_1_10z = ! { in_data[132:128], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[29:20] || in_data[89:80];
  assign celloutsig_1_8z = in_data[115:109] || { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_11z = { in_data[111:99], celloutsig_1_3z } || { in_data[115:102], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_1z[3:1], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_9z } || { in_data[189:186], celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_19z = { celloutsig_0_5z[29:4], celloutsig_0_11z, celloutsig_0_12z } || { celloutsig_0_5z[26:0], celloutsig_0_10z };
  assign celloutsig_0_4z = celloutsig_0_3z[5] & ~(in_data[53]);
  assign celloutsig_1_4z = celloutsig_1_3z[0] & ~(celloutsig_1_0z);
  assign celloutsig_0_12z = in_data[2] & ~(celloutsig_0_2z);
  assign celloutsig_1_6z = { in_data[185:181], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z } * in_data[187:180];
  assign celloutsig_0_40z = celloutsig_0_33z[2] ? celloutsig_0_16z[5:2] : { celloutsig_0_26z[2:0], celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[114] ? in_data[149:146] : in_data[137:134];
  assign celloutsig_0_5z = ~ in_data[58:28];
  assign celloutsig_0_63z = ~ { _04_[2:1], celloutsig_0_9z };
  assign celloutsig_1_3z = ~ in_data[164:162];
  assign celloutsig_0_18z = ~ celloutsig_0_8z;
  assign celloutsig_0_31z = { _04_[8:7], celloutsig_0_8z, celloutsig_0_0z } >> { celloutsig_0_17z[11:9], celloutsig_0_18z };
  assign celloutsig_1_14z = { celloutsig_1_5z[7:1], celloutsig_1_8z } >> { in_data[179:176], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_17z = { celloutsig_0_7z[7:2], celloutsig_0_16z, celloutsig_0_2z } >> { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_22z = { celloutsig_0_7z[1:0], celloutsig_0_1z } >> celloutsig_0_18z[2:0];
  assign celloutsig_0_7z = { celloutsig_0_5z[15:11], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } << { celloutsig_0_5z[20:15], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_3z[8:5] << celloutsig_0_3z[6:3];
  assign celloutsig_0_3z = { in_data[82:76], celloutsig_0_2z, celloutsig_0_2z } >> { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_6z[6:2], celloutsig_1_15z, celloutsig_1_13z } >> { celloutsig_1_14z[7:2], celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_7z[5:3], celloutsig_0_8z, celloutsig_0_2z } >> { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_21z[9:7], celloutsig_0_16z } >> { celloutsig_0_3z[3], celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_24z };
  assign celloutsig_0_33z = { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_13z } ^ { celloutsig_0_17z[7], celloutsig_0_27z, celloutsig_0_11z };
  assign celloutsig_1_5z = { in_data[173:157], celloutsig_1_0z, celloutsig_1_3z } ^ { in_data[130:112], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_7z } ^ { celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_15z = { celloutsig_0_3z[6], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_11z } ^ { celloutsig_0_7z[7:6], celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_53z = ~((celloutsig_0_40z[1] & celloutsig_0_2z) | celloutsig_0_34z);
  assign celloutsig_1_0z = ~((in_data[121] & in_data[175]) | in_data[182]);
  assign celloutsig_0_13z = ~((celloutsig_0_10z & celloutsig_0_10z) | celloutsig_0_9z);
  assign celloutsig_0_24z = ~((celloutsig_0_11z & celloutsig_0_10z) | celloutsig_0_13z);
  assign celloutsig_0_27z = ~((celloutsig_0_13z & celloutsig_0_14z) | celloutsig_0_22z[1]);
  assign celloutsig_0_6z = ~((in_data[31] & celloutsig_0_4z) | (in_data[76] & celloutsig_0_5z[17]));
  assign celloutsig_0_9z = ~((celloutsig_0_8z[1] & celloutsig_0_3z[8]) | (celloutsig_0_1z & celloutsig_0_4z));
  assign celloutsig_1_7z = ~((celloutsig_1_5z[12] & _03_[3]) | (celloutsig_1_1z[2] & in_data[121]));
  assign celloutsig_0_11z = ~((celloutsig_0_1z & celloutsig_0_6z) | (celloutsig_0_6z & celloutsig_0_4z));
  assign celloutsig_0_14z = ~((celloutsig_0_3z[0] & celloutsig_0_0z) | (celloutsig_0_12z & in_data[89]));
  assign { celloutsig_0_21z[18], celloutsig_0_21z[9:1], celloutsig_0_21z[17:10] } = { celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_7z } ^ { celloutsig_0_5z[23], celloutsig_0_5z[14:10], celloutsig_0_15z, celloutsig_0_5z[22:15] };
  assign _02_[2] = _00_;
  assign _03_[2] = _01_;
  assign celloutsig_0_21z[0] = 1'h0;
  assign { out_data[134:128], out_data[113:96] } = { celloutsig_1_18z, celloutsig_1_19z };
endmodule
