// Seed: 1192669954
module module_0;
  assign id_1 = 1;
  assign module_2.type_27 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_3;
  if (id_1) supply1 id_4, id_5;
  else assign id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri id_0,
    output tri id_1,
    output supply0 id_2,
    inout uwire id_3,
    output uwire id_4,
    input uwire id_5,
    output wor id_6,
    output logic id_7,
    output supply1 id_8,
    output wire id_9,
    input wire id_10,
    input tri1 id_11,
    output supply1 id_12,
    input tri1 id_13,
    input tri id_14,
    output wand id_15,
    input supply0 id_16,
    input wand id_17,
    input wor id_18
);
  assign id_9 = 1;
  wire id_20;
  module_0 modCall_1 ();
  always id_7 <= ~id_11 == id_16;
  wire id_21;
endmodule
