// Copyright (c) 2017 Princeton University
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//     * Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     * Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in the
//       documentation and/or other materials provided with the distribution.
//     * Neither the name of Princeton University nor the
//       names of its contributors may be used to endorse or promote products
//       derived from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY PRINCETON UNIVERSITY "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL PRINCETON UNIVERSITY BE LIABLE FOR ANY
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

// Tesbench configuration file for the host_fpga_comm environment

<host_fpga_comm>
    -model=host_fpga_comm
    -flist=$DV_ROOT/design/common/uart/rtl/Flist.uart
    -vcs_build_args=-y $DV_ROOT/design/chipset/rtl/
    -vcs_build_args=-y $DV_ROOT/design/chipset/io_ctrl/rtl/
    -flist=$DV_ROOT/design/chipset/noc_axilite_bridge/rtl/Flist.noc_axilite_bridge
    -flist=$DV_ROOT/design/common/rtl/Flist.common
    -flist=$DV_ROOT/design/chip/tile/l2/rtl/Flist.l2
    -flist=$DV_ROOT/design/chip/tile/common/rtl/Flist.network_common
    -flist=$DV_ROOT/design/chip/tile/dynamic_node/common/rtl/Flist.common
    -flist=$DV_ROOT/design/chipset/io_ctrl/rtl/bram_wrappers/Flist.bram_wrappers
    -flist=$DV_ROOT/verif/env/host_fpga_comm/host_fpga_comm.flist
    -flist=$DV_ROOT/verif/env/test_infrstrct/test_infrstrct_include.flist
    -env_base=$DV_ROOT/verif/env/host_fpga_comm
    -sim_build_args=+incdir+$DV_ROOT/design/include
    -sim_build_args=+incdir+$DV_ROOT/design/chipset/include
    -sim_build_args=+incdir+$DV_ROOT/verif/env/host_fpga_comm
    -sim_build_args=+incdir+$DV_ROOT/design/common/uart/rtl
    -sim_build_args=+incdir+$DV_ROOT/verif/env/test_infrstrct/
    -sim_build_args=+define+PITONSYS_IOCTRL 
    -sim_build_args=+define+PITONSYS_UART 
    -sim_build_args=+define+PITONSYS_UART_BOOT 
    -sim_build_args=+define+PITONSYS_NON_UART_BOOT 
    -sim_build_args=+define+PITON_PROTO 
    -sim_build_args=+define+PITON_BOARD 
    -sim_build_args=+define+PITON_FPGA_BRAM_TEST 
    -sim_build_args=+define+PITON_PROTO_SIM 
    -sim_build_args=+define+PITONSYS_NO_MC
    -vcs_build_args=+notimingcheck
    -vcs_build_args=+nospecify
    -vcs_build_args=+nbaopt
    -vcs_build_args=-Xstrict=1 -notice
    -sim_run_args=+test_cases_path=$DV_ROOT/verif/env/host_fpga_comm/test_cases/
    -sim_run_args=+env_path=$DV_ROOT/verif/env/host_fpga_comm/
</host_fpga_comm>
