<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AddSub_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AddSub_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AddSub_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AddSub_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CSA_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CSA_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CSA_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CSA_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FA_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carrylookahead_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fulladder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_carrLookaheadLogic_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_carrLookaheadLogic_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_carrylookahead_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_carrylookahead_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_fulladder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_fulladder_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1636542926" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1636542926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637145276" xil_pn:in_ck="8392239539694914113" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1637145276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AddSub.vhd"/>
      <outfile xil_pn:name="AddSub_tb.vhd"/>
      <outfile xil_pn:name="CSA.vhd"/>
      <outfile xil_pn:name="CSA_tb.vhd"/>
      <outfile xil_pn:name="FA.vhd"/>
      <outfile xil_pn:name="RCA.vhd"/>
      <outfile xil_pn:name="RCA_tb.vhd"/>
      <outfile xil_pn:name="carrylookahead.vhd"/>
      <outfile xil_pn:name="carrylookahead_logic.vhd"/>
      <outfile xil_pn:name="fulladder.vhd"/>
      <outfile xil_pn:name="tb_carrLookaheadLogic.vhd"/>
      <outfile xil_pn:name="tb_carrylookahead.vhd"/>
      <outfile xil_pn:name="tb_fulladder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1641552191" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1902722765761227692" xil_pn:start_ts="1641552191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641552191" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4384079387287077732" xil_pn:start_ts="1641552191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636544974" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1093129051363565826" xil_pn:start_ts="1636544974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637145276" xil_pn:in_ck="8392239539694914113" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1637145276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AddSub.vhd"/>
      <outfile xil_pn:name="AddSub_tb.vhd"/>
      <outfile xil_pn:name="CSA.vhd"/>
      <outfile xil_pn:name="CSA_tb.vhd"/>
      <outfile xil_pn:name="FA.vhd"/>
      <outfile xil_pn:name="RCA.vhd"/>
      <outfile xil_pn:name="RCA_tb.vhd"/>
      <outfile xil_pn:name="carrylookahead.vhd"/>
      <outfile xil_pn:name="carrylookahead_logic.vhd"/>
      <outfile xil_pn:name="fulladder.vhd"/>
      <outfile xil_pn:name="tb_carrLookaheadLogic.vhd"/>
      <outfile xil_pn:name="tb_carrylookahead.vhd"/>
      <outfile xil_pn:name="tb_fulladder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1641552197" xil_pn:in_ck="8392239539694914113" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1942330293888233013" xil_pn:start_ts="1641552191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CSA_tb_beh.prj"/>
      <outfile xil_pn:name="CSA_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1641552197" xil_pn:in_ck="-4873395474903994534" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2387522884460298354" xil_pn:start_ts="1641552197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CSA_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
