{
  "module_name": "dcore0_tpc0_eml_spmu_regs.h",
  "hash_id": "9ea6a904d57c50c279947eb86392eccf7ae7a6c811efd04f9c9bc7f5ff4d4a27",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_tpc0_eml_spmu_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_TPC0_EML_SPMU_REGS_H_\n#define ASIC_REG_DCORE0_TPC0_EML_SPMU_REGS_H_\n\n \n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVCNTR0_EL0 0x1000\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVCNTR1_EL0 0x1008\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVCNTR2_EL0 0x1010\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVCNTR3_EL0 0x1018\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVCNTR4_EL0 0x1020\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVCNTR5_EL0 0x1028\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCCNTR_L_EL0 0x10F8\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCCNTR_H_EL0 0x10FC\n\n#define mmDCORE0_TPC0_EML_SPMU_PMTRC 0x1200\n\n#define mmDCORE0_TPC0_EML_SPMU_TRC_CTRL_HOST 0x1204\n\n#define mmDCORE0_TPC0_EML_SPMU_TRC_STAT_HOST 0x1208\n\n#define mmDCORE0_TPC0_EML_SPMU_TRC_EN_HOST 0x120C\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVTYPER0_EL0 0x1400\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVTYPER1_EL0 0x1404\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVTYPER2_EL0 0x1408\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVTYPER3_EL0 0x140C\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVTYPER4_EL0 0x1410\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVTYPER5_EL0 0x1414\n\n#define mmDCORE0_TPC0_EML_SPMU_PMSSR 0x1610\n\n#define mmDCORE0_TPC0_EML_SPMU_PMOVSSR 0x1614\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCCNTSR_L 0x1618\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCCNTSR_H 0x161C\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVCNTSR0 0x1620\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVCNTSR1 0x1624\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVCNTSR2 0x1628\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVCNTSR3 0x162C\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVCNTSR4 0x1630\n\n#define mmDCORE0_TPC0_EML_SPMU_PMEVCNTSR5 0x1634\n\n#define mmDCORE0_TPC0_EML_SPMU_PMSCR 0x16F0\n\n#define mmDCORE0_TPC0_EML_SPMU_PMSRR 0x16F4\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCNTENSET_EL0 0x1C00\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCNTENCLR_EL0 0x1C20\n\n#define mmDCORE0_TPC0_EML_SPMU_PMINTENSET_EL1 0x1C40\n\n#define mmDCORE0_TPC0_EML_SPMU_PMINTENCLR_EL1 0x1C60\n\n#define mmDCORE0_TPC0_EML_SPMU_PMOVSCLR_EL0 0x1C80\n\n#define mmDCORE0_TPC0_EML_SPMU_PMSWINC_EL0 0x1CA0\n\n#define mmDCORE0_TPC0_EML_SPMU_PMOVSSET_EL0 0x1CC0\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCFGR 0x1E00\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCR_EL0 0x1E04\n\n#define mmDCORE0_TPC0_EML_SPMU_PMITCTRL 0x1F00\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCLAIMSET 0x1FA0\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCLAIMCLR 0x1FA4\n\n#define mmDCORE0_TPC0_EML_SPMU_PMDEVAFF0 0x1FA8\n\n#define mmDCORE0_TPC0_EML_SPMU_PMDEVAFF1 0x1FAC\n\n#define mmDCORE0_TPC0_EML_SPMU_PMLAR 0x1FB0\n\n#define mmDCORE0_TPC0_EML_SPMU_PMLSR 0x1FB4\n\n#define mmDCORE0_TPC0_EML_SPMU_PMAUTHSTATUS 0x1FB8\n\n#define mmDCORE0_TPC0_EML_SPMU_PMDEVARCH 0x1FBC\n\n#define mmDCORE0_TPC0_EML_SPMU_PMDEVID2 0x1FC0\n\n#define mmDCORE0_TPC0_EML_SPMU_PMDEVID1 0x1FC4\n\n#define mmDCORE0_TPC0_EML_SPMU_PMDEVID 0x1FC8\n\n#define mmDCORE0_TPC0_EML_SPMU_PMDEVTYPE 0x1FCC\n\n#define mmDCORE0_TPC0_EML_SPMU_PMPIDR4 0x1FD0\n\n#define mmDCORE0_TPC0_EML_SPMU_PMPIDR5 0x1FD4\n\n#define mmDCORE0_TPC0_EML_SPMU_PMPIDR6 0x1FD8\n\n#define mmDCORE0_TPC0_EML_SPMU_PMPIDR7 0x1FDC\n\n#define mmDCORE0_TPC0_EML_SPMU_PMPIDR0 0x1FE0\n\n#define mmDCORE0_TPC0_EML_SPMU_PMPIDR1 0x1FE4\n\n#define mmDCORE0_TPC0_EML_SPMU_PMPIDR2 0x1FE8\n\n#define mmDCORE0_TPC0_EML_SPMU_PMPIDR3 0x1FEC\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCIDR0 0x1FF0\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCIDR1 0x1FF4\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCIDR2 0x1FF8\n\n#define mmDCORE0_TPC0_EML_SPMU_PMCIDR3 0x1FFC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}