$date
	Thu Oct 23 14:45:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ucode_tb $end
$var wire 1 ! halt_f $end
$var wire 32 " instruction_memory_v [31:0] $end
$var wire 2 # err_bits [1:0] $end
$var wire 32 $ data_memory_in_v [31:0] $end
$var reg 1 % clk $end
$var reg 1 & clk_en $end
$var reg 1 ' rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
1&
1%
bx $
bx #
bx "
z!
$end
#5
0%
#10
1%
#15
0%
#20
1%
#25
0%
#30
0'
1%
#35
0%
#40
1%
#45
0%
#50
