
Rear_ECU_H723.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000478c  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08004a58  08004a58  00005a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004ac4  08004ac4  00005ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08004ac8  08004ac8  00005ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  08004acc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000c8  24000010  08004adc  00006010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  240000d8  08004adc  000060d8  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000cf73  00000000  00000000  0000603e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001bf4  00000000  00000000  00012fb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000ad8  00000000  00000000  00014ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000826  00000000  00000000  00015680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00031ec9  00000000  00000000  00015ea6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000d8ed  00000000  00000000  00047d6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00142fba  00000000  00000000  0005565c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00198616  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002cac  00000000  00000000  0019865c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000054  00000000  00000000  0019b308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	24000010 	.word	0x24000010
 80002e8:	00000000 	.word	0x00000000
 80002ec:	08004a40 	.word	0x08004a40

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	24000014 	.word	0x24000014
 8000308:	08004a40 	.word	0x08004a40

0800030c <CAN_Status_Process>:

volatile uint8_t g_shutdown_ok = 0;
volatile uint8_t g_r2d_request = 0;

void CAN_Status_Process(uint32_t id, uint8_t *data)
{
 800030c:	b480      	push	{r7}
 800030e:	b083      	sub	sp, #12
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
 8000314:	6039      	str	r1, [r7, #0]
    if(id == SHUTDOWN_CAN_ID)
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800031c:	d104      	bne.n	8000328 <CAN_Status_Process+0x1c>
    {
        g_shutdown_ok = data[0];
 800031e:	683b      	ldr	r3, [r7, #0]
 8000320:	781a      	ldrb	r2, [r3, #0]
 8000322:	4b09      	ldr	r3, [pc, #36]	@ (8000348 <CAN_Status_Process+0x3c>)
 8000324:	701a      	strb	r2, [r3, #0]
    }
    else if(id == R2D_CAN_ID)
    {
        g_r2d_request = data[0];
    }
}
 8000326:	e008      	b.n	800033a <CAN_Status_Process+0x2e>
    else if(id == R2D_CAN_ID)
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	f240 1201 	movw	r2, #257	@ 0x101
 800032e:	4293      	cmp	r3, r2
 8000330:	d103      	bne.n	800033a <CAN_Status_Process+0x2e>
        g_r2d_request = data[0];
 8000332:	683b      	ldr	r3, [r7, #0]
 8000334:	781a      	ldrb	r2, [r3, #0]
 8000336:	4b05      	ldr	r3, [pc, #20]	@ (800034c <CAN_Status_Process+0x40>)
 8000338:	701a      	strb	r2, [r3, #0]
}
 800033a:	bf00      	nop
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	2400002c 	.word	0x2400002c
 800034c:	2400002d 	.word	0x2400002d

08000350 <EnableLogic_Init>:

static EnableState_t currentState = STATE_OFF;
static uint32_t rfe_timestamp = 0;

void EnableLogic_Init(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET); // RFE
 8000354:	2200      	movs	r2, #0
 8000356:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800035a:	4805      	ldr	r0, [pc, #20]	@ (8000370 <EnableLogic_Init+0x20>)
 800035c:	f002 f8d4 	bl	8002508 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET); // RUN
 8000360:	2200      	movs	r2, #0
 8000362:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000366:	4802      	ldr	r0, [pc, #8]	@ (8000370 <EnableLogic_Init+0x20>)
 8000368:	f002 f8ce 	bl	8002508 <HAL_GPIO_WritePin>
}
 800036c:	bf00      	nop
 800036e:	bd80      	pop	{r7, pc}
 8000370:	58020c00 	.word	0x58020c00

08000374 <EnableLogic_Update>:

void EnableLogic_Update(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
    uint8_t tsms = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 800037a:	2108      	movs	r1, #8
 800037c:	483e      	ldr	r0, [pc, #248]	@ (8000478 <EnableLogic_Update+0x104>)
 800037e:	f002 f8ab 	bl	80024d8 <HAL_GPIO_ReadPin>
 8000382:	4603      	mov	r3, r0
 8000384:	71fb      	strb	r3, [r7, #7]
    uint8_t btb  = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9);
 8000386:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800038a:	483c      	ldr	r0, [pc, #240]	@ (800047c <EnableLogic_Update+0x108>)
 800038c:	f002 f8a4 	bl	80024d8 <HAL_GPIO_ReadPin>
 8000390:	4603      	mov	r3, r0
 8000392:	71bb      	strb	r3, [r7, #6]

    if(btb == GPIO_PIN_RESET)
 8000394:	79bb      	ldrb	r3, [r7, #6]
 8000396:	2b00      	cmp	r3, #0
 8000398:	d10f      	bne.n	80003ba <EnableLogic_Update+0x46>
    {
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 800039a:	2200      	movs	r2, #0
 800039c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003a0:	4836      	ldr	r0, [pc, #216]	@ (800047c <EnableLogic_Update+0x108>)
 80003a2:	f002 f8b1 	bl	8002508 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 80003a6:	2200      	movs	r2, #0
 80003a8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80003ac:	4833      	ldr	r0, [pc, #204]	@ (800047c <EnableLogic_Update+0x108>)
 80003ae:	f002 f8ab 	bl	8002508 <HAL_GPIO_WritePin>
        currentState = STATE_OFF;
 80003b2:	4b33      	ldr	r3, [pc, #204]	@ (8000480 <EnableLogic_Update+0x10c>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	701a      	strb	r2, [r3, #0]
        return;
 80003b8:	e05b      	b.n	8000472 <EnableLogic_Update+0xfe>
    }

    switch(currentState)
 80003ba:	4b31      	ldr	r3, [pc, #196]	@ (8000480 <EnableLogic_Update+0x10c>)
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	2b02      	cmp	r3, #2
 80003c0:	d035      	beq.n	800042e <EnableLogic_Update+0xba>
 80003c2:	2b02      	cmp	r3, #2
 80003c4:	dc55      	bgt.n	8000472 <EnableLogic_Update+0xfe>
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d002      	beq.n	80003d0 <EnableLogic_Update+0x5c>
 80003ca:	2b01      	cmp	r3, #1
 80003cc:	d01c      	beq.n	8000408 <EnableLogic_Update+0x94>
 80003ce:	e050      	b.n	8000472 <EnableLogic_Update+0xfe>
    {
        case STATE_OFF:

            if(tsms && g_shutdown_ok && g_r2d_request)
 80003d0:	79fb      	ldrb	r3, [r7, #7]
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d048      	beq.n	8000468 <EnableLogic_Update+0xf4>
 80003d6:	4b2b      	ldr	r3, [pc, #172]	@ (8000484 <EnableLogic_Update+0x110>)
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	b2db      	uxtb	r3, r3
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d043      	beq.n	8000468 <EnableLogic_Update+0xf4>
 80003e0:	4b29      	ldr	r3, [pc, #164]	@ (8000488 <EnableLogic_Update+0x114>)
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	b2db      	uxtb	r3, r3
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d03e      	beq.n	8000468 <EnableLogic_Update+0xf4>
            {
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 80003ea:	2201      	movs	r2, #1
 80003ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003f0:	4822      	ldr	r0, [pc, #136]	@ (800047c <EnableLogic_Update+0x108>)
 80003f2:	f002 f889 	bl	8002508 <HAL_GPIO_WritePin>
                rfe_timestamp = HAL_GetTick();
 80003f6:	f000 fc3d 	bl	8000c74 <HAL_GetTick>
 80003fa:	4603      	mov	r3, r0
 80003fc:	4a23      	ldr	r2, [pc, #140]	@ (800048c <EnableLogic_Update+0x118>)
 80003fe:	6013      	str	r3, [r2, #0]
                currentState = STATE_RFE_ACTIVE;
 8000400:	4b1f      	ldr	r3, [pc, #124]	@ (8000480 <EnableLogic_Update+0x10c>)
 8000402:	2201      	movs	r2, #1
 8000404:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000406:	e02f      	b.n	8000468 <EnableLogic_Update+0xf4>

        case STATE_RFE_ACTIVE:

            if(HAL_GetTick() - rfe_timestamp >= RUN_DELAY_MS)
 8000408:	f000 fc34 	bl	8000c74 <HAL_GetTick>
 800040c:	4602      	mov	r2, r0
 800040e:	4b1f      	ldr	r3, [pc, #124]	@ (800048c <EnableLogic_Update+0x118>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	1ad3      	subs	r3, r2, r3
 8000414:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000418:	d328      	bcc.n	800046c <EnableLogic_Update+0xf8>
            {
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 800041a:	2201      	movs	r2, #1
 800041c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000420:	4816      	ldr	r0, [pc, #88]	@ (800047c <EnableLogic_Update+0x108>)
 8000422:	f002 f871 	bl	8002508 <HAL_GPIO_WritePin>
                currentState = STATE_RUN_ACTIVE;
 8000426:	4b16      	ldr	r3, [pc, #88]	@ (8000480 <EnableLogic_Update+0x10c>)
 8000428:	2202      	movs	r2, #2
 800042a:	701a      	strb	r2, [r3, #0]
            }
            break;
 800042c:	e01e      	b.n	800046c <EnableLogic_Update+0xf8>

        case STATE_RUN_ACTIVE:

            if(!tsms || !g_shutdown_ok || !g_r2d_request)
 800042e:	79fb      	ldrb	r3, [r7, #7]
 8000430:	2b00      	cmp	r3, #0
 8000432:	d009      	beq.n	8000448 <EnableLogic_Update+0xd4>
 8000434:	4b13      	ldr	r3, [pc, #76]	@ (8000484 <EnableLogic_Update+0x110>)
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	b2db      	uxtb	r3, r3
 800043a:	2b00      	cmp	r3, #0
 800043c:	d004      	beq.n	8000448 <EnableLogic_Update+0xd4>
 800043e:	4b12      	ldr	r3, [pc, #72]	@ (8000488 <EnableLogic_Update+0x114>)
 8000440:	781b      	ldrb	r3, [r3, #0]
 8000442:	b2db      	uxtb	r3, r3
 8000444:	2b00      	cmp	r3, #0
 8000446:	d113      	bne.n	8000470 <EnableLogic_Update+0xfc>
            {
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8000448:	2200      	movs	r2, #0
 800044a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800044e:	480b      	ldr	r0, [pc, #44]	@ (800047c <EnableLogic_Update+0x108>)
 8000450:	f002 f85a 	bl	8002508 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8000454:	2200      	movs	r2, #0
 8000456:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800045a:	4808      	ldr	r0, [pc, #32]	@ (800047c <EnableLogic_Update+0x108>)
 800045c:	f002 f854 	bl	8002508 <HAL_GPIO_WritePin>
                currentState = STATE_OFF;
 8000460:	4b07      	ldr	r3, [pc, #28]	@ (8000480 <EnableLogic_Update+0x10c>)
 8000462:	2200      	movs	r2, #0
 8000464:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000466:	e003      	b.n	8000470 <EnableLogic_Update+0xfc>
            break;
 8000468:	bf00      	nop
 800046a:	e002      	b.n	8000472 <EnableLogic_Update+0xfe>
            break;
 800046c:	bf00      	nop
 800046e:	e000      	b.n	8000472 <EnableLogic_Update+0xfe>
            break;
 8000470:	bf00      	nop
    }
}
 8000472:	3708      	adds	r7, #8
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	58020000 	.word	0x58020000
 800047c:	58020c00 	.word	0x58020c00
 8000480:	2400002e 	.word	0x2400002e
 8000484:	2400002c 	.word	0x2400002c
 8000488:	2400002d 	.word	0x2400002d
 800048c:	24000030 	.word	0x24000030

08000490 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b088      	sub	sp, #32
 8000494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000496:	f000 f99b 	bl	80007d0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800049a:	f000 fb65 	bl	8000b68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800049e:	f000 f825 	bl	80004ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004a2:	f000 f8f5 	bl	8000690 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 80004a6:	f000 f88f 	bl	80005c8 <MX_FDCAN2_Init>
  /* USER CODE BEGIN 2 */
  FDCAN_FilterTypeDef sFilterConfig;

  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80004aa:	2300      	movs	r3, #0
 80004ac:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 80004ae:	2300      	movs	r3, #0
 80004b0:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80004b2:	2302      	movs	r3, #2
 80004b4:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80004b6:	2301      	movs	r3, #1
 80004b8:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x000;
 80004ba:	2300      	movs	r3, #0
 80004bc:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x000;
 80004be:	2300      	movs	r3, #0
 80004c0:	617b      	str	r3, [r7, #20]

  HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig);
 80004c2:	463b      	mov	r3, r7
 80004c4:	4619      	mov	r1, r3
 80004c6:	4808      	ldr	r0, [pc, #32]	@ (80004e8 <main+0x58>)
 80004c8:	f000 ff46 	bl	8001358 <HAL_FDCAN_ConfigFilter>
  HAL_FDCAN_Start(&hfdcan2);
 80004cc:	4806      	ldr	r0, [pc, #24]	@ (80004e8 <main+0x58>)
 80004ce:	f000 ffb9 	bl	8001444 <HAL_FDCAN_Start>

  HAL_FDCAN_ActivateNotification(&hfdcan2,
 80004d2:	2200      	movs	r2, #0
 80004d4:	2101      	movs	r1, #1
 80004d6:	4804      	ldr	r0, [pc, #16]	@ (80004e8 <main+0x58>)
 80004d8:	f001 f94c 	bl	8001774 <HAL_FDCAN_ActivateNotification>
                                 FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
                                 0);

  EnableLogic_Init();
 80004dc:	f7ff ff38 	bl	8000350 <EnableLogic_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  EnableLogic_Update();
 80004e0:	f7ff ff48 	bl	8000374 <EnableLogic_Update>
 80004e4:	e7fc      	b.n	80004e0 <main+0x50>
 80004e6:	bf00      	nop
 80004e8:	24000034 	.word	0x24000034

080004ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b09c      	sub	sp, #112	@ 0x70
 80004f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004f6:	224c      	movs	r2, #76	@ 0x4c
 80004f8:	2100      	movs	r1, #0
 80004fa:	4618      	mov	r0, r3
 80004fc:	f004 fa66 	bl	80049cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000500:	1d3b      	adds	r3, r7, #4
 8000502:	2220      	movs	r2, #32
 8000504:	2100      	movs	r1, #0
 8000506:	4618      	mov	r0, r3
 8000508:	f004 fa60 	bl	80049cc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800050c:	2002      	movs	r0, #2
 800050e:	f002 f815 	bl	800253c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000512:	2300      	movs	r3, #0
 8000514:	603b      	str	r3, [r7, #0]
 8000516:	4b2b      	ldr	r3, [pc, #172]	@ (80005c4 <SystemClock_Config+0xd8>)
 8000518:	699b      	ldr	r3, [r3, #24]
 800051a:	4a2a      	ldr	r2, [pc, #168]	@ (80005c4 <SystemClock_Config+0xd8>)
 800051c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000520:	6193      	str	r3, [r2, #24]
 8000522:	4b28      	ldr	r3, [pc, #160]	@ (80005c4 <SystemClock_Config+0xd8>)
 8000524:	699b      	ldr	r3, [r3, #24]
 8000526:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800052a:	603b      	str	r3, [r7, #0]
 800052c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800052e:	bf00      	nop
 8000530:	4b24      	ldr	r3, [pc, #144]	@ (80005c4 <SystemClock_Config+0xd8>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000538:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800053c:	d1f8      	bne.n	8000530 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800053e:	2301      	movs	r3, #1
 8000540:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000542:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000546:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000548:	2302      	movs	r3, #2
 800054a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800054c:	2302      	movs	r3, #2
 800054e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8000550:	2306      	movs	r3, #6
 8000552:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 200;
 8000554:	23c8      	movs	r3, #200	@ 0xc8
 8000556:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 4;
 8000558:	2304      	movs	r3, #4
 800055a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 10;
 800055c:	230a      	movs	r3, #10
 800055e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000560:	2302      	movs	r3, #2
 8000562:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000564:	2308      	movs	r3, #8
 8000566:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000568:	2300      	movs	r3, #0
 800056a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800056c:	2300      	movs	r3, #0
 800056e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000570:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000574:	4618      	mov	r0, r3
 8000576:	f002 f81b 	bl	80025b0 <HAL_RCC_OscConfig>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000580:	f000 f952 	bl	8000828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000584:	233f      	movs	r3, #63	@ 0x3f
 8000586:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000588:	2303      	movs	r3, #3
 800058a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800058c:	2300      	movs	r3, #0
 800058e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000590:	2300      	movs	r3, #0
 8000592:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000594:	2340      	movs	r3, #64	@ 0x40
 8000596:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000598:	2340      	movs	r3, #64	@ 0x40
 800059a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800059c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005a0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80005a2:	2340      	movs	r3, #64	@ 0x40
 80005a4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005a6:	1d3b      	adds	r3, r7, #4
 80005a8:	2102      	movs	r1, #2
 80005aa:	4618      	mov	r0, r3
 80005ac:	f002 fbda 	bl	8002d64 <HAL_RCC_ClockConfig>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <SystemClock_Config+0xce>
  {
    Error_Handler();
 80005b6:	f000 f937 	bl	8000828 <Error_Handler>
  }
}
 80005ba:	bf00      	nop
 80005bc:	3770      	adds	r7, #112	@ 0x70
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	58024800 	.word	0x58024800

080005c8 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80005cc:	4b2e      	ldr	r3, [pc, #184]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 80005ce:	4a2f      	ldr	r2, [pc, #188]	@ (800068c <MX_FDCAN2_Init+0xc4>)
 80005d0:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80005d2:	4b2d      	ldr	r3, [pc, #180]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80005d8:	4b2b      	ldr	r3, [pc, #172]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 80005da:	2200      	movs	r2, #0
 80005dc:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 80005de:	4b2a      	ldr	r3, [pc, #168]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80005e4:	4b28      	ldr	r3, [pc, #160]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80005ea:	4b27      	ldr	r3, [pc, #156]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 10;
 80005f0:	4b25      	ldr	r3, [pc, #148]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 80005f2:	220a      	movs	r2, #10
 80005f4:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80005f6:	4b24      	ldr	r3, [pc, #144]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 80005fc:	4b22      	ldr	r3, [pc, #136]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 80005fe:	220d      	movs	r2, #13
 8000600:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8000602:	4b21      	ldr	r3, [pc, #132]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000604:	2202      	movs	r2, #2
 8000606:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000608:	4b1f      	ldr	r3, [pc, #124]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 800060a:	2201      	movs	r2, #1
 800060c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800060e:	4b1e      	ldr	r3, [pc, #120]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000610:	2201      	movs	r2, #1
 8000612:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000614:	4b1c      	ldr	r3, [pc, #112]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000616:	2201      	movs	r2, #1
 8000618:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800061a:	4b1b      	ldr	r3, [pc, #108]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 800061c:	2201      	movs	r2, #1
 800061e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000620:	4b19      	ldr	r3, [pc, #100]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000622:	2200      	movs	r2, #0
 8000624:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 8000626:	4b18      	ldr	r3, [pc, #96]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000628:	2201      	movs	r2, #1
 800062a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 800062c:	4b16      	ldr	r3, [pc, #88]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 800062e:	2200      	movs	r2, #0
 8000630:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 8000632:	4b15      	ldr	r3, [pc, #84]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000634:	2208      	movs	r2, #8
 8000636:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000638:	4b13      	ldr	r3, [pc, #76]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 800063a:	2204      	movs	r2, #4
 800063c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 800063e:	4b12      	ldr	r3, [pc, #72]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000640:	2200      	movs	r2, #0
 8000642:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000644:	4b10      	ldr	r3, [pc, #64]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000646:	2204      	movs	r2, #4
 8000648:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 800064a:	4b0f      	ldr	r3, [pc, #60]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 800064c:	2200      	movs	r2, #0
 800064e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000650:	4b0d      	ldr	r3, [pc, #52]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000652:	2204      	movs	r2, #4
 8000654:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8000656:	4b0c      	ldr	r3, [pc, #48]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000658:	2200      	movs	r2, #0
 800065a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 800065c:	4b0a      	ldr	r3, [pc, #40]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 800065e:	2200      	movs	r2, #0
 8000660:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 8000662:	4b09      	ldr	r3, [pc, #36]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000664:	2208      	movs	r2, #8
 8000666:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000668:	4b07      	ldr	r3, [pc, #28]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 800066a:	2200      	movs	r2, #0
 800066c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800066e:	4b06      	ldr	r3, [pc, #24]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000670:	2204      	movs	r2, #4
 8000672:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000674:	4804      	ldr	r0, [pc, #16]	@ (8000688 <MX_FDCAN2_Init+0xc0>)
 8000676:	f000 fc91 	bl	8000f9c <HAL_FDCAN_Init>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8000680:	f000 f8d2 	bl	8000828 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000684:	bf00      	nop
 8000686:	bd80      	pop	{r7, pc}
 8000688:	24000034 	.word	0x24000034
 800068c:	4000a400 	.word	0x4000a400

08000690 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b08a      	sub	sp, #40	@ 0x28
 8000694:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
 800069e:	605a      	str	r2, [r3, #4]
 80006a0:	609a      	str	r2, [r3, #8]
 80006a2:	60da      	str	r2, [r3, #12]
 80006a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006a6:	4b37      	ldr	r3, [pc, #220]	@ (8000784 <MX_GPIO_Init+0xf4>)
 80006a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ac:	4a35      	ldr	r2, [pc, #212]	@ (8000784 <MX_GPIO_Init+0xf4>)
 80006ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006b6:	4b33      	ldr	r3, [pc, #204]	@ (8000784 <MX_GPIO_Init+0xf4>)
 80006b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006c0:	613b      	str	r3, [r7, #16]
 80006c2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c4:	4b2f      	ldr	r3, [pc, #188]	@ (8000784 <MX_GPIO_Init+0xf4>)
 80006c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ca:	4a2e      	ldr	r2, [pc, #184]	@ (8000784 <MX_GPIO_Init+0xf4>)
 80006cc:	f043 0301 	orr.w	r3, r3, #1
 80006d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006d4:	4b2b      	ldr	r3, [pc, #172]	@ (8000784 <MX_GPIO_Init+0xf4>)
 80006d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006da:	f003 0301 	and.w	r3, r3, #1
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e2:	4b28      	ldr	r3, [pc, #160]	@ (8000784 <MX_GPIO_Init+0xf4>)
 80006e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006e8:	4a26      	ldr	r2, [pc, #152]	@ (8000784 <MX_GPIO_Init+0xf4>)
 80006ea:	f043 0302 	orr.w	r3, r3, #2
 80006ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006f2:	4b24      	ldr	r3, [pc, #144]	@ (8000784 <MX_GPIO_Init+0xf4>)
 80006f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006f8:	f003 0302 	and.w	r3, r3, #2
 80006fc:	60bb      	str	r3, [r7, #8]
 80006fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000700:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <MX_GPIO_Init+0xf4>)
 8000702:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000706:	4a1f      	ldr	r2, [pc, #124]	@ (8000784 <MX_GPIO_Init+0xf4>)
 8000708:	f043 0308 	orr.w	r3, r3, #8
 800070c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000710:	4b1c      	ldr	r3, [pc, #112]	@ (8000784 <MX_GPIO_Init+0xf4>)
 8000712:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000716:	f003 0308 	and.w	r3, r3, #8
 800071a:	607b      	str	r3, [r7, #4]
 800071c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RFE_Pin|RUN_Pin, GPIO_PIN_RESET);
 800071e:	2200      	movs	r2, #0
 8000720:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8000724:	4818      	ldr	r0, [pc, #96]	@ (8000788 <MX_GPIO_Init+0xf8>)
 8000726:	f001 feef 	bl	8002508 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TSMS_in_Pin */
  GPIO_InitStruct.Pin = TSMS_in_Pin;
 800072a:	2308      	movs	r3, #8
 800072c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800072e:	2300      	movs	r3, #0
 8000730:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000732:	2300      	movs	r3, #0
 8000734:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TSMS_in_GPIO_Port, &GPIO_InitStruct);
 8000736:	f107 0314 	add.w	r3, r7, #20
 800073a:	4619      	mov	r1, r3
 800073c:	4813      	ldr	r0, [pc, #76]	@ (800078c <MX_GPIO_Init+0xfc>)
 800073e:	f001 fd23 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTB_B_Pin */
  GPIO_InitStruct.Pin = BTB_B_Pin;
 8000742:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000746:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000748:	2300      	movs	r3, #0
 800074a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	2300      	movs	r3, #0
 800074e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTB_B_GPIO_Port, &GPIO_InitStruct);
 8000750:	f107 0314 	add.w	r3, r7, #20
 8000754:	4619      	mov	r1, r3
 8000756:	480c      	ldr	r0, [pc, #48]	@ (8000788 <MX_GPIO_Init+0xf8>)
 8000758:	f001 fd16 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : RFE_Pin RUN_Pin */
  GPIO_InitStruct.Pin = RFE_Pin|RUN_Pin;
 800075c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000760:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000762:	2301      	movs	r3, #1
 8000764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076a:	2300      	movs	r3, #0
 800076c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800076e:	f107 0314 	add.w	r3, r7, #20
 8000772:	4619      	mov	r1, r3
 8000774:	4804      	ldr	r0, [pc, #16]	@ (8000788 <MX_GPIO_Init+0xf8>)
 8000776:	f001 fd07 	bl	8002188 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800077a:	bf00      	nop
 800077c:	3728      	adds	r7, #40	@ 0x28
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	58024400 	.word	0x58024400
 8000788:	58020c00 	.word	0x58020c00
 800078c:	58020000 	.word	0x58020000

08000790 <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan,
                               uint32_t RxFifo0ITs)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b08e      	sub	sp, #56	@ 0x38
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	6039      	str	r1, [r7, #0]
    if(hfdcan->Instance == FDCAN2)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a0b      	ldr	r2, [pc, #44]	@ (80007cc <HAL_FDCAN_RxFifo0Callback+0x3c>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d10e      	bne.n	80007c2 <HAL_FDCAN_RxFifo0Callback+0x32>
    {
        FDCAN_RxHeaderTypeDef rxHeader;
        uint8_t rxData[8];

        HAL_FDCAN_GetRxMessage(hfdcan,
 80007a4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80007a8:	f107 0208 	add.w	r2, r7, #8
 80007ac:	2140      	movs	r1, #64	@ 0x40
 80007ae:	6878      	ldr	r0, [r7, #4]
 80007b0:	f000 fe74 	bl	800149c <HAL_FDCAN_GetRxMessage>
                               FDCAN_RX_FIFO0,
                               &rxHeader,
                               rxData);

        CAN_Status_Process(rxHeader.Identifier, rxData);
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80007ba:	4611      	mov	r1, r2
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff fda5 	bl	800030c <CAN_Status_Process>
    }
}
 80007c2:	bf00      	nop
 80007c4:	3738      	adds	r7, #56	@ 0x38
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	4000a400 	.word	0x4000a400

080007d0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80007d6:	463b      	mov	r3, r7
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80007e2:	f000 fb63 	bl	8000eac <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80007e6:	2301      	movs	r3, #1
 80007e8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80007ea:	2300      	movs	r3, #0
 80007ec:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80007ee:	2300      	movs	r3, #0
 80007f0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80007f2:	231f      	movs	r3, #31
 80007f4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80007f6:	2387      	movs	r3, #135	@ 0x87
 80007f8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80007fe:	2300      	movs	r3, #0
 8000800:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000802:	2301      	movs	r3, #1
 8000804:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000806:	2301      	movs	r3, #1
 8000808:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800080a:	2300      	movs	r3, #0
 800080c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800080e:	2300      	movs	r3, #0
 8000810:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000812:	463b      	mov	r3, r7
 8000814:	4618      	mov	r0, r3
 8000816:	f000 fb81 	bl	8000f1c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800081a:	2004      	movs	r0, #4
 800081c:	f000 fb5e 	bl	8000edc <HAL_MPU_Enable>

}
 8000820:	bf00      	nop
 8000822:	3710      	adds	r7, #16
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}

08000828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800082c:	b672      	cpsid	i
}
 800082e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000830:	bf00      	nop
 8000832:	e7fd      	b.n	8000830 <Error_Handler+0x8>

08000834 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800083a:	4b0a      	ldr	r3, [pc, #40]	@ (8000864 <HAL_MspInit+0x30>)
 800083c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000840:	4a08      	ldr	r2, [pc, #32]	@ (8000864 <HAL_MspInit+0x30>)
 8000842:	f043 0302 	orr.w	r3, r3, #2
 8000846:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800084a:	4b06      	ldr	r3, [pc, #24]	@ (8000864 <HAL_MspInit+0x30>)
 800084c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000850:	f003 0302 	and.w	r3, r3, #2
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000858:	bf00      	nop
 800085a:	370c      	adds	r7, #12
 800085c:	46bd      	mov	sp, r7
 800085e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000862:	4770      	bx	lr
 8000864:	58024400 	.word	0x58024400

08000868 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b0b8      	sub	sp, #224	@ 0xe0
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000870:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000880:	f107 0310 	add.w	r3, r7, #16
 8000884:	22b8      	movs	r2, #184	@ 0xb8
 8000886:	2100      	movs	r1, #0
 8000888:	4618      	mov	r0, r3
 800088a:	f004 f89f 	bl	80049cc <memset>
  if(hfdcan->Instance==FDCAN2)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a2b      	ldr	r2, [pc, #172]	@ (8000940 <HAL_FDCAN_MspInit+0xd8>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d14e      	bne.n	8000936 <HAL_FDCAN_MspInit+0xce>

    /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000898:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800089c:	f04f 0300 	mov.w	r3, #0
 80008a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80008a4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80008a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008aa:	f107 0310 	add.w	r3, r7, #16
 80008ae:	4618      	mov	r0, r3
 80008b0:	f002 fd88 	bl	80033c4 <HAL_RCCEx_PeriphCLKConfig>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 80008ba:	f7ff ffb5 	bl	8000828 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80008be:	4b21      	ldr	r3, [pc, #132]	@ (8000944 <HAL_FDCAN_MspInit+0xdc>)
 80008c0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008c4:	4a1f      	ldr	r2, [pc, #124]	@ (8000944 <HAL_FDCAN_MspInit+0xdc>)
 80008c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008ca:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80008ce:	4b1d      	ldr	r3, [pc, #116]	@ (8000944 <HAL_FDCAN_MspInit+0xdc>)
 80008d0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008d8:	60fb      	str	r3, [r7, #12]
 80008da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008dc:	4b19      	ldr	r3, [pc, #100]	@ (8000944 <HAL_FDCAN_MspInit+0xdc>)
 80008de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008e2:	4a18      	ldr	r2, [pc, #96]	@ (8000944 <HAL_FDCAN_MspInit+0xdc>)
 80008e4:	f043 0302 	orr.w	r3, r3, #2
 80008e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008ec:	4b15      	ldr	r3, [pc, #84]	@ (8000944 <HAL_FDCAN_MspInit+0xdc>)
 80008ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008f2:	f003 0302 	and.w	r3, r3, #2
 80008f6:	60bb      	str	r3, [r7, #8]
 80008f8:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80008fa:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80008fe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000914:	2309      	movs	r3, #9
 8000916:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800091a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800091e:	4619      	mov	r1, r3
 8000920:	4809      	ldr	r0, [pc, #36]	@ (8000948 <HAL_FDCAN_MspInit+0xe0>)
 8000922:	f001 fc31 	bl	8002188 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8000926:	2200      	movs	r2, #0
 8000928:	2100      	movs	r1, #0
 800092a:	2014      	movs	r0, #20
 800092c:	f000 fa89 	bl	8000e42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8000930:	2014      	movs	r0, #20
 8000932:	f000 faa0 	bl	8000e76 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 8000936:	bf00      	nop
 8000938:	37e0      	adds	r7, #224	@ 0xe0
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	4000a400 	.word	0x4000a400
 8000944:	58024400 	.word	0x58024400
 8000948:	58020400 	.word	0x58020400

0800094c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000950:	bf00      	nop
 8000952:	e7fd      	b.n	8000950 <NMI_Handler+0x4>

08000954 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000958:	bf00      	nop
 800095a:	e7fd      	b.n	8000958 <HardFault_Handler+0x4>

0800095c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000960:	bf00      	nop
 8000962:	e7fd      	b.n	8000960 <MemManage_Handler+0x4>

08000964 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000968:	bf00      	nop
 800096a:	e7fd      	b.n	8000968 <BusFault_Handler+0x4>

0800096c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000970:	bf00      	nop
 8000972:	e7fd      	b.n	8000970 <UsageFault_Handler+0x4>

08000974 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000978:	bf00      	nop
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr

08000982 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr

0800099e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800099e:	b580      	push	{r7, lr}
 80009a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009a2:	f000 f953 	bl	8000c4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}
	...

080009ac <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80009b0:	4802      	ldr	r0, [pc, #8]	@ (80009bc <FDCAN2_IT0_IRQHandler+0x10>)
 80009b2:	f000 ff59 	bl	8001868 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 80009b6:	bf00      	nop
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	24000034 	.word	0x24000034

080009c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80009c4:	4b3e      	ldr	r3, [pc, #248]	@ (8000ac0 <SystemInit+0x100>)
 80009c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009ca:	4a3d      	ldr	r2, [pc, #244]	@ (8000ac0 <SystemInit+0x100>)
 80009cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80009d4:	4b3b      	ldr	r3, [pc, #236]	@ (8000ac4 <SystemInit+0x104>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f003 030f 	and.w	r3, r3, #15
 80009dc:	2b06      	cmp	r3, #6
 80009de:	d807      	bhi.n	80009f0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80009e0:	4b38      	ldr	r3, [pc, #224]	@ (8000ac4 <SystemInit+0x104>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f023 030f 	bic.w	r3, r3, #15
 80009e8:	4a36      	ldr	r2, [pc, #216]	@ (8000ac4 <SystemInit+0x104>)
 80009ea:	f043 0307 	orr.w	r3, r3, #7
 80009ee:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80009f0:	4b35      	ldr	r3, [pc, #212]	@ (8000ac8 <SystemInit+0x108>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a34      	ldr	r2, [pc, #208]	@ (8000ac8 <SystemInit+0x108>)
 80009f6:	f043 0301 	orr.w	r3, r3, #1
 80009fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80009fc:	4b32      	ldr	r3, [pc, #200]	@ (8000ac8 <SystemInit+0x108>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000a02:	4b31      	ldr	r3, [pc, #196]	@ (8000ac8 <SystemInit+0x108>)
 8000a04:	681a      	ldr	r2, [r3, #0]
 8000a06:	4930      	ldr	r1, [pc, #192]	@ (8000ac8 <SystemInit+0x108>)
 8000a08:	4b30      	ldr	r3, [pc, #192]	@ (8000acc <SystemInit+0x10c>)
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a0e:	4b2d      	ldr	r3, [pc, #180]	@ (8000ac4 <SystemInit+0x104>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	f003 0308 	and.w	r3, r3, #8
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d007      	beq.n	8000a2a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ac4 <SystemInit+0x104>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	f023 030f 	bic.w	r3, r3, #15
 8000a22:	4a28      	ldr	r2, [pc, #160]	@ (8000ac4 <SystemInit+0x104>)
 8000a24:	f043 0307 	orr.w	r3, r3, #7
 8000a28:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000a2a:	4b27      	ldr	r3, [pc, #156]	@ (8000ac8 <SystemInit+0x108>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000a30:	4b25      	ldr	r3, [pc, #148]	@ (8000ac8 <SystemInit+0x108>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000a36:	4b24      	ldr	r3, [pc, #144]	@ (8000ac8 <SystemInit+0x108>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000a3c:	4b22      	ldr	r3, [pc, #136]	@ (8000ac8 <SystemInit+0x108>)
 8000a3e:	4a24      	ldr	r2, [pc, #144]	@ (8000ad0 <SystemInit+0x110>)
 8000a40:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000a42:	4b21      	ldr	r3, [pc, #132]	@ (8000ac8 <SystemInit+0x108>)
 8000a44:	4a23      	ldr	r2, [pc, #140]	@ (8000ad4 <SystemInit+0x114>)
 8000a46:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000a48:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac8 <SystemInit+0x108>)
 8000a4a:	4a23      	ldr	r2, [pc, #140]	@ (8000ad8 <SystemInit+0x118>)
 8000a4c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ac8 <SystemInit+0x108>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000a54:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac8 <SystemInit+0x108>)
 8000a56:	4a20      	ldr	r2, [pc, #128]	@ (8000ad8 <SystemInit+0x118>)
 8000a58:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac8 <SystemInit+0x108>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000a60:	4b19      	ldr	r3, [pc, #100]	@ (8000ac8 <SystemInit+0x108>)
 8000a62:	4a1d      	ldr	r2, [pc, #116]	@ (8000ad8 <SystemInit+0x118>)
 8000a64:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000a66:	4b18      	ldr	r3, [pc, #96]	@ (8000ac8 <SystemInit+0x108>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a6c:	4b16      	ldr	r3, [pc, #88]	@ (8000ac8 <SystemInit+0x108>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a15      	ldr	r2, [pc, #84]	@ (8000ac8 <SystemInit+0x108>)
 8000a72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000a76:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000a78:	4b13      	ldr	r3, [pc, #76]	@ (8000ac8 <SystemInit+0x108>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000a7e:	4b12      	ldr	r3, [pc, #72]	@ (8000ac8 <SystemInit+0x108>)
 8000a80:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d113      	bne.n	8000ab4 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <SystemInit+0x108>)
 8000a8e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a92:	4a0d      	ldr	r2, [pc, #52]	@ (8000ac8 <SystemInit+0x108>)
 8000a94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a98:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <SystemInit+0x11c>)
 8000a9e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000aa2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000aa4:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <SystemInit+0x108>)
 8000aa6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000aaa:	4a07      	ldr	r2, [pc, #28]	@ (8000ac8 <SystemInit+0x108>)
 8000aac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000ab0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000ab4:	bf00      	nop
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	e000ed00 	.word	0xe000ed00
 8000ac4:	52002000 	.word	0x52002000
 8000ac8:	58024400 	.word	0x58024400
 8000acc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000ad0:	02020200 	.word	0x02020200
 8000ad4:	01ff0000 	.word	0x01ff0000
 8000ad8:	01010280 	.word	0x01010280
 8000adc:	52004000 	.word	0x52004000

08000ae0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000ae4:	4b09      	ldr	r3, [pc, #36]	@ (8000b0c <ExitRun0Mode+0x2c>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	4a08      	ldr	r2, [pc, #32]	@ (8000b0c <ExitRun0Mode+0x2c>)
 8000aea:	f043 0302 	orr.w	r3, r3, #2
 8000aee:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000af0:	bf00      	nop
 8000af2:	4b06      	ldr	r3, [pc, #24]	@ (8000b0c <ExitRun0Mode+0x2c>)
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d0f9      	beq.n	8000af2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000afe:	bf00      	nop
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	58024800 	.word	0x58024800

08000b10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000b10:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000b4c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000b14:	f7ff ffe4 	bl	8000ae0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b18:	f7ff ff52 	bl	80009c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b1c:	480c      	ldr	r0, [pc, #48]	@ (8000b50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b1e:	490d      	ldr	r1, [pc, #52]	@ (8000b54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b20:	4a0d      	ldr	r2, [pc, #52]	@ (8000b58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b24:	e002      	b.n	8000b2c <LoopCopyDataInit>

08000b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b2a:	3304      	adds	r3, #4

08000b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b30:	d3f9      	bcc.n	8000b26 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b32:	4a0a      	ldr	r2, [pc, #40]	@ (8000b5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b34:	4c0a      	ldr	r4, [pc, #40]	@ (8000b60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b38:	e001      	b.n	8000b3e <LoopFillZerobss>

08000b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b3c:	3204      	adds	r2, #4

08000b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b40:	d3fb      	bcc.n	8000b3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b42:	f003 ff4b 	bl	80049dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b46:	f7ff fca3 	bl	8000490 <main>
  bx  lr
 8000b4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b4c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8000b50:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000b54:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000b58:	08004acc 	.word	0x08004acc
  ldr r2, =_sbss
 8000b5c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000b60:	240000d8 	.word	0x240000d8

08000b64 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b64:	e7fe      	b.n	8000b64 <ADC3_IRQHandler>
	...

08000b68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b6e:	2003      	movs	r0, #3
 8000b70:	f000 f95c 	bl	8000e2c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000b74:	f002 faac 	bl	80030d0 <HAL_RCC_GetSysClockFreq>
 8000b78:	4602      	mov	r2, r0
 8000b7a:	4b15      	ldr	r3, [pc, #84]	@ (8000bd0 <HAL_Init+0x68>)
 8000b7c:	699b      	ldr	r3, [r3, #24]
 8000b7e:	0a1b      	lsrs	r3, r3, #8
 8000b80:	f003 030f 	and.w	r3, r3, #15
 8000b84:	4913      	ldr	r1, [pc, #76]	@ (8000bd4 <HAL_Init+0x6c>)
 8000b86:	5ccb      	ldrb	r3, [r1, r3]
 8000b88:	f003 031f 	and.w	r3, r3, #31
 8000b8c:	fa22 f303 	lsr.w	r3, r2, r3
 8000b90:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000b92:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd0 <HAL_Init+0x68>)
 8000b94:	699b      	ldr	r3, [r3, #24]
 8000b96:	f003 030f 	and.w	r3, r3, #15
 8000b9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000bd4 <HAL_Init+0x6c>)
 8000b9c:	5cd3      	ldrb	r3, [r2, r3]
 8000b9e:	f003 031f 	and.w	r3, r3, #31
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ba8:	4a0b      	ldr	r2, [pc, #44]	@ (8000bd8 <HAL_Init+0x70>)
 8000baa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000bac:	4a0b      	ldr	r2, [pc, #44]	@ (8000bdc <HAL_Init+0x74>)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bb2:	200f      	movs	r0, #15
 8000bb4:	f000 f814 	bl	8000be0 <HAL_InitTick>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	e002      	b.n	8000bc8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000bc2:	f7ff fe37 	bl	8000834 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bc6:	2300      	movs	r3, #0
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	58024400 	.word	0x58024400
 8000bd4:	08004aa4 	.word	0x08004aa4
 8000bd8:	24000004 	.word	0x24000004
 8000bdc:	24000000 	.word	0x24000000

08000be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000be8:	4b15      	ldr	r3, [pc, #84]	@ (8000c40 <HAL_InitTick+0x60>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d101      	bne.n	8000bf4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e021      	b.n	8000c38 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000bf4:	4b13      	ldr	r3, [pc, #76]	@ (8000c44 <HAL_InitTick+0x64>)
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	4b11      	ldr	r3, [pc, #68]	@ (8000c40 <HAL_InitTick+0x60>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c02:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f000 f941 	bl	8000e92 <HAL_SYSTICK_Config>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000c16:	2301      	movs	r3, #1
 8000c18:	e00e      	b.n	8000c38 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2b0f      	cmp	r3, #15
 8000c1e:	d80a      	bhi.n	8000c36 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c20:	2200      	movs	r2, #0
 8000c22:	6879      	ldr	r1, [r7, #4]
 8000c24:	f04f 30ff 	mov.w	r0, #4294967295
 8000c28:	f000 f90b 	bl	8000e42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c2c:	4a06      	ldr	r2, [pc, #24]	@ (8000c48 <HAL_InitTick+0x68>)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c32:	2300      	movs	r3, #0
 8000c34:	e000      	b.n	8000c38 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000c36:	2301      	movs	r3, #1
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	2400000c 	.word	0x2400000c
 8000c44:	24000000 	.word	0x24000000
 8000c48:	24000008 	.word	0x24000008

08000c4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c50:	4b06      	ldr	r3, [pc, #24]	@ (8000c6c <HAL_IncTick+0x20>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	461a      	mov	r2, r3
 8000c56:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <HAL_IncTick+0x24>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	4a04      	ldr	r2, [pc, #16]	@ (8000c70 <HAL_IncTick+0x24>)
 8000c5e:	6013      	str	r3, [r2, #0]
}
 8000c60:	bf00      	nop
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	2400000c 	.word	0x2400000c
 8000c70:	240000d4 	.word	0x240000d4

08000c74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  return uwTick;
 8000c78:	4b03      	ldr	r3, [pc, #12]	@ (8000c88 <HAL_GetTick+0x14>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	240000d4 	.word	0x240000d4

08000c8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	f003 0307 	and.w	r3, r3, #7
 8000c9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000ccc <__NVIC_SetPriorityGrouping+0x40>)
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ca2:	68ba      	ldr	r2, [r7, #8]
 8000ca4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ca8:	4013      	ands	r3, r2
 8000caa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000cb4:	4b06      	ldr	r3, [pc, #24]	@ (8000cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cba:	4a04      	ldr	r2, [pc, #16]	@ (8000ccc <__NVIC_SetPriorityGrouping+0x40>)
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	60d3      	str	r3, [r2, #12]
}
 8000cc0:	bf00      	nop
 8000cc2:	3714      	adds	r7, #20
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr
 8000ccc:	e000ed00 	.word	0xe000ed00
 8000cd0:	05fa0000 	.word	0x05fa0000

08000cd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cd8:	4b04      	ldr	r3, [pc, #16]	@ (8000cec <__NVIC_GetPriorityGrouping+0x18>)
 8000cda:	68db      	ldr	r3, [r3, #12]
 8000cdc:	0a1b      	lsrs	r3, r3, #8
 8000cde:	f003 0307 	and.w	r3, r3, #7
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	e000ed00 	.word	0xe000ed00

08000cf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000cfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	db0b      	blt.n	8000d1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d02:	88fb      	ldrh	r3, [r7, #6]
 8000d04:	f003 021f 	and.w	r2, r3, #31
 8000d08:	4907      	ldr	r1, [pc, #28]	@ (8000d28 <__NVIC_EnableIRQ+0x38>)
 8000d0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d0e:	095b      	lsrs	r3, r3, #5
 8000d10:	2001      	movs	r0, #1
 8000d12:	fa00 f202 	lsl.w	r2, r0, r2
 8000d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d1a:	bf00      	nop
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	e000e100 	.word	0xe000e100

08000d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	6039      	str	r1, [r7, #0]
 8000d36:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000d38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	db0a      	blt.n	8000d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	b2da      	uxtb	r2, r3
 8000d44:	490c      	ldr	r1, [pc, #48]	@ (8000d78 <__NVIC_SetPriority+0x4c>)
 8000d46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d4a:	0112      	lsls	r2, r2, #4
 8000d4c:	b2d2      	uxtb	r2, r2
 8000d4e:	440b      	add	r3, r1
 8000d50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d54:	e00a      	b.n	8000d6c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	b2da      	uxtb	r2, r3
 8000d5a:	4908      	ldr	r1, [pc, #32]	@ (8000d7c <__NVIC_SetPriority+0x50>)
 8000d5c:	88fb      	ldrh	r3, [r7, #6]
 8000d5e:	f003 030f 	and.w	r3, r3, #15
 8000d62:	3b04      	subs	r3, #4
 8000d64:	0112      	lsls	r2, r2, #4
 8000d66:	b2d2      	uxtb	r2, r2
 8000d68:	440b      	add	r3, r1
 8000d6a:	761a      	strb	r2, [r3, #24]
}
 8000d6c:	bf00      	nop
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	e000e100 	.word	0xe000e100
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b089      	sub	sp, #36	@ 0x24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	f003 0307 	and.w	r3, r3, #7
 8000d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d94:	69fb      	ldr	r3, [r7, #28]
 8000d96:	f1c3 0307 	rsb	r3, r3, #7
 8000d9a:	2b04      	cmp	r3, #4
 8000d9c:	bf28      	it	cs
 8000d9e:	2304      	movcs	r3, #4
 8000da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	3304      	adds	r3, #4
 8000da6:	2b06      	cmp	r3, #6
 8000da8:	d902      	bls.n	8000db0 <NVIC_EncodePriority+0x30>
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	3b03      	subs	r3, #3
 8000dae:	e000      	b.n	8000db2 <NVIC_EncodePriority+0x32>
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db4:	f04f 32ff 	mov.w	r2, #4294967295
 8000db8:	69bb      	ldr	r3, [r7, #24]
 8000dba:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbe:	43da      	mvns	r2, r3
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	401a      	ands	r2, r3
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd2:	43d9      	mvns	r1, r3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd8:	4313      	orrs	r3, r2
         );
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3724      	adds	r7, #36	@ 0x24
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
	...

08000de8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	3b01      	subs	r3, #1
 8000df4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000df8:	d301      	bcc.n	8000dfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e00f      	b.n	8000e1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000e28 <SysTick_Config+0x40>)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	3b01      	subs	r3, #1
 8000e04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e06:	210f      	movs	r1, #15
 8000e08:	f04f 30ff 	mov.w	r0, #4294967295
 8000e0c:	f7ff ff8e 	bl	8000d2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e10:	4b05      	ldr	r3, [pc, #20]	@ (8000e28 <SysTick_Config+0x40>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e16:	4b04      	ldr	r3, [pc, #16]	@ (8000e28 <SysTick_Config+0x40>)
 8000e18:	2207      	movs	r2, #7
 8000e1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e1c:	2300      	movs	r3, #0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	e000e010 	.word	0xe000e010

08000e2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff ff29 	bl	8000c8c <__NVIC_SetPriorityGrouping>
}
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}

08000e42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b086      	sub	sp, #24
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	4603      	mov	r3, r0
 8000e4a:	60b9      	str	r1, [r7, #8]
 8000e4c:	607a      	str	r2, [r7, #4]
 8000e4e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e50:	f7ff ff40 	bl	8000cd4 <__NVIC_GetPriorityGrouping>
 8000e54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	68b9      	ldr	r1, [r7, #8]
 8000e5a:	6978      	ldr	r0, [r7, #20]
 8000e5c:	f7ff ff90 	bl	8000d80 <NVIC_EncodePriority>
 8000e60:	4602      	mov	r2, r0
 8000e62:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e66:	4611      	mov	r1, r2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff ff5f 	bl	8000d2c <__NVIC_SetPriority>
}
 8000e6e:	bf00      	nop
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b082      	sub	sp, #8
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff ff33 	bl	8000cf0 <__NVIC_EnableIRQ>
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b082      	sub	sp, #8
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f7ff ffa4 	bl	8000de8 <SysTick_Config>
 8000ea0:	4603      	mov	r3, r0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
	...

08000eac <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000eb0:	f3bf 8f5f 	dmb	sy
}
 8000eb4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000eb6:	4b07      	ldr	r3, [pc, #28]	@ (8000ed4 <HAL_MPU_Disable+0x28>)
 8000eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eba:	4a06      	ldr	r2, [pc, #24]	@ (8000ed4 <HAL_MPU_Disable+0x28>)
 8000ebc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ec0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000ec2:	4b05      	ldr	r3, [pc, #20]	@ (8000ed8 <HAL_MPU_Disable+0x2c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	605a      	str	r2, [r3, #4]
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	e000ed00 	.word	0xe000ed00
 8000ed8:	e000ed90 	.word	0xe000ed90

08000edc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000ee4:	4a0b      	ldr	r2, [pc, #44]	@ (8000f14 <HAL_MPU_Enable+0x38>)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	f043 0301 	orr.w	r3, r3, #1
 8000eec:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000eee:	4b0a      	ldr	r3, [pc, #40]	@ (8000f18 <HAL_MPU_Enable+0x3c>)
 8000ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef2:	4a09      	ldr	r2, [pc, #36]	@ (8000f18 <HAL_MPU_Enable+0x3c>)
 8000ef4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ef8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000efa:	f3bf 8f4f 	dsb	sy
}
 8000efe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f00:	f3bf 8f6f 	isb	sy
}
 8000f04:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000f06:	bf00      	nop
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	e000ed90 	.word	0xe000ed90
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	785a      	ldrb	r2, [r3, #1]
 8000f28:	4b1b      	ldr	r3, [pc, #108]	@ (8000f98 <HAL_MPU_ConfigRegion+0x7c>)
 8000f2a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000f2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000f98 <HAL_MPU_ConfigRegion+0x7c>)
 8000f2e:	691b      	ldr	r3, [r3, #16]
 8000f30:	4a19      	ldr	r2, [pc, #100]	@ (8000f98 <HAL_MPU_ConfigRegion+0x7c>)
 8000f32:	f023 0301 	bic.w	r3, r3, #1
 8000f36:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000f38:	4a17      	ldr	r2, [pc, #92]	@ (8000f98 <HAL_MPU_ConfigRegion+0x7c>)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	7b1b      	ldrb	r3, [r3, #12]
 8000f44:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	7adb      	ldrb	r3, [r3, #11]
 8000f4a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f4c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	7a9b      	ldrb	r3, [r3, #10]
 8000f52:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000f54:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	7b5b      	ldrb	r3, [r3, #13]
 8000f5a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000f5c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	7b9b      	ldrb	r3, [r3, #14]
 8000f62:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000f64:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	7bdb      	ldrb	r3, [r3, #15]
 8000f6a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000f6c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	7a5b      	ldrb	r3, [r3, #9]
 8000f72:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000f74:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	7a1b      	ldrb	r3, [r3, #8]
 8000f7a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000f7c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	7812      	ldrb	r2, [r2, #0]
 8000f82:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f84:	4a04      	ldr	r2, [pc, #16]	@ (8000f98 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f86:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f88:	6113      	str	r3, [r2, #16]
}
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	e000ed90 	.word	0xe000ed90

08000f9c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b098      	sub	sp, #96	@ 0x60
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8000fa4:	4a84      	ldr	r2, [pc, #528]	@ (80011b8 <HAL_FDCAN_Init+0x21c>)
 8000fa6:	f107 030c 	add.w	r3, r7, #12
 8000faa:	4611      	mov	r1, r2
 8000fac:	224c      	movs	r2, #76	@ 0x4c
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f003 fd38 	bl	8004a24 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d101      	bne.n	8000fbe <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e1c6      	b.n	800134c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a7e      	ldr	r2, [pc, #504]	@ (80011bc <HAL_FDCAN_Init+0x220>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d106      	bne.n	8000fd6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d106      	bne.n	8000ff0 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f7ff fc3c 	bl	8000868 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	699a      	ldr	r2, [r3, #24]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f022 0210 	bic.w	r2, r2, #16
 8000ffe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001000:	f7ff fe38 	bl	8000c74 <HAL_GetTick>
 8001004:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001006:	e014      	b.n	8001032 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001008:	f7ff fe34 	bl	8000c74 <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b0a      	cmp	r3, #10
 8001014:	d90d      	bls.n	8001032 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800101c:	f043 0201 	orr.w	r2, r3, #1
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2203      	movs	r2, #3
 800102a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e18c      	b.n	800134c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	f003 0308 	and.w	r3, r3, #8
 800103c:	2b08      	cmp	r3, #8
 800103e:	d0e3      	beq.n	8001008 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	699a      	ldr	r2, [r3, #24]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f042 0201 	orr.w	r2, r2, #1
 800104e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001050:	f7ff fe10 	bl	8000c74 <HAL_GetTick>
 8001054:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001056:	e014      	b.n	8001082 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001058:	f7ff fe0c 	bl	8000c74 <HAL_GetTick>
 800105c:	4602      	mov	r2, r0
 800105e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	2b0a      	cmp	r3, #10
 8001064:	d90d      	bls.n	8001082 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800106c:	f043 0201 	orr.w	r2, r3, #1
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2203      	movs	r2, #3
 800107a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e164      	b.n	800134c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	f003 0301 	and.w	r3, r3, #1
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0e3      	beq.n	8001058 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	699a      	ldr	r2, [r3, #24]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f042 0202 	orr.w	r2, r2, #2
 800109e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	7c1b      	ldrb	r3, [r3, #16]
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d108      	bne.n	80010ba <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	699a      	ldr	r2, [r3, #24]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80010b6:	619a      	str	r2, [r3, #24]
 80010b8:	e007      	b.n	80010ca <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	699a      	ldr	r2, [r3, #24]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80010c8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	7c5b      	ldrb	r3, [r3, #17]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d108      	bne.n	80010e4 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	699a      	ldr	r2, [r3, #24]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80010e0:	619a      	str	r2, [r3, #24]
 80010e2:	e007      	b.n	80010f4 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	699a      	ldr	r2, [r3, #24]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80010f2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	7c9b      	ldrb	r3, [r3, #18]
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d108      	bne.n	800110e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	699a      	ldr	r2, [r3, #24]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800110a:	619a      	str	r2, [r3, #24]
 800110c:	e007      	b.n	800111e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	699a      	ldr	r2, [r3, #24]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800111c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	689a      	ldr	r2, [r3, #8]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	430a      	orrs	r2, r1
 8001132:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	699a      	ldr	r2, [r3, #24]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001142:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	691a      	ldr	r2, [r3, #16]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f022 0210 	bic.w	r2, r2, #16
 8001152:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d108      	bne.n	800116e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	699a      	ldr	r2, [r3, #24]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f042 0204 	orr.w	r2, r2, #4
 800116a:	619a      	str	r2, [r3, #24]
 800116c:	e030      	b.n	80011d0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d02c      	beq.n	80011d0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	2b02      	cmp	r3, #2
 800117c:	d020      	beq.n	80011c0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	699a      	ldr	r2, [r3, #24]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800118c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	691a      	ldr	r2, [r3, #16]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f042 0210 	orr.w	r2, r2, #16
 800119c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	68db      	ldr	r3, [r3, #12]
 80011a2:	2b03      	cmp	r3, #3
 80011a4:	d114      	bne.n	80011d0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	699a      	ldr	r2, [r3, #24]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f042 0220 	orr.w	r2, r2, #32
 80011b4:	619a      	str	r2, [r3, #24]
 80011b6:	e00b      	b.n	80011d0 <HAL_FDCAN_Init+0x234>
 80011b8:	08004a58 	.word	0x08004a58
 80011bc:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	699a      	ldr	r2, [r3, #24]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f042 0220 	orr.w	r2, r2, #32
 80011ce:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	3b01      	subs	r3, #1
 80011d6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	69db      	ldr	r3, [r3, #28]
 80011dc:	3b01      	subs	r3, #1
 80011de:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011e0:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6a1b      	ldr	r3, [r3, #32]
 80011e6:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80011e8:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	695b      	ldr	r3, [r3, #20]
 80011f0:	3b01      	subs	r3, #1
 80011f2:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80011f8:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011fa:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001204:	d115      	bne.n	8001232 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800120a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001210:	3b01      	subs	r3, #1
 8001212:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001214:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	3b01      	subs	r3, #1
 800121c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800121e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001226:	3b01      	subs	r3, #1
 8001228:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800122e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001230:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001236:	2b00      	cmp	r3, #0
 8001238:	d00a      	beq.n	8001250 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	430a      	orrs	r2, r1
 800124c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001258:	4413      	add	r3, r2
 800125a:	2b00      	cmp	r3, #0
 800125c:	d011      	beq.n	8001282 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001266:	f023 0107 	bic.w	r1, r3, #7
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	3360      	adds	r3, #96	@ 0x60
 8001272:	443b      	add	r3, r7
 8001274:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	430a      	orrs	r2, r1
 800127e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001286:	2b00      	cmp	r3, #0
 8001288:	d011      	beq.n	80012ae <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001292:	f023 0107 	bic.w	r1, r3, #7
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	3360      	adds	r3, #96	@ 0x60
 800129e:	443b      	add	r3, r7
 80012a0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	430a      	orrs	r2, r1
 80012aa:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d012      	beq.n	80012dc <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80012be:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	3360      	adds	r3, #96	@ 0x60
 80012ca:	443b      	add	r3, r7
 80012cc:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80012d0:	011a      	lsls	r2, r3, #4
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	430a      	orrs	r2, r1
 80012d8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d012      	beq.n	800130a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80012ec:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	3360      	adds	r3, #96	@ 0x60
 80012f8:	443b      	add	r3, r7
 80012fa:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80012fe:	021a      	lsls	r2, r3, #8
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	430a      	orrs	r2, r1
 8001306:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a11      	ldr	r2, [pc, #68]	@ (8001354 <HAL_FDCAN_Init+0x3b8>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d107      	bne.n	8001324 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	689a      	ldr	r2, [r3, #8]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f022 0203 	bic.w	r2, r2, #3
 8001322:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2200      	movs	r2, #0
 8001328:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2201      	movs	r2, #1
 8001338:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f000 fd9d 	bl	8001e7c <FDCAN_CalcultateRamBlockAddresses>
 8001342:	4603      	mov	r3, r0
 8001344:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8001348:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800134c:	4618      	mov	r0, r3
 800134e:	3760      	adds	r7, #96	@ 0x60
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	4000a000 	.word	0x4000a000

08001358 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001358:	b480      	push	{r7}
 800135a:	b087      	sub	sp, #28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001368:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800136a:	7bfb      	ldrb	r3, [r7, #15]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d002      	beq.n	8001376 <HAL_FDCAN_ConfigFilter+0x1e>
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	2b02      	cmp	r3, #2
 8001374:	d157      	bne.n	8001426 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d12b      	bne.n	80013d6 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	2b07      	cmp	r3, #7
 8001384:	d10d      	bne.n	80013a2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	691b      	ldr	r3, [r3, #16]
 800138a:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	69db      	ldr	r3, [r3, #28]
 8001390:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8001392:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001398:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 800139a:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800139e:	617b      	str	r3, [r7, #20]
 80013a0:	e00e      	b.n	80013c0 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80013ae:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	691b      	ldr	r3, [r3, #16]
 80013b4:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80013b6:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80013bc:	4313      	orrs	r3, r2
 80013be:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	4413      	add	r3, r2
 80013cc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	697a      	ldr	r2, [r7, #20]
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	e025      	b.n	8001422 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	075a      	lsls	r2, r3, #29
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	691b      	ldr	r3, [r3, #16]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	2b07      	cmp	r3, #7
 80013ea:	d103      	bne.n	80013f4 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	e006      	b.n	8001402 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	079a      	lsls	r2, r3, #30
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	4313      	orrs	r3, r2
 8001400:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	4413      	add	r3, r2
 800140e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	697a      	ldr	r2, [r7, #20]
 8001414:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	3304      	adds	r3, #4
 800141a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	693a      	ldr	r2, [r7, #16]
 8001420:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001422:	2300      	movs	r3, #0
 8001424:	e008      	b.n	8001438 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800142c:	f043 0202 	orr.w	r2, r3, #2
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
  }
}
 8001438:	4618      	mov	r0, r3
 800143a:	371c      	adds	r7, #28
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001452:	b2db      	uxtb	r3, r3
 8001454:	2b01      	cmp	r3, #1
 8001456:	d111      	bne.n	800147c <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2202      	movs	r2, #2
 800145c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	699a      	ldr	r2, [r3, #24]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f022 0201 	bic.w	r2, r2, #1
 800146e:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2200      	movs	r2, #0
 8001474:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8001478:	2300      	movs	r3, #0
 800147a:	e008      	b.n	800148e <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001482:	f043 0204 	orr.w	r2, r3, #4
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
  }
}
 800148e:	4618      	mov	r0, r3
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
	...

0800149c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800149c:	b480      	push	{r7}
 800149e:	b08b      	sub	sp, #44	@ 0x2c
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	60f8      	str	r0, [r7, #12]
 80014a4:	60b9      	str	r1, [r7, #8]
 80014a6:	607a      	str	r2, [r7, #4]
 80014a8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80014b4:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80014b6:	7efb      	ldrb	r3, [r7, #27]
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	f040 8149 	bne.w	8001750 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	2b40      	cmp	r3, #64	@ 0x40
 80014c2:	d14c      	bne.n	800155e <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80014cc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d109      	bne.n	80014e8 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80014da:	f043 0220 	orr.w	r2, r3, #32
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e13c      	b.n	8001762 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80014f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d109      	bne.n	800150c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80014fe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	e12a      	b.n	8001762 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001514:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001518:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800151c:	d10a      	bne.n	8001534 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001526:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800152a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800152e:	d101      	bne.n	8001534 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001530:	2301      	movs	r3, #1
 8001532:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800153c:	0a1b      	lsrs	r3, r3, #8
 800153e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001542:	69fa      	ldr	r2, [r7, #28]
 8001544:	4413      	add	r3, r2
 8001546:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001550:	69f9      	ldr	r1, [r7, #28]
 8001552:	fb01 f303 	mul.w	r3, r1, r3
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24
 800155c:	e068      	b.n	8001630 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	2b41      	cmp	r3, #65	@ 0x41
 8001562:	d14c      	bne.n	80015fe <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800156c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d109      	bne.n	8001588 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800157a:	f043 0220 	orr.w	r2, r3, #32
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e0ec      	b.n	8001762 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8001590:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001594:	2b00      	cmp	r3, #0
 8001596:	d109      	bne.n	80015ac <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800159e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e0da      	b.n	8001762 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80015b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80015b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015bc:	d10a      	bne.n	80015d4 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80015c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80015ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80015ce:	d101      	bne.n	80015d4 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80015d0:	2301      	movs	r3, #1
 80015d2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80015dc:	0a1b      	lsrs	r3, r3, #8
 80015de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015e2:	69fa      	ldr	r2, [r7, #28]
 80015e4:	4413      	add	r3, r2
 80015e6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f0:	69f9      	ldr	r1, [r7, #28]
 80015f2:	fb01 f303 	mul.w	r3, r1, r3
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4413      	add	r3, r2
 80015fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80015fc:	e018      	b.n	8001630 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001602:	68ba      	ldr	r2, [r7, #8]
 8001604:	429a      	cmp	r2, r3
 8001606:	d309      	bcc.n	800161c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800160e:	f043 0220 	orr.w	r2, r3, #32
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e0a2      	b.n	8001762 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	fb01 f303 	mul.w	r3, r1, r3
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	4413      	add	r3, r2
 800162e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d107      	bne.n	8001654 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	0c9b      	lsrs	r3, r3, #18
 800164a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	e005      	b.n	8001660 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800166c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167a:	3304      	adds	r3, #4
 800167c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800167e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	b29a      	uxth	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8001688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	0c1b      	lsrs	r3, r3, #16
 800168e:	f003 020f 	and.w	r2, r3, #15
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80016a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80016ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	0e1b      	lsrs	r3, r3, #24
 80016b4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80016bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	0fda      	lsrs	r2, r3, #31
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80016c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c8:	3304      	adds	r3, #4
 80016ca:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80016cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ce:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80016d0:	2300      	movs	r3, #0
 80016d2:	623b      	str	r3, [r7, #32]
 80016d4:	e00a      	b.n	80016ec <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80016d6:	697a      	ldr	r2, [r7, #20]
 80016d8:	6a3b      	ldr	r3, [r7, #32]
 80016da:	441a      	add	r2, r3
 80016dc:	6839      	ldr	r1, [r7, #0]
 80016de:	6a3b      	ldr	r3, [r7, #32]
 80016e0:	440b      	add	r3, r1
 80016e2:	7812      	ldrb	r2, [r2, #0]
 80016e4:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80016e6:	6a3b      	ldr	r3, [r7, #32]
 80016e8:	3301      	adds	r3, #1
 80016ea:	623b      	str	r3, [r7, #32]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	4a1f      	ldr	r2, [pc, #124]	@ (8001770 <HAL_FDCAN_GetRxMessage+0x2d4>)
 80016f2:	5cd3      	ldrb	r3, [r2, r3]
 80016f4:	461a      	mov	r2, r3
 80016f6:	6a3b      	ldr	r3, [r7, #32]
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d3ec      	bcc.n	80016d6 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	2b40      	cmp	r3, #64	@ 0x40
 8001700:	d105      	bne.n	800170e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	69fa      	ldr	r2, [r7, #28]
 8001708:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800170c:	e01e      	b.n	800174c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	2b41      	cmp	r3, #65	@ 0x41
 8001712:	d105      	bne.n	8001720 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	69fa      	ldr	r2, [r7, #28]
 800171a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800171e:	e015      	b.n	800174c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	2b1f      	cmp	r3, #31
 8001724:	d808      	bhi.n	8001738 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2101      	movs	r1, #1
 800172c:	68ba      	ldr	r2, [r7, #8]
 800172e:	fa01 f202 	lsl.w	r2, r1, r2
 8001732:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8001736:	e009      	b.n	800174c <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	f003 021f 	and.w	r2, r3, #31
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2101      	movs	r1, #1
 8001744:	fa01 f202 	lsl.w	r2, r1, r2
 8001748:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800174c:	2300      	movs	r3, #0
 800174e:	e008      	b.n	8001762 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001756:	f043 0208 	orr.w	r2, r3, #8
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
  }
}
 8001762:	4618      	mov	r0, r3
 8001764:	372c      	adds	r7, #44	@ 0x2c
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	08004ab4 	.word	0x08004ab4

08001774 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001774:	b480      	push	{r7}
 8001776:	b087      	sub	sp, #28
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001786:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001788:	7dfb      	ldrb	r3, [r7, #23]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d002      	beq.n	8001794 <HAL_FDCAN_ActivateNotification+0x20>
 800178e:	7dfb      	ldrb	r3, [r7, #23]
 8001790:	2b02      	cmp	r3, #2
 8001792:	d155      	bne.n	8001840 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	4013      	ands	r3, r2
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d108      	bne.n	80017b4 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f042 0201 	orr.w	r2, r2, #1
 80017b0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80017b2:	e014      	b.n	80017de <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	4013      	ands	r3, r2
 80017be:	68ba      	ldr	r2, [r7, #8]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d108      	bne.n	80017d6 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f042 0202 	orr.w	r2, r2, #2
 80017d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80017d4:	e003      	b.n	80017de <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2203      	movs	r2, #3
 80017dc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d009      	beq.n	80017fc <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	430a      	orrs	r2, r1
 80017f8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001802:	2b00      	cmp	r3, #0
 8001804:	d009      	beq.n	800181a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	430a      	orrs	r2, r1
 8001816:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001820:	68ba      	ldr	r2, [r7, #8]
 8001822:	4b0f      	ldr	r3, [pc, #60]	@ (8001860 <HAL_FDCAN_ActivateNotification+0xec>)
 8001824:	4013      	ands	r3, r2
 8001826:	68fa      	ldr	r2, [r7, #12]
 8001828:	6812      	ldr	r2, [r2, #0]
 800182a:	430b      	orrs	r3, r1
 800182c:	6553      	str	r3, [r2, #84]	@ 0x54
 800182e:	4b0d      	ldr	r3, [pc, #52]	@ (8001864 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001830:	695a      	ldr	r2, [r3, #20]
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	0f9b      	lsrs	r3, r3, #30
 8001836:	490b      	ldr	r1, [pc, #44]	@ (8001864 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001838:	4313      	orrs	r3, r2
 800183a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800183c:	2300      	movs	r3, #0
 800183e:	e008      	b.n	8001852 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001846:	f043 0202 	orr.w	r2, r3, #2
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
  }
}
 8001852:	4618      	mov	r0, r3
 8001854:	371c      	adds	r7, #28
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	3fcfffff 	.word	0x3fcfffff
 8001864:	4000a800 	.word	0x4000a800

08001868 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b096      	sub	sp, #88	@ 0x58
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8001870:	4b9a      	ldr	r3, [pc, #616]	@ (8001adc <HAL_FDCAN_IRQHandler+0x274>)
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	079b      	lsls	r3, r3, #30
 8001876:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8001878:	4b98      	ldr	r3, [pc, #608]	@ (8001adc <HAL_FDCAN_IRQHandler+0x274>)
 800187a:	695b      	ldr	r3, [r3, #20]
 800187c:	079b      	lsls	r3, r3, #30
 800187e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001880:	4013      	ands	r3, r2
 8001882:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800188a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800188e:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001896:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001898:	4013      	ands	r3, r2
 800189a:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018a2:	f003 030f 	and.w	r3, r3, #15
 80018a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80018b0:	4013      	ands	r3, r2
 80018b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80018c8:	4013      	ands	r3, r2
 80018ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018d2:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80018d6:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80018e0:	4013      	ands	r3, r2
 80018e2:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018ea:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80018ee:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80018f8:	4013      	ands	r3, r2
 80018fa:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001902:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800190a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800190c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800190e:	0a1b      	lsrs	r3, r3, #8
 8001910:	f003 0301 	and.w	r3, r3, #1
 8001914:	2b00      	cmp	r3, #0
 8001916:	d010      	beq.n	800193a <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800191a:	0a1b      	lsrs	r3, r3, #8
 800191c:	f003 0301 	and.w	r3, r3, #1
 8001920:	2b00      	cmp	r3, #0
 8001922:	d00a      	beq.n	800193a <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800192c:	651a      	str	r2, [r3, #80]	@ 0x50
 800192e:	4b6b      	ldr	r3, [pc, #428]	@ (8001adc <HAL_FDCAN_IRQHandler+0x274>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f000 fa54 	bl	8001de2 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800193a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800193c:	0a9b      	lsrs	r3, r3, #10
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	2b00      	cmp	r3, #0
 8001944:	d01d      	beq.n	8001982 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001948:	0a9b      	lsrs	r3, r3, #10
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	2b00      	cmp	r3, #0
 8001950:	d017      	beq.n	8001982 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800195a:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001964:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001966:	4013      	ands	r3, r2
 8001968:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001972:	651a      	str	r2, [r3, #80]	@ 0x50
 8001974:	4b59      	ldr	r3, [pc, #356]	@ (8001adc <HAL_FDCAN_IRQHandler+0x274>)
 8001976:	2200      	movs	r2, #0
 8001978:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800197a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f000 fa07 	bl	8001d90 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8001982:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001984:	2b00      	cmp	r3, #0
 8001986:	d00d      	beq.n	80019a4 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800198e:	4b54      	ldr	r3, [pc, #336]	@ (8001ae0 <HAL_FDCAN_IRQHandler+0x278>)
 8001990:	400b      	ands	r3, r1
 8001992:	6513      	str	r3, [r2, #80]	@ 0x50
 8001994:	4a51      	ldr	r2, [pc, #324]	@ (8001adc <HAL_FDCAN_IRQHandler+0x274>)
 8001996:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001998:	0f9b      	lsrs	r3, r3, #30
 800199a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 800199c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f000 f9c0 	bl	8001d24 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80019a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d00d      	beq.n	80019c6 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80019b0:	4b4b      	ldr	r3, [pc, #300]	@ (8001ae0 <HAL_FDCAN_IRQHandler+0x278>)
 80019b2:	400b      	ands	r3, r1
 80019b4:	6513      	str	r3, [r2, #80]	@ 0x50
 80019b6:	4a49      	ldr	r2, [pc, #292]	@ (8001adc <HAL_FDCAN_IRQHandler+0x274>)
 80019b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80019ba:	0f9b      	lsrs	r3, r3, #30
 80019bc:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80019be:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f000 f9ba 	bl	8001d3a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80019c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d00d      	beq.n	80019e8 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80019d2:	4b43      	ldr	r3, [pc, #268]	@ (8001ae0 <HAL_FDCAN_IRQHandler+0x278>)
 80019d4:	400b      	ands	r3, r1
 80019d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80019d8:	4a40      	ldr	r2, [pc, #256]	@ (8001adc <HAL_FDCAN_IRQHandler+0x274>)
 80019da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019dc:	0f9b      	lsrs	r3, r3, #30
 80019de:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80019e0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7fe fed4 	bl	8000790 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80019e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d00d      	beq.n	8001a0a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80019f4:	4b3a      	ldr	r3, [pc, #232]	@ (8001ae0 <HAL_FDCAN_IRQHandler+0x278>)
 80019f6:	400b      	ands	r3, r1
 80019f8:	6513      	str	r3, [r2, #80]	@ 0x50
 80019fa:	4a38      	ldr	r2, [pc, #224]	@ (8001adc <HAL_FDCAN_IRQHandler+0x274>)
 80019fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80019fe:	0f9b      	lsrs	r3, r3, #30
 8001a00:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001a02:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f000 f9a3 	bl	8001d50 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001a0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a0c:	0adb      	lsrs	r3, r3, #11
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d010      	beq.n	8001a38 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a18:	0adb      	lsrs	r3, r3, #11
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d00a      	beq.n	8001a38 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a2a:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a2c:	4b2b      	ldr	r3, [pc, #172]	@ (8001adc <HAL_FDCAN_IRQHandler+0x274>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f000 f997 	bl	8001d66 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8001a38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a3a:	0a5b      	lsrs	r3, r3, #9
 8001a3c:	f003 0301 	and.w	r3, r3, #1
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d01d      	beq.n	8001a80 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a46:	0a5b      	lsrs	r3, r3, #9
 8001a48:	f003 0301 	and.w	r3, r3, #1
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d017      	beq.n	8001a80 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001a58:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a64:	4013      	ands	r3, r2
 8001a66:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a70:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a72:	4b1a      	ldr	r3, [pc, #104]	@ (8001adc <HAL_FDCAN_IRQHandler+0x274>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001a78:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f000 f97d 	bl	8001d7a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8001a80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a82:	0cdb      	lsrs	r3, r3, #19
 8001a84:	f003 0301 	and.w	r3, r3, #1
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d010      	beq.n	8001aae <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8001a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a8e:	0cdb      	lsrs	r3, r3, #19
 8001a90:	f003 0301 	and.w	r3, r3, #1
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d00a      	beq.n	8001aae <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001aa0:	651a      	str	r2, [r3, #80]	@ 0x50
 8001aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8001adc <HAL_FDCAN_IRQHandler+0x274>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f000 f97c 	bl	8001da6 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8001aae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ab0:	0c1b      	lsrs	r3, r3, #16
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d016      	beq.n	8001ae8 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8001aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001abc:	0c1b      	lsrs	r3, r3, #16
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d010      	beq.n	8001ae8 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001ace:	651a      	str	r2, [r3, #80]	@ 0x50
 8001ad0:	4b02      	ldr	r3, [pc, #8]	@ (8001adc <HAL_FDCAN_IRQHandler+0x274>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	e004      	b.n	8001ae4 <HAL_FDCAN_IRQHandler+0x27c>
 8001ada:	bf00      	nop
 8001adc:	4000a800 	.word	0x4000a800
 8001ae0:	3fcfffff 	.word	0x3fcfffff
 8001ae4:	f000 f969 	bl	8001dba <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001ae8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001aea:	0c9b      	lsrs	r3, r3, #18
 8001aec:	f003 0301 	and.w	r3, r3, #1
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d010      	beq.n	8001b16 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8001af4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001af6:	0c9b      	lsrs	r3, r3, #18
 8001af8:	f003 0301 	and.w	r3, r3, #1
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d00a      	beq.n	8001b16 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001b08:	651a      	str	r2, [r3, #80]	@ 0x50
 8001b0a:	4b83      	ldr	r3, [pc, #524]	@ (8001d18 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f000 f95c 	bl	8001dce <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8001b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b18:	0c5b      	lsrs	r3, r3, #17
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d015      	beq.n	8001b4e <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b24:	0c5b      	lsrs	r3, r3, #17
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d00f      	beq.n	8001b4e <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b36:	651a      	str	r2, [r3, #80]	@ 0x50
 8001b38:	4b77      	ldr	r3, [pc, #476]	@ (8001d18 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001b44:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001b4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d00d      	beq.n	8001b70 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001b5a:	4b70      	ldr	r3, [pc, #448]	@ (8001d1c <HAL_FDCAN_IRQHandler+0x4b4>)
 8001b5c:	400b      	ands	r3, r1
 8001b5e:	6513      	str	r3, [r2, #80]	@ 0x50
 8001b60:	4a6d      	ldr	r2, [pc, #436]	@ (8001d18 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001b62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b64:	0f9b      	lsrs	r3, r3, #30
 8001b66:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001b68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f000 f94d 	bl	8001e0a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001b70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d011      	beq.n	8001b9a <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001b7c:	4b67      	ldr	r3, [pc, #412]	@ (8001d1c <HAL_FDCAN_IRQHandler+0x4b4>)
 8001b7e:	400b      	ands	r3, r1
 8001b80:	6513      	str	r3, [r2, #80]	@ 0x50
 8001b82:	4a65      	ldr	r2, [pc, #404]	@ (8001d18 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001b84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b86:	0f9b      	lsrs	r3, r3, #30
 8001b88:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8001b90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b92:	431a      	orrs	r2, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a60      	ldr	r2, [pc, #384]	@ (8001d20 <HAL_FDCAN_IRQHandler+0x4b8>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	f040 80ac 	bne.w	8001cfe <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f003 0303 	and.w	r3, r3, #3
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f000 80a4 	beq.w	8001cfe <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	6a1b      	ldr	r3, [r3, #32]
 8001bbc:	f003 030f 	and.w	r3, r3, #15
 8001bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bca:	4013      	ands	r3, r2
 8001bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001be2:	4013      	ands	r3, r2
 8001be4:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	6a1b      	ldr	r3, [r3, #32]
 8001bec:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001bf0:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	6a1b      	ldr	r3, [r3, #32]
 8001c04:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8001c08:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c10:	6a3a      	ldr	r2, [r7, #32]
 8001c12:	4013      	ands	r3, r2
 8001c14:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	6a1b      	ldr	r3, [r3, #32]
 8001c1c:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8001c20:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c28:	69fa      	ldr	r2, [r7, #28]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c34:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	6a1b      	ldr	r3, [r3, #32]
 8001c3c:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8001c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d007      	beq.n	8001c54 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c4a:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8001c4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f000 f8e6 	bl	8001e20 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8001c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d007      	beq.n	8001c6a <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c60:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8001c62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f000 f8e6 	bl	8001e36 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	099b      	lsrs	r3, r3, #6
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d01a      	beq.n	8001cac <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	099b      	lsrs	r3, r3, #6
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d014      	beq.n	8001cac <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c88:	0c1b      	lsrs	r3, r3, #16
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c98:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	2240      	movs	r2, #64	@ 0x40
 8001ca0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	6939      	ldr	r1, [r7, #16]
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f8d0 	bl	8001e4c <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8001cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d007      	beq.n	8001cc2 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cb8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8001cba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 f8d1 	bl	8001e64 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8001cc2:	6a3b      	ldr	r3, [r7, #32]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d00b      	beq.n	8001ce0 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	6a3a      	ldr	r2, [r7, #32]
 8001cce:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8001cd6:	6a3b      	ldr	r3, [r7, #32]
 8001cd8:	431a      	orrs	r2, r3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d00b      	beq.n	8001cfe <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	69fa      	ldr	r2, [r7, #28]
 8001cec:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	431a      	orrs	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d002      	beq.n	8001d0e <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 f874 	bl	8001df6 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001d0e:	bf00      	nop
 8001d10:	3758      	adds	r7, #88	@ 0x58
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	4000a800 	.word	0x4000a800
 8001d1c:	3fcfffff 	.word	0x3fcfffff
 8001d20:	4000a000 	.word	0x4000a000

08001d24 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8001d2e:	bf00      	nop
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	b083      	sub	sp, #12
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
 8001d42:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001d44:	bf00      	nop
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr

08001d50 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001d5a:	bf00      	nop
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b083      	sub	sp, #12
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001d6e:	bf00      	nop
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
 8001d82:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr

08001da6 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001da6:	b480      	push	{r7}
 8001da8:	b083      	sub	sp, #12
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8001dae:	bf00      	nop
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr

08001dba <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b083      	sub	sp, #12
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001dc2:	bf00      	nop
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001dd6:	bf00      	nop
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001de2:	b480      	push	{r7}
 8001de4:	b083      	sub	sp, #12
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001dea:	bf00      	nop
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr

08001df6 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001df6:	b480      	push	{r7}
 8001df8:	b083      	sub	sp, #12
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b083      	sub	sp, #12
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
 8001e12:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8001e2a:	bf00      	nop
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr

08001e36 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8001e36:	b480      	push	{r7}
 8001e38:	b083      	sub	sp, #12
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
 8001e3e:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8001e58:	bf00      	nop
 8001e5a:	3714      	adds	r7, #20
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
	...

08001e7c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e88:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001e92:	4ba7      	ldr	r3, [pc, #668]	@ (8002130 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001e94:	4013      	ands	r3, r2
 8001e96:	68ba      	ldr	r2, [r7, #8]
 8001e98:	0091      	lsls	r1, r2, #2
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	6812      	ldr	r2, [r2, #0]
 8001e9e:	430b      	orrs	r3, r1
 8001ea0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001eac:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eb4:	041a      	lsls	r2, r3, #16
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	430a      	orrs	r2, r1
 8001ebc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ec4:	68ba      	ldr	r2, [r7, #8]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001ed2:	4b97      	ldr	r3, [pc, #604]	@ (8002130 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	68ba      	ldr	r2, [r7, #8]
 8001ed8:	0091      	lsls	r1, r2, #2
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	6812      	ldr	r2, [r2, #0]
 8001ede:	430b      	orrs	r3, r1
 8001ee0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eec:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ef4:	041a      	lsls	r2, r3, #16
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	430a      	orrs	r2, r1
 8001efc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	4413      	add	r3, r2
 8001f0a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8001f14:	4b86      	ldr	r3, [pc, #536]	@ (8002130 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001f16:	4013      	ands	r3, r2
 8001f18:	68ba      	ldr	r2, [r7, #8]
 8001f1a:	0091      	lsls	r1, r2, #2
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	6812      	ldr	r2, [r2, #0]
 8001f20:	430b      	orrs	r3, r1
 8001f22:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001f2e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	041a      	lsls	r2, r3, #16
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001f4a:	fb02 f303 	mul.w	r3, r2, r3
 8001f4e:	68ba      	ldr	r2, [r7, #8]
 8001f50:	4413      	add	r3, r2
 8001f52:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001f5c:	4b74      	ldr	r3, [pc, #464]	@ (8002130 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001f5e:	4013      	ands	r3, r2
 8001f60:	68ba      	ldr	r2, [r7, #8]
 8001f62:	0091      	lsls	r1, r2, #2
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	6812      	ldr	r2, [r2, #0]
 8001f68:	430b      	orrs	r3, r1
 8001f6a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001f76:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f7e:	041a      	lsls	r2, r3, #16
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	430a      	orrs	r2, r1
 8001f86:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001f92:	fb02 f303 	mul.w	r3, r2, r3
 8001f96:	68ba      	ldr	r2, [r7, #8]
 8001f98:	4413      	add	r3, r2
 8001f9a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8001fa4:	4b62      	ldr	r3, [pc, #392]	@ (8002130 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	68ba      	ldr	r2, [r7, #8]
 8001faa:	0091      	lsls	r1, r2, #2
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	6812      	ldr	r2, [r2, #0]
 8001fb0:	430b      	orrs	r3, r1
 8001fb2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001fbe:	fb02 f303 	mul.w	r3, r2, r3
 8001fc2:	68ba      	ldr	r2, [r7, #8]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001fd0:	4b57      	ldr	r3, [pc, #348]	@ (8002130 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	68ba      	ldr	r2, [r7, #8]
 8001fd6:	0091      	lsls	r1, r2, #2
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	6812      	ldr	r2, [r2, #0]
 8001fdc:	430b      	orrs	r3, r1
 8001fde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fea:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff2:	041a      	lsls	r2, r3, #16
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	68ba      	ldr	r2, [r7, #8]
 8002006:	4413      	add	r3, r2
 8002008:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002012:	4b47      	ldr	r3, [pc, #284]	@ (8002130 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002014:	4013      	ands	r3, r2
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	0091      	lsls	r1, r2, #2
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	6812      	ldr	r2, [r2, #0]
 800201e:	430b      	orrs	r3, r1
 8002020:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800202c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002034:	041a      	lsls	r2, r3, #16
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	430a      	orrs	r2, r1
 800203c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002048:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002050:	061a      	lsls	r2, r3, #24
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	430a      	orrs	r2, r1
 8002058:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002060:	4b34      	ldr	r3, [pc, #208]	@ (8002134 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8002062:	4413      	add	r3, r2
 8002064:	009a      	lsls	r2, r3, #2
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	441a      	add	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	441a      	add	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002092:	6879      	ldr	r1, [r7, #4]
 8002094:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8002096:	fb01 f303 	mul.w	r3, r1, r3
 800209a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800209c:	441a      	add	r2, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020aa:	6879      	ldr	r1, [r7, #4]
 80020ac:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80020ae:	fb01 f303 	mul.w	r3, r1, r3
 80020b2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80020b4:	441a      	add	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020c2:	6879      	ldr	r1, [r7, #4]
 80020c4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80020c6:	fb01 f303 	mul.w	r3, r1, r3
 80020ca:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80020cc:	441a      	add	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020de:	00db      	lsls	r3, r3, #3
 80020e0:	441a      	add	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020f2:	6879      	ldr	r1, [r7, #4]
 80020f4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80020f6:	fb01 f303 	mul.w	r3, r1, r3
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	441a      	add	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800210e:	6879      	ldr	r1, [r7, #4]
 8002110:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002112:	fb01 f303 	mul.w	r3, r1, r3
 8002116:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002118:	441a      	add	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002126:	4a04      	ldr	r2, [pc, #16]	@ (8002138 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d915      	bls.n	8002158 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800212c:	e006      	b.n	800213c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800212e:	bf00      	nop
 8002130:	ffff0003 	.word	0xffff0003
 8002134:	10002b00 	.word	0x10002b00
 8002138:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002142:	f043 0220 	orr.w	r2, r3, #32
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2203      	movs	r2, #3
 8002150:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e010      	b.n	800217a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800215c:	60fb      	str	r3, [r7, #12]
 800215e:	e005      	b.n	800216c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2200      	movs	r2, #0
 8002164:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	3304      	adds	r3, #4
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	429a      	cmp	r2, r3
 8002176:	d3f3      	bcc.n	8002160 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop

08002188 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002188:	b480      	push	{r7}
 800218a:	b089      	sub	sp, #36	@ 0x24
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002192:	2300      	movs	r3, #0
 8002194:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002196:	4b86      	ldr	r3, [pc, #536]	@ (80023b0 <HAL_GPIO_Init+0x228>)
 8002198:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800219a:	e18c      	b.n	80024b6 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	2101      	movs	r1, #1
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	fa01 f303 	lsl.w	r3, r1, r3
 80021a8:	4013      	ands	r3, r2
 80021aa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	f000 817e 	beq.w	80024b0 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f003 0303 	and.w	r3, r3, #3
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d005      	beq.n	80021cc <HAL_GPIO_Init+0x44>
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f003 0303 	and.w	r3, r3, #3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d130      	bne.n	800222e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	2203      	movs	r2, #3
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	43db      	mvns	r3, r3
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	4013      	ands	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	68da      	ldr	r2, [r3, #12]
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	fa02 f303 	lsl.w	r3, r2, r3
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002202:	2201      	movs	r2, #1
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	fa02 f303 	lsl.w	r3, r2, r3
 800220a:	43db      	mvns	r3, r3
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	4013      	ands	r3, r2
 8002210:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	091b      	lsrs	r3, r3, #4
 8002218:	f003 0201 	and.w	r2, r3, #1
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	4313      	orrs	r3, r2
 8002226:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	69ba      	ldr	r2, [r7, #24]
 800222c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f003 0303 	and.w	r3, r3, #3
 8002236:	2b03      	cmp	r3, #3
 8002238:	d017      	beq.n	800226a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	2203      	movs	r2, #3
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	43db      	mvns	r3, r3
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	4013      	ands	r3, r2
 8002250:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	689a      	ldr	r2, [r3, #8]
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	69ba      	ldr	r2, [r7, #24]
 8002260:	4313      	orrs	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f003 0303 	and.w	r3, r3, #3
 8002272:	2b02      	cmp	r3, #2
 8002274:	d123      	bne.n	80022be <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	08da      	lsrs	r2, r3, #3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	3208      	adds	r2, #8
 800227e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002282:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	f003 0307 	and.w	r3, r3, #7
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	220f      	movs	r2, #15
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43db      	mvns	r3, r3
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	4013      	ands	r3, r2
 8002298:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	691a      	ldr	r2, [r3, #16]
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	f003 0307 	and.w	r3, r3, #7
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	08da      	lsrs	r2, r3, #3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	3208      	adds	r2, #8
 80022b8:	69b9      	ldr	r1, [r7, #24]
 80022ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	2203      	movs	r2, #3
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	43db      	mvns	r3, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4013      	ands	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f003 0203 	and.w	r2, r3, #3
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	f000 80d8 	beq.w	80024b0 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002300:	4b2c      	ldr	r3, [pc, #176]	@ (80023b4 <HAL_GPIO_Init+0x22c>)
 8002302:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002306:	4a2b      	ldr	r2, [pc, #172]	@ (80023b4 <HAL_GPIO_Init+0x22c>)
 8002308:	f043 0302 	orr.w	r3, r3, #2
 800230c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002310:	4b28      	ldr	r3, [pc, #160]	@ (80023b4 <HAL_GPIO_Init+0x22c>)
 8002312:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800231e:	4a26      	ldr	r2, [pc, #152]	@ (80023b8 <HAL_GPIO_Init+0x230>)
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	089b      	lsrs	r3, r3, #2
 8002324:	3302      	adds	r3, #2
 8002326:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800232a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	f003 0303 	and.w	r3, r3, #3
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	220f      	movs	r2, #15
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	43db      	mvns	r3, r3
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	4013      	ands	r3, r2
 8002340:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a1d      	ldr	r2, [pc, #116]	@ (80023bc <HAL_GPIO_Init+0x234>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d04a      	beq.n	80023e0 <HAL_GPIO_Init+0x258>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a1c      	ldr	r2, [pc, #112]	@ (80023c0 <HAL_GPIO_Init+0x238>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d02b      	beq.n	80023aa <HAL_GPIO_Init+0x222>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a1b      	ldr	r2, [pc, #108]	@ (80023c4 <HAL_GPIO_Init+0x23c>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d025      	beq.n	80023a6 <HAL_GPIO_Init+0x21e>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a1a      	ldr	r2, [pc, #104]	@ (80023c8 <HAL_GPIO_Init+0x240>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d01f      	beq.n	80023a2 <HAL_GPIO_Init+0x21a>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a19      	ldr	r2, [pc, #100]	@ (80023cc <HAL_GPIO_Init+0x244>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d019      	beq.n	800239e <HAL_GPIO_Init+0x216>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a18      	ldr	r2, [pc, #96]	@ (80023d0 <HAL_GPIO_Init+0x248>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d013      	beq.n	800239a <HAL_GPIO_Init+0x212>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a17      	ldr	r2, [pc, #92]	@ (80023d4 <HAL_GPIO_Init+0x24c>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d00d      	beq.n	8002396 <HAL_GPIO_Init+0x20e>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a16      	ldr	r2, [pc, #88]	@ (80023d8 <HAL_GPIO_Init+0x250>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d007      	beq.n	8002392 <HAL_GPIO_Init+0x20a>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a15      	ldr	r2, [pc, #84]	@ (80023dc <HAL_GPIO_Init+0x254>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d101      	bne.n	800238e <HAL_GPIO_Init+0x206>
 800238a:	2309      	movs	r3, #9
 800238c:	e029      	b.n	80023e2 <HAL_GPIO_Init+0x25a>
 800238e:	230a      	movs	r3, #10
 8002390:	e027      	b.n	80023e2 <HAL_GPIO_Init+0x25a>
 8002392:	2307      	movs	r3, #7
 8002394:	e025      	b.n	80023e2 <HAL_GPIO_Init+0x25a>
 8002396:	2306      	movs	r3, #6
 8002398:	e023      	b.n	80023e2 <HAL_GPIO_Init+0x25a>
 800239a:	2305      	movs	r3, #5
 800239c:	e021      	b.n	80023e2 <HAL_GPIO_Init+0x25a>
 800239e:	2304      	movs	r3, #4
 80023a0:	e01f      	b.n	80023e2 <HAL_GPIO_Init+0x25a>
 80023a2:	2303      	movs	r3, #3
 80023a4:	e01d      	b.n	80023e2 <HAL_GPIO_Init+0x25a>
 80023a6:	2302      	movs	r3, #2
 80023a8:	e01b      	b.n	80023e2 <HAL_GPIO_Init+0x25a>
 80023aa:	2301      	movs	r3, #1
 80023ac:	e019      	b.n	80023e2 <HAL_GPIO_Init+0x25a>
 80023ae:	bf00      	nop
 80023b0:	58000080 	.word	0x58000080
 80023b4:	58024400 	.word	0x58024400
 80023b8:	58000400 	.word	0x58000400
 80023bc:	58020000 	.word	0x58020000
 80023c0:	58020400 	.word	0x58020400
 80023c4:	58020800 	.word	0x58020800
 80023c8:	58020c00 	.word	0x58020c00
 80023cc:	58021000 	.word	0x58021000
 80023d0:	58021400 	.word	0x58021400
 80023d4:	58021800 	.word	0x58021800
 80023d8:	58021c00 	.word	0x58021c00
 80023dc:	58022400 	.word	0x58022400
 80023e0:	2300      	movs	r3, #0
 80023e2:	69fa      	ldr	r2, [r7, #28]
 80023e4:	f002 0203 	and.w	r2, r2, #3
 80023e8:	0092      	lsls	r2, r2, #2
 80023ea:	4093      	lsls	r3, r2
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023f2:	4938      	ldr	r1, [pc, #224]	@ (80024d4 <HAL_GPIO_Init+0x34c>)
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	089b      	lsrs	r3, r3, #2
 80023f8:	3302      	adds	r3, #2
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002400:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	43db      	mvns	r3, r3
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	4013      	ands	r3, r2
 8002410:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800241e:	69ba      	ldr	r2, [r7, #24]
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	4313      	orrs	r3, r2
 8002424:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002426:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800242e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	43db      	mvns	r3, r3
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	4013      	ands	r3, r2
 800243e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d003      	beq.n	8002454 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	4313      	orrs	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002454:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	43db      	mvns	r3, r3
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	4013      	ands	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d003      	beq.n	8002480 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	4313      	orrs	r3, r2
 800247e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	43db      	mvns	r3, r3
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	4013      	ands	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	3301      	adds	r3, #1
 80024b4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	fa22 f303 	lsr.w	r3, r2, r3
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f47f ae6b 	bne.w	800219c <HAL_GPIO_Init+0x14>
  }
}
 80024c6:	bf00      	nop
 80024c8:	bf00      	nop
 80024ca:	3724      	adds	r7, #36	@ 0x24
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	58000400 	.word	0x58000400

080024d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	460b      	mov	r3, r1
 80024e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	691a      	ldr	r2, [r3, #16]
 80024e8:	887b      	ldrh	r3, [r7, #2]
 80024ea:	4013      	ands	r3, r2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d002      	beq.n	80024f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024f0:	2301      	movs	r3, #1
 80024f2:	73fb      	strb	r3, [r7, #15]
 80024f4:	e001      	b.n	80024fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024f6:	2300      	movs	r3, #0
 80024f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	807b      	strh	r3, [r7, #2]
 8002514:	4613      	mov	r3, r2
 8002516:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002518:	787b      	ldrb	r3, [r7, #1]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800251e:	887a      	ldrh	r2, [r7, #2]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002524:	e003      	b.n	800252e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002526:	887b      	ldrh	r3, [r7, #2]
 8002528:	041a      	lsls	r2, r3, #16
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	619a      	str	r2, [r3, #24]
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
	...

0800253c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002544:	4b19      	ldr	r3, [pc, #100]	@ (80025ac <HAL_PWREx_ConfigSupply+0x70>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	f003 0304 	and.w	r3, r3, #4
 800254c:	2b04      	cmp	r3, #4
 800254e:	d00a      	beq.n	8002566 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002550:	4b16      	ldr	r3, [pc, #88]	@ (80025ac <HAL_PWREx_ConfigSupply+0x70>)
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	429a      	cmp	r2, r3
 800255c:	d001      	beq.n	8002562 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e01f      	b.n	80025a2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002562:	2300      	movs	r3, #0
 8002564:	e01d      	b.n	80025a2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002566:	4b11      	ldr	r3, [pc, #68]	@ (80025ac <HAL_PWREx_ConfigSupply+0x70>)
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	f023 0207 	bic.w	r2, r3, #7
 800256e:	490f      	ldr	r1, [pc, #60]	@ (80025ac <HAL_PWREx_ConfigSupply+0x70>)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	4313      	orrs	r3, r2
 8002574:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002576:	f7fe fb7d 	bl	8000c74 <HAL_GetTick>
 800257a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800257c:	e009      	b.n	8002592 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800257e:	f7fe fb79 	bl	8000c74 <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800258c:	d901      	bls.n	8002592 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e007      	b.n	80025a2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002592:	4b06      	ldr	r3, [pc, #24]	@ (80025ac <HAL_PWREx_ConfigSupply+0x70>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800259a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800259e:	d1ee      	bne.n	800257e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	58024800 	.word	0x58024800

080025b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08c      	sub	sp, #48	@ 0x30
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e3c8      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	f000 8087 	beq.w	80026de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025d0:	4b88      	ldr	r3, [pc, #544]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80025da:	4b86      	ldr	r3, [pc, #536]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 80025dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025de:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80025e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025e2:	2b10      	cmp	r3, #16
 80025e4:	d007      	beq.n	80025f6 <HAL_RCC_OscConfig+0x46>
 80025e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025e8:	2b18      	cmp	r3, #24
 80025ea:	d110      	bne.n	800260e <HAL_RCC_OscConfig+0x5e>
 80025ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ee:	f003 0303 	and.w	r3, r3, #3
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d10b      	bne.n	800260e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f6:	4b7f      	ldr	r3, [pc, #508]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d06c      	beq.n	80026dc <HAL_RCC_OscConfig+0x12c>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d168      	bne.n	80026dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e3a2      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002616:	d106      	bne.n	8002626 <HAL_RCC_OscConfig+0x76>
 8002618:	4b76      	ldr	r3, [pc, #472]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a75      	ldr	r2, [pc, #468]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 800261e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002622:	6013      	str	r3, [r2, #0]
 8002624:	e02e      	b.n	8002684 <HAL_RCC_OscConfig+0xd4>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d10c      	bne.n	8002648 <HAL_RCC_OscConfig+0x98>
 800262e:	4b71      	ldr	r3, [pc, #452]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a70      	ldr	r2, [pc, #448]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002634:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002638:	6013      	str	r3, [r2, #0]
 800263a:	4b6e      	ldr	r3, [pc, #440]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a6d      	ldr	r2, [pc, #436]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002640:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002644:	6013      	str	r3, [r2, #0]
 8002646:	e01d      	b.n	8002684 <HAL_RCC_OscConfig+0xd4>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002650:	d10c      	bne.n	800266c <HAL_RCC_OscConfig+0xbc>
 8002652:	4b68      	ldr	r3, [pc, #416]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a67      	ldr	r2, [pc, #412]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002658:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	4b65      	ldr	r3, [pc, #404]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a64      	ldr	r2, [pc, #400]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002664:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002668:	6013      	str	r3, [r2, #0]
 800266a:	e00b      	b.n	8002684 <HAL_RCC_OscConfig+0xd4>
 800266c:	4b61      	ldr	r3, [pc, #388]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a60      	ldr	r2, [pc, #384]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002672:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002676:	6013      	str	r3, [r2, #0]
 8002678:	4b5e      	ldr	r3, [pc, #376]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a5d      	ldr	r2, [pc, #372]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 800267e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002682:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d013      	beq.n	80026b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7fe faf2 	bl	8000c74 <HAL_GetTick>
 8002690:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002694:	f7fe faee 	bl	8000c74 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b64      	cmp	r3, #100	@ 0x64
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e356      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026a6:	4b53      	ldr	r3, [pc, #332]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0f0      	beq.n	8002694 <HAL_RCC_OscConfig+0xe4>
 80026b2:	e014      	b.n	80026de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b4:	f7fe fade 	bl	8000c74 <HAL_GetTick>
 80026b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026bc:	f7fe fada 	bl	8000c74 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b64      	cmp	r3, #100	@ 0x64
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e342      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026ce:	4b49      	ldr	r3, [pc, #292]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f0      	bne.n	80026bc <HAL_RCC_OscConfig+0x10c>
 80026da:	e000      	b.n	80026de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	f000 808c 	beq.w	8002804 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ec:	4b41      	ldr	r3, [pc, #260]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 80026ee:	691b      	ldr	r3, [r3, #16]
 80026f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026f4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026f6:	4b3f      	ldr	r3, [pc, #252]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 80026f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026fa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80026fc:	6a3b      	ldr	r3, [r7, #32]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d007      	beq.n	8002712 <HAL_RCC_OscConfig+0x162>
 8002702:	6a3b      	ldr	r3, [r7, #32]
 8002704:	2b18      	cmp	r3, #24
 8002706:	d137      	bne.n	8002778 <HAL_RCC_OscConfig+0x1c8>
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	f003 0303 	and.w	r3, r3, #3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d132      	bne.n	8002778 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002712:	4b38      	ldr	r3, [pc, #224]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0304 	and.w	r3, r3, #4
 800271a:	2b00      	cmp	r3, #0
 800271c:	d005      	beq.n	800272a <HAL_RCC_OscConfig+0x17a>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e314      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800272a:	4b32      	ldr	r3, [pc, #200]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f023 0219 	bic.w	r2, r3, #25
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	492f      	ldr	r1, [pc, #188]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002738:	4313      	orrs	r3, r2
 800273a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800273c:	f7fe fa9a 	bl	8000c74 <HAL_GetTick>
 8002740:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002742:	e008      	b.n	8002756 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002744:	f7fe fa96 	bl	8000c74 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b02      	cmp	r3, #2
 8002750:	d901      	bls.n	8002756 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e2fe      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002756:	4b27      	ldr	r3, [pc, #156]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0304 	and.w	r3, r3, #4
 800275e:	2b00      	cmp	r3, #0
 8002760:	d0f0      	beq.n	8002744 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002762:	4b24      	ldr	r3, [pc, #144]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	061b      	lsls	r3, r3, #24
 8002770:	4920      	ldr	r1, [pc, #128]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002772:	4313      	orrs	r3, r2
 8002774:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002776:	e045      	b.n	8002804 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d026      	beq.n	80027ce <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002780:	4b1c      	ldr	r3, [pc, #112]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f023 0219 	bic.w	r2, r3, #25
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	4919      	ldr	r1, [pc, #100]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 800278e:	4313      	orrs	r3, r2
 8002790:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002792:	f7fe fa6f 	bl	8000c74 <HAL_GetTick>
 8002796:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002798:	e008      	b.n	80027ac <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800279a:	f7fe fa6b 	bl	8000c74 <HAL_GetTick>
 800279e:	4602      	mov	r2, r0
 80027a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	2b02      	cmp	r3, #2
 80027a6:	d901      	bls.n	80027ac <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80027a8:	2303      	movs	r3, #3
 80027aa:	e2d3      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027ac:	4b11      	ldr	r3, [pc, #68]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0304 	and.w	r3, r3, #4
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d0f0      	beq.n	800279a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027b8:	4b0e      	ldr	r3, [pc, #56]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	691b      	ldr	r3, [r3, #16]
 80027c4:	061b      	lsls	r3, r3, #24
 80027c6:	490b      	ldr	r1, [pc, #44]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 80027c8:	4313      	orrs	r3, r2
 80027ca:	604b      	str	r3, [r1, #4]
 80027cc:	e01a      	b.n	8002804 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027ce:	4b09      	ldr	r3, [pc, #36]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a08      	ldr	r2, [pc, #32]	@ (80027f4 <HAL_RCC_OscConfig+0x244>)
 80027d4:	f023 0301 	bic.w	r3, r3, #1
 80027d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027da:	f7fe fa4b 	bl	8000c74 <HAL_GetTick>
 80027de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80027e0:	e00a      	b.n	80027f8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027e2:	f7fe fa47 	bl	8000c74 <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d903      	bls.n	80027f8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e2af      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
 80027f4:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80027f8:	4b96      	ldr	r3, [pc, #600]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0304 	and.w	r3, r3, #4
 8002800:	2b00      	cmp	r3, #0
 8002802:	d1ee      	bne.n	80027e2 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0310 	and.w	r3, r3, #16
 800280c:	2b00      	cmp	r3, #0
 800280e:	d06a      	beq.n	80028e6 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002810:	4b90      	ldr	r3, [pc, #576]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002818:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800281a:	4b8e      	ldr	r3, [pc, #568]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 800281c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	2b08      	cmp	r3, #8
 8002824:	d007      	beq.n	8002836 <HAL_RCC_OscConfig+0x286>
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	2b18      	cmp	r3, #24
 800282a:	d11b      	bne.n	8002864 <HAL_RCC_OscConfig+0x2b4>
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	f003 0303 	and.w	r3, r3, #3
 8002832:	2b01      	cmp	r3, #1
 8002834:	d116      	bne.n	8002864 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002836:	4b87      	ldr	r3, [pc, #540]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800283e:	2b00      	cmp	r3, #0
 8002840:	d005      	beq.n	800284e <HAL_RCC_OscConfig+0x29e>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	2b80      	cmp	r3, #128	@ 0x80
 8002848:	d001      	beq.n	800284e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e282      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800284e:	4b81      	ldr	r3, [pc, #516]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	061b      	lsls	r3, r3, #24
 800285c:	497d      	ldr	r1, [pc, #500]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 800285e:	4313      	orrs	r3, r2
 8002860:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002862:	e040      	b.n	80028e6 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	69db      	ldr	r3, [r3, #28]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d023      	beq.n	80028b4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800286c:	4b79      	ldr	r3, [pc, #484]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a78      	ldr	r2, [pc, #480]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002878:	f7fe f9fc 	bl	8000c74 <HAL_GetTick>
 800287c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002880:	f7fe f9f8 	bl	8000c74 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e260      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002892:	4b70      	ldr	r3, [pc, #448]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0f0      	beq.n	8002880 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800289e:	4b6d      	ldr	r3, [pc, #436]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a1b      	ldr	r3, [r3, #32]
 80028aa:	061b      	lsls	r3, r3, #24
 80028ac:	4969      	ldr	r1, [pc, #420]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	60cb      	str	r3, [r1, #12]
 80028b2:	e018      	b.n	80028e6 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80028b4:	4b67      	ldr	r3, [pc, #412]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a66      	ldr	r2, [pc, #408]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 80028ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80028be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c0:	f7fe f9d8 	bl	8000c74 <HAL_GetTick>
 80028c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80028c8:	f7fe f9d4 	bl	8000c74 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e23c      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80028da:	4b5e      	ldr	r3, [pc, #376]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0308 	and.w	r3, r3, #8
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d036      	beq.n	8002960 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d019      	beq.n	800292e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028fa:	4b56      	ldr	r3, [pc, #344]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 80028fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028fe:	4a55      	ldr	r2, [pc, #340]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002900:	f043 0301 	orr.w	r3, r3, #1
 8002904:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002906:	f7fe f9b5 	bl	8000c74 <HAL_GetTick>
 800290a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800290c:	e008      	b.n	8002920 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800290e:	f7fe f9b1 	bl	8000c74 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	2b02      	cmp	r3, #2
 800291a:	d901      	bls.n	8002920 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e219      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002920:	4b4c      	ldr	r3, [pc, #304]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002922:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002924:	f003 0302 	and.w	r3, r3, #2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d0f0      	beq.n	800290e <HAL_RCC_OscConfig+0x35e>
 800292c:	e018      	b.n	8002960 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800292e:	4b49      	ldr	r3, [pc, #292]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002930:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002932:	4a48      	ldr	r2, [pc, #288]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002934:	f023 0301 	bic.w	r3, r3, #1
 8002938:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800293a:	f7fe f99b 	bl	8000c74 <HAL_GetTick>
 800293e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002940:	e008      	b.n	8002954 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002942:	f7fe f997 	bl	8000c74 <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	2b02      	cmp	r3, #2
 800294e:	d901      	bls.n	8002954 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e1ff      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002954:	4b3f      	ldr	r3, [pc, #252]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002956:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002958:	f003 0302 	and.w	r3, r3, #2
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1f0      	bne.n	8002942 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0320 	and.w	r3, r3, #32
 8002968:	2b00      	cmp	r3, #0
 800296a:	d036      	beq.n	80029da <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d019      	beq.n	80029a8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002974:	4b37      	ldr	r3, [pc, #220]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a36      	ldr	r2, [pc, #216]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 800297a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800297e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002980:	f7fe f978 	bl	8000c74 <HAL_GetTick>
 8002984:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002986:	e008      	b.n	800299a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002988:	f7fe f974 	bl	8000c74 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e1dc      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800299a:	4b2e      	ldr	r3, [pc, #184]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d0f0      	beq.n	8002988 <HAL_RCC_OscConfig+0x3d8>
 80029a6:	e018      	b.n	80029da <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80029a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a29      	ldr	r2, [pc, #164]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 80029ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80029b2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80029b4:	f7fe f95e 	bl	8000c74 <HAL_GetTick>
 80029b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80029ba:	e008      	b.n	80029ce <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029bc:	f7fe f95a 	bl	8000c74 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e1c2      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80029ce:	4b21      	ldr	r3, [pc, #132]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1f0      	bne.n	80029bc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0304 	and.w	r3, r3, #4
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	f000 8086 	beq.w	8002af4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80029e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002a58 <HAL_RCC_OscConfig+0x4a8>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a1a      	ldr	r2, [pc, #104]	@ (8002a58 <HAL_RCC_OscConfig+0x4a8>)
 80029ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029f4:	f7fe f93e 	bl	8000c74 <HAL_GetTick>
 80029f8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029fc:	f7fe f93a 	bl	8000c74 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b64      	cmp	r3, #100	@ 0x64
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e1a2      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a0e:	4b12      	ldr	r3, [pc, #72]	@ (8002a58 <HAL_RCC_OscConfig+0x4a8>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0f0      	beq.n	80029fc <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d106      	bne.n	8002a30 <HAL_RCC_OscConfig+0x480>
 8002a22:	4b0c      	ldr	r3, [pc, #48]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a26:	4a0b      	ldr	r2, [pc, #44]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002a28:	f043 0301 	orr.w	r3, r3, #1
 8002a2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a2e:	e032      	b.n	8002a96 <HAL_RCC_OscConfig+0x4e6>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d111      	bne.n	8002a5c <HAL_RCC_OscConfig+0x4ac>
 8002a38:	4b06      	ldr	r3, [pc, #24]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a3c:	4a05      	ldr	r2, [pc, #20]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002a3e:	f023 0301 	bic.w	r3, r3, #1
 8002a42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a44:	4b03      	ldr	r3, [pc, #12]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a48:	4a02      	ldr	r2, [pc, #8]	@ (8002a54 <HAL_RCC_OscConfig+0x4a4>)
 8002a4a:	f023 0304 	bic.w	r3, r3, #4
 8002a4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a50:	e021      	b.n	8002a96 <HAL_RCC_OscConfig+0x4e6>
 8002a52:	bf00      	nop
 8002a54:	58024400 	.word	0x58024400
 8002a58:	58024800 	.word	0x58024800
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	2b05      	cmp	r3, #5
 8002a62:	d10c      	bne.n	8002a7e <HAL_RCC_OscConfig+0x4ce>
 8002a64:	4b83      	ldr	r3, [pc, #524]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a68:	4a82      	ldr	r2, [pc, #520]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002a6a:	f043 0304 	orr.w	r3, r3, #4
 8002a6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a70:	4b80      	ldr	r3, [pc, #512]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002a72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a74:	4a7f      	ldr	r2, [pc, #508]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002a76:	f043 0301 	orr.w	r3, r3, #1
 8002a7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a7c:	e00b      	b.n	8002a96 <HAL_RCC_OscConfig+0x4e6>
 8002a7e:	4b7d      	ldr	r3, [pc, #500]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a82:	4a7c      	ldr	r2, [pc, #496]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002a84:	f023 0301 	bic.w	r3, r3, #1
 8002a88:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a8a:	4b7a      	ldr	r3, [pc, #488]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a8e:	4a79      	ldr	r2, [pc, #484]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002a90:	f023 0304 	bic.w	r3, r3, #4
 8002a94:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d015      	beq.n	8002aca <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a9e:	f7fe f8e9 	bl	8000c74 <HAL_GetTick>
 8002aa2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002aa4:	e00a      	b.n	8002abc <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aa6:	f7fe f8e5 	bl	8000c74 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d901      	bls.n	8002abc <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e14b      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002abc:	4b6d      	ldr	r3, [pc, #436]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002abe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac0:	f003 0302 	and.w	r3, r3, #2
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d0ee      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x4f6>
 8002ac8:	e014      	b.n	8002af4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aca:	f7fe f8d3 	bl	8000c74 <HAL_GetTick>
 8002ace:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002ad0:	e00a      	b.n	8002ae8 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad2:	f7fe f8cf 	bl	8000c74 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d901      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e135      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002ae8:	4b62      	ldr	r3, [pc, #392]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002aea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1ee      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 812a 	beq.w	8002d52 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002afe:	4b5d      	ldr	r3, [pc, #372]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b06:	2b18      	cmp	r3, #24
 8002b08:	f000 80ba 	beq.w	8002c80 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	f040 8095 	bne.w	8002c40 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b16:	4b57      	ldr	r3, [pc, #348]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a56      	ldr	r2, [pc, #344]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002b1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b22:	f7fe f8a7 	bl	8000c74 <HAL_GetTick>
 8002b26:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b28:	e008      	b.n	8002b3c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b2a:	f7fe f8a3 	bl	8000c74 <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d901      	bls.n	8002b3c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e10b      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b3c:	4b4d      	ldr	r3, [pc, #308]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1f0      	bne.n	8002b2a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b48:	4b4a      	ldr	r3, [pc, #296]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002b4a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b4c:	4b4a      	ldr	r3, [pc, #296]	@ (8002c78 <HAL_RCC_OscConfig+0x6c8>)
 8002b4e:	4013      	ands	r3, r2
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002b58:	0112      	lsls	r2, r2, #4
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	4945      	ldr	r1, [pc, #276]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	628b      	str	r3, [r1, #40]	@ 0x28
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b66:	3b01      	subs	r3, #1
 8002b68:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b70:	3b01      	subs	r3, #1
 8002b72:	025b      	lsls	r3, r3, #9
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	431a      	orrs	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b7c:	3b01      	subs	r3, #1
 8002b7e:	041b      	lsls	r3, r3, #16
 8002b80:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002b84:	431a      	orrs	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	061b      	lsls	r3, r3, #24
 8002b8e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002b92:	4938      	ldr	r1, [pc, #224]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002b94:	4313      	orrs	r3, r2
 8002b96:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002b98:	4b36      	ldr	r3, [pc, #216]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b9c:	4a35      	ldr	r2, [pc, #212]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002b9e:	f023 0301 	bic.w	r3, r3, #1
 8002ba2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002ba4:	4b33      	ldr	r3, [pc, #204]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002ba6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ba8:	4b34      	ldr	r3, [pc, #208]	@ (8002c7c <HAL_RCC_OscConfig+0x6cc>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002bb0:	00d2      	lsls	r2, r2, #3
 8002bb2:	4930      	ldr	r1, [pc, #192]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002bb8:	4b2e      	ldr	r3, [pc, #184]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bbc:	f023 020c 	bic.w	r2, r3, #12
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc4:	492b      	ldr	r1, [pc, #172]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002bca:	4b2a      	ldr	r3, [pc, #168]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bce:	f023 0202 	bic.w	r2, r3, #2
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd6:	4927      	ldr	r1, [pc, #156]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002bdc:	4b25      	ldr	r3, [pc, #148]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be0:	4a24      	ldr	r2, [pc, #144]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002be2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002be6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002be8:	4b22      	ldr	r3, [pc, #136]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bec:	4a21      	ldr	r2, [pc, #132]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002bee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002bf4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bf8:	4a1e      	ldr	r2, [pc, #120]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002bfa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002c00:	4b1c      	ldr	r3, [pc, #112]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c04:	4a1b      	ldr	r2, [pc, #108]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002c06:	f043 0301 	orr.w	r3, r3, #1
 8002c0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c0c:	4b19      	ldr	r3, [pc, #100]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a18      	ldr	r2, [pc, #96]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002c12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c18:	f7fe f82c 	bl	8000c74 <HAL_GetTick>
 8002c1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c20:	f7fe f828 	bl	8000c74 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e090      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c32:	4b10      	ldr	r3, [pc, #64]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d0f0      	beq.n	8002c20 <HAL_RCC_OscConfig+0x670>
 8002c3e:	e088      	b.n	8002d52 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c40:	4b0c      	ldr	r3, [pc, #48]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a0b      	ldr	r2, [pc, #44]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002c46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c4c:	f7fe f812 	bl	8000c74 <HAL_GetTick>
 8002c50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c52:	e008      	b.n	8002c66 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c54:	f7fe f80e 	bl	8000c74 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d901      	bls.n	8002c66 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e076      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c66:	4b03      	ldr	r3, [pc, #12]	@ (8002c74 <HAL_RCC_OscConfig+0x6c4>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1f0      	bne.n	8002c54 <HAL_RCC_OscConfig+0x6a4>
 8002c72:	e06e      	b.n	8002d52 <HAL_RCC_OscConfig+0x7a2>
 8002c74:	58024400 	.word	0x58024400
 8002c78:	fffffc0c 	.word	0xfffffc0c
 8002c7c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002c80:	4b36      	ldr	r3, [pc, #216]	@ (8002d5c <HAL_RCC_OscConfig+0x7ac>)
 8002c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c84:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002c86:	4b35      	ldr	r3, [pc, #212]	@ (8002d5c <HAL_RCC_OscConfig+0x7ac>)
 8002c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d031      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	f003 0203 	and.w	r2, r3, #3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d12a      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	091b      	lsrs	r3, r3, #4
 8002ca6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d122      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cbc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d11a      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	0a5b      	lsrs	r3, r3, #9
 8002cc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cce:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d111      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	0c1b      	lsrs	r3, r3, #16
 8002cd8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ce0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d108      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	0e1b      	lsrs	r3, r3, #24
 8002cea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cf2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d001      	beq.n	8002cfc <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e02b      	b.n	8002d54 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002cfc:	4b17      	ldr	r3, [pc, #92]	@ (8002d5c <HAL_RCC_OscConfig+0x7ac>)
 8002cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d00:	08db      	lsrs	r3, r3, #3
 8002d02:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002d06:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d0c:	693a      	ldr	r2, [r7, #16]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d01f      	beq.n	8002d52 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002d12:	4b12      	ldr	r3, [pc, #72]	@ (8002d5c <HAL_RCC_OscConfig+0x7ac>)
 8002d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d16:	4a11      	ldr	r2, [pc, #68]	@ (8002d5c <HAL_RCC_OscConfig+0x7ac>)
 8002d18:	f023 0301 	bic.w	r3, r3, #1
 8002d1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d1e:	f7fd ffa9 	bl	8000c74 <HAL_GetTick>
 8002d22:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002d24:	bf00      	nop
 8002d26:	f7fd ffa5 	bl	8000c74 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d0f9      	beq.n	8002d26 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002d32:	4b0a      	ldr	r3, [pc, #40]	@ (8002d5c <HAL_RCC_OscConfig+0x7ac>)
 8002d34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d36:	4b0a      	ldr	r3, [pc, #40]	@ (8002d60 <HAL_RCC_OscConfig+0x7b0>)
 8002d38:	4013      	ands	r3, r2
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d3e:	00d2      	lsls	r2, r2, #3
 8002d40:	4906      	ldr	r1, [pc, #24]	@ (8002d5c <HAL_RCC_OscConfig+0x7ac>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002d46:	4b05      	ldr	r3, [pc, #20]	@ (8002d5c <HAL_RCC_OscConfig+0x7ac>)
 8002d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4a:	4a04      	ldr	r2, [pc, #16]	@ (8002d5c <HAL_RCC_OscConfig+0x7ac>)
 8002d4c:	f043 0301 	orr.w	r3, r3, #1
 8002d50:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3730      	adds	r7, #48	@ 0x30
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	58024400 	.word	0x58024400
 8002d60:	ffff0007 	.word	0xffff0007

08002d64 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d101      	bne.n	8002d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e19c      	b.n	80030b2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d78:	4b8a      	ldr	r3, [pc, #552]	@ (8002fa4 <HAL_RCC_ClockConfig+0x240>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 030f 	and.w	r3, r3, #15
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d910      	bls.n	8002da8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d86:	4b87      	ldr	r3, [pc, #540]	@ (8002fa4 <HAL_RCC_ClockConfig+0x240>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f023 020f 	bic.w	r2, r3, #15
 8002d8e:	4985      	ldr	r1, [pc, #532]	@ (8002fa4 <HAL_RCC_ClockConfig+0x240>)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d96:	4b83      	ldr	r3, [pc, #524]	@ (8002fa4 <HAL_RCC_ClockConfig+0x240>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 030f 	and.w	r3, r3, #15
 8002d9e:	683a      	ldr	r2, [r7, #0]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d001      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e184      	b.n	80030b2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0304 	and.w	r3, r3, #4
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d010      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	691a      	ldr	r2, [r3, #16]
 8002db8:	4b7b      	ldr	r3, [pc, #492]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d908      	bls.n	8002dd6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002dc4:	4b78      	ldr	r3, [pc, #480]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	4975      	ldr	r1, [pc, #468]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d010      	beq.n	8002e04 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	695a      	ldr	r2, [r3, #20]
 8002de6:	4b70      	ldr	r3, [pc, #448]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002de8:	69db      	ldr	r3, [r3, #28]
 8002dea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d908      	bls.n	8002e04 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002df2:	4b6d      	ldr	r3, [pc, #436]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002df4:	69db      	ldr	r3, [r3, #28]
 8002df6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	496a      	ldr	r1, [pc, #424]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0310 	and.w	r3, r3, #16
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d010      	beq.n	8002e32 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	699a      	ldr	r2, [r3, #24]
 8002e14:	4b64      	ldr	r3, [pc, #400]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002e16:	69db      	ldr	r3, [r3, #28]
 8002e18:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d908      	bls.n	8002e32 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002e20:	4b61      	ldr	r3, [pc, #388]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002e22:	69db      	ldr	r3, [r3, #28]
 8002e24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	495e      	ldr	r1, [pc, #376]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0320 	and.w	r3, r3, #32
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d010      	beq.n	8002e60 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	69da      	ldr	r2, [r3, #28]
 8002e42:	4b59      	ldr	r3, [pc, #356]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002e44:	6a1b      	ldr	r3, [r3, #32]
 8002e46:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d908      	bls.n	8002e60 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002e4e:	4b56      	ldr	r3, [pc, #344]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002e50:	6a1b      	ldr	r3, [r3, #32]
 8002e52:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	4953      	ldr	r1, [pc, #332]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0302 	and.w	r3, r3, #2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d010      	beq.n	8002e8e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	68da      	ldr	r2, [r3, #12]
 8002e70:	4b4d      	ldr	r3, [pc, #308]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	f003 030f 	and.w	r3, r3, #15
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d908      	bls.n	8002e8e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e7c:	4b4a      	ldr	r3, [pc, #296]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	f023 020f 	bic.w	r2, r3, #15
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	4947      	ldr	r1, [pc, #284]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d055      	beq.n	8002f46 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002e9a:	4b43      	ldr	r3, [pc, #268]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	4940      	ldr	r1, [pc, #256]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	2b02      	cmp	r3, #2
 8002eb2:	d107      	bne.n	8002ec4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002eb4:	4b3c      	ldr	r3, [pc, #240]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d121      	bne.n	8002f04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e0f6      	b.n	80030b2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	2b03      	cmp	r3, #3
 8002eca:	d107      	bne.n	8002edc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ecc:	4b36      	ldr	r3, [pc, #216]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d115      	bne.n	8002f04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e0ea      	b.n	80030b2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d107      	bne.n	8002ef4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002ee4:	4b30      	ldr	r3, [pc, #192]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d109      	bne.n	8002f04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e0de      	b.n	80030b2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ef4:	4b2c      	ldr	r3, [pc, #176]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0304 	and.w	r3, r3, #4
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d101      	bne.n	8002f04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e0d6      	b.n	80030b2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f04:	4b28      	ldr	r3, [pc, #160]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	f023 0207 	bic.w	r2, r3, #7
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	4925      	ldr	r1, [pc, #148]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002f12:	4313      	orrs	r3, r2
 8002f14:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f16:	f7fd fead 	bl	8000c74 <HAL_GetTick>
 8002f1a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f1c:	e00a      	b.n	8002f34 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f1e:	f7fd fea9 	bl	8000c74 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d901      	bls.n	8002f34 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e0be      	b.n	80030b2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f34:	4b1c      	ldr	r3, [pc, #112]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002f36:	691b      	ldr	r3, [r3, #16]
 8002f38:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	00db      	lsls	r3, r3, #3
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d1eb      	bne.n	8002f1e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d010      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	68da      	ldr	r2, [r3, #12]
 8002f56:	4b14      	ldr	r3, [pc, #80]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002f58:	699b      	ldr	r3, [r3, #24]
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d208      	bcs.n	8002f74 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f62:	4b11      	ldr	r3, [pc, #68]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	f023 020f 	bic.w	r2, r3, #15
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	490e      	ldr	r1, [pc, #56]	@ (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f74:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa4 <HAL_RCC_ClockConfig+0x240>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 030f 	and.w	r3, r3, #15
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d214      	bcs.n	8002fac <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f82:	4b08      	ldr	r3, [pc, #32]	@ (8002fa4 <HAL_RCC_ClockConfig+0x240>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f023 020f 	bic.w	r2, r3, #15
 8002f8a:	4906      	ldr	r1, [pc, #24]	@ (8002fa4 <HAL_RCC_ClockConfig+0x240>)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f92:	4b04      	ldr	r3, [pc, #16]	@ (8002fa4 <HAL_RCC_ClockConfig+0x240>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 030f 	and.w	r3, r3, #15
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d005      	beq.n	8002fac <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e086      	b.n	80030b2 <HAL_RCC_ClockConfig+0x34e>
 8002fa4:	52002000 	.word	0x52002000
 8002fa8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d010      	beq.n	8002fda <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	691a      	ldr	r2, [r3, #16]
 8002fbc:	4b3f      	ldr	r3, [pc, #252]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d208      	bcs.n	8002fda <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002fc8:	4b3c      	ldr	r3, [pc, #240]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 8002fca:	699b      	ldr	r3, [r3, #24]
 8002fcc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	4939      	ldr	r1, [pc, #228]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0308 	and.w	r3, r3, #8
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d010      	beq.n	8003008 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	695a      	ldr	r2, [r3, #20]
 8002fea:	4b34      	ldr	r3, [pc, #208]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d208      	bcs.n	8003008 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002ff6:	4b31      	ldr	r3, [pc, #196]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	492e      	ldr	r1, [pc, #184]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 8003004:	4313      	orrs	r3, r2
 8003006:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0310 	and.w	r3, r3, #16
 8003010:	2b00      	cmp	r3, #0
 8003012:	d010      	beq.n	8003036 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	699a      	ldr	r2, [r3, #24]
 8003018:	4b28      	ldr	r3, [pc, #160]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 800301a:	69db      	ldr	r3, [r3, #28]
 800301c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003020:	429a      	cmp	r2, r3
 8003022:	d208      	bcs.n	8003036 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003024:	4b25      	ldr	r3, [pc, #148]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 8003026:	69db      	ldr	r3, [r3, #28]
 8003028:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	4922      	ldr	r1, [pc, #136]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 8003032:	4313      	orrs	r3, r2
 8003034:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0320 	and.w	r3, r3, #32
 800303e:	2b00      	cmp	r3, #0
 8003040:	d010      	beq.n	8003064 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	69da      	ldr	r2, [r3, #28]
 8003046:	4b1d      	ldr	r3, [pc, #116]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800304e:	429a      	cmp	r2, r3
 8003050:	d208      	bcs.n	8003064 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003052:	4b1a      	ldr	r3, [pc, #104]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 8003054:	6a1b      	ldr	r3, [r3, #32]
 8003056:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	4917      	ldr	r1, [pc, #92]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 8003060:	4313      	orrs	r3, r2
 8003062:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003064:	f000 f834 	bl	80030d0 <HAL_RCC_GetSysClockFreq>
 8003068:	4602      	mov	r2, r0
 800306a:	4b14      	ldr	r3, [pc, #80]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 800306c:	699b      	ldr	r3, [r3, #24]
 800306e:	0a1b      	lsrs	r3, r3, #8
 8003070:	f003 030f 	and.w	r3, r3, #15
 8003074:	4912      	ldr	r1, [pc, #72]	@ (80030c0 <HAL_RCC_ClockConfig+0x35c>)
 8003076:	5ccb      	ldrb	r3, [r1, r3]
 8003078:	f003 031f 	and.w	r3, r3, #31
 800307c:	fa22 f303 	lsr.w	r3, r2, r3
 8003080:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003082:	4b0e      	ldr	r3, [pc, #56]	@ (80030bc <HAL_RCC_ClockConfig+0x358>)
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	f003 030f 	and.w	r3, r3, #15
 800308a:	4a0d      	ldr	r2, [pc, #52]	@ (80030c0 <HAL_RCC_ClockConfig+0x35c>)
 800308c:	5cd3      	ldrb	r3, [r2, r3]
 800308e:	f003 031f 	and.w	r3, r3, #31
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	fa22 f303 	lsr.w	r3, r2, r3
 8003098:	4a0a      	ldr	r2, [pc, #40]	@ (80030c4 <HAL_RCC_ClockConfig+0x360>)
 800309a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800309c:	4a0a      	ldr	r2, [pc, #40]	@ (80030c8 <HAL_RCC_ClockConfig+0x364>)
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80030a2:	4b0a      	ldr	r3, [pc, #40]	@ (80030cc <HAL_RCC_ClockConfig+0x368>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7fd fd9a 	bl	8000be0 <HAL_InitTick>
 80030ac:	4603      	mov	r3, r0
 80030ae:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80030b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	58024400 	.word	0x58024400
 80030c0:	08004aa4 	.word	0x08004aa4
 80030c4:	24000004 	.word	0x24000004
 80030c8:	24000000 	.word	0x24000000
 80030cc:	24000008 	.word	0x24000008

080030d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b089      	sub	sp, #36	@ 0x24
 80030d4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030d6:	4bb3      	ldr	r3, [pc, #716]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80030de:	2b18      	cmp	r3, #24
 80030e0:	f200 8155 	bhi.w	800338e <HAL_RCC_GetSysClockFreq+0x2be>
 80030e4:	a201      	add	r2, pc, #4	@ (adr r2, 80030ec <HAL_RCC_GetSysClockFreq+0x1c>)
 80030e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ea:	bf00      	nop
 80030ec:	08003151 	.word	0x08003151
 80030f0:	0800338f 	.word	0x0800338f
 80030f4:	0800338f 	.word	0x0800338f
 80030f8:	0800338f 	.word	0x0800338f
 80030fc:	0800338f 	.word	0x0800338f
 8003100:	0800338f 	.word	0x0800338f
 8003104:	0800338f 	.word	0x0800338f
 8003108:	0800338f 	.word	0x0800338f
 800310c:	08003177 	.word	0x08003177
 8003110:	0800338f 	.word	0x0800338f
 8003114:	0800338f 	.word	0x0800338f
 8003118:	0800338f 	.word	0x0800338f
 800311c:	0800338f 	.word	0x0800338f
 8003120:	0800338f 	.word	0x0800338f
 8003124:	0800338f 	.word	0x0800338f
 8003128:	0800338f 	.word	0x0800338f
 800312c:	0800317d 	.word	0x0800317d
 8003130:	0800338f 	.word	0x0800338f
 8003134:	0800338f 	.word	0x0800338f
 8003138:	0800338f 	.word	0x0800338f
 800313c:	0800338f 	.word	0x0800338f
 8003140:	0800338f 	.word	0x0800338f
 8003144:	0800338f 	.word	0x0800338f
 8003148:	0800338f 	.word	0x0800338f
 800314c:	08003183 	.word	0x08003183
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003150:	4b94      	ldr	r3, [pc, #592]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0320 	and.w	r3, r3, #32
 8003158:	2b00      	cmp	r3, #0
 800315a:	d009      	beq.n	8003170 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800315c:	4b91      	ldr	r3, [pc, #580]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	08db      	lsrs	r3, r3, #3
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	4a90      	ldr	r2, [pc, #576]	@ (80033a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003168:	fa22 f303 	lsr.w	r3, r2, r3
 800316c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800316e:	e111      	b.n	8003394 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003170:	4b8d      	ldr	r3, [pc, #564]	@ (80033a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003172:	61bb      	str	r3, [r7, #24]
      break;
 8003174:	e10e      	b.n	8003394 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003176:	4b8d      	ldr	r3, [pc, #564]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003178:	61bb      	str	r3, [r7, #24]
      break;
 800317a:	e10b      	b.n	8003394 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800317c:	4b8c      	ldr	r3, [pc, #560]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800317e:	61bb      	str	r3, [r7, #24]
      break;
 8003180:	e108      	b.n	8003394 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003182:	4b88      	ldr	r3, [pc, #544]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003186:	f003 0303 	and.w	r3, r3, #3
 800318a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800318c:	4b85      	ldr	r3, [pc, #532]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800318e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003190:	091b      	lsrs	r3, r3, #4
 8003192:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003196:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003198:	4b82      	ldr	r3, [pc, #520]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800319a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80031a2:	4b80      	ldr	r3, [pc, #512]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031a6:	08db      	lsrs	r3, r3, #3
 80031a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80031ac:	68fa      	ldr	r2, [r7, #12]
 80031ae:	fb02 f303 	mul.w	r3, r2, r3
 80031b2:	ee07 3a90 	vmov	s15, r3
 80031b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031ba:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 80e1 	beq.w	8003388 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	f000 8083 	beq.w	80032d4 <HAL_RCC_GetSysClockFreq+0x204>
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	f200 80a1 	bhi.w	8003318 <HAL_RCC_GetSysClockFreq+0x248>
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d003      	beq.n	80031e4 <HAL_RCC_GetSysClockFreq+0x114>
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d056      	beq.n	8003290 <HAL_RCC_GetSysClockFreq+0x1c0>
 80031e2:	e099      	b.n	8003318 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80031e4:	4b6f      	ldr	r3, [pc, #444]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0320 	and.w	r3, r3, #32
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d02d      	beq.n	800324c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80031f0:	4b6c      	ldr	r3, [pc, #432]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	08db      	lsrs	r3, r3, #3
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	4a6b      	ldr	r2, [pc, #428]	@ (80033a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80031fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003200:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	ee07 3a90 	vmov	s15, r3
 8003208:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	ee07 3a90 	vmov	s15, r3
 8003212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800321a:	4b62      	ldr	r3, [pc, #392]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800321c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003222:	ee07 3a90 	vmov	s15, r3
 8003226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800322a:	ed97 6a02 	vldr	s12, [r7, #8]
 800322e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80033b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800323a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800323e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003246:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800324a:	e087      	b.n	800335c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	ee07 3a90 	vmov	s15, r3
 8003252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003256:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80033b8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800325a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800325e:	4b51      	ldr	r3, [pc, #324]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003266:	ee07 3a90 	vmov	s15, r3
 800326a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800326e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003272:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80033b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800327a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800327e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800328a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800328e:	e065      	b.n	800335c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	ee07 3a90 	vmov	s15, r3
 8003296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800329a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80033bc <HAL_RCC_GetSysClockFreq+0x2ec>
 800329e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032a2:	4b40      	ldr	r3, [pc, #256]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032aa:	ee07 3a90 	vmov	s15, r3
 80032ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80032b6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80033b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80032ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032d2:	e043      	b.n	800335c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	ee07 3a90 	vmov	s15, r3
 80032da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032de:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80033c0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80032e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032e6:	4b2f      	ldr	r3, [pc, #188]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ee:	ee07 3a90 	vmov	s15, r3
 80032f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80032fa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80033b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80032fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003302:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003306:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800330a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800330e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003312:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003316:	e021      	b.n	800335c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	ee07 3a90 	vmov	s15, r3
 800331e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003322:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80033bc <HAL_RCC_GetSysClockFreq+0x2ec>
 8003326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800332a:	4b1e      	ldr	r3, [pc, #120]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003332:	ee07 3a90 	vmov	s15, r3
 8003336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800333a:	ed97 6a02 	vldr	s12, [r7, #8]
 800333e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80033b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800334a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800334e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003356:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800335a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800335c:	4b11      	ldr	r3, [pc, #68]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800335e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003360:	0a5b      	lsrs	r3, r3, #9
 8003362:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003366:	3301      	adds	r3, #1
 8003368:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	ee07 3a90 	vmov	s15, r3
 8003370:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003374:	edd7 6a07 	vldr	s13, [r7, #28]
 8003378:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800337c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003380:	ee17 3a90 	vmov	r3, s15
 8003384:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003386:	e005      	b.n	8003394 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003388:	2300      	movs	r3, #0
 800338a:	61bb      	str	r3, [r7, #24]
      break;
 800338c:	e002      	b.n	8003394 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800338e:	4b07      	ldr	r3, [pc, #28]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003390:	61bb      	str	r3, [r7, #24]
      break;
 8003392:	bf00      	nop
  }

  return sysclockfreq;
 8003394:	69bb      	ldr	r3, [r7, #24]
}
 8003396:	4618      	mov	r0, r3
 8003398:	3724      	adds	r7, #36	@ 0x24
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	58024400 	.word	0x58024400
 80033a8:	03d09000 	.word	0x03d09000
 80033ac:	003d0900 	.word	0x003d0900
 80033b0:	016e3600 	.word	0x016e3600
 80033b4:	46000000 	.word	0x46000000
 80033b8:	4c742400 	.word	0x4c742400
 80033bc:	4a742400 	.word	0x4a742400
 80033c0:	4bb71b00 	.word	0x4bb71b00

080033c4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033c8:	b0c6      	sub	sp, #280	@ 0x118
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033d0:	2300      	movs	r3, #0
 80033d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033d6:	2300      	movs	r3, #0
 80033d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80033dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80033e8:	2500      	movs	r5, #0
 80033ea:	ea54 0305 	orrs.w	r3, r4, r5
 80033ee:	d049      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80033f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80033fa:	d02f      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80033fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003400:	d828      	bhi.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003402:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003406:	d01a      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003408:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800340c:	d822      	bhi.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800340e:	2b00      	cmp	r3, #0
 8003410:	d003      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003412:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003416:	d007      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003418:	e01c      	b.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800341a:	4bab      	ldr	r3, [pc, #684]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800341c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341e:	4aaa      	ldr	r2, [pc, #680]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003420:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003424:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003426:	e01a      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003428:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800342c:	3308      	adds	r3, #8
 800342e:	2102      	movs	r1, #2
 8003430:	4618      	mov	r0, r3
 8003432:	f001 f967 	bl	8004704 <RCCEx_PLL2_Config>
 8003436:	4603      	mov	r3, r0
 8003438:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800343c:	e00f      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800343e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003442:	3328      	adds	r3, #40	@ 0x28
 8003444:	2102      	movs	r1, #2
 8003446:	4618      	mov	r0, r3
 8003448:	f001 fa0e 	bl	8004868 <RCCEx_PLL3_Config>
 800344c:	4603      	mov	r3, r0
 800344e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003452:	e004      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800345a:	e000      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800345c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800345e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003462:	2b00      	cmp	r3, #0
 8003464:	d10a      	bne.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003466:	4b98      	ldr	r3, [pc, #608]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003468:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800346a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800346e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003472:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003474:	4a94      	ldr	r2, [pc, #592]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003476:	430b      	orrs	r3, r1
 8003478:	6513      	str	r3, [r2, #80]	@ 0x50
 800347a:	e003      	b.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800347c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003480:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003490:	f04f 0900 	mov.w	r9, #0
 8003494:	ea58 0309 	orrs.w	r3, r8, r9
 8003498:	d047      	beq.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800349a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800349e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a0:	2b04      	cmp	r3, #4
 80034a2:	d82a      	bhi.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x136>
 80034a4:	a201      	add	r2, pc, #4	@ (adr r2, 80034ac <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80034a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034aa:	bf00      	nop
 80034ac:	080034c1 	.word	0x080034c1
 80034b0:	080034cf 	.word	0x080034cf
 80034b4:	080034e5 	.word	0x080034e5
 80034b8:	08003503 	.word	0x08003503
 80034bc:	08003503 	.word	0x08003503
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034c0:	4b81      	ldr	r3, [pc, #516]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80034c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c4:	4a80      	ldr	r2, [pc, #512]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80034c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034cc:	e01a      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034d2:	3308      	adds	r3, #8
 80034d4:	2100      	movs	r1, #0
 80034d6:	4618      	mov	r0, r3
 80034d8:	f001 f914 	bl	8004704 <RCCEx_PLL2_Config>
 80034dc:	4603      	mov	r3, r0
 80034de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034e2:	e00f      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034e8:	3328      	adds	r3, #40	@ 0x28
 80034ea:	2100      	movs	r1, #0
 80034ec:	4618      	mov	r0, r3
 80034ee:	f001 f9bb 	bl	8004868 <RCCEx_PLL3_Config>
 80034f2:	4603      	mov	r3, r0
 80034f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034f8:	e004      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003500:	e000      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003502:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003504:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003508:	2b00      	cmp	r3, #0
 800350a:	d10a      	bne.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800350c:	4b6e      	ldr	r3, [pc, #440]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800350e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003510:	f023 0107 	bic.w	r1, r3, #7
 8003514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800351a:	4a6b      	ldr	r2, [pc, #428]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800351c:	430b      	orrs	r3, r1
 800351e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003520:	e003      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003522:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003526:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800352a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800352e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003532:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8003536:	f04f 0b00 	mov.w	fp, #0
 800353a:	ea5a 030b 	orrs.w	r3, sl, fp
 800353e:	d05b      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003540:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003544:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003548:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800354c:	d03b      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800354e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003552:	d834      	bhi.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003554:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003558:	d037      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x206>
 800355a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800355e:	d82e      	bhi.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003560:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003564:	d033      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003566:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800356a:	d828      	bhi.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800356c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003570:	d01a      	beq.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8003572:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003576:	d822      	bhi.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003578:	2b00      	cmp	r3, #0
 800357a:	d003      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800357c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003580:	d007      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003582:	e01c      	b.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003584:	4b50      	ldr	r3, [pc, #320]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003588:	4a4f      	ldr	r2, [pc, #316]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800358a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800358e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003590:	e01e      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003592:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003596:	3308      	adds	r3, #8
 8003598:	2100      	movs	r1, #0
 800359a:	4618      	mov	r0, r3
 800359c:	f001 f8b2 	bl	8004704 <RCCEx_PLL2_Config>
 80035a0:	4603      	mov	r3, r0
 80035a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80035a6:	e013      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035ac:	3328      	adds	r3, #40	@ 0x28
 80035ae:	2100      	movs	r1, #0
 80035b0:	4618      	mov	r0, r3
 80035b2:	f001 f959 	bl	8004868 <RCCEx_PLL3_Config>
 80035b6:	4603      	mov	r3, r0
 80035b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035bc:	e008      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80035c4:	e004      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80035c6:	bf00      	nop
 80035c8:	e002      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80035ca:	bf00      	nop
 80035cc:	e000      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80035ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d10b      	bne.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80035d8:	4b3b      	ldr	r3, [pc, #236]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80035da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035dc:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80035e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80035e8:	4a37      	ldr	r2, [pc, #220]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80035ea:	430b      	orrs	r3, r1
 80035ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80035ee:	e003      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80035f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003600:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003604:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003608:	2300      	movs	r3, #0
 800360a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800360e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003612:	460b      	mov	r3, r1
 8003614:	4313      	orrs	r3, r2
 8003616:	d05d      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003618:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800361c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003620:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003624:	d03b      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8003626:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800362a:	d834      	bhi.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800362c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003630:	d037      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8003632:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003636:	d82e      	bhi.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003638:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800363c:	d033      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800363e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003642:	d828      	bhi.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003644:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003648:	d01a      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800364a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800364e:	d822      	bhi.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003650:	2b00      	cmp	r3, #0
 8003652:	d003      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003654:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003658:	d007      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800365a:	e01c      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800365c:	4b1a      	ldr	r3, [pc, #104]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800365e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003660:	4a19      	ldr	r2, [pc, #100]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003662:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003666:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003668:	e01e      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800366a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800366e:	3308      	adds	r3, #8
 8003670:	2100      	movs	r1, #0
 8003672:	4618      	mov	r0, r3
 8003674:	f001 f846 	bl	8004704 <RCCEx_PLL2_Config>
 8003678:	4603      	mov	r3, r0
 800367a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800367e:	e013      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003680:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003684:	3328      	adds	r3, #40	@ 0x28
 8003686:	2100      	movs	r1, #0
 8003688:	4618      	mov	r0, r3
 800368a:	f001 f8ed 	bl	8004868 <RCCEx_PLL3_Config>
 800368e:	4603      	mov	r3, r0
 8003690:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003694:	e008      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800369c:	e004      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800369e:	bf00      	nop
 80036a0:	e002      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80036a2:	bf00      	nop
 80036a4:	e000      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80036a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d10d      	bne.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80036b0:	4b05      	ldr	r3, [pc, #20]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80036b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80036b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036bc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80036c0:	4a01      	ldr	r2, [pc, #4]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80036c2:	430b      	orrs	r3, r1
 80036c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80036c6:	e005      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80036c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80036d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80036d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036dc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80036e0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80036e4:	2300      	movs	r3, #0
 80036e6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80036ea:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80036ee:	460b      	mov	r3, r1
 80036f0:	4313      	orrs	r3, r2
 80036f2:	d03a      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80036f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036fa:	2b30      	cmp	r3, #48	@ 0x30
 80036fc:	d01f      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80036fe:	2b30      	cmp	r3, #48	@ 0x30
 8003700:	d819      	bhi.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003702:	2b20      	cmp	r3, #32
 8003704:	d00c      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003706:	2b20      	cmp	r3, #32
 8003708:	d815      	bhi.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800370a:	2b00      	cmp	r3, #0
 800370c:	d019      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800370e:	2b10      	cmp	r3, #16
 8003710:	d111      	bne.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003712:	4baa      	ldr	r3, [pc, #680]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003716:	4aa9      	ldr	r2, [pc, #676]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003718:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800371c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800371e:	e011      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003720:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003724:	3308      	adds	r3, #8
 8003726:	2102      	movs	r1, #2
 8003728:	4618      	mov	r0, r3
 800372a:	f000 ffeb 	bl	8004704 <RCCEx_PLL2_Config>
 800372e:	4603      	mov	r3, r0
 8003730:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003734:	e006      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800373c:	e002      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800373e:	bf00      	nop
 8003740:	e000      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003742:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003744:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10a      	bne.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800374c:	4b9b      	ldr	r3, [pc, #620]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800374e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003750:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003754:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800375a:	4a98      	ldr	r2, [pc, #608]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800375c:	430b      	orrs	r3, r1
 800375e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003760:	e003      	b.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003762:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003766:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800376a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800376e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003772:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003776:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800377a:	2300      	movs	r3, #0
 800377c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003780:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003784:	460b      	mov	r3, r1
 8003786:	4313      	orrs	r3, r2
 8003788:	d051      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800378a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800378e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003790:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003794:	d035      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8003796:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800379a:	d82e      	bhi.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 800379c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80037a0:	d031      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x442>
 80037a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80037a6:	d828      	bhi.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 80037a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ac:	d01a      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80037ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037b2:	d822      	bhi.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d003      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80037b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037bc:	d007      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80037be:	e01c      	b.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037c0:	4b7e      	ldr	r3, [pc, #504]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80037c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c4:	4a7d      	ldr	r2, [pc, #500]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80037c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80037cc:	e01c      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037d2:	3308      	adds	r3, #8
 80037d4:	2100      	movs	r1, #0
 80037d6:	4618      	mov	r0, r3
 80037d8:	f000 ff94 	bl	8004704 <RCCEx_PLL2_Config>
 80037dc:	4603      	mov	r3, r0
 80037de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80037e2:	e011      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037e8:	3328      	adds	r3, #40	@ 0x28
 80037ea:	2100      	movs	r1, #0
 80037ec:	4618      	mov	r0, r3
 80037ee:	f001 f83b 	bl	8004868 <RCCEx_PLL3_Config>
 80037f2:	4603      	mov	r3, r0
 80037f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80037f8:	e006      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003800:	e002      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8003802:	bf00      	nop
 8003804:	e000      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8003806:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003808:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800380c:	2b00      	cmp	r3, #0
 800380e:	d10a      	bne.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003810:	4b6a      	ldr	r3, [pc, #424]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003812:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003814:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003818:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800381c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800381e:	4a67      	ldr	r2, [pc, #412]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003820:	430b      	orrs	r3, r1
 8003822:	6513      	str	r3, [r2, #80]	@ 0x50
 8003824:	e003      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003826:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800382a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800382e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003836:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800383a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800383e:	2300      	movs	r3, #0
 8003840:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003844:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003848:	460b      	mov	r3, r1
 800384a:	4313      	orrs	r3, r2
 800384c:	d053      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800384e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003852:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003854:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003858:	d033      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800385a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800385e:	d82c      	bhi.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003860:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003864:	d02f      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8003866:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800386a:	d826      	bhi.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800386c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003870:	d02b      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x506>
 8003872:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003876:	d820      	bhi.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003878:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800387c:	d012      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800387e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003882:	d81a      	bhi.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003884:	2b00      	cmp	r3, #0
 8003886:	d022      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8003888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800388c:	d115      	bne.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800388e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003892:	3308      	adds	r3, #8
 8003894:	2101      	movs	r1, #1
 8003896:	4618      	mov	r0, r3
 8003898:	f000 ff34 	bl	8004704 <RCCEx_PLL2_Config>
 800389c:	4603      	mov	r3, r0
 800389e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80038a2:	e015      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80038a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038a8:	3328      	adds	r3, #40	@ 0x28
 80038aa:	2101      	movs	r1, #1
 80038ac:	4618      	mov	r0, r3
 80038ae:	f000 ffdb 	bl	8004868 <RCCEx_PLL3_Config>
 80038b2:	4603      	mov	r3, r0
 80038b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80038b8:	e00a      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80038c0:	e006      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80038c2:	bf00      	nop
 80038c4:	e004      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80038c6:	bf00      	nop
 80038c8:	e002      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80038ca:	bf00      	nop
 80038cc:	e000      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80038ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d10a      	bne.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80038d8:	4b38      	ldr	r3, [pc, #224]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80038da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038dc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80038e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038e6:	4a35      	ldr	r2, [pc, #212]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80038e8:	430b      	orrs	r3, r1
 80038ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80038ec:	e003      	b.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80038f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038fe:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003902:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003906:	2300      	movs	r3, #0
 8003908:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800390c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003910:	460b      	mov	r3, r1
 8003912:	4313      	orrs	r3, r2
 8003914:	d058      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003916:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800391a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800391e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003922:	d033      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8003924:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003928:	d82c      	bhi.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800392a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800392e:	d02f      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003930:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003934:	d826      	bhi.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003936:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800393a:	d02b      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800393c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003940:	d820      	bhi.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003942:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003946:	d012      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8003948:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800394c:	d81a      	bhi.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800394e:	2b00      	cmp	r3, #0
 8003950:	d022      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003952:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003956:	d115      	bne.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003958:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800395c:	3308      	adds	r3, #8
 800395e:	2101      	movs	r1, #1
 8003960:	4618      	mov	r0, r3
 8003962:	f000 fecf 	bl	8004704 <RCCEx_PLL2_Config>
 8003966:	4603      	mov	r3, r0
 8003968:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800396c:	e015      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800396e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003972:	3328      	adds	r3, #40	@ 0x28
 8003974:	2101      	movs	r1, #1
 8003976:	4618      	mov	r0, r3
 8003978:	f000 ff76 	bl	8004868 <RCCEx_PLL3_Config>
 800397c:	4603      	mov	r3, r0
 800397e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003982:	e00a      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800398a:	e006      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800398c:	bf00      	nop
 800398e:	e004      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003990:	bf00      	nop
 8003992:	e002      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003994:	bf00      	nop
 8003996:	e000      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003998:	bf00      	nop
    }

    if (ret == HAL_OK)
 800399a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10e      	bne.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80039a2:	4b06      	ldr	r3, [pc, #24]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80039a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80039aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80039b2:	4a02      	ldr	r2, [pc, #8]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80039b4:	430b      	orrs	r3, r1
 80039b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80039b8:	e006      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80039ba:	bf00      	nop
 80039bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80039c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80039d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80039d8:	2300      	movs	r3, #0
 80039da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80039de:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80039e2:	460b      	mov	r3, r1
 80039e4:	4313      	orrs	r3, r2
 80039e6:	d037      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80039e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039f2:	d00e      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80039f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039f8:	d816      	bhi.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d018      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80039fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a02:	d111      	bne.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a04:	4bc4      	ldr	r3, [pc, #784]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a08:	4ac3      	ldr	r2, [pc, #780]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a10:	e00f      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a16:	3308      	adds	r3, #8
 8003a18:	2101      	movs	r1, #1
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f000 fe72 	bl	8004704 <RCCEx_PLL2_Config>
 8003a20:	4603      	mov	r3, r0
 8003a22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a26:	e004      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003a2e:	e000      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8003a30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10a      	bne.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003a3a:	4bb7      	ldr	r3, [pc, #732]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003a3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a3e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003a42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a48:	4ab3      	ldr	r2, [pc, #716]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003a4a:	430b      	orrs	r3, r1
 8003a4c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a4e:	e003      	b.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003a58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a60:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003a64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a68:	2300      	movs	r3, #0
 8003a6a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003a6e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003a72:	460b      	mov	r3, r1
 8003a74:	4313      	orrs	r3, r2
 8003a76:	d039      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003a78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a7e:	2b03      	cmp	r3, #3
 8003a80:	d81c      	bhi.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8003a82:	a201      	add	r2, pc, #4	@ (adr r2, 8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8003a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a88:	08003ac5 	.word	0x08003ac5
 8003a8c:	08003a99 	.word	0x08003a99
 8003a90:	08003aa7 	.word	0x08003aa7
 8003a94:	08003ac5 	.word	0x08003ac5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a98:	4b9f      	ldr	r3, [pc, #636]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a9c:	4a9e      	ldr	r2, [pc, #632]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003a9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003aa2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003aa4:	e00f      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003aa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003aaa:	3308      	adds	r3, #8
 8003aac:	2102      	movs	r1, #2
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f000 fe28 	bl	8004704 <RCCEx_PLL2_Config>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003aba:	e004      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003ac2:	e000      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003ac4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ac6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d10a      	bne.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003ace:	4b92      	ldr	r3, [pc, #584]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ad2:	f023 0103 	bic.w	r1, r3, #3
 8003ad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ada:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003adc:	4a8e      	ldr	r2, [pc, #568]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ade:	430b      	orrs	r3, r1
 8003ae0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ae2:	e003      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ae8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003aec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003af8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003afc:	2300      	movs	r3, #0
 8003afe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b02:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b06:	460b      	mov	r3, r1
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	f000 8099 	beq.w	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b0e:	4b83      	ldr	r3, [pc, #524]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a82      	ldr	r2, [pc, #520]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003b14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b18:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b1a:	f7fd f8ab 	bl	8000c74 <HAL_GetTick>
 8003b1e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b22:	e00b      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b24:	f7fd f8a6 	bl	8000c74 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	2b64      	cmp	r3, #100	@ 0x64
 8003b32:	d903      	bls.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003b3a:	e005      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b3c:	4b77      	ldr	r3, [pc, #476]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0ed      	beq.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003b48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d173      	bne.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003b50:	4b71      	ldr	r3, [pc, #452]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b52:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003b5c:	4053      	eors	r3, r2
 8003b5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d015      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b66:	4b6c      	ldr	r3, [pc, #432]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b6e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b72:	4b69      	ldr	r3, [pc, #420]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b76:	4a68      	ldr	r2, [pc, #416]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b7c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b7e:	4b66      	ldr	r3, [pc, #408]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b82:	4a65      	ldr	r2, [pc, #404]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b88:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003b8a:	4a63      	ldr	r2, [pc, #396]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b90:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003b92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b96:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003b9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b9e:	d118      	bne.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba0:	f7fd f868 	bl	8000c74 <HAL_GetTick>
 8003ba4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ba8:	e00d      	b.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003baa:	f7fd f863 	bl	8000c74 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003bb4:	1ad2      	subs	r2, r2, r3
 8003bb6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d903      	bls.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8003bc4:	e005      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bc6:	4b54      	ldr	r3, [pc, #336]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d0eb      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003bd2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d129      	bne.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bde:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003be2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003be6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bea:	d10e      	bne.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x846>
 8003bec:	4b4a      	ldr	r3, [pc, #296]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003bee:	691b      	ldr	r3, [r3, #16]
 8003bf0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003bf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bf8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003bfc:	091a      	lsrs	r2, r3, #4
 8003bfe:	4b48      	ldr	r3, [pc, #288]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003c00:	4013      	ands	r3, r2
 8003c02:	4a45      	ldr	r2, [pc, #276]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c04:	430b      	orrs	r3, r1
 8003c06:	6113      	str	r3, [r2, #16]
 8003c08:	e005      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8003c0a:	4b43      	ldr	r3, [pc, #268]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	4a42      	ldr	r2, [pc, #264]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003c14:	6113      	str	r3, [r2, #16]
 8003c16:	4b40      	ldr	r3, [pc, #256]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c18:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003c22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c26:	4a3c      	ldr	r2, [pc, #240]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c28:	430b      	orrs	r3, r1
 8003c2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c2c:	e008      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c32:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8003c36:	e003      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c48:	f002 0301 	and.w	r3, r2, #1
 8003c4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c50:	2300      	movs	r3, #0
 8003c52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003c56:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	f000 808f 	beq.w	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c68:	2b28      	cmp	r3, #40	@ 0x28
 8003c6a:	d871      	bhi.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8003c6c:	a201      	add	r2, pc, #4	@ (adr r2, 8003c74 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8003c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c72:	bf00      	nop
 8003c74:	08003d59 	.word	0x08003d59
 8003c78:	08003d51 	.word	0x08003d51
 8003c7c:	08003d51 	.word	0x08003d51
 8003c80:	08003d51 	.word	0x08003d51
 8003c84:	08003d51 	.word	0x08003d51
 8003c88:	08003d51 	.word	0x08003d51
 8003c8c:	08003d51 	.word	0x08003d51
 8003c90:	08003d51 	.word	0x08003d51
 8003c94:	08003d25 	.word	0x08003d25
 8003c98:	08003d51 	.word	0x08003d51
 8003c9c:	08003d51 	.word	0x08003d51
 8003ca0:	08003d51 	.word	0x08003d51
 8003ca4:	08003d51 	.word	0x08003d51
 8003ca8:	08003d51 	.word	0x08003d51
 8003cac:	08003d51 	.word	0x08003d51
 8003cb0:	08003d51 	.word	0x08003d51
 8003cb4:	08003d3b 	.word	0x08003d3b
 8003cb8:	08003d51 	.word	0x08003d51
 8003cbc:	08003d51 	.word	0x08003d51
 8003cc0:	08003d51 	.word	0x08003d51
 8003cc4:	08003d51 	.word	0x08003d51
 8003cc8:	08003d51 	.word	0x08003d51
 8003ccc:	08003d51 	.word	0x08003d51
 8003cd0:	08003d51 	.word	0x08003d51
 8003cd4:	08003d59 	.word	0x08003d59
 8003cd8:	08003d51 	.word	0x08003d51
 8003cdc:	08003d51 	.word	0x08003d51
 8003ce0:	08003d51 	.word	0x08003d51
 8003ce4:	08003d51 	.word	0x08003d51
 8003ce8:	08003d51 	.word	0x08003d51
 8003cec:	08003d51 	.word	0x08003d51
 8003cf0:	08003d51 	.word	0x08003d51
 8003cf4:	08003d59 	.word	0x08003d59
 8003cf8:	08003d51 	.word	0x08003d51
 8003cfc:	08003d51 	.word	0x08003d51
 8003d00:	08003d51 	.word	0x08003d51
 8003d04:	08003d51 	.word	0x08003d51
 8003d08:	08003d51 	.word	0x08003d51
 8003d0c:	08003d51 	.word	0x08003d51
 8003d10:	08003d51 	.word	0x08003d51
 8003d14:	08003d59 	.word	0x08003d59
 8003d18:	58024400 	.word	0x58024400
 8003d1c:	58024800 	.word	0x58024800
 8003d20:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d28:	3308      	adds	r3, #8
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 fce9 	bl	8004704 <RCCEx_PLL2_Config>
 8003d32:	4603      	mov	r3, r0
 8003d34:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003d38:	e00f      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d3e:	3328      	adds	r3, #40	@ 0x28
 8003d40:	2101      	movs	r1, #1
 8003d42:	4618      	mov	r0, r3
 8003d44:	f000 fd90 	bl	8004868 <RCCEx_PLL3_Config>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003d4e:	e004      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003d56:	e000      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8003d58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d5a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d10a      	bne.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003d62:	4bbf      	ldr	r3, [pc, #764]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d66:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003d6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d70:	4abb      	ldr	r2, [pc, #748]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003d72:	430b      	orrs	r3, r1
 8003d74:	6553      	str	r3, [r2, #84]	@ 0x54
 8003d76:	e003      	b.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003d80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d88:	f002 0302 	and.w	r3, r2, #2
 8003d8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d90:	2300      	movs	r3, #0
 8003d92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d96:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	d041      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003da0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003da4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003da6:	2b05      	cmp	r3, #5
 8003da8:	d824      	bhi.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003daa:	a201      	add	r2, pc, #4	@ (adr r2, 8003db0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8003dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db0:	08003dfd 	.word	0x08003dfd
 8003db4:	08003dc9 	.word	0x08003dc9
 8003db8:	08003ddf 	.word	0x08003ddf
 8003dbc:	08003dfd 	.word	0x08003dfd
 8003dc0:	08003dfd 	.word	0x08003dfd
 8003dc4:	08003dfd 	.word	0x08003dfd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003dc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dcc:	3308      	adds	r3, #8
 8003dce:	2101      	movs	r1, #1
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f000 fc97 	bl	8004704 <RCCEx_PLL2_Config>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003ddc:	e00f      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003dde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003de2:	3328      	adds	r3, #40	@ 0x28
 8003de4:	2101      	movs	r1, #1
 8003de6:	4618      	mov	r0, r3
 8003de8:	f000 fd3e 	bl	8004868 <RCCEx_PLL3_Config>
 8003dec:	4603      	mov	r3, r0
 8003dee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003df2:	e004      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003dfa:	e000      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8003dfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dfe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10a      	bne.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003e06:	4b96      	ldr	r3, [pc, #600]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e0a:	f023 0107 	bic.w	r1, r3, #7
 8003e0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e14:	4a92      	ldr	r2, [pc, #584]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003e16:	430b      	orrs	r3, r1
 8003e18:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e1a:	e003      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e2c:	f002 0304 	and.w	r3, r2, #4
 8003e30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e34:	2300      	movs	r3, #0
 8003e36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003e3a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003e3e:	460b      	mov	r3, r1
 8003e40:	4313      	orrs	r3, r2
 8003e42:	d044      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003e44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e4c:	2b05      	cmp	r3, #5
 8003e4e:	d825      	bhi.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8003e50:	a201      	add	r2, pc, #4	@ (adr r2, 8003e58 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8003e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e56:	bf00      	nop
 8003e58:	08003ea5 	.word	0x08003ea5
 8003e5c:	08003e71 	.word	0x08003e71
 8003e60:	08003e87 	.word	0x08003e87
 8003e64:	08003ea5 	.word	0x08003ea5
 8003e68:	08003ea5 	.word	0x08003ea5
 8003e6c:	08003ea5 	.word	0x08003ea5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e74:	3308      	adds	r3, #8
 8003e76:	2101      	movs	r1, #1
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f000 fc43 	bl	8004704 <RCCEx_PLL2_Config>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003e84:	e00f      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e8a:	3328      	adds	r3, #40	@ 0x28
 8003e8c:	2101      	movs	r1, #1
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f000 fcea 	bl	8004868 <RCCEx_PLL3_Config>
 8003e94:	4603      	mov	r3, r0
 8003e96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003e9a:	e004      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003ea2:	e000      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8003ea4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ea6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d10b      	bne.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003eae:	4b6c      	ldr	r3, [pc, #432]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eb2:	f023 0107 	bic.w	r1, r3, #7
 8003eb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ebe:	4a68      	ldr	r2, [pc, #416]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003ec0:	430b      	orrs	r3, r1
 8003ec2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ec4:	e003      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003eca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ece:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed6:	f002 0320 	and.w	r3, r2, #32
 8003eda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003ede:	2300      	movs	r3, #0
 8003ee0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003ee4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003ee8:	460b      	mov	r3, r1
 8003eea:	4313      	orrs	r3, r2
 8003eec:	d055      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003eee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ef2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ef6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003efa:	d033      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8003efc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f00:	d82c      	bhi.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003f02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f06:	d02f      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003f08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f0c:	d826      	bhi.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003f0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f12:	d02b      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003f14:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f18:	d820      	bhi.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003f1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f1e:	d012      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8003f20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f24:	d81a      	bhi.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d022      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8003f2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f2e:	d115      	bne.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f34:	3308      	adds	r3, #8
 8003f36:	2100      	movs	r1, #0
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f000 fbe3 	bl	8004704 <RCCEx_PLL2_Config>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003f44:	e015      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f4a:	3328      	adds	r3, #40	@ 0x28
 8003f4c:	2102      	movs	r1, #2
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f000 fc8a 	bl	8004868 <RCCEx_PLL3_Config>
 8003f54:	4603      	mov	r3, r0
 8003f56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003f5a:	e00a      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003f62:	e006      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003f64:	bf00      	nop
 8003f66:	e004      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003f68:	bf00      	nop
 8003f6a:	e002      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003f6c:	bf00      	nop
 8003f6e:	e000      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003f70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d10b      	bne.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f7a:	4b39      	ldr	r3, [pc, #228]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f7e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003f82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f8a:	4a35      	ldr	r2, [pc, #212]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f90:	e003      	b.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f96:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003f9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003fa6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003faa:	2300      	movs	r3, #0
 8003fac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003fb0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	d058      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fc2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003fc6:	d033      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003fc8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003fcc:	d82c      	bhi.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003fce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fd2:	d02f      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003fd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fd8:	d826      	bhi.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003fda:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fde:	d02b      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003fe0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fe4:	d820      	bhi.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003fe6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fea:	d012      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8003fec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ff0:	d81a      	bhi.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d022      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003ff6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ffa:	d115      	bne.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ffc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004000:	3308      	adds	r3, #8
 8004002:	2100      	movs	r1, #0
 8004004:	4618      	mov	r0, r3
 8004006:	f000 fb7d 	bl	8004704 <RCCEx_PLL2_Config>
 800400a:	4603      	mov	r3, r0
 800400c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004010:	e015      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004016:	3328      	adds	r3, #40	@ 0x28
 8004018:	2102      	movs	r1, #2
 800401a:	4618      	mov	r0, r3
 800401c:	f000 fc24 	bl	8004868 <RCCEx_PLL3_Config>
 8004020:	4603      	mov	r3, r0
 8004022:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004026:	e00a      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800402e:	e006      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004030:	bf00      	nop
 8004032:	e004      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004034:	bf00      	nop
 8004036:	e002      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004038:	bf00      	nop
 800403a:	e000      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800403c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800403e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10e      	bne.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004046:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800404a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800404e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004052:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004056:	4a02      	ldr	r2, [pc, #8]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004058:	430b      	orrs	r3, r1
 800405a:	6593      	str	r3, [r2, #88]	@ 0x58
 800405c:	e006      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800405e:	bf00      	nop
 8004060:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004064:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004068:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800406c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004074:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004078:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800407c:	2300      	movs	r3, #0
 800407e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004082:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004086:	460b      	mov	r3, r1
 8004088:	4313      	orrs	r3, r2
 800408a:	d055      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800408c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004090:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004094:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004098:	d033      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800409a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800409e:	d82c      	bhi.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80040a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040a4:	d02f      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80040a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040aa:	d826      	bhi.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80040ac:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80040b0:	d02b      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80040b2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80040b6:	d820      	bhi.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80040b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040bc:	d012      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80040be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040c2:	d81a      	bhi.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d022      	beq.n	800410e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80040c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040cc:	d115      	bne.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040d2:	3308      	adds	r3, #8
 80040d4:	2100      	movs	r1, #0
 80040d6:	4618      	mov	r0, r3
 80040d8:	f000 fb14 	bl	8004704 <RCCEx_PLL2_Config>
 80040dc:	4603      	mov	r3, r0
 80040de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80040e2:	e015      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040e8:	3328      	adds	r3, #40	@ 0x28
 80040ea:	2102      	movs	r1, #2
 80040ec:	4618      	mov	r0, r3
 80040ee:	f000 fbbb 	bl	8004868 <RCCEx_PLL3_Config>
 80040f2:	4603      	mov	r3, r0
 80040f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80040f8:	e00a      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004100:	e006      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004102:	bf00      	nop
 8004104:	e004      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004106:	bf00      	nop
 8004108:	e002      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800410a:	bf00      	nop
 800410c:	e000      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800410e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004110:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004114:	2b00      	cmp	r3, #0
 8004116:	d10b      	bne.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004118:	4ba0      	ldr	r3, [pc, #640]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800411a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800411c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004120:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004124:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004128:	4a9c      	ldr	r2, [pc, #624]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800412a:	430b      	orrs	r3, r1
 800412c:	6593      	str	r3, [r2, #88]	@ 0x58
 800412e:	e003      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004130:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004134:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800413c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004140:	f002 0308 	and.w	r3, r2, #8
 8004144:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004148:	2300      	movs	r3, #0
 800414a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800414e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004152:	460b      	mov	r3, r1
 8004154:	4313      	orrs	r3, r2
 8004156:	d01e      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8004158:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800415c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004160:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004164:	d10c      	bne.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004166:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800416a:	3328      	adds	r3, #40	@ 0x28
 800416c:	2102      	movs	r1, #2
 800416e:	4618      	mov	r0, r3
 8004170:	f000 fb7a 	bl	8004868 <RCCEx_PLL3_Config>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d002      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8004180:	4b86      	ldr	r3, [pc, #536]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004182:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004184:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004188:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800418c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004190:	4a82      	ldr	r2, [pc, #520]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004192:	430b      	orrs	r3, r1
 8004194:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004196:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800419a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800419e:	f002 0310 	and.w	r3, r2, #16
 80041a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041a6:	2300      	movs	r3, #0
 80041a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80041ac:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80041b0:	460b      	mov	r3, r1
 80041b2:	4313      	orrs	r3, r2
 80041b4:	d01e      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80041b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041c2:	d10c      	bne.n	80041de <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80041c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041c8:	3328      	adds	r3, #40	@ 0x28
 80041ca:	2102      	movs	r1, #2
 80041cc:	4618      	mov	r0, r3
 80041ce:	f000 fb4b 	bl	8004868 <RCCEx_PLL3_Config>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d002      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041de:	4b6f      	ldr	r3, [pc, #444]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80041e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80041e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041ee:	4a6b      	ldr	r2, [pc, #428]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80041f0:	430b      	orrs	r3, r1
 80041f2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041fc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004200:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004202:	2300      	movs	r3, #0
 8004204:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004206:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800420a:	460b      	mov	r3, r1
 800420c:	4313      	orrs	r3, r2
 800420e:	d03e      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004210:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004214:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004218:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800421c:	d022      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800421e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004222:	d81b      	bhi.n	800425c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8004224:	2b00      	cmp	r3, #0
 8004226:	d003      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8004228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800422c:	d00b      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800422e:	e015      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004230:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004234:	3308      	adds	r3, #8
 8004236:	2100      	movs	r1, #0
 8004238:	4618      	mov	r0, r3
 800423a:	f000 fa63 	bl	8004704 <RCCEx_PLL2_Config>
 800423e:	4603      	mov	r3, r0
 8004240:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004244:	e00f      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004246:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800424a:	3328      	adds	r3, #40	@ 0x28
 800424c:	2102      	movs	r1, #2
 800424e:	4618      	mov	r0, r3
 8004250:	f000 fb0a 	bl	8004868 <RCCEx_PLL3_Config>
 8004254:	4603      	mov	r3, r0
 8004256:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800425a:	e004      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004262:	e000      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8004264:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004266:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800426a:	2b00      	cmp	r3, #0
 800426c:	d10b      	bne.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800426e:	4b4b      	ldr	r3, [pc, #300]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004272:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800427a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800427e:	4a47      	ldr	r2, [pc, #284]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004280:	430b      	orrs	r3, r1
 8004282:	6593      	str	r3, [r2, #88]	@ 0x58
 8004284:	e003      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004286:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800428a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800428e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004296:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800429a:	673b      	str	r3, [r7, #112]	@ 0x70
 800429c:	2300      	movs	r3, #0
 800429e:	677b      	str	r3, [r7, #116]	@ 0x74
 80042a0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80042a4:	460b      	mov	r3, r1
 80042a6:	4313      	orrs	r3, r2
 80042a8:	d03b      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80042aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80042b6:	d01f      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80042b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80042bc:	d818      	bhi.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80042be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042c2:	d003      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80042c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042c8:	d007      	beq.n	80042da <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80042ca:	e011      	b.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042cc:	4b33      	ldr	r3, [pc, #204]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80042ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d0:	4a32      	ldr	r2, [pc, #200]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80042d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80042d8:	e00f      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80042da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042de:	3328      	adds	r3, #40	@ 0x28
 80042e0:	2101      	movs	r1, #1
 80042e2:	4618      	mov	r0, r3
 80042e4:	f000 fac0 	bl	8004868 <RCCEx_PLL3_Config>
 80042e8:	4603      	mov	r3, r0
 80042ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80042ee:	e004      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80042f6:	e000      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80042f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d10b      	bne.n	800431a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004302:	4b26      	ldr	r3, [pc, #152]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004306:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800430a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800430e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004312:	4a22      	ldr	r2, [pc, #136]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004314:	430b      	orrs	r3, r1
 8004316:	6553      	str	r3, [r2, #84]	@ 0x54
 8004318:	e003      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800431a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800431e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004322:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800432e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004330:	2300      	movs	r3, #0
 8004332:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004334:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004338:	460b      	mov	r3, r1
 800433a:	4313      	orrs	r3, r2
 800433c:	d034      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800433e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004344:	2b00      	cmp	r3, #0
 8004346:	d003      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8004348:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800434c:	d007      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800434e:	e011      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004350:	4b12      	ldr	r3, [pc, #72]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004354:	4a11      	ldr	r2, [pc, #68]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004356:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800435a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800435c:	e00e      	b.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800435e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004362:	3308      	adds	r3, #8
 8004364:	2102      	movs	r1, #2
 8004366:	4618      	mov	r0, r3
 8004368:	f000 f9cc 	bl	8004704 <RCCEx_PLL2_Config>
 800436c:	4603      	mov	r3, r0
 800436e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004372:	e003      	b.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800437a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800437c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10d      	bne.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004384:	4b05      	ldr	r3, [pc, #20]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004388:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800438c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004392:	4a02      	ldr	r2, [pc, #8]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004394:	430b      	orrs	r3, r1
 8004396:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004398:	e006      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800439a:	bf00      	nop
 800439c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80043a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80043a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80043b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80043b6:	2300      	movs	r3, #0
 80043b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80043ba:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80043be:	460b      	mov	r3, r1
 80043c0:	4313      	orrs	r3, r2
 80043c2:	d00c      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80043c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043c8:	3328      	adds	r3, #40	@ 0x28
 80043ca:	2102      	movs	r1, #2
 80043cc:	4618      	mov	r0, r3
 80043ce:	f000 fa4b 	bl	8004868 <RCCEx_PLL3_Config>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d002      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80043de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80043ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80043ec:	2300      	movs	r3, #0
 80043ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80043f0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80043f4:	460b      	mov	r3, r1
 80043f6:	4313      	orrs	r3, r2
 80043f8:	d036      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80043fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004400:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004404:	d018      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8004406:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800440a:	d811      	bhi.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800440c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004410:	d014      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8004412:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004416:	d80b      	bhi.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004418:	2b00      	cmp	r3, #0
 800441a:	d011      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800441c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004420:	d106      	bne.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004422:	4bb7      	ldr	r3, [pc, #732]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004426:	4ab6      	ldr	r2, [pc, #728]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004428:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800442c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800442e:	e008      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004436:	e004      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004438:	bf00      	nop
 800443a:	e002      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800443c:	bf00      	nop
 800443e:	e000      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004440:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004442:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10a      	bne.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800444a:	4bad      	ldr	r3, [pc, #692]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800444c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800444e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004452:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004456:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004458:	4aa9      	ldr	r2, [pc, #676]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800445a:	430b      	orrs	r3, r1
 800445c:	6553      	str	r3, [r2, #84]	@ 0x54
 800445e:	e003      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004460:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004464:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004468:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800446c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004470:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004474:	653b      	str	r3, [r7, #80]	@ 0x50
 8004476:	2300      	movs	r3, #0
 8004478:	657b      	str	r3, [r7, #84]	@ 0x54
 800447a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800447e:	460b      	mov	r3, r1
 8004480:	4313      	orrs	r3, r2
 8004482:	d009      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004484:	4b9e      	ldr	r3, [pc, #632]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004488:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800448c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004492:	4a9b      	ldr	r2, [pc, #620]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004494:	430b      	orrs	r3, r1
 8004496:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004498:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800449c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80044a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044a6:	2300      	movs	r3, #0
 80044a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044aa:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80044ae:	460b      	mov	r3, r1
 80044b0:	4313      	orrs	r3, r2
 80044b2:	d009      	beq.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80044b4:	4b92      	ldr	r3, [pc, #584]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80044b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044b8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80044bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044c2:	4a8f      	ldr	r2, [pc, #572]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80044c4:	430b      	orrs	r3, r1
 80044c6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80044c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80044d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80044d6:	2300      	movs	r3, #0
 80044d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80044da:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80044de:	460b      	mov	r3, r1
 80044e0:	4313      	orrs	r3, r2
 80044e2:	d00e      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80044e4:	4b86      	ldr	r3, [pc, #536]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	4a85      	ldr	r2, [pc, #532]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80044ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80044ee:	6113      	str	r3, [r2, #16]
 80044f0:	4b83      	ldr	r3, [pc, #524]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80044f2:	6919      	ldr	r1, [r3, #16]
 80044f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044fc:	4a80      	ldr	r2, [pc, #512]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80044fe:	430b      	orrs	r3, r1
 8004500:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004502:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800450a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800450e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004510:	2300      	movs	r3, #0
 8004512:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004514:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004518:	460b      	mov	r3, r1
 800451a:	4313      	orrs	r3, r2
 800451c:	d009      	beq.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800451e:	4b78      	ldr	r3, [pc, #480]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004522:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004526:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800452a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800452c:	4a74      	ldr	r2, [pc, #464]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800452e:	430b      	orrs	r3, r1
 8004530:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004532:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800453e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004540:	2300      	movs	r3, #0
 8004542:	637b      	str	r3, [r7, #52]	@ 0x34
 8004544:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004548:	460b      	mov	r3, r1
 800454a:	4313      	orrs	r3, r2
 800454c:	d00a      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800454e:	4b6c      	ldr	r3, [pc, #432]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004550:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004552:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004556:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800455a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455e:	4a68      	ldr	r2, [pc, #416]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004560:	430b      	orrs	r3, r1
 8004562:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004564:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456c:	2100      	movs	r1, #0
 800456e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004576:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800457a:	460b      	mov	r3, r1
 800457c:	4313      	orrs	r3, r2
 800457e:	d011      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004584:	3308      	adds	r3, #8
 8004586:	2100      	movs	r1, #0
 8004588:	4618      	mov	r0, r3
 800458a:	f000 f8bb 	bl	8004704 <RCCEx_PLL2_Config>
 800458e:	4603      	mov	r3, r0
 8004590:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004594:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004598:	2b00      	cmp	r3, #0
 800459a:	d003      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800459c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80045a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80045a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ac:	2100      	movs	r1, #0
 80045ae:	6239      	str	r1, [r7, #32]
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80045b6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80045ba:	460b      	mov	r3, r1
 80045bc:	4313      	orrs	r3, r2
 80045be:	d011      	beq.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045c4:	3308      	adds	r3, #8
 80045c6:	2101      	movs	r1, #1
 80045c8:	4618      	mov	r0, r3
 80045ca:	f000 f89b 	bl	8004704 <RCCEx_PLL2_Config>
 80045ce:	4603      	mov	r3, r0
 80045d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80045d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d003      	beq.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80045e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80045e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ec:	2100      	movs	r1, #0
 80045ee:	61b9      	str	r1, [r7, #24]
 80045f0:	f003 0304 	and.w	r3, r3, #4
 80045f4:	61fb      	str	r3, [r7, #28]
 80045f6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80045fa:	460b      	mov	r3, r1
 80045fc:	4313      	orrs	r3, r2
 80045fe:	d011      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004604:	3308      	adds	r3, #8
 8004606:	2102      	movs	r1, #2
 8004608:	4618      	mov	r0, r3
 800460a:	f000 f87b 	bl	8004704 <RCCEx_PLL2_Config>
 800460e:	4603      	mov	r3, r0
 8004610:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004614:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004618:	2b00      	cmp	r3, #0
 800461a:	d003      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800461c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004620:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004624:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462c:	2100      	movs	r1, #0
 800462e:	6139      	str	r1, [r7, #16]
 8004630:	f003 0308 	and.w	r3, r3, #8
 8004634:	617b      	str	r3, [r7, #20]
 8004636:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800463a:	460b      	mov	r3, r1
 800463c:	4313      	orrs	r3, r2
 800463e:	d011      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004644:	3328      	adds	r3, #40	@ 0x28
 8004646:	2100      	movs	r1, #0
 8004648:	4618      	mov	r0, r3
 800464a:	f000 f90d 	bl	8004868 <RCCEx_PLL3_Config>
 800464e:	4603      	mov	r3, r0
 8004650:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8004654:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004658:	2b00      	cmp	r3, #0
 800465a:	d003      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800465c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004660:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800466c:	2100      	movs	r1, #0
 800466e:	60b9      	str	r1, [r7, #8]
 8004670:	f003 0310 	and.w	r3, r3, #16
 8004674:	60fb      	str	r3, [r7, #12]
 8004676:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800467a:	460b      	mov	r3, r1
 800467c:	4313      	orrs	r3, r2
 800467e:	d011      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004680:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004684:	3328      	adds	r3, #40	@ 0x28
 8004686:	2101      	movs	r1, #1
 8004688:	4618      	mov	r0, r3
 800468a:	f000 f8ed 	bl	8004868 <RCCEx_PLL3_Config>
 800468e:	4603      	mov	r3, r0
 8004690:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004694:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004698:	2b00      	cmp	r3, #0
 800469a:	d003      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800469c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80046a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ac:	2100      	movs	r1, #0
 80046ae:	6039      	str	r1, [r7, #0]
 80046b0:	f003 0320 	and.w	r3, r3, #32
 80046b4:	607b      	str	r3, [r7, #4]
 80046b6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80046ba:	460b      	mov	r3, r1
 80046bc:	4313      	orrs	r3, r2
 80046be:	d011      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046c4:	3328      	adds	r3, #40	@ 0x28
 80046c6:	2102      	movs	r1, #2
 80046c8:	4618      	mov	r0, r3
 80046ca:	f000 f8cd 	bl	8004868 <RCCEx_PLL3_Config>
 80046ce:	4603      	mov	r3, r0
 80046d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80046d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d003      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80046e4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d101      	bne.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80046ec:	2300      	movs	r3, #0
 80046ee:	e000      	b.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80046f8:	46bd      	mov	sp, r7
 80046fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046fe:	bf00      	nop
 8004700:	58024400 	.word	0x58024400

08004704 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800470e:	2300      	movs	r3, #0
 8004710:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004712:	4b53      	ldr	r3, [pc, #332]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 8004714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004716:	f003 0303 	and.w	r3, r3, #3
 800471a:	2b03      	cmp	r3, #3
 800471c:	d101      	bne.n	8004722 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e099      	b.n	8004856 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004722:	4b4f      	ldr	r3, [pc, #316]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a4e      	ldr	r2, [pc, #312]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 8004728:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800472c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800472e:	f7fc faa1 	bl	8000c74 <HAL_GetTick>
 8004732:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004734:	e008      	b.n	8004748 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004736:	f7fc fa9d 	bl	8000c74 <HAL_GetTick>
 800473a:	4602      	mov	r2, r0
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	2b02      	cmp	r3, #2
 8004742:	d901      	bls.n	8004748 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e086      	b.n	8004856 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004748:	4b45      	ldr	r3, [pc, #276]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1f0      	bne.n	8004736 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004754:	4b42      	ldr	r3, [pc, #264]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 8004756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004758:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	031b      	lsls	r3, r3, #12
 8004762:	493f      	ldr	r1, [pc, #252]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 8004764:	4313      	orrs	r3, r2
 8004766:	628b      	str	r3, [r1, #40]	@ 0x28
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	3b01      	subs	r3, #1
 800476e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	3b01      	subs	r3, #1
 8004778:	025b      	lsls	r3, r3, #9
 800477a:	b29b      	uxth	r3, r3
 800477c:	431a      	orrs	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	3b01      	subs	r3, #1
 8004784:	041b      	lsls	r3, r3, #16
 8004786:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800478a:	431a      	orrs	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	691b      	ldr	r3, [r3, #16]
 8004790:	3b01      	subs	r3, #1
 8004792:	061b      	lsls	r3, r3, #24
 8004794:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004798:	4931      	ldr	r1, [pc, #196]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 800479a:	4313      	orrs	r3, r2
 800479c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800479e:	4b30      	ldr	r3, [pc, #192]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 80047a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	492d      	ldr	r1, [pc, #180]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80047b0:	4b2b      	ldr	r3, [pc, #172]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 80047b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b4:	f023 0220 	bic.w	r2, r3, #32
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	699b      	ldr	r3, [r3, #24]
 80047bc:	4928      	ldr	r1, [pc, #160]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80047c2:	4b27      	ldr	r3, [pc, #156]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 80047c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c6:	4a26      	ldr	r2, [pc, #152]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 80047c8:	f023 0310 	bic.w	r3, r3, #16
 80047cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80047ce:	4b24      	ldr	r3, [pc, #144]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 80047d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047d2:	4b24      	ldr	r3, [pc, #144]	@ (8004864 <RCCEx_PLL2_Config+0x160>)
 80047d4:	4013      	ands	r3, r2
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	69d2      	ldr	r2, [r2, #28]
 80047da:	00d2      	lsls	r2, r2, #3
 80047dc:	4920      	ldr	r1, [pc, #128]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80047e2:	4b1f      	ldr	r3, [pc, #124]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 80047e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e6:	4a1e      	ldr	r2, [pc, #120]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 80047e8:	f043 0310 	orr.w	r3, r3, #16
 80047ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d106      	bne.n	8004802 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80047f4:	4b1a      	ldr	r3, [pc, #104]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 80047f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f8:	4a19      	ldr	r2, [pc, #100]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 80047fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80047fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004800:	e00f      	b.n	8004822 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b01      	cmp	r3, #1
 8004806:	d106      	bne.n	8004816 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004808:	4b15      	ldr	r3, [pc, #84]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 800480a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800480c:	4a14      	ldr	r2, [pc, #80]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 800480e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004812:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004814:	e005      	b.n	8004822 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004816:	4b12      	ldr	r3, [pc, #72]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 8004818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800481a:	4a11      	ldr	r2, [pc, #68]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 800481c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004820:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004822:	4b0f      	ldr	r3, [pc, #60]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a0e      	ldr	r2, [pc, #56]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 8004828:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800482c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800482e:	f7fc fa21 	bl	8000c74 <HAL_GetTick>
 8004832:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004834:	e008      	b.n	8004848 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004836:	f7fc fa1d 	bl	8000c74 <HAL_GetTick>
 800483a:	4602      	mov	r2, r0
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	2b02      	cmp	r3, #2
 8004842:	d901      	bls.n	8004848 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e006      	b.n	8004856 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004848:	4b05      	ldr	r3, [pc, #20]	@ (8004860 <RCCEx_PLL2_Config+0x15c>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d0f0      	beq.n	8004836 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004854:	7bfb      	ldrb	r3, [r7, #15]
}
 8004856:	4618      	mov	r0, r3
 8004858:	3710      	adds	r7, #16
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	58024400 	.word	0x58024400
 8004864:	ffff0007 	.word	0xffff0007

08004868 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004872:	2300      	movs	r3, #0
 8004874:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004876:	4b53      	ldr	r3, [pc, #332]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800487a:	f003 0303 	and.w	r3, r3, #3
 800487e:	2b03      	cmp	r3, #3
 8004880:	d101      	bne.n	8004886 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e099      	b.n	80049ba <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004886:	4b4f      	ldr	r3, [pc, #316]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a4e      	ldr	r2, [pc, #312]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 800488c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004890:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004892:	f7fc f9ef 	bl	8000c74 <HAL_GetTick>
 8004896:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004898:	e008      	b.n	80048ac <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800489a:	f7fc f9eb 	bl	8000c74 <HAL_GetTick>
 800489e:	4602      	mov	r2, r0
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	2b02      	cmp	r3, #2
 80048a6:	d901      	bls.n	80048ac <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	e086      	b.n	80049ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80048ac:	4b45      	ldr	r3, [pc, #276]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1f0      	bne.n	800489a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80048b8:	4b42      	ldr	r3, [pc, #264]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 80048ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048bc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	051b      	lsls	r3, r3, #20
 80048c6:	493f      	ldr	r1, [pc, #252]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 80048c8:	4313      	orrs	r3, r2
 80048ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	3b01      	subs	r3, #1
 80048d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	3b01      	subs	r3, #1
 80048dc:	025b      	lsls	r3, r3, #9
 80048de:	b29b      	uxth	r3, r3
 80048e0:	431a      	orrs	r2, r3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	3b01      	subs	r3, #1
 80048e8:	041b      	lsls	r3, r3, #16
 80048ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80048ee:	431a      	orrs	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	3b01      	subs	r3, #1
 80048f6:	061b      	lsls	r3, r3, #24
 80048f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80048fc:	4931      	ldr	r1, [pc, #196]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004902:	4b30      	ldr	r3, [pc, #192]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004906:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	695b      	ldr	r3, [r3, #20]
 800490e:	492d      	ldr	r1, [pc, #180]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004910:	4313      	orrs	r3, r2
 8004912:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004914:	4b2b      	ldr	r3, [pc, #172]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004918:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	4928      	ldr	r1, [pc, #160]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004922:	4313      	orrs	r3, r2
 8004924:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004926:	4b27      	ldr	r3, [pc, #156]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800492a:	4a26      	ldr	r2, [pc, #152]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 800492c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004930:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004932:	4b24      	ldr	r3, [pc, #144]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004934:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004936:	4b24      	ldr	r3, [pc, #144]	@ (80049c8 <RCCEx_PLL3_Config+0x160>)
 8004938:	4013      	ands	r3, r2
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	69d2      	ldr	r2, [r2, #28]
 800493e:	00d2      	lsls	r2, r2, #3
 8004940:	4920      	ldr	r1, [pc, #128]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004942:	4313      	orrs	r3, r2
 8004944:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004946:	4b1f      	ldr	r3, [pc, #124]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800494a:	4a1e      	ldr	r2, [pc, #120]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 800494c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004950:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d106      	bne.n	8004966 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004958:	4b1a      	ldr	r3, [pc, #104]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 800495a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800495c:	4a19      	ldr	r2, [pc, #100]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 800495e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004962:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004964:	e00f      	b.n	8004986 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d106      	bne.n	800497a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800496c:	4b15      	ldr	r3, [pc, #84]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 800496e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004970:	4a14      	ldr	r2, [pc, #80]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004972:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004976:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004978:	e005      	b.n	8004986 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800497a:	4b12      	ldr	r3, [pc, #72]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 800497c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800497e:	4a11      	ldr	r2, [pc, #68]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004980:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004984:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004986:	4b0f      	ldr	r3, [pc, #60]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a0e      	ldr	r2, [pc, #56]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 800498c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004990:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004992:	f7fc f96f 	bl	8000c74 <HAL_GetTick>
 8004996:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004998:	e008      	b.n	80049ac <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800499a:	f7fc f96b 	bl	8000c74 <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d901      	bls.n	80049ac <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e006      	b.n	80049ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80049ac:	4b05      	ldr	r3, [pc, #20]	@ (80049c4 <RCCEx_PLL3_Config+0x15c>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d0f0      	beq.n	800499a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80049b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3710      	adds	r7, #16
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	58024400 	.word	0x58024400
 80049c8:	ffff0007 	.word	0xffff0007

080049cc <memset>:
 80049cc:	4402      	add	r2, r0
 80049ce:	4603      	mov	r3, r0
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d100      	bne.n	80049d6 <memset+0xa>
 80049d4:	4770      	bx	lr
 80049d6:	f803 1b01 	strb.w	r1, [r3], #1
 80049da:	e7f9      	b.n	80049d0 <memset+0x4>

080049dc <__libc_init_array>:
 80049dc:	b570      	push	{r4, r5, r6, lr}
 80049de:	4d0d      	ldr	r5, [pc, #52]	@ (8004a14 <__libc_init_array+0x38>)
 80049e0:	4c0d      	ldr	r4, [pc, #52]	@ (8004a18 <__libc_init_array+0x3c>)
 80049e2:	1b64      	subs	r4, r4, r5
 80049e4:	10a4      	asrs	r4, r4, #2
 80049e6:	2600      	movs	r6, #0
 80049e8:	42a6      	cmp	r6, r4
 80049ea:	d109      	bne.n	8004a00 <__libc_init_array+0x24>
 80049ec:	4d0b      	ldr	r5, [pc, #44]	@ (8004a1c <__libc_init_array+0x40>)
 80049ee:	4c0c      	ldr	r4, [pc, #48]	@ (8004a20 <__libc_init_array+0x44>)
 80049f0:	f000 f826 	bl	8004a40 <_init>
 80049f4:	1b64      	subs	r4, r4, r5
 80049f6:	10a4      	asrs	r4, r4, #2
 80049f8:	2600      	movs	r6, #0
 80049fa:	42a6      	cmp	r6, r4
 80049fc:	d105      	bne.n	8004a0a <__libc_init_array+0x2e>
 80049fe:	bd70      	pop	{r4, r5, r6, pc}
 8004a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a04:	4798      	blx	r3
 8004a06:	3601      	adds	r6, #1
 8004a08:	e7ee      	b.n	80049e8 <__libc_init_array+0xc>
 8004a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a0e:	4798      	blx	r3
 8004a10:	3601      	adds	r6, #1
 8004a12:	e7f2      	b.n	80049fa <__libc_init_array+0x1e>
 8004a14:	08004ac4 	.word	0x08004ac4
 8004a18:	08004ac4 	.word	0x08004ac4
 8004a1c:	08004ac4 	.word	0x08004ac4
 8004a20:	08004ac8 	.word	0x08004ac8

08004a24 <memcpy>:
 8004a24:	440a      	add	r2, r1
 8004a26:	4291      	cmp	r1, r2
 8004a28:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a2c:	d100      	bne.n	8004a30 <memcpy+0xc>
 8004a2e:	4770      	bx	lr
 8004a30:	b510      	push	{r4, lr}
 8004a32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a3a:	4291      	cmp	r1, r2
 8004a3c:	d1f9      	bne.n	8004a32 <memcpy+0xe>
 8004a3e:	bd10      	pop	{r4, pc}

08004a40 <_init>:
 8004a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a42:	bf00      	nop
 8004a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a46:	bc08      	pop	{r3}
 8004a48:	469e      	mov	lr, r3
 8004a4a:	4770      	bx	lr

08004a4c <_fini>:
 8004a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a4e:	bf00      	nop
 8004a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a52:	bc08      	pop	{r3}
 8004a54:	469e      	mov	lr, r3
 8004a56:	4770      	bx	lr
