{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 20:36:35 2017 " "Info: Processing started: Wed Oct 11 20:36:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } } { "c:/quartus iii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus iii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[0\] register regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[4\] 146.86 MHz 6.809 ns Internal " "Info: Clock \"clk\" has Internal fmax of 146.86 MHz between source register \"ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (period= 6.809 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.577 ns + Longest register register " "Info: + Longest register to register delay is 6.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X22_Y20_N31 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y20_N31; Fanout = 7; REG Node = 'ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.517 ns) 1.437 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[0\]~1 2 COMB LCCOMB_X21_Y20_N4 2 " "Info: 2: + IC(0.920 ns) + CELL(0.517 ns) = 1.437 ns; Loc. = LCCOMB_X21_Y20_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[0\]~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.517 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[1\]~3 3 COMB LCCOMB_X21_Y20_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.517 ns; Loc. = LCCOMB_X21_Y20_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[1\]~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.597 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[2\]~5 4 COMB LCCOMB_X21_Y20_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.597 ns; Loc. = LCCOMB_X21_Y20_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[2\]~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.677 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[3\]~7 5 COMB LCCOMB_X21_Y20_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.677 ns; Loc. = LCCOMB_X21_Y20_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[3\]~7'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.135 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[4\]~8 6 COMB LCCOMB_X21_Y20_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 2.135 ns; Loc. = LCCOMB_X21_Y20_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[4\]~8'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[4]~8 } "NODE_NAME" } } { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.178 ns) 3.156 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[4\]~29 7 COMB LCCOMB_X19_Y20_N28 1 " "Info: 7: + IC(0.843 ns) + CELL(0.178 ns) = 3.156 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[4\]~29'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[4]~8 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~29 } "NODE_NAME" } } { "db/mux_f3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_f3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 3.623 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[4\]~30 8 COMB LCCOMB_X19_Y20_N24 3 " "Info: 8: + IC(0.289 ns) + CELL(0.178 ns) = 3.623 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[4\]~30'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~29 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~30 } "NODE_NAME" } } { "db/mux_f3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_f3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.319 ns) 4.267 ns lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|w_mux_outputs215w\[0\]~1 9 COMB LCCOMB_X19_Y20_N6 1 " "Info: 9: + IC(0.325 ns) + CELL(0.319 ns) = 4.267 ns; Loc. = LCCOMB_X19_Y20_N6; Fanout = 1; COMB Node = 'lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|w_mux_outputs215w\[0\]~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~30 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs215w[0]~1 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 82 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.178 ns) 5.318 ns lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result4w~3 10 COMB LCCOMB_X20_Y19_N4 6 " "Info: 10: + IC(0.873 ns) + CELL(0.178 ns) = 5.318 ns; Loc. = LCCOMB_X20_Y19_N4; Fanout = 6; COMB Node = 'lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result4w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs215w[0]~1 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.413 ns) 6.577 ns regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[4\] 11 REG LCFF_X19_Y19_N27 1 " "Info: 11: + IC(0.846 ns) + CELL(0.413 ns) = 6.577 ns; Loc. = LCFF_X19_Y19_N27; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~3 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 37.72 % ) " "Info: Total cell delay = 2.481 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 62.28 % ) " "Info: Total interconnect delay = 4.096 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[4]~8 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~29 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~30 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs215w[0]~1 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~3 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.577 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[0]~1 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[1]~3 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[2]~5 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[3]~7 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[4]~8 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~29 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~30 {} lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs215w[0]~1 {} lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~3 {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.920ns 0.000ns 0.000ns 0.000ns 0.000ns 0.843ns 0.289ns 0.325ns 0.873ns 0.846ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.319ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.843 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 133 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 133; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X19_Y19_N27 1 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X19_Y19_N27; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.836 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 133 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 133; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X22_Y20_N31 7 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X22_Y20_N31; Fanout = 7; REG Node = 'ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[4]~8 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~29 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~30 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs215w[0]~1 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~3 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.577 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[0]~1 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[1]~3 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[2]~5 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[3]~7 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[4]~8 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~29 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~30 {} lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs215w[0]~1 {} lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~3 {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.920ns 0.000ns 0.000ns 0.000ns 0.000ns 0.843ns 0.289ns 0.325ns 0.873ns 0.846ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.319ns 0.178ns 0.413ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] ld/cnt clk 6.647 ns register " "Info: tsu for register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"ld/cnt\", clock pin = \"clk\") is 6.647 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.513 ns + Longest pin register " "Info: + Longest pin to register delay is 9.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns ld/cnt 1 PIN PIN_A5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A5; Fanout = 8; PIN Node = 'ld/cnt'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld/cnt } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1136 1152 1144 "ld/cnt" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.320 ns) + CELL(0.513 ns) 7.706 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[0\]~23 2 COMB LCCOMB_X15_Y20_N6 6 " "Info: 2: + IC(6.320 ns) + CELL(0.513 ns) = 7.706 ns; Loc. = LCCOMB_X15_Y20_N6; Fanout = 6; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[0\]~23'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.833 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.517 ns) 8.559 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~9 3 COMB LCCOMB_X15_Y20_N16 2 " "Info: 3: + IC(0.336 ns) + CELL(0.517 ns) = 8.559 ns; Loc. = LCCOMB_X15_Y20_N16; Fanout = 2; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~9'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~9 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.639 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~11 4 COMB LCCOMB_X15_Y20_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.639 ns; Loc. = LCCOMB_X15_Y20_N18; Fanout = 2; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~11'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~9 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[2]~11 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.719 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~13 5 COMB LCCOMB_X15_Y20_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.719 ns; Loc. = LCCOMB_X15_Y20_N20; Fanout = 2; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~13'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[2]~11 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3]~13 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.799 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~15 6 COMB LCCOMB_X15_Y20_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.799 ns; Loc. = LCCOMB_X15_Y20_N22; Fanout = 2; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~15'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3]~13 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[4]~15 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.879 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~17 7 COMB LCCOMB_X15_Y20_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.879 ns; Loc. = LCCOMB_X15_Y20_N24; Fanout = 2; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~17'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[4]~15 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[5]~17 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.959 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~19 8 COMB LCCOMB_X15_Y20_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.959 ns; Loc. = LCCOMB_X15_Y20_N26; Fanout = 1; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~19'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[5]~17 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[6]~19 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.417 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~20 9 COMB LCCOMB_X15_Y20_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 9.417 ns; Loc. = LCCOMB_X15_Y20_N28; Fanout = 1; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~20'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[6]~19 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.513 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 10 REG LCFF_X15_Y20_N29 1 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 9.513 ns; Loc. = LCFF_X15_Y20_N29; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.857 ns ( 30.03 % ) " "Info: Total cell delay = 2.857 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.656 ns ( 69.97 % ) " "Info: Total interconnect delay = 6.656 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.513 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~9 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[2]~11 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3]~13 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[4]~15 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[5]~17 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[6]~19 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.513 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~9 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[2]~11 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3]~13 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[4]~15 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[5]~17 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[6]~19 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 6.320ns 0.336ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.873ns 0.513ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.828 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 133 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 133; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.602 ns) 2.828 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X15_Y20_N29 1 " "Info: 3: + IC(0.962 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X15_Y20_N29; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.57 % ) " "Info: Total cell delay = 1.628 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.238ns 0.962ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.513 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~9 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[2]~11 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3]~13 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[4]~15 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[5]~17 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[6]~19 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.513 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~9 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[2]~11 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3]~13 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[4]~15 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[5]~17 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[6]~19 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 6.320ns 0.336ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.873ns 0.513ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.238ns 0.962ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Flags\[1\] ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\] 14.922 ns register " "Info: tco from clock \"clk\" to destination pin \"Flags\[1\]\" through register \"ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 14.922 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.836 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 133 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 133; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X22_Y20_N29 9 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X22_Y20_N29; Fanout = 9; REG Node = 'ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.809 ns + Longest register pin " "Info: + Longest register to pin delay is 11.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X22_Y20_N29 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y20_N29; Fanout = 9; REG Node = 'ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.319 ns) 1.502 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|_~357 2 COMB LCCOMB_X18_Y20_N24 1 " "Info: 2: + IC(1.183 ns) + CELL(0.319 ns) = 1.502 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|_~357'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~357 } "NODE_NAME" } } { "LPM_MUX.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.319 ns) 2.115 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|_~358 3 COMB LCCOMB_X18_Y20_N10 1 " "Info: 3: + IC(0.294 ns) + CELL(0.319 ns) = 2.115 ns; Loc. = LCCOMB_X18_Y20_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|_~358'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~357 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~358 } "NODE_NAME" } } { "LPM_MUX.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.319 ns) 3.222 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[2\]~43 4 COMB LCCOMB_X22_Y20_N4 3 " "Info: 4: + IC(0.788 ns) + CELL(0.319 ns) = 3.222 ns; Loc. = LCCOMB_X22_Y20_N4; Fanout = 3; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[2\]~43'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~358 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~43 } "NODE_NAME" } } { "db/mux_f3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_f3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.521 ns) 5.518 ns ALU:inst\|inst27~1 5 COMB LCCOMB_X19_Y19_N6 1 " "Info: 5: + IC(1.775 ns) + CELL(0.521 ns) = 5.518 ns; Loc. = LCCOMB_X19_Y19_N6; Fanout = 1; COMB Node = 'ALU:inst\|inst27~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~43 ALU:inst|inst27~1 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1856 2112 2176 2000 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.521 ns) 6.920 ns ALU:inst\|inst27~2 6 COMB LCCOMB_X19_Y23_N10 1 " "Info: 6: + IC(0.881 ns) + CELL(0.521 ns) = 6.920 ns; Loc. = LCCOMB_X19_Y23_N10; Fanout = 1; COMB Node = 'ALU:inst\|inst27~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { ALU:inst|inst27~1 ALU:inst|inst27~2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1856 2112 2176 2000 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(3.016 ns) 11.809 ns Flags\[1\] 7 PIN PIN_A16 0 " "Info: 7: + IC(1.873 ns) + CELL(3.016 ns) = 11.809 ns; Loc. = PIN_A16; Fanout = 0; PIN Node = 'Flags\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { ALU:inst|inst27~2 Flags[1] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2528 2704 912 "Flags\[2..0\]" "" } { 864 2216 2424 880 "Flags\[0\]" "" } { 888 2424 2528 904 "Flags\[2..0\]" "" } { 880 2216 2424 896 "Flags\[1\]" "" } { 896 2216 2424 912 "Flags\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.015 ns ( 42.47 % ) " "Info: Total cell delay = 5.015 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.794 ns ( 57.53 % ) " "Info: Total interconnect delay = 6.794 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "11.809 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~357 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~358 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~43 ALU:inst|inst27~1 ALU:inst|inst27~2 Flags[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "11.809 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~357 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~358 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~43 {} ALU:inst|inst27~1 {} ALU:inst|inst27~2 {} Flags[1] {} } { 0.000ns 1.183ns 0.294ns 0.788ns 1.775ns 0.881ns 1.873ns } { 0.000ns 0.319ns 0.319ns 0.319ns 0.521ns 0.521ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "11.809 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~357 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~358 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~43 ALU:inst|inst27~1 ALU:inst|inst27~2 Flags[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "11.809 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~357 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~358 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~43 {} ALU:inst|inst27~1 {} ALU:inst|inst27~2 {} Flags[1] {} } { 0.000ns 1.183ns 0.294ns 0.788ns 1.775ns 0.881ns 1.873ns } { 0.000ns 0.319ns 0.319ns 0.319ns 0.521ns 0.521ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ld/cnt pcout\[4\] 12.740 ns Longest " "Info: Longest tpd from source pin \"ld/cnt\" to destination pin \"pcout\[4\]\" is 12.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns ld/cnt 1 PIN PIN_A5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A5; Fanout = 8; PIN Node = 'ld/cnt'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld/cnt } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1136 1152 1144 "ld/cnt" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.317 ns) + CELL(0.513 ns) 7.703 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[4\]~19 2 COMB LCCOMB_X15_Y20_N30 5 " "Info: 2: + IC(6.317 ns) + CELL(0.513 ns) = 7.703 ns; Loc. = LCCOMB_X15_Y20_N30; Fanout = 5; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[4\]~19'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.830 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~19 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.051 ns) + CELL(2.986 ns) 12.740 ns pcout\[4\] 3 PIN PIN_D8 0 " "Info: 3: + IC(2.051 ns) + CELL(2.986 ns) = 12.740 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'pcout\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~19 pcout[4] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 792 1448 1624 808 "pcout\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.372 ns ( 34.32 % ) " "Info: Total cell delay = 4.372 ns ( 34.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.368 ns ( 65.68 % ) " "Info: Total interconnect delay = 8.368 ns ( 65.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "12.740 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~19 pcout[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "12.740 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~19 {} pcout[4] {} } { 0.000ns 0.000ns 6.317ns 2.051ns } { 0.000ns 0.873ns 0.513ns 2.986ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] ld/cnt clk -5.161 ns register " "Info: th for register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"ld/cnt\", clock pin = \"clk\") is -5.161 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.828 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 133 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 133; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.602 ns) 2.828 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X15_Y20_N17 1 " "Info: 3: + IC(0.962 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.57 % ) " "Info: Total cell delay = 1.628 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.238ns 0.962ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.275 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns ld/cnt 1 PIN PIN_A5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A5; Fanout = 8; PIN Node = 'ld/cnt'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld/cnt } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1136 1152 1144 "ld/cnt" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.297 ns) + CELL(0.178 ns) 7.348 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~22 2 COMB LCCOMB_X15_Y20_N4 5 " "Info: 2: + IC(6.297 ns) + CELL(0.178 ns) = 7.348 ns; Loc. = LCCOMB_X15_Y20_N4; Fanout = 5; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~22'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.475 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.521 ns) 8.179 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~8 3 COMB LCCOMB_X15_Y20_N16 1 " "Info: 3: + IC(0.310 ns) + CELL(0.521 ns) = 8.179 ns; Loc. = LCCOMB_X15_Y20_N16; Fanout = 1; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~8'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~8 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.275 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X15_Y20_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.275 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~8 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 20.16 % ) " "Info: Total cell delay = 1.668 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.607 ns ( 79.84 % ) " "Info: Total interconnect delay = 6.607 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "8.275 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~8 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "8.275 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~8 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 6.297ns 0.310ns 0.000ns } { 0.000ns 0.873ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.238ns 0.962ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "8.275 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~8 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "8.275 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~8 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 6.297ns 0.310ns 0.000ns } { 0.000ns 0.873ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 20:36:36 2017 " "Info: Processing ended: Wed Oct 11 20:36:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
