# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do audio_visualizer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:14 on Dec 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 02:27:15 on Dec 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:15 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 02:27:15 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:15 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 02:27:15 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:15 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 02:27:15 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/ball.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:15 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 02:27:15 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:15 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:27:15 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:27:16 on Dec 09,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab62
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading work.vga_controller
# Loading work.ball
# Loading work.color_mapper
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-PLI-3406) Too many digits (8) in data on line 2 of file "rickroll_short.ver". (Max is 4.)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/ram0/altsyncram_component/m_default/altsyncram_inst
# Simulation succesfully completed
add wave -position insertpoint  \
sim:/testbench/top/next_state \
sim:/testbench/top/curr_state
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:40 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 02:31:41 on Dec 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:41 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 02:31:41 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:41 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 02:31:41 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/ram.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:41 on Dec 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 02:31:41 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:41 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:31:41 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:41 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 02:31:41 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:57 on Dec 09,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Refreshing module ball
# -- Refreshing module color_mapper
# -- Refreshing module lab62
# -- Refreshing module ram
# -- Refreshing module testbench
# -- Refreshing module vga_controller
# End time: 02:31:57 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:57 on Dec 09,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping module ball
# -- Skipping module color_mapper
# -- Skipping module lab62
# -- Skipping module ram
# -- Skipping module testbench
# -- Skipping module vga_controller
# End time: 02:31:57 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench
# Loading work.lab62
# Loading work.ram
# Loading work.vga_controller
# Loading work.ball
# Loading work.color_mapper
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (8) in data on line 2 of file "rickroll_short.ver". (Max is 4.)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/ram0/altsyncram_component/m_default/altsyncram_inst
restart
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (8) in data on line 2 of file "rickroll_short.ver". (Max is 4.)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/ram0/altsyncram_component/m_default/altsyncram_inst
# Simulation succesfully completed
add wave -position insertpoint  \
sim:/testbench/top/sample_writeen \
sim:/testbench/top/sample_index \
sim:/testbench/top/RAM_ADDR \
sim:/testbench/top/next_sample_index \
sim:/testbench/top/address_increment
restart
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (8) in data on line 2 of file "rickroll_short.ver". (Max is 4.)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/ram0/altsyncram_component/m_default/altsyncram_inst
restart
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (8) in data on line 2 of file "rickroll_short.ver". (Max is 4.)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/ram0/altsyncram_component/m_default/altsyncram_inst
# Simulation succesfully completed
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:32 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 02:46:32 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:33 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 02:46:33 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:33 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 02:46:33 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/ram.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:34 on Dec 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 02:46:34 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:35 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:46:35 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:36 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 02:46:36 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:36 on Dec 09,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Refreshing module ball
# -- Refreshing module color_mapper
# -- Refreshing module lab62
# -- Refreshing module ram
# -- Refreshing module testbench
# -- Refreshing module vga_controller
# End time: 02:46:37 on Dec 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:37 on Dec 09,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping module ball
# -- Skipping module color_mapper
# -- Skipping module lab62
# -- Skipping module ram
# -- Skipping module testbench
# -- Skipping module vga_controller
# End time: 02:46:37 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench
# Loading work.lab62
# Loading work.ram
# Loading work.vga_controller
# Loading work.ball
# Loading work.color_mapper
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (8) in data on line 2 of file "rickroll_short.ver". (Max is 4.)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/ram0/altsyncram_component/m_default/altsyncram_inst
restart
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (8) in data on line 2 of file "rickroll_short.ver". (Max is 4.)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/ram0/altsyncram_component/m_default/altsyncram_inst
restart
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (8) in data on line 2 of file "rickroll_short.ver". (Max is 4.)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/ram0/altsyncram_component/m_default/altsyncram_inst
# Simulation succesfully completed
add wave -position insertpoint  \
sim:/testbench/top/s15 \
sim:/testbench/top/s14 \
sim:/testbench/top/s13 \
sim:/testbench/top/s12 \
sim:/testbench/top/s11 \
sim:/testbench/top/s10 \
sim:/testbench/top/s9 \
sim:/testbench/top/s8 \
sim:/testbench/top/s7 \
sim:/testbench/top/s6 \
sim:/testbench/top/s5 \
sim:/testbench/top/s4 \
sim:/testbench/top/s3 \
sim:/testbench/top/s2 \
sim:/testbench/top/s1 \
sim:/testbench/top/s0
restart
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(39): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (8) in data on line 2 of file "rickroll_short.ver". (Max is 4.)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/ram0/altsyncram_component/m_default/altsyncram_inst
# Simulation succesfully completed
# End time: 03:12:45 on Dec 09,2022, Elapsed time: 0:45:29
# Errors: 0, Warnings: 252
