Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Jan 16 08:01:24 2019
| Host         : matt-HP-EliteBook-Folio-9470m running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
| Design       : zusys_wrapper
| Device       : xczu9eg
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1192 |
| Unused register locations in slices containing registers |   945 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8728 |         1631 |
| No           | No                    | Yes                    |             143 |           37 |
| No           | Yes                   | No                     |            3178 |          634 |
| Yes          | No                    | No                     |            7639 |         1178 |
| Yes          | No                    | Yes                    |             156 |           19 |
| Yes          | Yes                   | No                     |            4223 |          635 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                     Enable Signal                                                                                                                    |                                                                                                                                      Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                      |                1 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                         | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                                                     |                0 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                         |                                                                                                                                                                                                                                                                                            |                0 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                             | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                        |                1 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                           | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                        |                0 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                           | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                        |                0 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                         | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                                                     |                0 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                    |                1 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                          |                1 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                          |                0 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                          |                0 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                1 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                           | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                        |                0 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                           | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                        |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                |                1 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                             | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                        |                1 |              1 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                         | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                                                                                   |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                           |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                           |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_reset_ctrl/ext_trig_out0                                                                                                                                                                                                                             |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_reset_ctrl/ext_trig_out0                                                                                                                                                                                                                           |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/GEN_CH1_UPDATE.ch1_updt_idle_reg                                                                                                                                                          |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                        |                                                                                                                                                                                                                                                                                            |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                         | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                                                                   |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/E[0]                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                  |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                   | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                               |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                2 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                |                                                                                                                                                                                                                                                                                            |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/grant_i_reg[1]                                                                                                                              |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                              |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_reset_ctrl/ext_trig_out0                                                                                                                                                                                                                           |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/grant_i_reg[2]                                                                                                                              |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r_reg[1]_0[0]                                                                                                    | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                               |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axis_interconnect_s2mm_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_15_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/SR[0]                                                                                                         |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r_reg[1]_0[0]                                                                                                    | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                               |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                   | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                               |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r_reg[1]_1[0]                                                                                                    | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                               |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                        |                                                                                                                                                                                                                                                                                            |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_full_reg_0                                       |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axis_interconnect_mm2s_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_a                                                                                      |                                                                                                                                                                                                                                                                                            |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                      |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                                                                     |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]_0[0]                                 |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                             | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                         |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                         |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/ld_btt_cntr_reg10                                        |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en           | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]_0[0]                                           |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                    |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_curr_strt_offset_reg[1][0]                                                                                          |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_max_first_increment_reg[1][0]                                                                                       |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                    |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                     |                                                                                                                                                                                                                                                                                            |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/trigger_reg                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                                                                | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                         |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                         |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rdmux_sel_r_reg[0][0]                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axis_interconnect_mm2s_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.state[1]_i_1__0_n_0                                                                            | zusys_i/axis_interconnect_mm2s_0/xbar/inst/areset_r                                                                                                                                                                                                                                        |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                           |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                       |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/trigger_reg                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                             | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                  |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                   |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                         | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                               |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axis_interconnect_s2mm_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_15_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr                                                             | zusys_i/axis_interconnect_s2mm_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_15_axis_switch_arbiter/areset_r                                                                                                                                                                    |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                                                                | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axis_interconnect_mm2s_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.state[1]_i_1_n_0                                                                               | zusys_i/axis_interconnect_mm2s_0/xbar/inst/areset_r                                                                                                                                                                                                                                        |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axis_interconnect_mm2s_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_b                                                                                      |                                                                                                                                                                                                                                                                                            |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg                                                                                                                                                                                                  |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/tvalid_unsplit_reg[0]                                                                                                                                                                                                         |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/trigger_reg                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/lib_fifo_instance.LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                       |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                                                                                 |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/tvalid_unsplit_reg_0                                                                                                                                                                                                          |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/lib_fifo_instance.LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                      |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/p_1_out                                                                                                                                                                             |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                      |                1 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                  |                0 |              2 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/count_r_reg[2]_0                                                                  | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                              | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                              | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                              | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                  | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                       | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                            |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                  | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                       | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__2_n_0                                                                                              | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                            |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                  | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                     |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                               | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                            |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                            | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                    |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                2 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                           | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                2 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/lib_fifo_instance.LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                3 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                             | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                    |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                         | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                               |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                               |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                    |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                2 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                    |                2 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                             | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                         |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                              | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/last_grant_reg[0][0]                                                                                  | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                               |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                             | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                 | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                       |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                             | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                             | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                             | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                            | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                       | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                  | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                                                            | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                             | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                            | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                         |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                       |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                             | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                                                       | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                         |                2 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                  | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                       |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                 | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                                       |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/S00_AXI_rvalid                                                                                                                                                                    | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_coelsc_tag_reg1                                                                                                                                                |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                             | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                0 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                      |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                       | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              3 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                        | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                             |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                               | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                                                                                                   |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                                                                                                   |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                            |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/p_0_out_0                                                                                                                                                                              |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                                                 |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                         | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0_n_0                                                                                                                                    |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                               | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                            |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                      | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                                            |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                                                |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                                    |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                                                                                              |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                                                                                              |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                                                                                              |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[3]                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                                         |                2 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                                                                                              |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                    | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                          |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_reset                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                       | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axis_mm2s_sts_tvalid_int                                                                                                  | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/tvalid_unsplit_reg[0]                                                                                                                                                                                                         |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                              | zusys_i/ila_sg/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[13]_i_1_n_0                                                                                                                                                                                                                |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                                                                                                   |                2 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                                               |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                          |                3 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                                                                                     |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/clear                                                                                                                                                                                                                     |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                                                                                                |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                                                     |                2 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                                                                                                |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                                                                                                |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                                                                                                |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                                                                                                    |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                    | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                                                                                  |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                            |                2 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                             |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                                                                                     |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                                                                                              |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                                                                                              |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                                                                                              |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                               |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                                                                                              |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                                                                                                      |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                                                                                                     |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                                                                                                   |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                                                    |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                                                    |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                                    |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                                                      |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                                                                                                     |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                                                                                                      |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                                                                                                     |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                                                                                                     |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                                                                                                     |                0 |              4 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                        |                3 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                0 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_1/U0/S00_AXIS_inst/job_o[tdest][4]_i_1_n_0                                                                                                                                                                                        | zusys_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                            | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                2 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                |                1 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                    | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                1 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axis_interconnect_mm2s_0/xbar/inst/areset_r                                                                                                                                                                                                                                        |                3 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                        |                0 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                          | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                                                                   |                0 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/s2mm_desc_info_int                                                                                                                                                                            | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                      |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                     |                2 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                0 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_0/U0/S00_AXIS_inst/job_o[tdest][4]_i_1_n_0                                                                                                                                                                                        | zusys_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              5 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                             | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                  | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                     |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                 | zusys_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg            |                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                            | zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                     | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                     | zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                              | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                         |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                    | zusys_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[5][0]                                                                                                                                                     | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                |                0 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]_0[0]                                                                                                                             | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                    | zusys_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                         |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]_0[0]                                                                                                                             | zusys_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                           | zusys_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                           | zusys_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]_1[0]                                                                                                                             | zusys_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                 | zusys_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/current_state                                                                                                                                                                                 | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/current_state_reg[0]                                                                                                                                                                                                                |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                 | zusys_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GEN_ASYNC_WRITE.axi2ip_wrce_reg[118]_0                                                                                                                                          |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                             | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/proc_sys_reset_2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | zusys_i/proc_sys_reset_2/U0/SEQ/seq_clr                                                                                                                                                                                                                                                    |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                 |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/tdest_out_int[6]_i_1_n_0                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                      |                0 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r                                                                                                                | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                               |                3 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/current_state_reg[0]                                                                                                                                                                                                                  |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                 | zusys_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                   | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg        | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                               |                0 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                 | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                            | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[5][0]                                                                                                                               | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_normal_area.fifo_node_payld_pop_early                                                                                                       | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                            | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.b_cnt_reg[0][0]                                                                                                                                                     | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                          | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                                                      |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                    | zusys_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                       | zusys_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/current_state                                                                                                                                                                                 | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/current_state_reg[0]                                                                                                                                                                                                                |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                           | zusys_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                    | zusys_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                               |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                              | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                           | zusys_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                  |                0 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_m_valid_dup_reg                                                                                                                                                         |                2 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/xsdb_memory_read_inst/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep[0]                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                          | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                                                   |                0 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axis_interconnect_s2mm_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_15_axis_switch_arbiter/areset_r                                                                                                                                                                    |                5 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/current_state_reg[0][0]                                                                                                                                                                                             |                2 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                |                2 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                           | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                       |                1 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                |                4 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                           | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                       |                1 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                |                1 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/current_state_reg[0][0]                                                                                                                                                                                             |                1 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                  |                3 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/current_state_reg[0][0]                                                                                                                                                                                               |                0 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/status_out_int_reg[30]                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/tvalid_unsplit_reg_0                                                                                                                                                                                                          |                1 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                                                              |                0 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                           | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                       |                2 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                           | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                       |                1 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                2 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[3]                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                  |                2 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                             | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                         |                2 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                             | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                         |                1 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                               |                0 |              7 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/current_state                                                                                                                                                                                 | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                                                                                    |                0 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                           | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0[0]                                                                                                                                      |                3 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/current_state                                                                                                                                                                                 | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                                                                                    |                1 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0[0]                                                                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                1 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                                                                 | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                         |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/S00_AXI_rvalid                                                                                                                                                                    | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                         |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/current_state                                                                                                                                                                                 | zusys_i/ila_tx_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                0 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                                                                 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/current_state                                                                                                                                                                                 | zusys_i/ila_rx_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                                                                                      |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                           |                4 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GEN_ASYNC_WRITE.axi2ip_wrce_reg[126]                                                                                                                                            |                0 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0][0]                                                                                                                | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                3 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                   |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                           |                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0][0]                                                                                                                | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                    | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                            |                1 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                            |                1 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                              | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0[0]                                                                                                                                      |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                1 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                7 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                      |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                 |                1 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                       |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                                                         |                1 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                3 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_DESC_REG_FOR_SG.error_pointer_set_reg[5]                                                                                                                                 | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/dmacr_i_reg[16][0]                                                                                                                                                             |                0 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                                                       |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                                                       |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_DESC_REG_FOR_SG.error_pointer_set_reg[0]                                                                                                                                 | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                                                                          |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_DESC_REG_FOR_SG.error_pointer_set_reg[4]                                                                                                                                 | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                1 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER/E[0]                                                                                                                                                                                         | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                0 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]                                                                          | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                           |                3 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                  |                2 |              8 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                    |                2 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                |                3 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                 |                                                                                                                                                                                                                                                                                            |                1 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf        | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                      |                0 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                 | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                      |                1 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg[0]                                                                                                                                         |                2 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                      |                1 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0[0]                                                                                                                                       |                2 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                   |                1 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/lib_fifo_instance.LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                2 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                     | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                                  |                2 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0] |                4 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                               |                4 |              9 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/i___12_n_0                                                                                                                                                                                                                                      |                1 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                 | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                               |                1 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                                            |                2 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg       | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0                                                                                                                    |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                             |                2 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_1/U0/S00_AXIS_inst/job_o[wait_time][9]_i_1_n_0                                                                                                                                                                                    | zusys_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_1/U0/S00_AXIS_inst/job_o[length][9]_i_1_n_0                                                                                                                                                                                       | zusys_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                      | zusys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0] |                0 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                             |                                                                                                                                                                                                                                                                                            |                0 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                                                           |                1 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                     | zusys_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                   |                1 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_1/U0/M00_AXIS_inst/E[0]                                                                                                                                                                                                           | zusys_i/dma_killer_1/U0/controller_inst/wait_counter_s[9]_i_1_n_0                                                                                                                                                                                                                          |                3 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_1/U0/M00_AXIS_inst/E[0]                                                                                                                                                                                                           | zusys_i/dma_killer_1/U0/controller_inst/packet_val_counter_s[9]_i_1_n_0                                                                                                                                                                                                                    |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                1 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/s2mm_desc_info_int[13]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_0/U0/S00_AXIS_inst/job_o[wait_time][9]_i_1_n_0                                                                                                                                                                                    | zusys_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_0/U0/M00_AXIS_inst/E[0]                                                                                                                                                                                                           | zusys_i/dma_killer_0/U0/controller_inst/packet_val_counter_s[9]_i_1_n_0                                                                                                                                                                                                                    |                0 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_0/U0/M00_AXIS_inst/E[0]                                                                                                                                                                                                           | zusys_i/dma_killer_0/U0/controller_inst/wait_counter_s[9]_i_1_n_0                                                                                                                                                                                                                          |                2 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axis_interconnect_mm2s_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_a_1                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                              |                                                                                                                                                                                                                                                                                            |                1 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_0/U0/S00_AXIS_inst/job_o[length][9]_i_1_n_0                                                                                                                                                                                       | zusys_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axis_interconnect_mm2s_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                    |                                                                                                                                                                                                                                                                                            |                0 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11][0]                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                      |                4 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  |                                                                                                                                                                                                                                                                                            |                0 |             10 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                                                         |                0 |             11 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                          |                2 |             11 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                  |                3 |             11 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                  |                2 |             11 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_DESC_REG_FOR_SG.error_pointer_set_reg[0]                                                                                                                                 | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                2 |             11 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                  |                1 |             11 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_DESC_REG_FOR_SG.error_pointer_set_reg[5]                                                                                                                                 | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                1 |             11 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                     |                1 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                          | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                               |                4 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                           | zusys_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                           | zusys_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                          | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                               |                2 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                2 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | zusys_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                2 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                  |                2 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                2 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                     |                1 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                              |                2 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                           | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                          |                1 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | zusys_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                1 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                           | zusys_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | zusys_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                2 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                           | zusys_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | zusys_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                2 |             12 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                  |                4 |             13 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                6 |             13 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                0 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                       | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                          |                2 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                       | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                          |                3 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                       | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                    |                2 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                    | zusys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0] |                0 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                       | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                    |                3 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                      |                                                                                                                                                                                                                                                                                            |                1 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                         | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                            |                2 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                         | zusys_i/ila_sg/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                      |                3 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]  | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                        |                3 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0         | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                        |                2 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                0 |             14 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                  | zusys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                         |                1 |             15 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]          | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                |                1 |             15 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                          |                4 |             15 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                             | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                           |                4 |             15 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                     | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_tag_reg_reg[0]                                                                      |                2 |             15 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                                           |                2 |             15 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                       | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                0 |             15 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                 | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                |                6 |             15 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                8 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                                                  |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                  |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |               13 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |               10 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                  |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                               |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]                                                                                                                                                                                     |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                                                  |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                    |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                                                    |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                           |                2 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                9 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               14 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                     |                3 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                               |                2 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                               |                5 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf        |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                          |                5 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                       |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/TDEST_FIFO.I_INFO_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                  |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_all_idle                                                                                                                                                               | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1__0_n_0                                                                                                                                                             |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_all_idle                                                                                                                                                               | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0                                                                                                                                                                |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                0 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                     |                4 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/lib_fifo_instance.LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                0 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                0 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                       |                                                                                                                                                                                                                                                                                            |                2 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                1 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                1 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                0 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                2 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                0 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                2 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                0 |             17 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                  | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                7 |             18 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                     |                1 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                1 |             18 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                2 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                     |                2 |             18 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_1/U0/M00_AXIS_inst/E[0]                                                                                                                                                                                                           | zusys_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                8 |             19 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_0/U0/M00_AXIS_inst/E[0]                                                                                                                                                                                                           | zusys_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                5 |             19 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0                                                                                                                                                                                               |                1 |             20 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/updt_desc_reg2_reg[32]_0                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                           |                1 |             20 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0                                                                                                                                                                                               |                1 |             20 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                           |                6 |             21 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                6 |             21 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                           |                3 |             22 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[4]                                                                                                                                                                  | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                4 |             22 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             23 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                               |                8 |             23 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                            |                6 |             23 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER/counter                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER/counter[0]_i_1__0_n_0                                                                                                                                                                                                              |                3 |             23 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER/counter_tlast                                                                                                                                                                                | zusys_i/axi_dma_0/U0/MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER/SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0                                                                                                                                                                                         |                3 |             23 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER/vsize0                                                                                                                                                                                       | zusys_i/axi_dma_0/U0/MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER/vsize[0]_i_1__0_n_0                                                                                                                                                                                                                |                3 |             23 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                9 |             23 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER/counter                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER/counter[0]_i_1_n_0                                                                                                                                                                                                                 |                3 |             23 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER/vsize0                                                                                                                                                                                       | zusys_i/axi_dma_0/U0/S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER/vsize[0]_i_1_n_0                                                                                                                                                                                                                   |                3 |             23 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                             | zusys_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             24 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                              | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                3 |             24 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                              | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |             24 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                             | zusys_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                5 |             24 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/lib_fifo_instance.LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/lib_fifo_instance.LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                        |                2 |             24 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                              | zusys_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |             24 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                             | zusys_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             24 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                              | zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                5 |             24 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                             | zusys_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                6 |             24 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                9 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               11 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                          |                1 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               10 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_1/U0/controller_inst/wait_time_s[9]_i_1_n_0                                                                                                                                                                                       | zusys_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               11 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                9 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/dma_killer_0/U0/controller_inst/wait_time_s[9]_i_1_n_0                                                                                                                                                                                       | zusys_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               11 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             25 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/ftch_error_addr_reg[31]_1[0]                                                                                                                               | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                0 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_DESC_REG_FOR_SG.error_pointer_set_reg[3]                                                                                                                                 | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                5 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg[0]                                                                                                          | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                0 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                               | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                0 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/p_10_out                                                                                                                                                                    | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                           |                0 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                8 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[6]                                                                                                                                   | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                7 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_curdesc_reg[6][0]                                                                                                                                     | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                3 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg[1]                                                                                                          | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                2 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                        | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                1 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                    | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                3 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6][0]                                                                                                                                       | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |               10 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6][0]                                                                                                                                       | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                5 |             26 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                         | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                2 |             27 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_NO_QUEUE.I_NO_UPDT_DESC_QUEUE/E[0]                                                                                                                              | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                8 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                                                                     |                4 |             27 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                       | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                            |                5 |             27 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                       | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                4 |             27 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                       | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                0 |             27 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                        |                4 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                2 |             28 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                6 |             28 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                       | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                            |                4 |             28 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[5]                                                                                                                                                                  | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                8 |             29 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                7 |             29 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                     | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_cmd_addr_reg_reg[6]                                                                                                                                                  |                0 |             30 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_rd_addr[6]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                |                5 |             31 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                5 |             31 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                               |                7 |             31 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                     | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_cmd_addr_reg_reg[3]                                                                                                                                                  |                2 |             31 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                5 |             31 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                             | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                                         |                4 |             31 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |               11 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/lib_fifo_instance.LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                       | zusys_i/axi_dma_0/U0/INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN/I_ASYNC_FIFOGEN_FIFO/lib_fifo_instance.LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                      |                3 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                  | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                        |                1 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                               | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                4 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                       | zusys_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                   |               17 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                0 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                          |                2 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER/SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC/E[0]                                                                                                                                                     | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                3 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER/split_cmd[0]_i_1_n_0                                                                                                                                                                         | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                            |                2 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                    |                4 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                      |                6 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                    |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                       |                8 |             32 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                              | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                         |               12 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                8 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |               10 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |               11 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                8 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             33 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                9 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                         | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                               |                0 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |               10 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                0 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |               10 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                9 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |               11 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                         | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                               |                0 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                7 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                6 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                5 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                |                5 |             34 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                5 |             35 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                0 |             35 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             35 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               10 |             35 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                          |                                                                                                                                                                                                                                                                                            |                0 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                            |                                                                                                                                                                                                                                                                                            |                3 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                            |                0 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                9 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                0 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                0 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               17 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                0 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               13 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                            | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                1 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                        | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                |               10 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                0 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                5 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             37 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                            |               10 |             38 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |             38 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                            |                                                                                                                                                                                                                                                                                            |                0 |             38 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                0 |             38 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                0 |             38 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |             38 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |             38 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |             38 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                          |                6 |             39 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                9 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                               | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                7 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                0 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                5 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                5 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |               11 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                  |                8 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |               12 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                8 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |               10 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                8 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                  |                8 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             41 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                   |                6 |             42 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg                                                                                                                                    | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                           |                6 |             42 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                            |                0 |             44 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |             44 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               17 |             44 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                0 |             44 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                  | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                          |                6 |             44 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                0 |             45 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                            |                0 |             45 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |             45 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               23 |             45 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                0 |             45 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             45 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |             46 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                0 |             46 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                       |                7 |             46 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                              | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr_reg[22]                                     |                6 |             46 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_cache_reg_reg[3]                                                 |                                                                                                                                                                                                                                                                                            |                4 |             46 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_cache_reg_reg[3]                                                 |                                                                                                                                                                                                                                                                                            |                4 |             47 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             48 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             48 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             48 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             48 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             48 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             48 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                       | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                         |                2 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                5 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                5 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               11 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                         | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                         |                5 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                4 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                                                                | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                3 |             49 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                         | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                      |                7 |             50 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |                8 |             51 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                0 |             52 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             52 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |             52 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             52 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                    |               10 |             52 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER/split_cmd1                                                                                                                                                                                   | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                3 |             55 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                       |               10 |             55 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER/SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC/split_cmd1                                                                                                                                               | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                4 |             56 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               11 |             57 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER/command[103]_i_1__0_n_0                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                4 |             57 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                  |               11 |             59 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER/command[103]_i_1_n_0                                                                                                                                                                         | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |                2 |             59 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[13]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             63 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |               10 |             64 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                    |                8 |             64 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_4_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                      |               10 |             64 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_4_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_4_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                    |               12 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               21 |             65 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                    |               10 |             70 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg[0]                                                                                                                                 | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                           |               13 |             86 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0[0]                                                                                                                               | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                           |               10 |             87 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             96 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             96 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             96 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             96 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             96 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             96 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |               18 |            103 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_rx_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               16 |            103 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_tx_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               17 |            103 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               11 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               10 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                9 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                9 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               12 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               14 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               14 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               14 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               11 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               11 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               14 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               13 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               11 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |            105 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                         |               30 |            125 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                         |               24 |            175 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                    |               29 |            205 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      | zusys_i/ila_sg/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                      |               32 |            210 |
|  zusys_i/zynq_ultra_ps_e_0/U0/pl_clk2   |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |             1643 |           9012 |
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    23 |
| 2      |                    84 |
| 3      |                    67 |
| 4      |                   262 |
| 5      |                    16 |
| 6      |                    54 |
| 7      |                    25 |
| 8      |                    42 |
| 9      |                    13 |
| 10     |                    27 |
| 11     |                     7 |
| 12     |                    19 |
| 13     |                     2 |
| 14     |                    15 |
| 15     |                     8 |
| 16+    |                   528 |
+--------+-----------------------+


