module clk_enable(
    input clk,
    input clr,
    output reg q );
    
    reg [27:0] S;
    always @(posedge clk or posedge clr)begin
    if (clr == 1) begin
    S = 2'b00;
   end 
   else if (S==49999) begin
    S=0;
   q=1;   
    end
    else begin
        S= S + 1;
        q=0;
    end
    
    end
    
    

    
        
    
endmodule
