//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0
// _ZZ78Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0E25T_cast_input_0_red_shared has been demoted
// _ZZ78Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0E8red_buf0 has been demoted

.visible .entry Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0(
	.param .u64 Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_0,
	.param .u64 Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_1,
	.param .u64 Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_2,
	.param .u64 Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_3,
	.param .u64 Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_4,
	.param .u64 Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_5,
	.param .u64 Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_6,
	.param .u64 Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_7,
	.param .u64 Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_8,
	.param .u64 Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_9,
	.param .u64 Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_10,
	.param .u64 Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_11
)
{
	.reg .pred 	%p<12>;
	.reg .b16 	%rs<25>;
	.reg .f32 	%f<141>;
	.reg .b32 	%r<85>;
	.reg .b64 	%rd<55>;
	// demoted variable
	.shared .align 4 .b8 _ZZ78Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0E25T_cast_input_0_red_shared[512];
	// demoted variable
	.shared .align 4 .b8 _ZZ78Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0E8red_buf0[4096];

	ld.param.u64 	%rd13, [Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_0];
	ld.param.u64 	%rd14, [Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_2];
	ld.param.u64 	%rd15, [Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_3];
	ld.param.u64 	%rd16, [Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_4];
	ld.param.u64 	%rd17, [Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_7];
	ld.param.u64 	%rd18, [Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_8];
	ld.param.u64 	%rd19, [Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_9];
	ld.param.u64 	%rd20, [Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_10];
	ld.param.u64 	%rd21, [Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_11];
	cvta.to.global.u64 	%rd1, %rd21;
	cvta.to.global.u64 	%rd2, %rd17;
	cvta.to.global.u64 	%rd3, %rd13;
	cvta.to.global.u64 	%rd4, %rd18;
	cvta.to.global.u64 	%rd5, %rd20;
	cvta.to.global.u64 	%rd6, %rd15;
	cvta.to.global.u64 	%rd7, %rd14;
	cvta.to.global.u64 	%rd8, %rd19;
	cvta.to.global.u64 	%rd9, %rd16;
	mov.u32 	%r1, %tid.x;
	add.s32 	%r29, %r1, 127;
	shr.s32 	%r30, %r1, 31;
	shr.u32 	%r31, %r30, 25;
	add.s32 	%r32, %r1, %r31;
	and.b32  	%r33, %r32, 1073741696;
	sub.s32 	%r34, %r1, %r33;
	shl.b32 	%r35, %r34, 2;
	mov.u32 	%r36, _ZZ78Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0E25T_cast_input_0_red_shared;
	add.s32 	%r2, %r36, %r35;
	setp.gt.u32	%p2, %r29, 254;
	@%p2 bra 	BB0_2;

	mov.u32 	%r37, 0;
	st.shared.u32 	[%r2], %r37;

BB0_2:
	and.b32  	%r41, %r32, -128;
	sub.s32 	%r3, %r1, %r41;
	bar.sync 	0;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r42, %r4, 15;
	shr.s32 	%r5, %r32, 7;
	shl.b32 	%r46, %r5, 9;
	mov.u32 	%r6, %ctaid.y;
	shl.b32 	%r7, %r6, 7;
	add.s32 	%r47, %r3, %r42;
	add.s32 	%r48, %r47, %r46;
	add.s32 	%r49, %r48, %r7;
	mul.wide.s32 	%rd22, %r49, 2;
	add.s64 	%rd23, %rd9, %rd22;
	ld.global.nc.u16 	%rs1, [%rd23];
	// inline asm
	{  cvt.f32.f16 %f3, %rs1;}

	// inline asm
	add.f32 	%f11, %f3, 0f00000000;
	sub.f32 	%f12, %f11, %f3;
	ld.global.nc.u16 	%rs2, [%rd23+8192];
	// inline asm
	{  cvt.f32.f16 %f4, %rs2;}

	// inline asm
	sub.f32 	%f13, %f4, %f12;
	add.f32 	%f14, %f11, %f13;
	sub.f32 	%f15, %f14, %f11;
	sub.f32 	%f16, %f15, %f13;
	ld.global.nc.u16 	%rs3, [%rd23+16384];
	// inline asm
	{  cvt.f32.f16 %f5, %rs3;}

	// inline asm
	sub.f32 	%f17, %f5, %f16;
	add.f32 	%f18, %f14, %f17;
	sub.f32 	%f19, %f18, %f14;
	sub.f32 	%f20, %f19, %f17;
	ld.global.nc.u16 	%rs4, [%rd23+24576];
	// inline asm
	{  cvt.f32.f16 %f6, %rs4;}

	// inline asm
	sub.f32 	%f21, %f6, %f20;
	add.f32 	%f22, %f18, %f21;
	sub.f32 	%f23, %f22, %f18;
	sub.f32 	%f24, %f23, %f21;
	ld.global.nc.u16 	%rs5, [%rd23+32768];
	// inline asm
	{  cvt.f32.f16 %f7, %rs5;}

	// inline asm
	sub.f32 	%f25, %f7, %f24;
	add.f32 	%f26, %f22, %f25;
	sub.f32 	%f27, %f26, %f22;
	sub.f32 	%f28, %f27, %f25;
	ld.global.nc.u16 	%rs6, [%rd23+40960];
	// inline asm
	{  cvt.f32.f16 %f8, %rs6;}

	// inline asm
	sub.f32 	%f29, %f8, %f28;
	add.f32 	%f30, %f26, %f29;
	sub.f32 	%f31, %f30, %f26;
	sub.f32 	%f32, %f31, %f29;
	ld.global.nc.u16 	%rs7, [%rd23+49152];
	// inline asm
	{  cvt.f32.f16 %f9, %rs7;}

	// inline asm
	sub.f32 	%f33, %f9, %f32;
	add.f32 	%f34, %f30, %f33;
	sub.f32 	%f35, %f34, %f30;
	sub.f32 	%f36, %f35, %f33;
	ld.global.nc.u16 	%rs8, [%rd23+57344];
	// inline asm
	{  cvt.f32.f16 %f10, %rs8;}

	// inline asm
	sub.f32 	%f37, %f10, %f36;
	add.f32 	%f38, %f34, %f37;
	mov.u32 	%r50, %tid.y;
	mov.u32 	%r51, %ntid.x;
	mad.lo.s32 	%r8, %r50, %r51, %r1;
	and.b32  	%r9, %r8, 127;
	shr.u32 	%r10, %r8, 7;
	shl.b32 	%r52, %r10, 7;
	add.s32 	%r53, %r52, %r9;
	shl.b32 	%r54, %r53, 2;
	mov.u32 	%r55, _ZZ78Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0E8red_buf0;
	add.s32 	%r11, %r55, %r54;
	st.shared.f32 	[%r11], %f38;
	bar.sync 	0;
	setp.gt.u32	%p3, %r8, 511;
	@%p3 bra 	BB0_4;

	ld.shared.f32 	%f39, [%r11];
	ld.shared.f32 	%f40, [%r11+2048];
	add.f32 	%f41, %f39, %f40;
	st.shared.f32 	[%r11], %f41;

BB0_4:
	bar.sync 	0;
	setp.gt.u32	%p4, %r8, 255;
	@%p4 bra 	BB0_6;

	ld.shared.f32 	%f42, [%r11];
	ld.shared.f32 	%f43, [%r11+1024];
	add.f32 	%f44, %f42, %f43;
	st.shared.f32 	[%r11], %f44;

BB0_6:
	bar.sync 	0;
	setp.ne.s32	%p5, %r10, 0;
	@%p5 bra 	BB0_8;

	ld.shared.f32 	%f45, [%r11];
	ld.shared.f32 	%f46, [%r11+512];
	add.f32 	%f47, %f45, %f46;
	st.shared.f32 	[%r11], %f47;

BB0_8:
	setp.eq.s32	%p1, %r10, 0;
	bar.sync 	0;
	@!%p1 bra 	BB0_10;
	bra.uni 	BB0_9;

BB0_9:
	mov.u32 	%r78, _ZZ78Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0E8red_buf0;
	ld.shared.f32 	%f48, [%r2];
	shl.b32 	%r56, %r9, 2;
	add.s32 	%r58, %r78, %r56;
	ld.shared.f32 	%f49, [%r58];
	add.f32 	%f50, %f48, %f49;
	st.shared.f32 	[%r2], %f50;

BB0_10:
	bar.sync 	0;
	mov.u32 	%r71, %tid.x;
	setp.gt.s32	%p6, %r71, 127;
	@%p6 bra 	BB0_12;

	ld.param.u64 	%rd54, [Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_5];
	mov.u32 	%r77, %ctaid.y;
	shl.b32 	%r76, %r77, 7;
	mov.u32 	%r75, _ZZ78Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0E25T_cast_input_0_red_shared;
	mov.u32 	%r74, %tid.x;
	shl.b32 	%r59, %r74, 2;
	add.s32 	%r61, %r75, %r59;
	ld.shared.f32 	%f51, [%r61];
	add.s32 	%r62, %r76, %r74;
	cvta.to.global.u64 	%rd24, %rd54;
	mul.wide.s32 	%rd25, %r62, 4;
	add.s64 	%rd26, %rd24, %rd25;
	atom.global.add.f32 	%f52, [%rd26], %f51;

BB0_12:
	bar.sync 	0;
	setp.gt.s32	%p7, %r3, 19;
	@%p7 bra 	BB0_19;

	ld.param.u64 	%rd53, [Fused_Cast_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_split_8525474565207018409_kernel0_param_1];
	mad.lo.s32 	%r12, %r4, 20, %r3;
	cvta.to.global.u64 	%rd27, %rd53;
	mul.wide.s32 	%rd28, %r12, 4;
	add.s64 	%rd10, %rd27, %rd28;
	setp.gt.s32	%p8, %r12, 511;
	@%p8 bra 	BB0_16;

	mov.u32 	%r73, %ctaid.y;
	ld.global.nc.f32 	%f1, [%rd10];
	mad.lo.s32 	%r80, %r73, 384, %r5;
	mad.lo.s32 	%r64, %r73, 196608, %r3;
	mad.lo.s32 	%r65, %r5, 512, %r64;
	mad.lo.s32 	%r79, %r4, 20, %r65;
	mov.u32 	%r81, -48;

BB0_15:
	mul.wide.s32 	%rd29, %r79, 2;
	add.s64 	%rd30, %rd9, %rd29;
	ld.global.nc.u16 	%rs9, [%rd30];
	// inline asm
	{  cvt.f32.f16 %f53, %rs9;}

	// inline asm
	mul.f32 	%f61, %f53, %f1;
	mul.wide.s32 	%rd31, %r79, 4;
	add.s64 	%rd32, %rd8, %rd31;
	st.global.f32 	[%rd32], %f61;
	add.s64 	%rd33, %rd7, %rd31;
	mul.wide.s32 	%rd34, %r80, 4;
	add.s64 	%rd35, %rd6, %rd34;
	ld.global.nc.f32 	%f62, [%rd35];
	ld.global.nc.f32 	%f63, [%rd33];
	sub.f32 	%f64, %f63, %f62;
	add.s64 	%rd36, %rd5, %rd31;
	st.global.f32 	[%rd36], %f64;
	mul.f32 	%f65, %f61, %f64;
	add.s64 	%rd37, %rd4, %rd31;
	st.global.f32 	[%rd37], %f65;
	// inline asm
	{  cvt.f32.f16 %f54, %rs9;}

	// inline asm
	add.s64 	%rd38, %rd3, %rd34;
	ld.global.nc.f32 	%f66, [%rd38];
	mul.f32 	%f67, %f66, %f64;
	mul.f32 	%f68, %f54, %f67;
	add.s64 	%rd39, %rd2, %rd31;
	st.global.f32 	[%rd39], %f68;
	mul.f32 	%f69, %f61, %f66;
	add.s64 	%rd40, %rd1, %rd31;
	st.global.f32 	[%rd40], %f69;
	ld.global.nc.u16 	%rs11, [%rd30+8192];
	// inline asm
	{  cvt.f32.f16 %f55, %rs11;}

	// inline asm
	mul.f32 	%f70, %f55, %f1;
	st.global.f32 	[%rd32+16384], %f70;
	ld.global.nc.f32 	%f71, [%rd35+32];
	ld.global.nc.f32 	%f72, [%rd33+16384];
	sub.f32 	%f73, %f72, %f71;
	st.global.f32 	[%rd36+16384], %f73;
	mul.f32 	%f74, %f70, %f73;
	st.global.f32 	[%rd37+16384], %f74;
	// inline asm
	{  cvt.f32.f16 %f56, %rs11;}

	// inline asm
	ld.global.nc.f32 	%f75, [%rd38+32];
	mul.f32 	%f76, %f75, %f73;
	mul.f32 	%f77, %f56, %f76;
	st.global.f32 	[%rd39+16384], %f77;
	mul.f32 	%f78, %f70, %f75;
	st.global.f32 	[%rd40+16384], %f78;
	ld.global.nc.u16 	%rs13, [%rd30+16384];
	// inline asm
	{  cvt.f32.f16 %f57, %rs13;}

	// inline asm
	mul.f32 	%f79, %f57, %f1;
	st.global.f32 	[%rd32+32768], %f79;
	ld.global.nc.f32 	%f80, [%rd35+64];
	ld.global.nc.f32 	%f81, [%rd33+32768];
	sub.f32 	%f82, %f81, %f80;
	st.global.f32 	[%rd36+32768], %f82;
	mul.f32 	%f83, %f79, %f82;
	st.global.f32 	[%rd37+32768], %f83;
	// inline asm
	{  cvt.f32.f16 %f58, %rs13;}

	// inline asm
	ld.global.nc.f32 	%f84, [%rd38+64];
	mul.f32 	%f85, %f84, %f82;
	mul.f32 	%f86, %f58, %f85;
	st.global.f32 	[%rd39+32768], %f86;
	mul.f32 	%f87, %f79, %f84;
	st.global.f32 	[%rd40+32768], %f87;
	ld.global.nc.u16 	%rs15, [%rd30+24576];
	// inline asm
	{  cvt.f32.f16 %f59, %rs15;}

	// inline asm
	mul.f32 	%f88, %f59, %f1;
	st.global.f32 	[%rd32+49152], %f88;
	ld.global.nc.f32 	%f89, [%rd35+96];
	ld.global.nc.f32 	%f90, [%rd33+49152];
	sub.f32 	%f91, %f90, %f89;
	st.global.f32 	[%rd36+49152], %f91;
	mul.f32 	%f92, %f88, %f91;
	st.global.f32 	[%rd37+49152], %f92;
	// inline asm
	{  cvt.f32.f16 %f60, %rs15;}

	// inline asm
	ld.global.nc.f32 	%f93, [%rd38+96];
	mul.f32 	%f94, %f93, %f91;
	mul.f32 	%f95, %f60, %f94;
	st.global.f32 	[%rd39+49152], %f95;
	mul.f32 	%f96, %f88, %f93;
	st.global.f32 	[%rd40+49152], %f96;
	add.s32 	%r80, %r80, 32;
	add.s32 	%r79, %r79, 16384;
	add.s32 	%r81, %r81, 4;
	setp.ne.s32	%p9, %r81, 0;
	@%p9 bra 	BB0_15;

BB0_16:
	add.s32 	%r66, %r12, 480;
	setp.gt.s32	%p10, %r66, 511;
	@%p10 bra 	BB0_19;

	mov.u32 	%r72, %ctaid.y;
	ld.global.nc.f32 	%f2, [%rd10+1920];
	mad.lo.s32 	%r83, %r72, 384, %r5;
	mad.lo.s32 	%r68, %r72, 196608, %r3;
	mad.lo.s32 	%r69, %r5, 512, %r68;
	mad.lo.s32 	%r82, %r4, 20, %r69;
	mov.u32 	%r84, -48;

BB0_18:
	add.s32 	%r70, %r82, 480;
	mul.wide.s32 	%rd41, %r70, 2;
	add.s64 	%rd42, %rd9, %rd41;
	ld.global.nc.u16 	%rs17, [%rd42];
	// inline asm
	{  cvt.f32.f16 %f97, %rs17;}

	// inline asm
	mul.f32 	%f105, %f97, %f2;
	mul.wide.s32 	%rd43, %r70, 4;
	add.s64 	%rd44, %rd8, %rd43;
	st.global.f32 	[%rd44], %f105;
	add.s64 	%rd45, %rd7, %rd43;
	mul.wide.s32 	%rd46, %r83, 4;
	add.s64 	%rd47, %rd6, %rd46;
	ld.global.nc.f32 	%f106, [%rd47];
	ld.global.nc.f32 	%f107, [%rd45];
	sub.f32 	%f108, %f107, %f106;
	add.s64 	%rd48, %rd5, %rd43;
	st.global.f32 	[%rd48], %f108;
	mul.f32 	%f109, %f105, %f108;
	add.s64 	%rd49, %rd4, %rd43;
	st.global.f32 	[%rd49], %f109;
	// inline asm
	{  cvt.f32.f16 %f98, %rs17;}

	// inline asm
	add.s64 	%rd50, %rd3, %rd46;
	ld.global.nc.f32 	%f110, [%rd50];
	mul.f32 	%f111, %f110, %f108;
	mul.f32 	%f112, %f98, %f111;
	add.s64 	%rd51, %rd2, %rd43;
	st.global.f32 	[%rd51], %f112;
	mul.f32 	%f113, %f105, %f110;
	add.s64 	%rd52, %rd1, %rd43;
	st.global.f32 	[%rd52], %f113;
	ld.global.nc.u16 	%rs19, [%rd42+8192];
	// inline asm
	{  cvt.f32.f16 %f99, %rs19;}

	// inline asm
	mul.f32 	%f114, %f99, %f2;
	st.global.f32 	[%rd44+16384], %f114;
	ld.global.nc.f32 	%f115, [%rd47+32];
	ld.global.nc.f32 	%f116, [%rd45+16384];
	sub.f32 	%f117, %f116, %f115;
	st.global.f32 	[%rd48+16384], %f117;
	mul.f32 	%f118, %f114, %f117;
	st.global.f32 	[%rd49+16384], %f118;
	// inline asm
	{  cvt.f32.f16 %f100, %rs19;}

	// inline asm
	ld.global.nc.f32 	%f119, [%rd50+32];
	mul.f32 	%f120, %f119, %f117;
	mul.f32 	%f121, %f100, %f120;
	st.global.f32 	[%rd51+16384], %f121;
	mul.f32 	%f122, %f114, %f119;
	st.global.f32 	[%rd52+16384], %f122;
	ld.global.nc.u16 	%rs21, [%rd42+16384];
	// inline asm
	{  cvt.f32.f16 %f101, %rs21;}

	// inline asm
	mul.f32 	%f123, %f101, %f2;
	st.global.f32 	[%rd44+32768], %f123;
	ld.global.nc.f32 	%f124, [%rd47+64];
	ld.global.nc.f32 	%f125, [%rd45+32768];
	sub.f32 	%f126, %f125, %f124;
	st.global.f32 	[%rd48+32768], %f126;
	mul.f32 	%f127, %f123, %f126;
	st.global.f32 	[%rd49+32768], %f127;
	// inline asm
	{  cvt.f32.f16 %f102, %rs21;}

	// inline asm
	ld.global.nc.f32 	%f128, [%rd50+64];
	mul.f32 	%f129, %f128, %f126;
	mul.f32 	%f130, %f102, %f129;
	st.global.f32 	[%rd51+32768], %f130;
	mul.f32 	%f131, %f123, %f128;
	st.global.f32 	[%rd52+32768], %f131;
	ld.global.nc.u16 	%rs23, [%rd42+24576];
	// inline asm
	{  cvt.f32.f16 %f103, %rs23;}

	// inline asm
	mul.f32 	%f132, %f103, %f2;
	st.global.f32 	[%rd44+49152], %f132;
	ld.global.nc.f32 	%f133, [%rd47+96];
	ld.global.nc.f32 	%f134, [%rd45+49152];
	sub.f32 	%f135, %f134, %f133;
	st.global.f32 	[%rd48+49152], %f135;
	mul.f32 	%f136, %f132, %f135;
	st.global.f32 	[%rd49+49152], %f136;
	// inline asm
	{  cvt.f32.f16 %f104, %rs23;}

	// inline asm
	ld.global.nc.f32 	%f137, [%rd50+96];
	mul.f32 	%f138, %f137, %f135;
	mul.f32 	%f139, %f104, %f138;
	st.global.f32 	[%rd51+49152], %f139;
	mul.f32 	%f140, %f132, %f137;
	st.global.f32 	[%rd52+49152], %f140;
	add.s32 	%r83, %r83, 32;
	add.s32 	%r82, %r82, 16384;
	add.s32 	%r84, %r84, 4;
	setp.ne.s32	%p11, %r84, 0;
	@%p11 bra 	BB0_18;

BB0_19:
	ret;
}


