Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 03 18:50:26 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter_between_timing_summary_routed.rpt -rpx counter_between_timing_summary_routed.rpx
| Design       : counter_between
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.593        0.000                      0                    8        0.141        0.000                      0                    8        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.593        0.000                      0                    8        0.141        0.000                      0                    8        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 count_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.640ns (29.467%)  route 1.532ns (70.533%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.327     4.258    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.341     4.599 r  count_signal_reg[3]/Q
                         net (fo=6, routed)           0.665     5.264    count_OBUF[3]
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.097     5.361 f  count_signal[7]_i_5/O
                         net (fo=1, routed)           0.224     5.584    count_signal[7]_i_5_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I5_O)        0.097     5.681 r  count_signal[7]_i_2/O
                         net (fo=8, routed)           0.319     6.000    count_signal[7]_i_2_n_0
    SLICE_X89Y57         LUT5 (Prop_lut5_I1_O)        0.105     6.105 r  count_signal[2]_i_1/O
                         net (fo=1, routed)           0.324     6.429    p_0_in[2]
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.225    14.003    clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[2]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y57         FDRE (Setup_fdre_C_D)       -0.176    14.022    count_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 count_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.632ns (29.328%)  route 1.523ns (70.672%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.327     4.258    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.341     4.599 r  count_signal_reg[3]/Q
                         net (fo=6, routed)           0.665     5.264    count_OBUF[3]
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.097     5.361 f  count_signal[7]_i_5/O
                         net (fo=1, routed)           0.224     5.584    count_signal[7]_i_5_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I5_O)        0.097     5.681 r  count_signal[7]_i_2/O
                         net (fo=8, routed)           0.634     6.315    count_signal[7]_i_2_n_0
    SLICE_X89Y57         LUT4 (Prop_lut4_I1_O)        0.097     6.412 r  count_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     6.412    p_0_in[6]
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.225    14.003    clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[6]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y57         FDRE (Setup_fdre_C_D)        0.032    14.230    count_signal_reg[6]
  -------------------------------------------------------------------
                         required time                         14.230    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.961ns  (required time - arrival time)
  Source:                 count_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.632ns (31.444%)  route 1.378ns (68.556%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.327     4.258    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.341     4.599 r  count_signal_reg[3]/Q
                         net (fo=6, routed)           0.665     5.264    count_OBUF[3]
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.097     5.361 f  count_signal[7]_i_5/O
                         net (fo=1, routed)           0.224     5.584    count_signal[7]_i_5_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I5_O)        0.097     5.681 r  count_signal[7]_i_2/O
                         net (fo=8, routed)           0.489     6.170    count_signal[7]_i_2_n_0
    SLICE_X89Y57         LUT6 (Prop_lut6_I1_O)        0.097     6.267 r  count_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     6.267    p_0_in[5]
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.225    14.003    clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[5]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y57         FDRE (Setup_fdre_C_D)        0.030    14.228    count_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  7.961    

Slack (MET) :             8.106ns  (required time - arrival time)
  Source:                 count_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.632ns (33.427%)  route 1.259ns (66.573%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 14.002 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.327     4.258    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.341     4.599 r  count_signal_reg[3]/Q
                         net (fo=6, routed)           0.665     5.264    count_OBUF[3]
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.097     5.361 f  count_signal[7]_i_5/O
                         net (fo=1, routed)           0.224     5.584    count_signal[7]_i_5_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I5_O)        0.097     5.681 r  count_signal[7]_i_2/O
                         net (fo=8, routed)           0.370     6.051    count_signal[7]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.097     6.148 r  count_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     6.148    p_0_in[3]
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.224    14.002    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[3]/C
                         clock pessimism              0.256    14.258    
                         clock uncertainty           -0.035    14.222    
    SLICE_X89Y58         FDRE (Setup_fdre_C_D)        0.032    14.254    count_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  8.106    

Slack (MET) :             8.109ns  (required time - arrival time)
  Source:                 count_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.632ns (33.516%)  route 1.254ns (66.484%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 14.002 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.327     4.258    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.341     4.599 r  count_signal_reg[3]/Q
                         net (fo=6, routed)           0.665     5.264    count_OBUF[3]
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.097     5.361 f  count_signal[7]_i_5/O
                         net (fo=1, routed)           0.224     5.584    count_signal[7]_i_5_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I5_O)        0.097     5.681 r  count_signal[7]_i_2/O
                         net (fo=8, routed)           0.365     6.046    count_signal[7]_i_2_n_0
    SLICE_X89Y58         LUT3 (Prop_lut3_I1_O)        0.097     6.143 r  count_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     6.143    p_0_in[0]
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.224    14.002    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[0]/C
                         clock pessimism              0.256    14.258    
                         clock uncertainty           -0.035    14.222    
    SLICE_X89Y58         FDRE (Setup_fdre_C_D)        0.030    14.252    count_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  8.109    

Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 count_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.646ns (34.006%)  route 1.254ns (65.994%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 14.002 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.327     4.258    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.341     4.599 r  count_signal_reg[3]/Q
                         net (fo=6, routed)           0.665     5.264    count_OBUF[3]
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.097     5.361 f  count_signal[7]_i_5/O
                         net (fo=1, routed)           0.224     5.584    count_signal[7]_i_5_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I5_O)        0.097     5.681 r  count_signal[7]_i_2/O
                         net (fo=8, routed)           0.365     6.046    count_signal[7]_i_2_n_0
    SLICE_X89Y58         LUT4 (Prop_lut4_I1_O)        0.111     6.157 r  count_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     6.157    p_0_in[1]
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.224    14.002    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[1]/C
                         clock pessimism              0.256    14.258    
                         clock uncertainty           -0.035    14.222    
    SLICE_X89Y58         FDRE (Setup_fdre_C_D)        0.064    14.286    count_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  8.129    

Slack (MET) :             8.147ns  (required time - arrival time)
  Source:                 count_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.625ns (33.560%)  route 1.237ns (66.440%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.327     4.258    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.313     4.571 r  count_signal_reg[1]/Q
                         net (fo=7, routed)           0.641     5.212    count_OBUF[1]
    SLICE_X89Y57         LUT6 (Prop_lut6_I3_O)        0.215     5.427 r  count_signal[7]_i_3/O
                         net (fo=2, routed)           0.596     6.023    count_signal[7]_i_3_n_0
    SLICE_X88Y57         LUT5 (Prop_lut5_I3_O)        0.097     6.120 r  count_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     6.120    p_0_in[7]
    SLICE_X88Y57         FDRE                                         r  count_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.225    14.003    clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  count_signal_reg[7]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y57         FDRE (Setup_fdre_C_D)        0.069    14.267    count_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  8.147    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 count_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.632ns (34.071%)  route 1.223ns (65.929%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.327     4.258    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.341     4.599 r  count_signal_reg[3]/Q
                         net (fo=6, routed)           0.665     5.264    count_OBUF[3]
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.097     5.361 f  count_signal[7]_i_5/O
                         net (fo=1, routed)           0.224     5.584    count_signal[7]_i_5_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I5_O)        0.097     5.681 r  count_signal[7]_i_2/O
                         net (fo=8, routed)           0.334     6.015    count_signal[7]_i_2_n_0
    SLICE_X88Y57         LUT5 (Prop_lut5_I1_O)        0.097     6.112 r  count_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     6.112    p_0_in[4]
    SLICE_X88Y57         FDRE                                         r  count_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.225    14.003    clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  count_signal_reg[4]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y57         FDRE (Setup_fdre_C_D)        0.072    14.270    count_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  8.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 count_signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (68.000%)  route 0.088ns (32.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.606     1.525    clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  count_signal_reg[6]/Q
                         net (fo=4, routed)           0.088     1.754    count_OBUF[6]
    SLICE_X88Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  count_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     1.799    p_0_in[7]
    SLICE_X88Y57         FDRE                                         r  count_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.878     2.043    clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  count_signal_reg[7]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X88Y57         FDRE (Hold_fdre_C_D)         0.120     1.658    count_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 count_signal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.613%)  route 0.126ns (40.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.606     1.525    clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  count_signal_reg[5]/Q
                         net (fo=4, routed)           0.126     1.792    count_OBUF[5]
    SLICE_X89Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  count_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    p_0_in[5]
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.878     2.043    clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[5]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X89Y57         FDRE (Hold_fdre_C_D)         0.091     1.616    count_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 count_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.689%)  route 0.099ns (30.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.606     1.525    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  count_signal_reg[1]/Q
                         net (fo=7, routed)           0.099     1.752    count_OBUF[1]
    SLICE_X89Y58         LUT6 (Prop_lut6_I4_O)        0.099     1.851 r  count_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    p_0_in[3]
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.878     2.043    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[3]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X89Y58         FDRE (Hold_fdre_C_D)         0.092     1.617    count_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 count_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.254ns (58.058%)  route 0.183ns (41.942%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.606     1.525    clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  count_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  count_signal_reg[4]/Q
                         net (fo=5, routed)           0.096     1.785    count_OBUF[4]
    SLICE_X89Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  count_signal[7]_i_3/O
                         net (fo=2, routed)           0.088     1.918    count_signal[7]_i_3_n_0
    SLICE_X89Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.963 r  count_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     1.963    p_0_in[6]
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.878     2.043    clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[6]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X89Y57         FDRE (Hold_fdre_C_D)         0.092     1.630    count_signal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 count_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.138%)  route 0.265ns (55.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.606     1.525    clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  count_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  count_signal_reg[4]/Q
                         net (fo=5, routed)           0.265     1.954    count_OBUF[4]
    SLICE_X88Y57         LUT5 (Prop_lut5_I2_O)        0.045     1.999 r  count_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.999    p_0_in[4]
    SLICE_X88Y57         FDRE                                         r  count_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.878     2.043    clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  count_signal_reg[4]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y57         FDRE (Hold_fdre_C_D)         0.121     1.646    count_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 count_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.185ns (38.282%)  route 0.298ns (61.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.606     1.525    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  count_signal_reg[0]/Q
                         net (fo=8, routed)           0.298     1.965    count_OBUF[0]
    SLICE_X89Y58         LUT4 (Prop_lut4_I2_O)        0.044     2.009 r  count_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     2.009    p_0_in[1]
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.878     2.043    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[1]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X89Y58         FDRE (Hold_fdre_C_D)         0.107     1.632    count_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 count_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.409%)  route 0.298ns (61.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.606     1.525    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  count_signal_reg[0]/Q
                         net (fo=8, routed)           0.298     1.965    count_OBUF[0]
    SLICE_X89Y58         LUT3 (Prop_lut3_I2_O)        0.045     2.010 r  count_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     2.010    p_0_in[0]
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.878     2.043    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[0]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X89Y58         FDRE (Hold_fdre_C_D)         0.091     1.616    count_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 count_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.184ns (29.471%)  route 0.440ns (70.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.606     1.525    clk_IBUF_BUFG
    SLICE_X89Y58         FDRE                                         r  count_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  count_signal_reg[0]/Q
                         net (fo=8, routed)           0.298     1.965    count_OBUF[0]
    SLICE_X89Y57         LUT5 (Prop_lut5_I2_O)        0.043     2.008 r  count_signal[2]_i_1/O
                         net (fo=1, routed)           0.142     2.150    p_0_in[2]
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.878     2.043    clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  count_signal_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X89Y57         FDRE (Hold_fdre_C_D)         0.008     1.549    count_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.600    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y58    count_signal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y58    count_signal_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y57    count_signal_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y58    count_signal_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    count_signal_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y57    count_signal_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y57    count_signal_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    count_signal_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    count_signal_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    count_signal_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    count_signal_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    count_signal_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y57    count_signal_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y57    count_signal_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    count_signal_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    count_signal_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    count_signal_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    count_signal_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    count_signal_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    count_signal_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y57    count_signal_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    count_signal_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    count_signal_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y57    count_signal_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y57    count_signal_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    count_signal_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    count_signal_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    count_signal_reg[1]/C



