                                              // Instructions:    115
                                              // Expected cycles: 135
                                              // Expected IPC:    0.85
                                              //
                                              // Cycle bound:     135.0
                                              // IPC bound:       0.85
                                              //
                                              // Wall time:     0.58s
                                              // User time:     0.58s
                                              //
                                              // ---------------------------------------------------------- cycle (expected) ---------------------------------------------------------->
                                              // 0                        25                       50                       75                       100                      125
                                              // |------------------------|------------------------|------------------------|------------------------|------------------------|---------
        ldp x15, x4, [x2, #0]                 // *......................................................................................................................................
        ldr w17, [x1, #32]                    // ..*....................................................................................................................................
        ubfx x10, x4, #0, #30                 // ....*..................................................................................................................................
        ubfx x14, x4, #30, #32                // ....*..................................................................................................................................
        ubfx x5, x15, #0, #30                 // ....*..................................................................................................................................
        ldp x4, x6, [x2, #16]                 // .....*.................................................................................................................................
        ubfx x7, x15, #30, #32                // .....*.................................................................................................................................
        ins v5.s[0], w5                       // .....*.................................................................................................................................
        ldr w2, [x0, #32]                     // .......*...............................................................................................................................
        ubfx x16, x4, #0, #30                 // .........*.............................................................................................................................
        ins v6.s[0], w7                       // .........*.............................................................................................................................
        ubfx x4, x4, #30, #32                 // ..........*............................................................................................................................
        ins v5.s[1], w16                      // ...........*...........................................................................................................................
        ins v4.d[0], x2                       // ............*..........................................................................................................................
        ldp x11, x2, [x0]                     // ............*..........................................................................................................................
        ins v6.s[1], w4                       // ...............*.......................................................................................................................
        ins v17.d[0], x11                     // ................*......................................................................................................................
        ins v5.s[2], w10                      // .................*.....................................................................................................................
        ins v23.d[0], x2                      // ..................*....................................................................................................................
        ldp x4, x2, [x1]                      // ..................*....................................................................................................................
        ins v4.d[1], x17                      // ...................*...................................................................................................................
        ins v6.s[2], w14                      // .....................*.................................................................................................................
        ins v17.d[1], x4                      // ......................*................................................................................................................
        ubfx x4, x6, #0, #30                  // ......................*................................................................................................................
        ins v5.s[3], w4                       // .......................*...............................................................................................................
        ubfx x4, x6, #30, #32                 // .......................*...............................................................................................................
        ins v23.d[1], x2                      // ........................*..............................................................................................................
        ins v6.s[3], w4                       // ...........................*...........................................................................................................
        ldp x4, x2, [x0, #16]                 // ...........................*...........................................................................................................
        smull v22.2D, v5.2S, v17.S[0]         // .............................*.........................................................................................................
        smlal2 v22.2D, v5.4S, v17.S[2]        // ..............................*........................................................................................................
        ins v20.d[0], x4                      // ...............................*.......................................................................................................
        ldp x4, x13, [x1, #16]                // ...............................*.......................................................................................................
        ins v18.d[0], x2                      // ................................*......................................................................................................
        sshr v30.2D, v22.2D, #30              // ..................................*....................................................................................................
        ins v20.d[1], x4                      // .....................................*.................................................................................................
        smlal v30.2D, v5.2S, v17.S[1]         // .....................................*.................................................................................................
        ins v18.d[1], x13                     // ......................................*................................................................................................
        smlal2 v30.2D, v5.4S, v17.S[3]        // ......................................*................................................................................................
        smlal v30.2D, v6.2S, v17.S[0]         // .......................................*...............................................................................................
        smlal2 v30.2D, v6.4S, v17.S[2]        // ........................................*..............................................................................................
        sshr v30.2D, v30.2D, #30              // ............................................*..........................................................................................
        smlal v30.2D, v5.2S, v23.S[0]         // ...............................................*.......................................................................................
        smlal2 v30.2D, v5.4S, v23.S[2]        // ................................................*......................................................................................
        smlal v30.2D, v6.2S, v17.S[1]         // .................................................*.....................................................................................
        smlal2 v30.2D, v6.4S, v17.S[3]        // ..................................................*....................................................................................
        sshr v21.2D, v30.2D, #30              // ......................................................*................................................................................
        smlal v21.2D, v5.2S, v23.S[1]         // .........................................................*.............................................................................
        smlal2 v21.2D, v5.4S, v23.S[3]        // ..........................................................*............................................................................
        smlal v21.2D, v6.2S, v23.S[0]         // ...........................................................*...........................................................................
        smlal2 v21.2D, v6.4S, v23.S[2]        // ............................................................*..........................................................................
        sshr v2.2D, v21.2D, #30               // ................................................................*......................................................................
        smlal v2.2D, v5.2S, v20.S[0]          // ...................................................................*...................................................................
        smlal2 v2.2D, v5.4S, v20.S[2]         // ....................................................................*..................................................................
        smlal v2.2D, v6.2S, v23.S[1]          // .....................................................................*.................................................................
        smlal2 v2.2D, v6.4S, v23.S[3]         // ......................................................................*................................................................
        movi v23.2D, #0xffffffff              // ......................................................................*................................................................
        sshr v28.2D, v2.2D, #30               // ..........................................................................*............................................................
        smlal v28.2D, v5.2S, v20.S[1]         // .............................................................................*.........................................................
        smlal2 v28.2D, v5.4S, v20.S[3]        // ..............................................................................*........................................................
        smlal v28.2D, v6.2S, v20.S[0]         // ...............................................................................*.......................................................
        smlal2 v28.2D, v6.4S, v20.S[2]        // ................................................................................*......................................................
        sshr v7.2D, v28.2D, #30               // ....................................................................................*..................................................
        smlal v7.2D, v5.2S, v18.S[0]          // .......................................................................................*...............................................
        smlal2 v7.2D, v5.4S, v18.S[2]         // ........................................................................................*..............................................
        smlal v7.2D, v6.2S, v20.S[1]          // .........................................................................................*.............................................
        smlal2 v7.2D, v6.4S, v20.S[3]         // ..........................................................................................*............................................
        sshr v26.2D, v7.2D, #30               // ..............................................................................................*........................................
        smlal v26.2D, v5.2S, v18.S[1]         // .................................................................................................*.....................................
        smlal2 v26.2D, v5.4S, v18.S[3]        // ..................................................................................................*....................................
        smlal v26.2D, v6.2S, v18.S[0]         // ...................................................................................................*...................................
        smlal2 v26.2D, v6.4S, v18.S[2]        // ....................................................................................................*..................................
        sshr v0.2D, v26.2D, #30               // ........................................................................................................*..............................
        smlal v0.2D, v5.2S, v4.S[0]           // ...........................................................................................................*...........................
        smlal2 v0.2D, v5.4S, v4.S[2]          // ............................................................................................................*..........................
        ushr v5.2D, v23.2D, #2                // ............................................................................................................*..........................
        smlal v0.2D, v6.2S, v18.S[1]          // .............................................................................................................*.........................
        smlal2 v0.2D, v6.4S, v18.S[3]         // ..............................................................................................................*........................
        and v27.16B, v28.16B, v5.16B          // ...............................................................................................................*.......................
        and v3.16B, v30.16B, v5.16B           // ...............................................................................................................*.......................
        and v31.16B, v21.16B, v5.16B          // ................................................................................................................*......................
        and v22.16B, v7.16B, v5.16B           // .................................................................................................................*.....................
        sshr v29.2D, v0.2D, #30               // ..................................................................................................................*....................
        mov v20.16B, v3.16B                   // ..................................................................................................................*....................
        shl v16.2D, v31.2D, #32               // ...................................................................................................................*...................
        shl v7.2D, v27.2D, #32                // ....................................................................................................................*..................
        and v27.16B, v0.16B, v5.16B           // .....................................................................................................................*.................
        smlal v29.2D, v6.2S, v4.S[0]          // .....................................................................................................................*.................
        orr v16.16B, v20.16B, v16.16B         // ......................................................................................................................*................
        smlal2 v29.2D, v6.4S, v4.S[2]         // ......................................................................................................................*................
        and v30.16B, v2.16B, v5.16B           // .......................................................................................................................*...............
        mov v1.16B, v27.16B                   // ........................................................................................................................*..............
        and v19.16B, v26.16B, v5.16B          // .........................................................................................................................*.............
        and v25.16B, v29.16B, v5.16B          // ..........................................................................................................................*............
        mov v31.16B, v30.16B                  // ..........................................................................................................................*............
        sshr v27.2D, v29.2D, #30              // ...........................................................................................................................*...........
        mov v5.16B, v22.16B                   // ...........................................................................................................................*...........
        shl v21.2D, v19.2D, #32               // ............................................................................................................................*..........
        orr v24.16B, v31.16B, v7.16B          // .............................................................................................................................*.........
        shl v31.2D, v25.2D, #32               // .............................................................................................................................*.........
        mov v25.16B, v27.16B                  // ..............................................................................................................................*........
        orr v5.16B, v5.16B, v21.16B           // ...............................................................................................................................*.......
        orr v1.16B, v1.16B, v31.16B           // ................................................................................................................................*......
        zip1 v31.2D, v16.2D, v24.2D           // ................................................................................................................................*......
        umov x16, v25.d[1]                    // .................................................................................................................................*.....
        umov x4, v25.d[0]                     // .................................................................................................................................*.....
        zip2 v25.2D, v16.2D, v24.2D           // .................................................................................................................................*.....
        zip2 v30.2D, v5.2D, v1.2D             // ...................................................................................................................................*...
        str q31, [x0]                         // ...................................................................................................................................*...
        zip1 v27.2D, v5.2D, v1.2D             // ...................................................................................................................................*...
        str q25, [x1]                         // ....................................................................................................................................*..
        str w16, [x1, #32]                    // .....................................................................................................................................*.
        str w4, [x0, #32]                     // .....................................................................................................................................*.
        str q30, [x1, #16]                    // ......................................................................................................................................*
        str q27, [x0, #16]                    // ......................................................................................................................................*

                                             // ---------------------------------------------------------- cycle (expected) ---------------------------------------------------------->
                                             // 0                        25                       50                       75                       100                      125
                                             // |------------------------|------------------------|------------------------|------------------------|------------------------|---------
        // ldp x3, x4, [x0]                  // ............*..........................................................................................................................
        // ldp x5, x6, [x0, #16]             // ...........................*...........................................................................................................
        // ldr w7, [x0, #32]                 // .......*...............................................................................................................................
        // ldp x8, x9, [x1]                  // ..................*....................................................................................................................
        // ldp x10, x11, [x1, #16]           // ...............................*.......................................................................................................
        // ldr w12, [x1, #32]                // ..*....................................................................................................................................
        // ins v0.d[0], x3                   // ................*......................................................................................................................
        // ins v0.d[1], x8                   // ......................*................................................................................................................
        // ins v1.d[0], x4                   // ..................*....................................................................................................................
        // ins v1.d[1], x9                   // ........................*..............................................................................................................
        // ins v2.d[0], x5                   // ...............................*.......................................................................................................
        // ins v2.d[1], x10                  // .....................................*.................................................................................................
        // ins v3.d[0], x6                   // ................................*......................................................................................................
        // ins v3.d[1], x11                  // ......................................*................................................................................................
        // ins v4.d[0], x7                   // ............*..........................................................................................................................
        // ins v4.d[1], x12                  // ...................*...................................................................................................................
        // ldp x3, x4, [x2, #0]              // *......................................................................................................................................
        // ldp x2, x5, [x2, #16]             // .....*.................................................................................................................................
        // ubfx x6, x3, #0, #30              // ....*..................................................................................................................................
        // ubfx x3, x3, #30, #32             // .....*.................................................................................................................................
        // ubfx x7, x4, #0, #30              // ....*..................................................................................................................................
        // ubfx x4, x4, #30, #32             // ....*..................................................................................................................................
        // ubfx x8, x2, #0, #30              // .........*.............................................................................................................................
        // ubfx x2, x2, #30, #32             // ..........*............................................................................................................................
        // ubfx x9, x5, #0, #30              // ......................*................................................................................................................
        // ubfx x5, x5, #30, #32             // .......................*...............................................................................................................
        // ins v5.s[0], w6                   // .....*.................................................................................................................................
        // ins v5.s[1], w8                   // ...........*...........................................................................................................................
        // ins v5.s[2], w7                   // .................*.....................................................................................................................
        // ins v5.s[3], w9                   // .......................*...............................................................................................................
        // ins v6.s[0], w3                   // .........*.............................................................................................................................
        // ins v6.s[1], w2                   // ...............*.......................................................................................................................
        // ins v6.s[2], w4                   // .....................*.................................................................................................................
        // ins v6.s[3], w5                   // ...........................*...........................................................................................................
        // movi v7.2d, #0xffffffff           // ......................................................................*................................................................
        // ushr v7.2d, v7.2d, #2             // ............................................................................................................*..........................
        // smull v16.2d,v5.2s,v0.s[0]        // .............................*.........................................................................................................
        // smlal2 v16.2d,v5.4s,v0.s[2]       // ..............................*........................................................................................................
        // sshr v16.2d, v16.2d, #30          // ..................................*....................................................................................................
        // smlal v16.2d,v5.2s,v0.s[1]        // .....................................*.................................................................................................
        // smlal2 v16.2d,v5.4s,v0.s[3]       // ......................................*................................................................................................
        // smlal v16.2d,v6.2s,v0.s[0]        // .......................................*...............................................................................................
        // smlal2 v16.2d,v6.4s,v0.s[2]       // ........................................*..............................................................................................
        // sshr v16.2d, v16.2d, #30          // ............................................*..........................................................................................
        // smlal v16.2d,v5.2s,v1.s[0]        // ...............................................*.......................................................................................
        // smlal2 v16.2d,v5.4s,v1.s[2]       // ................................................*......................................................................................
        // smlal v16.2d,v6.2s,v0.s[1]        // .................................................*.....................................................................................
        // smlal2 v16.2d,v6.4s,v0.s[3]       // ..................................................*....................................................................................
        // and v0.16b, v16.16b, v7.16b       // ...............................................................................................................*.......................
        // sshr v16.2d, v16.2d, #30          // ......................................................*................................................................................
        // mov v0.16b, v0.16b                // ..................................................................................................................*....................
        // smlal v16.2d,v5.2s,v1.s[1]        // .........................................................*.............................................................................
        // smlal2 v16.2d,v5.4s,v1.s[3]       // ..........................................................*............................................................................
        // smlal v16.2d,v6.2s,v1.s[0]        // ...........................................................*...........................................................................
        // smlal2 v16.2d,v6.4s,v1.s[2]       // ............................................................*..........................................................................
        // and v17.16b, v16.16b, v7.16b      // ................................................................................................................*......................
        // sshr v16.2d, v16.2d, #30          // ................................................................*......................................................................
        // shl v17.2d, v17.2d, #32           // ...................................................................................................................*...................
        // orr v0.16b, v0.16b, v17.16b       // ......................................................................................................................*................
        // smlal v16.2d,v5.2s,v2.s[0]        // ...................................................................*...................................................................
        // smlal2 v16.2d,v5.4s,v2.s[2]       // ....................................................................*..................................................................
        // smlal v16.2d,v6.2s,v1.s[1]        // .....................................................................*.................................................................
        // smlal2 v16.2d,v6.4s,v1.s[3]       // ......................................................................*................................................................
        // and v1.16b, v16.16b, v7.16b       // .......................................................................................................................*...............
        // sshr v16.2d, v16.2d, #30          // ..........................................................................*............................................................
        // mov v1.16b, v1.16b                // ..........................................................................................................................*............
        // smlal v16.2d,v5.2s,v2.s[1]        // .............................................................................*.........................................................
        // smlal2 v16.2d,v5.4s,v2.s[3]       // ..............................................................................*........................................................
        // smlal v16.2d,v6.2s,v2.s[0]        // ...............................................................................*.......................................................
        // smlal2 v16.2d,v6.4s,v2.s[2]       // ................................................................................*......................................................
        // and v17.16b, v16.16b, v7.16b      // ...............................................................................................................*.......................
        // sshr v16.2d, v16.2d, #30          // ....................................................................................*..................................................
        // shl v17.2d, v17.2d, #32           // ....................................................................................................................*..................
        // orr v1.16b, v1.16b, v17.16b       // .............................................................................................................................*.........
        // smlal v16.2d,v5.2s,v3.s[0]        // .......................................................................................*...............................................
        // smlal2 v16.2d,v5.4s,v3.s[2]       // ........................................................................................*..............................................
        // smlal v16.2d,v6.2s,v2.s[1]        // .........................................................................................*.............................................
        // smlal2 v16.2d,v6.4s,v2.s[3]       // ..........................................................................................*............................................
        // and v2.16b, v16.16b, v7.16b       // .................................................................................................................*.....................
        // sshr v16.2d, v16.2d, #30          // ..............................................................................................*........................................
        // mov v2.16b, v2.16b                // ...........................................................................................................................*...........
        // smlal v16.2d,v5.2s,v3.s[1]        // .................................................................................................*.....................................
        // smlal2 v16.2d,v5.4s,v3.s[3]       // ..................................................................................................*....................................
        // smlal v16.2d,v6.2s,v3.s[0]        // ...................................................................................................*...................................
        // smlal2 v16.2d,v6.4s,v3.s[2]       // ....................................................................................................*..................................
        // and v17.16b, v16.16b, v7.16b      // .........................................................................................................................*.............
        // sshr v16.2d, v16.2d, #30          // ........................................................................................................*..............................
        // shl v17.2d, v17.2d, #32           // ............................................................................................................................*..........
        // orr v2.16b, v2.16b, v17.16b       // ...............................................................................................................................*.......
        // smlal v16.2d,v5.2s,v4.s[0]        // ...........................................................................................................*...........................
        // smlal2 v16.2d,v5.4s,v4.s[2]       // ............................................................................................................*..........................
        // smlal v16.2d,v6.2s,v3.s[1]        // .............................................................................................................*.........................
        // smlal2 v16.2d,v6.4s,v3.s[3]       // ..............................................................................................................*........................
        // and v3.16b, v16.16b, v7.16b       // .....................................................................................................................*.................
        // sshr v5.2d, v16.2d, #30           // ..................................................................................................................*....................
        // mov v3.16b, v3.16b                // ........................................................................................................................*..............
        // smlal v5.2d,v6.2s,v4.s[0]         // .....................................................................................................................*.................
        // smlal2 v5.2d,v6.4s,v4.s[2]        // ......................................................................................................................*................
        // and v4.16b, v5.16b, v7.16b        // ..........................................................................................................................*............
        // sshr v5.2d, v5.2d, #30            // ...........................................................................................................................*...........
        // shl v4.2d, v4.2d, #32             // .............................................................................................................................*.........
        // orr v3.16b, v3.16b, v4.16b        // ................................................................................................................................*......
        // mov v4.16b, v5.16b                // ..............................................................................................................................*........
        // zip1 v5.2d, v0.2d, v1.2d          // ................................................................................................................................*......
        // zip2 v0.2d, v0.2d, v1.2d          // .................................................................................................................................*.....
        // zip1 v1.2d, v2.2d, v3.2d          // ...................................................................................................................................*...
        // zip2 v2.2d, v2.2d, v3.2d          // ...................................................................................................................................*...
        // str q5, [x0]                      // ...................................................................................................................................*...
        // str q1, [x0, #16]                 // ......................................................................................................................................*
        // str q0, [x1]                      // ....................................................................................................................................*..
        // str q2, [x1, #16]                 // ......................................................................................................................................*
        // umov x2, v4.d[0]                  // .................................................................................................................................*.....
        // str w2, [x0, #32]                 // .....................................................................................................................................*.
        // umov x0, v4.d[1]                  // .................................................................................................................................*.....
        // str w0, [x1, #32]                 // .....................................................................................................................................*.
