Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 12 23:37:05 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file user_app_control_sets_placed.rpt
| Design       : user_app
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |           17 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              53 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+---------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+----------------+----------------------------+---------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                            | U_NN/U0/nn/neu/hid_layer/GEN2[0].neu/sig/hid_vector_reg[0][5] |                2 |              5 |
|  clk_IBUF_BUFG |                            | U_NN/U0/nn/neu/hid_layer/GEN2[2].neu/sig/hid_vector_reg[2][5] |                2 |              5 |
|  clk_IBUF_BUFG |                            | U_NN/U0/nn/neu/hid_layer/GEN2[1].neu/sig/hid_vector_reg[1][5] |                3 |              5 |
|  clk_IBUF_BUFG |                            | U_NN/U0/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5] |                2 |              5 |
|  clk_IBUF_BUFG |                            | U_NN/U0/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5] |                2 |              5 |
|  clk_IBUF_BUFG |                            | U_NN/U0/nn/neu/out_layer/GEN2[2].neu/sig/out_vector_reg[2][5] |                3 |              5 |
|  clk_IBUF_BUFG |                            | U_NN/U0/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5] |                3 |              5 |
|  clk_IBUF_BUFG | U_MEM_MAP/rd_data0         |                                                               |                3 |             16 |
|  clk_IBUF_BUFG | U_MEM_MAP/rd_data0         | U_MEM_MAP/rd_data[31]_i_1_n_0                                 |                6 |             16 |
|  clk_IBUF_BUFG | U_MEM_MAP/memtest_in_addr0 | U_MEM_MAP/memtest_in_addr[6]_i_1_n_0                          |               14 |             37 |
|  clk_IBUF_BUFG |                            |                                                               |               47 |             78 |
+----------------+----------------------------+---------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     7 |
| 16+    |                     4 |
+--------+-----------------------+


