
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/bootrom.mif'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/bootrom_init.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/vgamem.mif'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/pic32.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/pic32.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/vr32.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/red.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/loader32.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 5a8f0b566535444ca0914458b06b5886 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op_i [/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/thinpad_top.v:321]
WARNING: [VRFC 10-727] function getTime has no return value assignment [/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.Bootrom.Bootrom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.vga_controller.vag_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file D:\TeamLab\thinpad_top-rev.3\thinpad_top.srcs\sim_1\new\kernel.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: file D:\c_organization\thinkpad_top\1\TeamLab\thinpad_top-rev.3\thinpad_top.srcs\sim_1\new\kernel.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/bootrom.mif'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/bootrom_init.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/vgamem.mif'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/pic32.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/pic32.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/vr32.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/red.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/loader32.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 5a8f0b566535444ca0914458b06b5886 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op_i [/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/thinpad_top.v:321]
WARNING: [VRFC 10-727] function getTime has no return value assignment [/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.Bootrom.Bootrom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.vga_controller.vag_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file D:\TeamLab\thinpad_top-rev.3\thinpad_top.srcs\sim_1\new\kernel.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: file D:\c_organization\thinkpad_top\1\TeamLab\thinpad_top-rev.3\thinpad_top.srcs\sim_1\new\kernel.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
