# ğŸ ğŸ”” Home Alarm System â€“ VHDL Implementation  
**Alteraâ€“Quartus II v20.1 | ModelSim-Altera | Embedded Systems Project**

## âœ¨ Overview
This project implements a modular **Home Alarm System** using **VHDL** as part of the *Embedded Computer Systems* course

The system simulates a realistic home-security mechanism composed of several hardware modules:
- Debounced sensor reading  
- Intrusion detection logic  
- User button press interpretation (short/long â†’ bit generation)  
- Code register for alarm cancelation  
- 7-segment display state output  

All modules include:
- A clean VHDL implementation  
- A dedicated Test Bench  
- Verified functionality via ModelSim-Altera  
- Asynchronous reset support  

---

## ğŸ§© Features
- âœ”ï¸ Debounce logic with configurable filter window  
- âœ”ï¸ Detection of intrusion when **two or more sensors** are triggered  
- âœ”ï¸ Measurement of button press duration to generate bits  
- âœ”ï¸ N-bit secret code validation  
- âœ”ï¸ State output to 7-segment display  
- âœ”ï¸ Gate-level simulation support  
- âœ”ï¸ Modular project structure suitable for FPGA synthesis  

---

## ğŸ“š Table of Contents
1. [Project Structure](#project-structure)  
2. [System Architecture](#system-architecture)  
3. [Authors](#authors)  

---

## ğŸ“ Project Structure

---

## ğŸ–¼ System Architecture

### **Complete Alarm System Block Diagram**

```
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 â”‚      Sensors_logic     â”‚
 â”‚ (Debounce + Detection) â”‚
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚ detected
            â–¼
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 â”‚ Press_duration_measure â”‚
 â”‚ (Short=0, Long=1)      â”‚
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚ bit + valid
            â–¼
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 â”‚     Code_register      â”‚
 â”‚  (N-bit code storage)  â”‚
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚ state_code
            â–¼
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 â”‚     Display_data       â”‚
 â”‚   (7-seg conversion)   â”‚
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

The system architecture is fully modular, allowing each component to be tested independently before integration.

---

# ğŸ§ª Simulation Examples

(*Place ModelSim screenshots here in your submission PDF*)

Recommended screenshots:

* Debounce waveform
* Intrusion detection
* Short vs long press timing
* N-bit code collection
* Correct/incorrect code match
* 7-segment display output transitions

---

# ğŸ‘¥ Authors

* **Yuval Kogan**
* **Roni Shifrin**