// Seed: 4284371925
module module_0 ();
  assign id_1 = 1;
  wire id_4 = id_4;
  id_5 :
  assert property (@(negedge 1 && 1'h0) 1)
  else begin
    id_1 <= 1 - id_2++;
  end
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input uwire id_2,
    output supply1 id_3,
    output uwire id_4,
    output wire id_5,
    output supply0 id_6,
    output supply1 id_7,
    output wire id_8,
    input uwire id_9,
    input wand id_10,
    output wor id_11,
    input uwire id_12,
    output tri id_13
);
  wand id_15 = 1'b0;
  wire id_16;
  module_0();
  assign id_4 = id_10;
  wire id_17;
endmodule
