# do Lab6.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Lab6
# 
# Top level modules:
# 	Lab6
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Lab6_vlg_sample_tst
# -- Compiling module Lab6_vlg_check_tst
# -- Compiling module Lab6_vlg_vec_tst
# 
# Top level modules:
# 	Lab6_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.Lab6_vlg_vec_tst 
# //  ModelSim ALTERA 10.1d Nov  2 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.Lab6_vlg_vec_tst
# Loading work.Lab6
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.Lab6_vlg_sample_tst
# Loading work.Lab6_vlg_check_tst
# ** Warning: (vsim-3017) Lab6.vwf.vt(493): [TFMPC] - Too few port connections. Expected 19, found 15.
# 
#         Region: /Lab6_vlg_vec_tst/i1
# ** Warning: (vsim-3722) Lab6.vwf.vt(493): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) Lab6.vwf.vt(493): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) Lab6.vwf.vt(493): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) Lab6.vwf.vt(493): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : Lab6.vwf.vt(449)
#    Time: 1 us  Iteration: 0  Instance: /Lab6_vlg_vec_tst/tb_out
