Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 17:53:28 2020
| Host         : ghost01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      8 |            3 |
|     10 |            3 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           22 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             591 |          172 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              66 |           26 |
| Yes          | No                    | No                     |              76 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             292 |          109 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal           |           Enable Signal          |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+----------------------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  clk_10/inst/clk_out1            |                                  | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  clk_10/inst/clk_out1            |                                  | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                2 |              4 |
|  clk_10/inst/clk_out1            | snake/Cnt_food[3]_i_1_n_0        | snake/SR[0]                                                                   |                4 |              4 |
|  clk_10/inst/clk_out1            | snake/Step_time[25]_i_1_n_0      |                                                                               |                2 |              8 |
|  clk_10/inst/clk_out1            | snake/Snake_Y[0][7]_i_1_n_0      | snake/SR[0]                                                                   |                3 |              8 |
|  clk_10/inst/clk_out1            | snake/Snake_X[0][7]_i_1_n_0      | snake/SR[0]                                                                   |                3 |              8 |
|  clk_10/inst/clk_out1            |                                  | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             10 |
|  clk_10/inst/clk_out1            | snake/Speed                      |                                                                               |                3 |             10 |
|  Driver_HDMI0/E[0]               |                                  |                                                                               |                4 |             10 |
|  clk_10/inst/clk_out1            | Driver_HDMI0/VSync_Cnt0          |                                                                               |                3 |             12 |
|  snake/AddressU1_reg[13]_i_1_n_0 |                                  |                                                                               |                4 |             14 |
|  clk_10/inst/clk_out1            | snake/Snake_X[5][7]_i_1_n_0      | snake/SR[0]                                                                   |                6 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[12][7]_i_1_n_0     | snake/SR[0]                                                                   |                6 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[1][7]_i_2_n_0      | snake/SR[0]                                                                   |                6 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[4][7]_i_1_n_0      | snake/SR[0]                                                                   |                6 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[8][7]_i_1_n_0      | snake/SR[0]                                                                   |                6 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[15][7]_i_1_n_0     | snake/SR[0]                                                                   |                5 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[6][7]_i_1_n_0      | snake/SR[0]                                                                   |                7 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[2][7]_i_1_n_0      | snake/SR[0]                                                                   |                7 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[3][7]_i_1_n_0      | snake/SR[0]                                                                   |                6 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[7][7]_i_1_n_0      | snake/SR[0]                                                                   |                5 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[9][7]_i_1_n_0      | snake/SR[0]                                                                   |                6 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[13][7]_i_1_n_0     | snake/SR[0]                                                                   |                7 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[10][7]_i_1_n_0     | snake/SR[0]                                                                   |                7 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[14][7]_i_1_n_0     | snake/SR[0]                                                                   |                4 |             16 |
|  clk_10/inst/clk_out1            | snake/Snake_X[11][7]_i_1_n_0     | snake/SR[0]                                                                   |                7 |             16 |
|  clk_10/inst/clk_out1            | Driver_HDMI0/Set_X0_carry__0_n_2 |                                                                               |                5 |             21 |
|  clk_10/inst/clk_out1            |                                  | snake/Key_Cnt[0]_i_1_n_0                                                      |                6 |             24 |
|  Driver_HDMI0/Set_X_reg[10]_1[0] |                                  |                                                                               |               14 |             24 |
|  clk_10/inst/clk_out1            | Driver_HDMI0/O80[0]              |                                                                               |                7 |             25 |
|  clk_10/inst/clk_out1            |                                  | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               16 |             32 |
|  clk_10/inst/clk_out1            | snake/Time_Cnt[0]_i_2_n_0        | snake/Time_Cnt[0]_i_1_n_0                                                     |                8 |             32 |
|  clk_10/inst/clk_out1            |                                  |                                                                               |              150 |            543 |
+----------------------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


