INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Basys 3 Project Files/dac_output/dac_output.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Basys 3 Project Files/dac_output/dac_output.srcs/sources_1/new/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Basys 3 Project Files/dac_output/dac_output.srcs/sources_1/new/delay_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Basys 3 Project Files/dac_output/dac_output.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
