{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@71:81@HdlIdDef", "reg [D_LOG2-1:0]  in_addr ='h00;\nreg [D_LOG2-1:0]  out_addr = 'b0;\nreg               mem_rd_valid = 'b0;\nreg [MEM_W-1:0]  mem_rd_data;\n\nwire                mem_wr_en = 1'b1;\nwire                mem_rd_en;\nwire [D_LOG2-1:0]  in_out_addr;\nwire [D_LOG2-1:0]  out_in_addr;\nwire [NUM_LANES-1:0] unpacker_ready;\nwire output_ready_sync;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@69:79", "\nreg [MEM_W-1:0] mem [0:DEPTH-1];\nreg [D_LOG2-1:0]  in_addr ='h00;\nreg [D_LOG2-1:0]  out_addr = 'b0;\nreg               mem_rd_valid = 'b0;\nreg [MEM_W-1:0]  mem_rd_data;\n\nwire                mem_wr_en = 1'b1;\nwire                mem_rd_en;\nwire [D_LOG2-1:0]  in_out_addr;\nwire [D_LOG2-1:0]  out_in_addr;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@74:84", "reg [MEM_W-1:0]  mem_rd_data;\n\nwire                mem_wr_en = 1'b1;\nwire                mem_rd_en;\nwire [D_LOG2-1:0]  in_out_addr;\nwire [D_LOG2-1:0]  out_in_addr;\nwire [NUM_LANES-1:0] unpacker_ready;\nwire output_ready_sync;\n\nsync_bits i_sync_ready (\n  .in_bits(output_ready),\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@68:78", "localparam D_LOG2 = $clog2(DEPTH);\n\nreg [MEM_W-1:0] mem [0:DEPTH-1];\nreg [D_LOG2-1:0]  in_addr ='h00;\nreg [D_LOG2-1:0]  out_addr = 'b0;\nreg               mem_rd_valid = 'b0;\nreg [MEM_W-1:0]  mem_rd_data;\n\nwire                mem_wr_en = 1'b1;\nwire                mem_rd_en;\nwire [D_LOG2-1:0]  in_out_addr;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@73:83", "reg               mem_rd_valid = 'b0;\nreg [MEM_W-1:0]  mem_rd_data;\n\nwire                mem_wr_en = 1'b1;\nwire                mem_rd_en;\nwire [D_LOG2-1:0]  in_out_addr;\nwire [D_LOG2-1:0]  out_in_addr;\nwire [NUM_LANES-1:0] unpacker_ready;\nwire output_ready_sync;\n\nsync_bits i_sync_ready (\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@72:82", "reg [D_LOG2-1:0]  out_addr = 'b0;\nreg               mem_rd_valid = 'b0;\nreg [MEM_W-1:0]  mem_rd_data;\n\nwire                mem_wr_en = 1'b1;\nwire                mem_rd_en;\nwire [D_LOG2-1:0]  in_out_addr;\nwire [D_LOG2-1:0]  out_in_addr;\nwire [NUM_LANES-1:0] unpacker_ready;\nwire output_ready_sync;\n\n"]], "Diff Content": {"Delete": [[76, "wire                mem_wr_en = 1'b1;\n"]], "Add": []}}