{% extends "templates/slice/slice.jinja2" %}

{## Header ##}

{% set poster_title = "TidalSim: Multi-Level Microarchitectural Simulation" %}
{# ‘poster_subtitle’ is optional; use "" to hide it #}
{% set poster_subtitle = "" %}
{# Change ‘venue’ to a conference or workshop name if any #}
{% set venue = "SLICE Winter 2023 Retreat" %}
{# ‘webpage_title’ is displayed in the browser’s top bar #}
{% set webpage_title = poster_title %}
{# ‘project_url’ is used in the footer and for the logo #}
{% set project_url = "https://github.com/euphoric-hardware/tidalsim" %}

{# Publication info is hidden by default (.publication-info in CSS) #}
{% set pub_datetime_iso = "2020-09-08" %}
{% set pub_date = "September 8, 2020" %}

{# Custom styles and JS for a particular poster #}
{% block custom_head %}
{% endblock %}

{% block fonts %}
<link rel="preconnect" href="https://fonts.googleapis.com">
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
<link href="https://fonts.googleapis.com/css2?family=Fira+Code:wght@400;500;700&family=Fira+Sans+Condensed:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&display=swap" rel="stylesheet">
{% endblock %}

{% block authors %}
  {# Put authors here, with one link per author. #}
  <a property="author">Vighnesh Iyer</a>,
  <a property="author">Raghav Gupta</a>,
  <a property="author">Dhruv Vaish</a>,
  <a property="author">Charles Hong</a>,
  <a property="author">Young-Jin Park</a>,
  <a property="author">Borivoje Nikolic</a>,
  <a property="author">Sophia Shao</a>
{% endblock %}

{% block affiliations %}
  <a property="sourceOrganization">UC Berkeley</a>
{% endblock %}

{### Footer ##}

{% block footer_left %}
  <a href="{{ project_url }}">{{ project_url }}</a>
{% endblock %}

{% block footer_center %}
    {vighnesh.iyer,raghavgupta}@berkeley.edu
{% endblock %}

{% block footer_right %}
  <span class="credits">
    SLICE Retreat, Winter 2024
  </span>
{% endblock %}

{% set rightarrow = "<strong>→</strong>" %}

{### Contents ###}

{# Contents are individual boxes (typically ‘article’s or ‘figure’s).  Each
   ‘article’ contains a header and some contents. #}
{% block contents %}
<article>
    <header><h3>Trends in SoC Evolution</h3></header>
    <ul>
        <li>End of Moore's Law
          <ul style="font-size:90%">
            <li>{{ rightarrow }} $/transistor not falling</li>
            <li>{{ rightarrow }} Transistors are no longer free</li>
            <li>{{ rightarrow }} <strong>Need aggressive PPA optimization</strong></li>
          </ul>
        </li>
        <li>End of Dennard Scaling
          <ul style="font-size:90%">
            <li>{{ rightarrow }} Power density <em>increasing</em></li>
            <li>{{ rightarrow }} <em>GPP</em> performance stagnating</li>
            <li>{{ rightarrow }} <strong>Need domain-specialization to not stagnate</strong></li>
          </ul>
        </li>
    </ul>

    <!--<div class="container" style="text-align: center; grid-template-columns: 1fr 1fr;">
      <div class="fragment">
        <p style="margin-top: 0;"><strong>End of Moore's Law</strong></p>
        <p style="margin-top: 0;">{{ rightarrow }} $/transistor not falling</p>
        <p style="margin-top: 0;">{{ rightarrow }} Transistors are no longer free</p>
        <p style="margin-top: 0; margin-bottom: 0;">{{ rightarrow }} <strong>Need aggressive PPA optimization</strong></p>
      </div>
      <div class="fragment">
        <p style="margin-top: 0;"><strong>End of Dennard Scaling</strong></p>
        <p style="margin-top: 0;">{{ rightarrow }} Power density <em>increasing</em></p>
        <p style="margin-top: 0;">{{ rightarrow }} <em>GPP</em> performance stagnating</p>
        <p style="margin-top: 0; margin-bottom: 0;">{{ rightarrow }} <strong>Need domain-specialization to not stagnate</strong></p>
      </div>
    </div>-->

    <hr class="fragment">

    <p class="center fragment" style="margin-top: 0.5rem; margin-bottom: 0.5rem;">Motivates two trends in SoC design</p>

    <ol>
      <li class="fragment">Heterogeneous cores
        <ul>
          <li>Cores on different power/performance curves</li>
          <li>Domain-specific cores</li>
          <li>Core-coupled accelerators (ISA extensions)</li>
        </ul>
      </li>
      <li class="fragment">Domain-specific accelerators</li>
    </ol>
  </section>
</article>

<article>
  <header><h3>The New-Era of Domain-Specialized Heterogeneous SoCs</h3></header>

  <div class="fragment fade-in-then-out" style="display: grid; place-items: center;">
    <img width="100%" src="./figs/quals/raptor_lake.jpg">
    <figcaption class="small center">{% include "./figs/quals/raptor_lake.jinja2" %}</figcaption>
  </div>
</article>

<article>
  <header><h3>Microarchitecture Design Challenges</h3></header>
  <ul class="smallish">
    <li class="fragment">We want optimal designs for heterogeneous, domain-specialized, workload-tuned SoCs</li>
    <li class="fragment">Limited time to iterate on microarchitecture and <em>optimize PPA</em> on <em>real workloads</em></li>
    <li class="fragment">Time per evaluation (microarchitectural iteration loop) limits number of evaluations
    </li>
  </ul>
  <p class="center fragment">More evaluations = more opportunities for optimization</p>
</article>

<article>
  <header><h3>The Microarchitectural Iteration Loop</h3></header>

  <div class="center">
    <img src="./figs/dynamic/tidalsim/uarch_iteration_flow_v2.svg" />
  </div>
</article>

<article>
  <header><h3>Limtations of Existing Evaluators</h3></header>
  <table style="width: 100%; font-size:70%;">
    <thead><tr>
      <th></th>
      <th>Throughput</th>
      <th>Latency</th>
      <th>Fidelity</th>
    </tr></thead>
    <tbody><tr class="fragment">
      <td>ISA Simulation</td>
      <td class="bg-green">10-100+ MIPS</td>
      <td class="bg-green">&lt;1 second</td>
      <td class="bg-red">None</td>
    </tr>
    <tr class="fragment">
      <td>μArch Perf Sim</td>
      <td class="bg-orange">100 KIPS (gem5)</td>
      <td class="bg-green">5-10 seconds</td>
      <td class="bg-orange">10-50% IPC error</td>
    </tr>
    <tr class="fragment">
      <td>RTL Simulation</td>
      <td class="bg-red">1-10 KIPS</td>
      <td class="bg-orange">2-10 minutes</td>
      <td class="bg-green">cycle-exact</td>
    </tr>
    <tr class="fragment">
      <td>FireSim (FPGA)</td>
      <td class="bg-green">50 MIPS</td>
      <td class="bg-red">2-6 hours</td>
      <td class="bg-green">cycle-exact</td>
    </tr>
    <tr class="fragment">
      <td><strong>TidalSim</strong></td>
      <td class="bg-green">10+ MIPS</td>
      <td class="bg-green">&lt;1 minute</td>
      <td class="bg-green">&lt;5% IPC error</td>
    </tr>
    </tbody>
  </table>
</article>

<article>
  <header><h3>The Vision for TidalSim</h3></header>
  <img src="./figs/dynamic/tidalsim/uarch_iteration_flow_tidalsim.svg" />
  <figcaption class="small center"><strong>TidalSim</strong>: a fast, accurate, low latency, low cost microarchitectural simulator that produces RTL-level collateral for performance and power estimation and verification on real workloads.</figcaption>
</article>

<article>
  <header><h3>Sampled Simulation</h3></header>
  <div style="display:grid; grid-template-columns: 1fr 1fr;">
    <img style="display:grid;" width="100%" src="./figs/multi-level-sim/simpoint-gzip_phases.gif" />
    <img style="display:grid;" width="100%" src="./figs/multi-level-sim/sampled_simulation.png" />
  </div>
  <ul>
    <li>Application execution traces can be split into <strong style="text-decoration:underline;">phases</strong> that exhibit similar behavior (sampling)</li>
    <li>Only execute unique intervals in performance simulation! Extrapolate to produce a full trace.</li>
  </ul>
</article>

<article>
  <header><h3>RTL-Level Sampled Simulation</h3></header>
  <p class="center">TidalSim leverages <strong>RTL simulation</strong>, not uArch simulators, for performance estimation!</p>
  <ul>
    <li>No performance model correlation error</li>
    <li>Can derive accurate PPA numbers</li>
    <li>Leverage special collateral (waveforms) from RTL simulation</li>
  </ul>
</article>

<article>
  <header><h3>TidalSim v0.1 Overview</h3></header>
  <img class="fragment" src="./figs/dynamic/tidalsim/overview.svg"/>
</article>

<article>
  <header><h3>TidalSim Flow</h3></header>
  <ul>
    <li>SimPoint-style Sampling
      <ul style="font-size:90%">
        <li>Divide execution trace into fixed-length intervals
        <li>Populate basic blocks frequency vector for each interval (embedding)
        <li>k-means, PCA-based n-clusters to identify representative intervals
      </ul>
    </li>
    <li>Capture arch checkpoints for each cluter centroid (arch state + raw memory contents) from spike</li>
    <li>Perform RTL state injection using SystemVerilog <code>force/release</code>, out-of-band IPC measurement</li>
    <li>Parallel RTL simulation of representative intervals</li>
    <li>IPC trace reconstruction</li>
  </ul>
</article>

<article>
  <header><h3>Results</h3></header>
  <ul>
    <li>Evaluated on Embench (vs full RTL sim in VCS) for RocketConfig
    <li>Tidalsim takes upto 10 s for each benchmark in the suite whereas VCS takes 100-700+ s
    <li>TidalSim can deliver a typical IPC error under 5% while speeding up simulation runtimes by more than 70x.
  </ul>
</article>

<article>
  <header><h3>Current Results</h3></header>

  <figure style="font-size:60%;">
  <img class="fragment" src="./figs/multi-level-sim/aha-mont64_clustering.svg"/>
  <figcaption>Centroid heatmap of each cluster for aha-mont64 with 12 clusters and 1k instruction intervals</figcaption>
  </figure>
  
  <figure style="font-size:60%;">
  <img class="fragment" src="./figs/multi-level-sim/huffbench_results.svg"/>
  <figcaption>Reconstructed IPC trace of huffbench with 18 clusters and 10k instruction intervals with 2k instructions of detailed warmup</figcaption>
  </figure>

  <figure style="font-size:60%;">
  <img class="fragment" src="./figs/multi-level-sim/embench_ipc_error.svg"/>
  <figcaption>Mean absolute IPC error</figcaption>
  </figure>

  <!--
  <figure style="font-size:60%;">
  <img class="fragment" src="./figs/multi-level-sim/embench_runtimes.svg"/>
  <figcaption>Full RTL simulation runtimes</figcaption>
  </figure>
  --->
</article>

<article>
  <header><h3>Cache Warmup</h3></header>
  <ul>
    <li>Cold long-lived μArch blocks such as cache-like modules and branch predictors are primarily responsible for IPC error v full RTL sim
    <li>Detailed warmup is too short to deal with long-lived μArch state
    <li>Need abstract and highly parametrizable models to enable DSE
    <li>For caches, we use Memory Timestamp Record - a data structure populated from a memory transaction trace used to handle cache state
  </ul>
  
  <figure style="font-size:60%;">
  <img class="fragment" src="./figs/dynamic/tidalsim/mtr_entry_update.svg"/>
  <figcaption>Updating entries in MTR</figcaption>
  </figure>

  <figure style="font-size:60%;">
  <img class="fragment" src="./figs/dynamic/tidalsim/mtr_reconstruction.svg"/>
  <figcaption>Cache reconstruction from MTR checkpoint</figcaption>
  </figure>

</article>

<article>
  <header><h3>Next Steps/Future Work</h3></header>
  <ul>
  <li>Functional warmup
    <ul>
      <li>A general warmup methodology ingests a subset of a functional simulation log
      <li>Each unit needs a custom model, injection logic, and perf metric extraction
      <img class="fragment" src="./figs/dynamic/tidalsim/uarch_models.svg"/>
      <li>Implemnting for caches (integration in-progress), branch predictors (building on Branch Trace Compression), prefetchers (build our own model)
    </ul>
  </li>
  <li>Embedding-driven Extrapolation
  <li>Automatic selection of interval length and warmup period
  <li>Feedback from RTL sim to ISA sim
  </ul>
</article>

{% endblock %}
