
---------- Begin Simulation Statistics ----------
final_tick                               1774454866000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  17384                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886860                       # Number of bytes of host memory used
host_op_rate                                    32767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   575.24                       # Real time elapsed on the host
host_tick_rate                               37952743                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021832                       # Number of seconds simulated
sim_ticks                                 21832007250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       248041                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        500960                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3684334                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7445                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4033322                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155927                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3684334                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       528407                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026829                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493136                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1795                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14442211                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14512585                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7496                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545095                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33176740                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39328027                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.479282                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.689291                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35328657     89.83%     89.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       794091      2.02%     91.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       373812      0.95%     92.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561480      1.43%     94.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444771      1.13%     95.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201530      0.51%     95.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74590      0.19%     96.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4001      0.01%     96.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545095      3.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39328027                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.366399                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.366399                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30298196                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64784293                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607190                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8520232                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389428                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820597                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377174                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2070                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10605194                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2003                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026829                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6315065                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36675042                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35722389                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778856                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.115125                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6570650                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3649063                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.818120                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43635652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.769790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.045229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30956328     70.94%     70.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           702059      1.61%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737841      1.69%     74.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987357      2.26%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260788      2.89%     79.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779546      1.79%     81.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901544      2.07%     83.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745540      1.71%     84.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6564649     15.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43635652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16037013                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12337083                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10002                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500377                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.311820                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23365245                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10605194                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7496061                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602216                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733219                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61095591                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12760051                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423791                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57279285                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1430127                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389428                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1347154                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24666                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322067                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259863                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782918                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3452                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42226500                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52854449                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718988                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30360337                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.210481                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56279971                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76792520                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26467165                       # number of integer regfile writes
system.switch_cpus.ipc                       0.229022                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.229022                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292566      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27632797     47.89%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639132      1.11%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          226      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216754      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2994      0.01%     55.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269132      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3657986      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3731131      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259947     16.05%     88.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6874991     11.91%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57703081                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22800197                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43415810                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19503872                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38365707                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3099895                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053721                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          182025      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            432      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202679      6.54%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        472992     15.26%     27.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664532     53.70%     81.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       576913     18.61%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34710213                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118786169                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33350577                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64976543                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60809333                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57703081                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286258                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42246331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60275                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262406                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16675990                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43635652                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.322384                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.373472                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30980751     71.00%     71.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1204209      2.76%     73.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660298      3.80%     77.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1271679      2.91%     80.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015524      4.62%     85.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1816374      4.16%     89.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2172909      4.98%     94.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929445      2.13%     96.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584463      3.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43635652                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.321525                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6315147                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14364                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3382798                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602216                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733219                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31198600                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43663994                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8930404                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         141125                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024397                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         473411                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3206                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155538789                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62315604                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56539156                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8765321                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21011797                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389428                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21526093                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36166876                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18821127                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86165529                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5625733                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             84847652                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108359674                       # The number of ROB writes
system.switch_cpus.timesIdled                     427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       183641                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506154                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         183641                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126980                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       122104                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125937                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126980                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       753879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       753879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 753879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24001472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24001472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24001472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252919                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1016162500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1318008750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21832007250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       247649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          617                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          319457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           978                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126850                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       102080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24315520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          315339                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7814720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           569109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.322682                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.467502                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 385468     67.73%     67.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 183641     32.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             569109                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379236000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379183500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1464000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          574                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          277                       # number of demand (read+write) hits
system.l2.demand_hits::total                      851                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          574                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          277                       # number of overall hits
system.l2.overall_hits::total                     851                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          402                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252513                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252919                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          402                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252513                       # number of overall misses
system.l2.overall_misses::total                252919                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     35110500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20588433500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20623544000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     35110500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20588433500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20623544000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          976                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252790                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253770                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          976                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252790                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253770                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.411885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998904                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996647                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.411885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998904                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996647                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87339.552239                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81534.152697                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81542.090551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87339.552239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81534.152697                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81542.090551                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              122105                       # number of writebacks
system.l2.writebacks::total                    122105                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252915                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252915                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     31090500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18063303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18094394000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     31090500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18063303500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18094394000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.411885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996631                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.411885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996631                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77339.552239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71534.152697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71543.380187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77339.552239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71534.152697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71543.380187                       # average overall mshr miss latency
system.l2.replacements                         315339                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          617                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              617                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          617                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          617                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       116344                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        116344                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9883749500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9883749500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78480.450853                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78480.450853                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8624359500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8624359500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68480.450853                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68480.450853                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     35110500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35110500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          976                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.411885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.413088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87339.552239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86907.178218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          402                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          402                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     31090500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31090500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.411885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.411043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77339.552239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77339.552239                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10704684000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10704684000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.997840                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997840                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84572.534644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84571.198331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9438944000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9438944000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.997840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74572.534644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74572.534644                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4043.108768                       # Cycle average of tags in use
system.l2.tags.total_refs                      382164                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    315339                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.211915                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     361.706977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.047062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.037549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.649820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3673.667361                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.088307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.896891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987087                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          562                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2344051                       # Number of tag accesses
system.l2.tags.data_accesses                  2344051                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16160832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16186816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7814656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7814656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       122104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             122104                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1178453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    740235738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             741425917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1178453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1184316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      357944916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            357944916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      357944916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1178453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    740235738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1099370833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    122104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000279756500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7289                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7289                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              610824                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114981                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252915                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122104                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252915                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7475                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2985458750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7727615000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11804.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30554.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   227460                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101859                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252915                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122104                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    525.414021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   322.497622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   404.594316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11210     24.54%     24.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5599     12.26%     36.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4709     10.31%     47.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1853      4.06%     51.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2157      4.72%     55.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2300      5.04%     60.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1672      3.66%     64.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2765      6.05%     70.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13409     29.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45674                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.695157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.714929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.779054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7276     99.82%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           12      0.16%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7289                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.748662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.708919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.191096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4872     66.84%     66.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              366      5.02%     71.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1400     19.21%     91.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              416      5.71%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              146      2.00%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               75      1.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7289                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16186560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7813184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16186560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7814656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       741.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       357.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    741.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    357.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21831884500                       # Total gap between requests
system.mem_ctrls.avgGap                      58215.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16160832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7813184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1178453.254681838676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 740235738.058395862579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 357877492.002023756504                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     14560000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7713055000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 519473261750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36218.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30545.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4254350.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            162392160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             86309685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898133460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          316535580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1722835920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8761663800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1005221760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12953092365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        593.307442                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2487168500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    728780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18616048750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            163741620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             87023145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907679640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320727240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1722835920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8754709800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1011077280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12967794645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.980869                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2499264250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    728780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18603953000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21831997250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313967                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313977                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313967                       # number of overall hits
system.cpu.icache.overall_hits::total         6313977                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1098                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1100                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1098                       # number of overall misses
system.cpu.icache.overall_misses::total          1100                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     49034000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49034000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     49034000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49034000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6315065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6315077                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6315065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6315077                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000174                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000174                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000174                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000174                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 44657.559199                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44576.363636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 44657.559199                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44576.363636                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          617                       # number of writebacks
system.cpu.icache.writebacks::total               617                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          122                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          122                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          976                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          976                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          976                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          976                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     42617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     42617000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42617000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000155                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 43664.959016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43664.959016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 43664.959016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43664.959016                       # average overall mshr miss latency
system.cpu.icache.replacements                    617                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313967                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313977                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1098                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1100                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     49034000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49034000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6315065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6315077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 44657.559199                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44576.363636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          976                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          976                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     42617000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42617000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 43664.959016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43664.959016                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.837106                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486756                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               617                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            788.907618                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.834855                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007490                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007494                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12631132                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12631132                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11834878                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11834879                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13305616                       # number of overall hits
system.cpu.dcache.overall_hits::total        13305617                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       556679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         556681                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       650799                       # number of overall misses
system.cpu.dcache.overall_misses::total        650801                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  43231352496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43231352496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  43231352496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43231352496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391557                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956415                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956418                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044924                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044924                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046631                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046631                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77659.391671                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77659.112662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66428.117585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66427.913442                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3671228                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        20472                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24377                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             305                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   150.602125                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.121311                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       351652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       351652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       351652                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       351652                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252791                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16537963996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16537963996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20982475496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20982475496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80662.371278                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80662.371278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83003.253660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83003.253660                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251767                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10010530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10010531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       430736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        430738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33032707000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33032707000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.041253                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041253                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76688.985829                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76688.629747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       351652                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       351652                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6465260500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6465260500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81751.814526                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81751.814526                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10198645496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10198645496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80978.263945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80978.263945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10072703496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10072703496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79978.271885                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79978.271885                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470738                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470738                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94120                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94120                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564858                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564858                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060146                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060146                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4444511500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4444511500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 93051.492756                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93051.492756                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774454866000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.563311                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12374816                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251767                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.151859                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.561037                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012269                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          907                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28165627                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28165627                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1805025487000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51352                       # Simulator instruction rate (inst/s)
host_mem_usage                                 911568                       # Number of bytes of host memory used
host_op_rate                                   109348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   778.94                       # Real time elapsed on the host
host_tick_rate                               39246647                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000008                       # Number of instructions simulated
sim_ops                                      85175110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030571                       # Number of seconds simulated
sim_ticks                                 30570621000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       369601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        739201                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1380380                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           30                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18595                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1404636                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1136343                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1380380                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       244037                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1630176                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118165                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7325                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5402646                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5176035                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18801                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4572127                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8758096                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325899                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     59841105                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.108367                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.397896                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     45598651     76.20%     76.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2445326      4.09%     80.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2353959      3.93%     84.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1057059      1.77%     85.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1635721      2.73%     88.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       729136      1.22%     89.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       907984      1.52%     91.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       541142      0.90%     92.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4572127      7.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     59841105                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045065                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951063                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173192                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575714     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113154     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325899                       # Class of committed instruction
system.switch_cpus.commit.refs               28017699                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325899                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.038042                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.038042                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      47483947                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78397196                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2756673                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8579935                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         113916                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2052202                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23510325                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5580                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8996515                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2890                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1630176                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4235938                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              56457000                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8207                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37261283                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          240                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1442                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          227832                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.026662                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4414006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1254508                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.609430                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     60986673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.342433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.820563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         48354438     79.29%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           433312      0.71%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           761532      1.25%     81.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           925929      1.52%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           823199      1.35%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           568277      0.93%     85.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           792557      1.30%     86.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           372571      0.61%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7954858     13.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     60986673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99739506                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53988753                       # number of floating regfile writes
system.switch_cpus.idleCycles                  154569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        28838                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1212795                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.251082                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32975480                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8996510                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2299130                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23579103                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           96                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          761                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9804805                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77248256                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23978970                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141608                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76492679                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          16931                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      13933965                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         113916                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      13939462                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        85348                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1562873                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          882                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2405903                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2960289                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          882                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88161408                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75014354                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622231                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54856761                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.226903                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75854525                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76242346                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10845591                       # number of integer regfile writes
system.switch_cpus.ipc                       0.490667                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.490667                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       817878      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16737363     21.84%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14822      0.02%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           409      0.00%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       291507      0.38%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          962      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139797      0.18%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6106      0.01%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74387      0.10%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          104      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576385     19.02%     42.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           24      0.00%     42.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     42.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663357     13.91%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2922176      3.81%     60.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1009150      1.32%     62.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21103392     27.54%     89.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7990067     10.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76634289                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65471814                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127988265                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61952429                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66677581                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3437509                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044856                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           64625      1.88%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            791      0.02%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             27      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           389      0.01%      1.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       328764      9.56%     11.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       699769     20.36%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         272245      7.92%     39.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133895      3.90%     43.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1670082     48.58%     92.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       266921      7.76%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13782106                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     89720922                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13061925                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21493895                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77177120                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76634289                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71136                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10922361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16429                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65189                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4745819                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     60986673                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.256574                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.275819                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     42794765     70.17%     70.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2770039      4.54%     74.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2372759      3.89%     78.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1977197      3.24%     81.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2907416      4.77%     86.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2395352      3.93%     90.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2535635      4.16%     94.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1501173      2.46%     97.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1732337      2.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     60986673                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.253398                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4236177                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   357                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70279                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       979100                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23579103                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9804805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36050734                       # number of misc regfile reads
system.switch_cpus.numCycles                 61141242                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        17948155                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448336                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         398338                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3704390                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        5847144                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        125823                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221542351                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77727056                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71244635                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9614354                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       23002103                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         113916                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29605224                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9796323                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100571824                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78370057                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          634                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           43                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12748702                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           45                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            129124109                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151314083                       # The number of ROB writes
system.switch_cpus.timesIdled                    1926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443482                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       274185                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887119                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         274189                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  30570621000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             223465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       153044                       # Transaction distribution
system.membus.trans_dist::CleanEvict           216552                       # Transaction distribution
system.membus.trans_dist::ReadExReq            146140                       # Transaction distribution
system.membus.trans_dist::ReadExResp           146140                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        223465                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1108806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1108806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1108806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33449536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     33449536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33449536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            369605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  369605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              369605                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1409559000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2008311500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  30570621000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30570621000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  30570621000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30570621000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280750                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       360349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3459                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          566891                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162886                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3614                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277135                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1320071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       452480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41428928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41881408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          487221                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9795008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           930856                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.294576                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.455862                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 656652     70.54%     70.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 274200     29.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             930856                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          654323500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660034500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5424493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  30570621000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1634                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        72393                       # number of demand (read+write) hits
system.l2.demand_hits::total                    74027                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1634                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        72393                       # number of overall hits
system.l2.overall_hits::total                   74027                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1977                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       367628                       # number of demand (read+write) misses
system.l2.demand_misses::total                 369605                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1977                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       367628                       # number of overall misses
system.l2.overall_misses::total                369605                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    167594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  34676775500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34844369500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    167594000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  34676775500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34844369500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       440021                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443632                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       440021                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443632                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.547494                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.835478                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.833134                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.547494                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.835478                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833134                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84771.876581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94325.719205                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94274.616144                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84771.876581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94325.719205                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94274.616144                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              153044                       # number of writebacks
system.l2.writebacks::total                    153044                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       367628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            369605                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       367628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           369605                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    147824000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  31000495500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31148319500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    147824000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  31000495500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31148319500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.547494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.835478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.833134                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.547494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.835478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.833134                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74771.876581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84325.719205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84274.616144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74771.876581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84325.719205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84274.616144                       # average overall mshr miss latency
system.l2.replacements                         487218                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       207305                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           207305                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       207305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       207305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3453                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3453                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3453                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3453                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       156566                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        156566                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        16746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16746                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       146140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              146140                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  13028836000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13028836000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.897192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89153.113453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89153.113453                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       146140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         146140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  11567436000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11567436000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.897192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.897192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79153.113453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79153.113453                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    167594000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    167594000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.547494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.547494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84771.876581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84771.876581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1977                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1977                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    147824000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    147824000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.547494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.547494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74771.876581                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74771.876581                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        55647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       221488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          221488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21647939500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21647939500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.799206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.799206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97738.656270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97738.656270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       221488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       221488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19433059500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19433059500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.799206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.799206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87738.656270                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87738.656270                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30570621000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      738188                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    491314                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.502477                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     537.986701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    21.749611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3536.263688                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.131344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.863346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          560                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4035650                       # Number of tag accesses
system.l2.tags.data_accesses                  4035650                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30570621000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       126528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     23528192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23654720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       126528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        126528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9794816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9794816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       367628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              369605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       153044                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             153044                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4138876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    769634088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             773772963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4138876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4138876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      320399641                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            320399641                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      320399641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4138876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    769634088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1094172604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    153044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    367433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000250330500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9281                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9281                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              821893                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143989                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      369605                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     153044                       # Number of write requests accepted
system.mem_ctrls.readBursts                    369605                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   153044                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9507                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8970734750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1847050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15897172250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24283.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43033.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   149791                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116755                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                369605                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               153044                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       255901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.669282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.821299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.151566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       202978     79.32%     79.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26401     10.32%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9390      3.67%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3423      1.34%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1631      0.64%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1144      0.45%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          957      0.37%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1936      0.76%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8041      3.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       255901                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.803577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.636788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.713808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8190     88.24%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          997     10.74%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           27      0.29%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           12      0.13%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            6      0.06%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           10      0.11%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.04%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           10      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.03%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            8      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            6      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9281                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.489818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.461169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7313     78.80%     78.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              154      1.66%     80.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1214     13.08%     93.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              476      5.13%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               93      1.00%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               23      0.25%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9281                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23642240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9794688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23654720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9794816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       773.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       320.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    773.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    320.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30570659000                       # Total gap between requests
system.mem_ctrls.avgGap                      58491.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       126528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     23515712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9794688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4138875.687216167338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 769225852.494131565094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 320395454.184591174126                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       367628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       153044                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     66300500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15830871750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 747442634500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33535.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     43062.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4883841.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            915433680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            486553155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1322720700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          403714800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2413691280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13025529420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        770251680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19337894715                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        632.564668                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1855194250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1021020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27694406750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            911735160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            484591140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1314866700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          395164440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2413691280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13008889980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        784263840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19313202540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.756958                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1892108000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1021020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27657493000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    52402618250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1805025487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10545700                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10545710                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10545700                       # number of overall hits
system.cpu.icache.overall_hits::total        10545710                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5302                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5304                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5302                       # number of overall misses
system.cpu.icache.overall_misses::total          5304                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    273283999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    273283999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    273283999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    273283999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10551002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10551014                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10551002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10551014                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000503                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000503                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000503                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000503                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51543.568276                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51524.132541                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51543.568276                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51524.132541                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          713                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.409091                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4076                       # number of writebacks
system.cpu.icache.writebacks::total              4076                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4590                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4590                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4590                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4590                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    232933999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    232933999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    232933999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    232933999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 50748.147930                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50748.147930                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 50748.147930                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50748.147930                       # average overall mshr miss latency
system.cpu.icache.replacements                   4076                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10545700                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10545710                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5302                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5304                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    273283999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    273283999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10551002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10551014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51543.568276                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51524.132541                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    232933999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    232933999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 50748.147930                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50748.147930                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1805025487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            11.764099                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10550302                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4592                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2297.539634                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002212                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.761887                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.022972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.022977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21106620                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21106620                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1805025487000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1805025487000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1805025487000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1805025487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1805025487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1805025487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1805025487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39382474                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39382475                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41200693                       # number of overall hits
system.cpu.dcache.overall_hits::total        41200694                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1413016                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1413018                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1536981                       # number of overall misses
system.cpu.dcache.overall_misses::total       1536983                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 106791946575                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 106791946575                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 106791946575                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 106791946575                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40795490                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40795493                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42737674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42737677                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034637                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035963                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035963                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75577.308803                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75577.201830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69481.630921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69481.540508                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9750488                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        20592                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            111243                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             309                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    87.650351                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.640777                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       332849                       # number of writebacks
system.cpu.dcache.writebacks::total            332849                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       781718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       781718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       781718                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       781718                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631298                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631298                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692814                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692814                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  51391658075                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  51391658075                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  57101531575                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57101531575                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015475                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016211                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016211                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81406.337538                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81406.337538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82419.713769                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82419.713769                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691789                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30876582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30876583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1124115                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1124117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  82976852000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  82976852000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32000697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32000700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73815.269790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73815.138460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       781647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       781647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342468                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342468                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  27866430500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27866430500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81369.443276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81369.443276                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  23815094575                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23815094575                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794793                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794793                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82433.409974                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82433.409974                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           71                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  23525227575                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23525227575                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81450.083354                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81450.083354                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1818219                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1818219                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       123965                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       123965                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942184                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942184                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.063828                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063828                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61516                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61516                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5709873500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5709873500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92819.323428                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92819.323428                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1805025487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            29.693400                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41893510                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692813                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.468712                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    29.691165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.028995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.028997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          775                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86168167                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86168167                       # Number of data accesses

---------- End Simulation Statistics   ----------
