============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  08:44:44 am
  Module:                 FME_INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                       Type          Fanout  Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)             launch                                           0 R 
U_crtl
  estado_atual_reg[0]/CP                                          0             0 R 
  estado_atual_reg[0]/Q        HS65_LS_DFPRQX18        4  16.2   66  +165     165 F 
  g2/B                                                                 +0     165   
  g2/Z                         HS65_LS_AND2X35        12  93.5   62   +95     260 F 
U_crtl/inp_source 
g867/A                                                                 +0     260   
g867/Z                         HS65_LS_BFX284         17 164.5   22   +70     331 F 
g866/A                                                                 +0     331   
g866/Z                         HS65_LS_BFX53           4  25.4   20   +52     382 F 
g896/B                                                                 +0     382   
g896/Z                         HS65_LS_NAND2X14        1  12.5   37   +27     410 R 
g670/A                                                                 +0     410   
g670/Z                         HS65_LS_NAND2X29        6  49.4   63   +62     471 F 
U_inter/linha[4][5] 
  addinc_PUs[0].U_F2_U_1_U_S0_add_18_16/A[7] 
    g355/A                                                             +0     472   
    g355/Z                     HS65_LS_NAND2X21        3  18.2   39   +48     519 R 
    g347/A                                                             +0     519   
    g347/Z                     HS65_LS_IVX18           1  11.2   23   +32     551 F 
    g325/A                                                             +0     551   
    g325/Z                     HS65_LS_NOR2X25         2  16.0   41   +39     590 R 
    g311/B                                                             +0     591   
    g311/Z                     HS65_LS_NAND2X14        1   5.1   26   +34     624 F 
    g298/A                                                             +0     624   
    g298/Z                     HS65_LS_NAND2AX29       1  17.6   31   +75     699 F 
    g293/B                                                             +0     699   
    g293/Z                     HS65_LS_NAND2X43        3  26.9   28   +29     728 R 
    g285/B                                                             +0     728   
    g285/Z                     HS65_LS_AOI12X17        1   7.8   28   +30     758 F 
    g283/B                                                             +0     758   
    g283/Z                     HS65_LS_XNOR2X18        1  10.0   31   +70     828 R 
  addinc_PUs[0].U_F2_U_1_U_S0_add_18_16/Z[9] 
  g177/A                                                               +0     828   
  g177/Z                       HS65_LS_IVX27           3  28.1   30   +35     864 F 
  addinc_PUs[0].U_F2_U_1_U_S1_add_18_16/B[9] 
    g408/B                                                             +0     864   
    g408/Z                     HS65_LS_NAND2X14        2  11.9   39   +31     895 R 
    g373/C                                                             +0     895   
    g373/Z                     HS65_LS_OAI12X18        3  19.6   47   +56     951 F 
    g362/B                                                             +0     951   
    g362/Z                     HS65_LS_AOI12X12        1   7.3   50   +46     997 R 
    g342/C                                                             +0     997   
    g342/Z                     HS65_LS_OAI12X12        1   7.7   37   +54    1051 F 
    g333/B                                                             +0    1051   
    g333/Z                     HS65_LS_XOR2X18         4  30.8   53  +104    1155 F 
  addinc_PUs[0].U_F2_U_1_U_S1_add_18_16/Z[11] 
  csa_tree_PUs_1__U_F2_U_S21_add_18_10_groupi/in_0[11] 
    g503/A                                                             +0    1155   
    g503/Z                     HS65_LS_IVX27           1  12.4   28   +34    1189 R 
    g502/B                                                             +0    1189   
    g502/Z                     HS65_LS_NAND2X29        2  26.6   43   +40    1228 F 
    g500/A                                                             +0    1228   
    g500/Z                     HS65_LS_NAND2X29        1  12.7   26   +32    1261 R 
    g487/CI                                                            +0    1261   
    g487/S0                    HS65_LS_FA1X27          2  21.9   41  +163    1424 R 
    g451/B                                                             +0    1424   
    g451/Z                     HS65_LS_NOR2X38         3  22.1   24   +32    1456 F 
    g440/A                                                             +0    1456   
    g440/Z                     HS65_LS_NOR2X25         2  28.1   59   +51    1508 R 
    g418/A                                                             +0    1508   
    g418/Z                     HS65_LS_NAND2X29        4  24.4   40   +54    1562 F 
    g399/C                                                             +0    1562   
    g399/Z                     HS65_LS_NOR3X13         1   7.1   48   +42    1604 R 
    g393/B                                                             +0    1604   
    g393/Z                     HS65_LS_NOR2X13         1   9.2   28   +37    1641 F 
    g380/B                                                             +0    1641   
    g380/Z                     HS65_LSS_XNOR2X12       1   9.3   59   +71    1712 F 
  csa_tree_PUs_1__U_F2_U_S21_add_18_10_groupi/out_0[14] 
U_inter/out_interpolation[5][8] 
clipping[5].U_clip_gte_446_34/A[8] 
  g180/B                                                               +0    1713   
  g180/Z                       HS65_LS_NOR2X19         1  11.8   46   +48    1761 R 
  g177/C                                                               +0    1761   
  g177/Z                       HS65_LS_OAI12X24        1  17.6   37   +52    1814 F 
clipping[5].U_clip_gte_446_34/Z 
g383/A                                                                 +0    1814   
g383/Z                         HS65_LS_IVX53           8  31.3   27   +32    1846 R 
g291/B                                                                 +0    1846   
g291/Z                         HS65_LS_NAND2AX7        1   3.8   32   +34    1880 F 
reg_out_clip_reg[5][1]/D  <<<  HS65_LS_DFPRQX4                         +0    1880   
reg_out_clip_reg[5][1]/CP      setup                              0  +110    1990 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)             capture                                       2090 R 
                               adjustments                           -100    1990   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[0]/CP
End-point    : reg_out_clip_reg[5][1]/D
