{
  "name": "core_arch::x86::avx2::_mm256_i32gather_epi32",
  "safe": false,
  "callees": {
    "core_arch::x86::avx::_mm256_set1_epi32": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Broadcasts 32-bit integer `a` to all elements of returned vector.\n This intrinsic may generate the `vpbroadcastd`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_set1_epi32)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::__m256i::as_i32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i32x8": "Constructor"
      }
    },
    "core_arch::x86::avx2::vpgatherdd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i32x8": [
      "Plain"
    ]
  },
  "path": 6091,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx2.rs:1053:1: 1064:2",
  "src": "pub unsafe fn _mm256_i32gather_epi32<const SCALE: i32>(\n    slice: *const i32,\n    offsets: __m256i,\n) -> __m256i {\n    static_assert_imm8_scale!(SCALE);\n    let zero = i32x8::ZERO;\n    let neg_one = _mm256_set1_epi32(-1).as_i32x8();\n    let offsets = offsets.as_i32x8();\n    let slice = slice as *const i8;\n    let r = vpgatherdd(zero, slice, offsets, neg_one, SCALE as i8);\n    transmute(r)\n}",
  "mir": "fn core_arch::x86::avx2::_mm256_i32gather_epi32(_1: *const i32, _2: core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let  _3: core_arch::simd::i32x8;\n    let mut _4: core_arch::x86::__m256i;\n    let  _5: core_arch::simd::i32x8;\n    let  _6: *const i8;\n    let  _7: core_arch::simd::i32x8;\n    let mut _8: core_arch::simd::i32x8;\n    let mut _9: i8;\n    debug slice => _1;\n    debug offsets => _2;\n    debug zero => core_arch::simd::i32x8::ZERO;\n    debug neg_one => _3;\n    debug offsets => _5;\n    debug slice => _6;\n    debug r => _7;\n    bb0: {\n        StorageLive(_4);\n        _4 = core_arch::x86::avx::_mm256_set1_epi32(-1_i32) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = core_arch::x86::__m256i::as_i32x8(move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        _5 = core_arch::x86::__m256i::as_i32x8(_2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _6 = _1 as *const i8;\n        StorageLive(_8);\n        _8 = core_arch::simd::i32x8::ZERO;\n        StorageLive(_9);\n        _9 = SCALE as i8;\n        _7 = core_arch::x86::avx2::vpgatherdd(move _8, _6, _5, _3, move _9) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_9);\n        StorageDead(_8);\n        _0 = _7 as core_arch::x86::__m256i;\n        return;\n    }\n}\n",
  "doc": " Returns values from `slice` at offsets determined by `offsets * scale`,\n where\n `scale` should be 1, 2, 4 or 8.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_i32gather_epi32)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}