timestamp 1677187530
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
port "s3" 11 3326 -917 3360 -883 m2
port "x2_bar" 7 -908 1207 -847 1267 m1
port "x2" 6 -1021 1268 -960 1328 m1
port "x3_bar" 10 -678 1208 -617 1268 m1
port "x1_bar" 5 -1135 1206 -1074 1266 m1
port "x1" 4 -1249 1267 -1188 1327 m1
port "x0_bar" 3 -1364 1206 -1303 1266 m1
port "x3" 8 -793 1268 -732 1328 m1
port "x0" 2 -1477 1267 -1416 1327 m1
port "VDD" 9 -443 1267 -409 1301 m1
port "GND" 1 -552 -312 -518 -278 m1
node "a_2742_n1689#" 985 15.5752 2742 -1689 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2592_n1689#" 985 20.3275 2592 -1689 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_3in_OR_0/OR" 1524 552.06 3282 -1689 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 85680 2660 12160 464 13960 554 0 0 0 0 0 0 0 0
equiv "CMOS_3in_OR_0/OR" "s3"
node "a_1380_n779#" 300 25.7656 1380 -779 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n28_n779#" 300 29.0737 -28 -779 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n178_n779#" 300 27.7601 -178 -779 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2442_n779#" 4391 943.154 2442 -779 ndif 0 0 0 0 0 0 0 0 72000 1680 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 134160 4788 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_3in_OR_0/C" 4382 690.425 512 -1689 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 180000 7520 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_1/AND" 3692 580.81 1920 -1689 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42100 2700 0 0 106480 3844 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1380_n1689#" 3621 499.303 1380 -1689 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 100000 3520 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n328_n1689#" 5278 708.102 -328 -1689 pdif 0 0 0 0 0 0 0 0 36000 840 144000 2880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 161600 5560 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2592_n111#" 300 24.5503 2592 -111 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1735_n111#" 300 25.9826 1735 -111 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1435_n111#" 300 24.5778 1435 -111 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177_n111#" 300 22.5681 177 -111 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n123_n111#" 300 20.3505 -123 -111 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_0/AND" 3850 1970.25 2662 -449 p 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 128544 4348 18560 784 44640 2008 0 0 0 0 0 0 0 0
node "a_1735_499#" 985 11.8293 1735 499 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1435_499#" 985 11.3004 1435 499 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_1/A" 3954 1098.39 728 -111 ndif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 124400 4740 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177_499#" 985 11.6829 177 499 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n123_499#" 985 11.7635 -123 499 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2592_499#" 3621 537.377 2592 499 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 100000 3520 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_0/A" 3949 1159.1 1585 -111 ndif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 120360 4618 72000 2280 101640 3602 0 0 0 0 0 0 0 0
node "CMOS_3in_AND_0/A" 4762 1666.13 92 -1799 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93500 6020 0 0 30520 1366 273360 7314 202880 9440 0 0 0 0 0 0 0 0
equiv "CMOS_3in_AND_0/A" "x2_bar"
node "CMOS_XOR_0/A" 2210 1066.91 1355 204 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 47580 3000 0 0 6400 320 273280 7312 145400 6838 0 0 0 0 0 0 0 0
equiv "CMOS_XOR_0/A" "x2"
node "CMOS_AND_1/B" 4191 3497.64 1270 -1059 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89580 5458 0 0 38840 1862 273280 7312 224520 10522 0 0 0 0 0 0 0 0
equiv "CMOS_AND_1/B" "x3_bar"
node "a_27_n111#" 3536 636.704 27 -111 ndif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 85120 2856 72000 2280 100760 3558 0 0 0 0 0 0 0 0
node "CMOS_XNOR_0/A_bar" 2873 1409.15 147 326 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49000 3160 0 0 80960 3680 260560 6674 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_XNOR_0/A_bar" "x1_bar"
node "CMOS_AND_0/B" 4686 1865.99 -203 204 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92080 5760 0 0 69760 3120 266960 6994 216160 10456 0 0 0 0 0 0 0 0
equiv "CMOS_AND_0/B" "x1"
node "CMOS_XNOR_0/B_bar" 2433 772.6 -233 395 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45080 2698 0 0 92760 4190 260560 6674 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_XNOR_0/B_bar" "x0_bar"
node "CMOS_3in_AND_0/C" 4449 1376.76 -258 -1049 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93580 5658 0 0 71120 3108 299149 8534 119000 5598 0 0 0 0 0 0 0 0
equiv "CMOS_3in_AND_0/C" "x3"
node "CMOS_3in_AND_0/B" 5360 2595.48 -108 -449 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 95980 5818 0 0 181560 8342 292829 8216 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_3in_AND_0/B" "x0"
node "CMOS_AND_0/VDD" 55682 24547.7 -389 -1959 nw 0 0 0 0 5545530 23676 0 0 588600 12972 1152000 23040 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1187680 33212 1824440 45772 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_AND_0/VDD" "VDD"
substrate "CMOS_AND_0/GND!" 0 0 -353 -345 ppd 0 0 0 0 0 0 0 0 504000 11760 313800 6876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 571520 17008 1017020 27166 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_AND_0/GND!" "GND"
cap "a_2592_499#" "a_1435_499#" 0.686529
cap "CMOS_AND_0/B" "a_n123_499#" 1.73159
cap "a_2442_n779#" "CMOS_3in_OR_0/OR" 64.2062
cap "a_1735_499#" "a_1380_n1689#" 0.0926315
cap "CMOS_AND_0/VDD" "a_n123_n111#" 8.16865
cap "CMOS_AND_0/B" "a_n328_n1689#" 38.9411
cap "a_1435_499#" "a_27_n111#" 4.41226
cap "a_177_499#" "CMOS_XNOR_0/B_bar" 4.093
cap "CMOS_AND_0/VDD" "a_2442_n779#" 540.858
cap "a_1380_n1689#" "CMOS_AND_0/A" 11.525
cap "CMOS_3in_AND_0/A" "CMOS_3in_OR_0/C" 32.4855
cap "a_2592_499#" "CMOS_AND_0/AND" 79.7235
cap "CMOS_AND_0/B" "CMOS_3in_AND_0/B" 213.259
cap "CMOS_AND_0/AND" "a_1435_499#" 3.68306e-05
cap "a_27_n111#" "a_n28_n779#" 1.2479
cap "CMOS_AND_1/A" "CMOS_AND_0/VDD" 509.4
cap "CMOS_XNOR_0/A_bar" "a_n123_n111#" 8.02439
cap "a_n328_n1689#" "CMOS_3in_OR_0/C" 50.802
cap "CMOS_3in_AND_0/C" "a_n123_n111#" 2.63109
cap "a_2592_499#" "a_1435_n111#" 0.562182
cap "a_2592_499#" "CMOS_XOR_0/A" 2.11373
cap "CMOS_3in_AND_0/B" "CMOS_3in_OR_0/C" 1.35794
cap "CMOS_3in_AND_0/A" "CMOS_AND_1/AND" 0.820679
cap "a_n28_n779#" "CMOS_XOR_0/A" 0.503767
cap "CMOS_AND_0/B" "CMOS_AND_1/B" 453.5
cap "CMOS_AND_1/A" "CMOS_XNOR_0/A_bar" 6.48119
cap "a_27_n111#" "CMOS_XOR_0/A" 46.7456
cap "a_1435_n111#" "a_27_n111#" 1.7353
cap "CMOS_3in_AND_0/C" "CMOS_AND_1/A" 34.3226
cap "a_177_n111#" "a_27_n111#" 10.7317
cap "CMOS_AND_0/AND" "a_1435_n111#" 1.70999e-05
cap "a_n328_n1689#" "CMOS_AND_1/AND" 0.343334
cap "CMOS_AND_0/AND" "CMOS_XOR_0/A" 0.622395
cap "a_n178_n779#" "CMOS_XOR_0/A" 0.536317
cap "CMOS_AND_1/B" "CMOS_3in_OR_0/C" 54.6569
cap "CMOS_AND_0/B" "a_1735_499#" 1.49912
cap "a_1435_n111#" "CMOS_XOR_0/A" 1.52547
cap "a_177_n111#" "CMOS_XOR_0/A" 2.31741
cap "a_2442_n779#" "a_2592_n111#" 1.8471
cap "CMOS_AND_0/B" "CMOS_AND_0/A" 230.227
cap "CMOS_3in_AND_0/A" "CMOS_3in_OR_0/OR" 0.002786
cap "CMOS_AND_1/A" "a_1735_n111#" 2.33993
cap "CMOS_AND_0/A" "a_2592_n1689#" 2.5621
cap "CMOS_3in_AND_0/A" "CMOS_AND_0/VDD" 1220.8
cap "CMOS_AND_1/B" "CMOS_AND_1/AND" 12.5271
cap "CMOS_AND_0/VDD" "a_n123_499#" 46.3777
cap "a_177_499#" "CMOS_AND_0/B" 1.59041
cap "CMOS_AND_0/A" "CMOS_3in_OR_0/C" 0.0761729
cap "CMOS_XNOR_0/B_bar" "a_n28_n779#" 2.23634
cap "CMOS_AND_0/VDD" "a_n328_n1689#" 1401.66
cap "CMOS_XNOR_0/B_bar" "a_27_n111#" 140.282
cap "a_1435_499#" "a_1380_n1689#" 0.110831
cap "CMOS_3in_AND_0/A" "CMOS_XNOR_0/A_bar" 46.8474
cap "CMOS_3in_AND_0/A" "CMOS_3in_AND_0/C" 2365.02
cap "CMOS_3in_AND_0/B" "CMOS_AND_0/VDD" 1118.43
cap "CMOS_XNOR_0/A_bar" "a_n123_499#" 8.98129
cap "CMOS_3in_AND_0/C" "a_n123_499#" 10.7733
cap "a_1380_n1689#" "a_n28_n779#" 0.142768
cap "CMOS_XNOR_0/B_bar" "a_n178_n779#" 1.93136
cap "CMOS_AND_0/A" "CMOS_AND_1/AND" 24.9267
cap "CMOS_XNOR_0/A_bar" "a_n328_n1689#" 13.3552
cap "CMOS_3in_AND_0/C" "a_n328_n1689#" 85.2382
cap "CMOS_XNOR_0/B_bar" "CMOS_XOR_0/A" 36.2198
cap "a_177_n111#" "CMOS_XNOR_0/B_bar" 1.14177
cap "CMOS_AND_0/AND" "a_1380_n1689#" 0.88152
cap "a_2442_n779#" "a_1380_n779#" 1.81362
cap "CMOS_3in_AND_0/C" "CMOS_3in_AND_0/B" 202.841
cap "CMOS_XNOR_0/A_bar" "CMOS_3in_AND_0/B" 199.657
cap "CMOS_AND_0/VDD" "CMOS_AND_1/B" 1065.41
cap "a_2442_n779#" "a_2742_n1689#" 15.679
cap "CMOS_AND_1/A" "a_1380_n779#" 5.92429
cap "CMOS_3in_AND_0/A" "a_1735_n111#" 7.40364
cap "a_1435_n111#" "a_1380_n1689#" 2.56238
cap "a_1380_n1689#" "CMOS_XOR_0/A" 4.6347
cap "CMOS_3in_AND_0/C" "CMOS_AND_1/B" 3291.1
cap "CMOS_XNOR_0/A_bar" "CMOS_AND_1/B" 92.8716
cap "CMOS_AND_1/A" "a_n123_n111#" 0.979328
cap "a_1735_499#" "CMOS_AND_0/VDD" 57.479
cap "CMOS_AND_1/A" "a_2442_n779#" 1.81294
cap "CMOS_AND_0/VDD" "CMOS_AND_0/A" 1029.57
cap "CMOS_AND_0/B" "a_2592_499#" 54.8755
cap "CMOS_AND_0/B" "a_1435_499#" 1.49912
cap "a_2592_499#" "a_2592_n1689#" 0.0538216
cap "CMOS_AND_0/B" "a_n28_n779#" 7.78421
cap "a_177_499#" "CMOS_AND_0/VDD" 50.8895
cap "CMOS_AND_0/B" "a_27_n111#" 54.1425
cap "a_1735_499#" "CMOS_3in_AND_0/C" 25.088
cap "CMOS_XNOR_0/A_bar" "CMOS_AND_0/A" 1.41846
cap "a_1735_n111#" "CMOS_AND_1/B" 2.85175
cap "a_2592_499#" "CMOS_3in_OR_0/C" 1.34964
cap "CMOS_AND_0/B" "CMOS_AND_0/AND" 63.9835
cap "CMOS_3in_AND_0/C" "CMOS_AND_0/A" 354.391
cap "CMOS_AND_1/B" "a_2592_n111#" 0.00765115
cap "CMOS_AND_0/AND" "a_2592_n1689#" 1.28513
cap "CMOS_AND_0/B" "a_n178_n779#" 8.92158
cap "a_n28_n779#" "CMOS_3in_OR_0/C" 0.563648
cap "CMOS_3in_AND_0/A" "a_1380_n779#" 3.62129
cap "a_27_n111#" "CMOS_3in_OR_0/C" 6.0678
cap "CMOS_AND_0/B" "a_1435_n111#" 6.93079
cap "CMOS_AND_0/B" "CMOS_XOR_0/A" 119.527
cap "a_177_499#" "CMOS_3in_AND_0/C" 10.4957
cap "a_177_499#" "CMOS_XNOR_0/A_bar" 8.898
cap "a_177_n111#" "CMOS_AND_0/B" 4.61384
cap "CMOS_AND_0/AND" "CMOS_3in_OR_0/C" 63.1956
cap "a_1380_n779#" "a_n328_n1689#" 0.449442
cap "a_n178_n779#" "CMOS_3in_OR_0/C" 0.512767
cap "CMOS_3in_AND_0/A" "a_n123_n111#" 3.96858
cap "a_1735_n111#" "CMOS_AND_0/A" 12.9586
cap "CMOS_AND_0/A" "a_2592_n111#" 12.0843
cap "CMOS_3in_AND_0/A" "a_2442_n779#" 1.04586
cap "CMOS_3in_OR_0/C" "CMOS_XOR_0/A" 25.8828
cap "a_n123_n111#" "a_n328_n1689#" 0.0961104
cap "CMOS_AND_0/AND" "CMOS_AND_1/AND" 37.1048
cap "CMOS_3in_AND_0/A" "CMOS_AND_1/A" 36.0571
cap "CMOS_AND_1/A" "a_n123_499#" 1.05825
cap "CMOS_3in_AND_0/B" "a_n123_n111#" 6.18951
cap "CMOS_AND_1/B" "a_1380_n779#" 2.57363
cap "CMOS_AND_1/A" "a_n328_n1689#" 0.534683
cap "a_2592_499#" "CMOS_AND_0/VDD" 783.539
cap "a_1435_499#" "CMOS_AND_0/VDD" 55.894
cap "CMOS_AND_1/A" "CMOS_3in_AND_0/B" 10.9675
cap "CMOS_AND_0/B" "CMOS_XNOR_0/B_bar" 3363.73
cap "CMOS_AND_0/VDD" "a_n28_n779#" 6.80726
cap "a_n123_n111#" "CMOS_AND_1/B" 11.0576
cap "CMOS_AND_0/AND" "CMOS_3in_OR_0/OR" 39.3114
cap "CMOS_AND_0/VDD" "a_27_n111#" 1037.42
cap "a_2442_n779#" "CMOS_AND_1/B" 1.29772
cap "CMOS_AND_0/B" "a_1380_n1689#" 31.7361
cap "CMOS_AND_0/AND" "CMOS_AND_0/VDD" 486.69
cap "a_2592_499#" "CMOS_3in_AND_0/C" 8.61055
cap "CMOS_3in_AND_0/C" "a_1435_499#" 14.8311
cap "CMOS_AND_1/A" "CMOS_AND_1/B" 116.315
cap "a_1380_n1689#" "a_2592_n1689#" 0.504701
cap "CMOS_AND_0/VDD" "a_n178_n779#" 11.8691
cap "CMOS_XNOR_0/A_bar" "a_n28_n779#" 0.497595
cap "CMOS_3in_AND_0/C" "a_n28_n779#" 0.187413
cap "CMOS_AND_0/VDD" "a_1435_n111#" 5.44033
cap "CMOS_XNOR_0/A_bar" "a_27_n111#" 121.696
cap "CMOS_AND_0/VDD" "CMOS_XOR_0/A" 193.041
cap "CMOS_3in_AND_0/C" "a_27_n111#" 168.807
cap "a_177_n111#" "CMOS_AND_0/VDD" 7.29652
cap "a_1380_n1689#" "CMOS_3in_OR_0/C" 101.178
cap "CMOS_3in_AND_0/C" "CMOS_AND_0/AND" 4.6546
cap "CMOS_3in_AND_0/A" "a_n123_499#" 3.02001
cap "a_2442_n779#" "CMOS_AND_0/A" 6.93455
cap "CMOS_3in_AND_0/C" "a_n178_n779#" 0.210556
cap "CMOS_XNOR_0/A_bar" "a_n178_n779#" 0.529117
cap "a_1735_499#" "CMOS_AND_1/A" 4.13091
cap "a_2592_499#" "a_1735_n111#" 1.02487
cap "CMOS_3in_AND_0/A" "a_n328_n1689#" 147.8
cap "a_2592_499#" "a_2592_n111#" 5.50153
cap "CMOS_AND_1/A" "CMOS_AND_0/A" 45.3266
cap "CMOS_3in_AND_0/C" "a_1435_n111#" 5.15634
cap "CMOS_3in_AND_0/C" "CMOS_XOR_0/A" 196.669
cap "CMOS_XNOR_0/A_bar" "CMOS_XOR_0/A" 2698.28
cap "a_177_n111#" "CMOS_3in_AND_0/C" 2.57785
cap "a_177_n111#" "CMOS_XNOR_0/A_bar" 7.6846
cap "CMOS_3in_AND_0/A" "CMOS_3in_AND_0/B" 145.002
cap "a_1380_n1689#" "CMOS_AND_1/AND" 68.3834
cap "CMOS_3in_AND_0/B" "a_n123_499#" 19.6179
cap "a_177_499#" "CMOS_AND_1/A" 1.33083
cap "CMOS_AND_0/AND" "a_1735_n111#" 0.947855
cap "CMOS_3in_AND_0/B" "a_n328_n1689#" 37.6893
cap "CMOS_AND_0/AND" "a_2592_n111#" 5.6357
cap "CMOS_3in_AND_0/A" "CMOS_AND_1/B" 266.217
cap "CMOS_XNOR_0/B_bar" "CMOS_AND_0/VDD" 241.978
cap "a_1735_n111#" "CMOS_XOR_0/A" 1.42493
cap "a_2592_n111#" "CMOS_XOR_0/A" 0.533845
cap "a_n123_499#" "CMOS_AND_1/B" 8.22737
cap "CMOS_3in_OR_0/OR" "a_1380_n1689#" 1.45452
cap "CMOS_AND_1/B" "a_n328_n1689#" 105.052
cap "CMOS_AND_0/B" "CMOS_3in_OR_0/C" 25.9106
cap "CMOS_AND_0/VDD" "a_1380_n1689#" 745.158
cap "a_2592_n1689#" "CMOS_3in_OR_0/C" 11.279
cap "CMOS_3in_AND_0/B" "CMOS_AND_1/B" 119.804
cap "a_1735_499#" "CMOS_3in_AND_0/A" 8.87374
cap "CMOS_XNOR_0/B_bar" "CMOS_XNOR_0/A_bar" 125.915
cap "CMOS_XNOR_0/B_bar" "CMOS_3in_AND_0/C" 49.8071
cap "a_2592_499#" "a_2742_n1689#" 0.5354
cap "CMOS_3in_AND_0/A" "CMOS_AND_0/A" 144.781
cap "CMOS_AND_0/B" "CMOS_AND_1/AND" 34.7933
cap "CMOS_3in_AND_0/C" "a_1380_n1689#" 15.5397
cap "a_2592_n1689#" "CMOS_AND_1/AND" 5.32449
cap "a_177_499#" "CMOS_3in_AND_0/A" 2.90254
cap "CMOS_AND_0/AND" "a_2742_n1689#" 4.65493
cap "a_2592_499#" "a_2442_n779#" 5.90688
cap "CMOS_3in_AND_0/B" "CMOS_AND_0/A" 2.95005
cap "a_n123_n111#" "a_27_n111#" 9.16193
cap "CMOS_AND_1/AND" "CMOS_3in_OR_0/C" 95.0969
cap "a_177_499#" "a_n328_n1689#" 0.334801
cap "a_1380_n779#" "CMOS_XOR_0/A" 2.66737
cap "a_1435_499#" "CMOS_AND_1/A" 5.81411
cap "a_1735_499#" "CMOS_AND_1/B" 3.97959
cap "a_177_499#" "CMOS_3in_AND_0/B" 24.4824
cap "CMOS_AND_0/AND" "a_2442_n779#" 120.287
cap "CMOS_AND_0/B" "CMOS_3in_OR_0/OR" 4.59871
cap "CMOS_AND_1/A" "a_27_n111#" 76.4019
cap "a_1735_n111#" "a_1380_n1689#" 2.48371
cap "CMOS_AND_0/A" "CMOS_AND_1/B" 151.306
cap "CMOS_3in_OR_0/OR" "a_2592_n1689#" 0.944059
cap "CMOS_AND_0/AND" "CMOS_AND_1/A" 5.31018
cap "CMOS_AND_0/B" "CMOS_AND_0/VDD" 580.844
cap "a_n123_n111#" "CMOS_XOR_0/A" 1.71354
cap "CMOS_AND_0/VDD" "a_2592_n1689#" 60.3857
cap "CMOS_3in_OR_0/OR" "CMOS_3in_OR_0/C" 4.23229
cap "a_177_499#" "CMOS_AND_1/B" 8.13322
cap "CMOS_AND_1/A" "a_1435_n111#" 3.34786
cap "CMOS_AND_1/A" "CMOS_XOR_0/A" 68.5623
cap "a_177_n111#" "CMOS_AND_1/A" 1.26772
cap "CMOS_AND_0/VDD" "CMOS_3in_OR_0/C" 2105.05
cap "a_1735_499#" "CMOS_AND_0/A" 28.0839
cap "CMOS_AND_0/B" "CMOS_XNOR_0/A_bar" 2813.18
cap "CMOS_AND_0/B" "CMOS_3in_AND_0/C" 134.833
cap "CMOS_3in_OR_0/OR" "CMOS_AND_1/AND" 12.5912
cap "a_2592_499#" "CMOS_3in_AND_0/A" 2.29207
cap "CMOS_3in_AND_0/A" "a_1435_499#" 2.65165
cap "CMOS_XNOR_0/A_bar" "CMOS_3in_OR_0/C" 0.00172441
cap "CMOS_3in_AND_0/C" "CMOS_3in_OR_0/C" 2.62692
cap "CMOS_AND_0/VDD" "CMOS_AND_1/AND" 524.002
cap "a_177_499#" "CMOS_AND_0/A" 4.41226
cap "CMOS_3in_AND_0/A" "a_n28_n779#" 8.15728
cap "CMOS_AND_0/B" "a_1735_n111#" 7.39944
cap "a_1380_n1689#" "a_1380_n779#" 5.61104
cap "CMOS_XNOR_0/B_bar" "a_n123_n111#" 3.9861
cap "CMOS_3in_AND_0/A" "a_27_n111#" 54.5079
cap "CMOS_AND_0/B" "a_2592_n111#" 5.436
cap "a_2742_n1689#" "a_1380_n1689#" 0.331755
cap "a_n123_499#" "a_27_n111#" 19.3992
cap "CMOS_3in_AND_0/A" "CMOS_AND_0/AND" 3.96232
cap "a_n28_n779#" "a_n328_n1689#" 7.97367
cap "a_27_n111#" "a_n328_n1689#" 14.6795
cap "CMOS_3in_AND_0/A" "a_n178_n779#" 8.55668
cap "CMOS_3in_AND_0/C" "CMOS_AND_1/AND" 2.61785
cap "CMOS_XNOR_0/B_bar" "CMOS_AND_1/A" 4.53263
cap "CMOS_3in_AND_0/B" "a_n28_n779#" 3.52318
cap "CMOS_3in_AND_0/A" "a_1435_n111#" 3.7844
cap "CMOS_3in_AND_0/A" "CMOS_XOR_0/A" 4744.01
cap "CMOS_3in_AND_0/B" "a_27_n111#" 328.347
cap "a_177_n111#" "CMOS_3in_AND_0/A" 3.90985
cap "CMOS_AND_0/VDD" "CMOS_3in_OR_0/OR" 374.605
cap "a_2442_n779#" "a_1380_n1689#" 9.37534
cap "a_n123_499#" "CMOS_XOR_0/A" 1.32479
cap "a_n178_n779#" "a_n328_n1689#" 6.54713
cap "CMOS_AND_1/A" "a_1380_n1689#" 48.3937
cap "a_2592_499#" "CMOS_AND_1/B" 2.4259
cap "a_1435_499#" "CMOS_AND_1/B" 9.16501
cap "CMOS_3in_AND_0/B" "a_n178_n779#" 8.03983
cap "a_n328_n1689#" "CMOS_XOR_0/A" 15.5798
cap "a_177_n111#" "a_n328_n1689#" 2.36742
cap "CMOS_AND_1/B" "a_n28_n779#" 3.02703
cap "CMOS_3in_AND_0/B" "CMOS_XOR_0/A" 100.467
cap "a_177_n111#" "CMOS_3in_AND_0/B" 6.81471
cap "a_27_n111#" "CMOS_AND_1/B" 245.178
cap "CMOS_AND_0/AND" "CMOS_AND_1/B" 1.1019
cap "CMOS_XNOR_0/A_bar" "CMOS_AND_0/VDD" 160.97
cap "CMOS_3in_AND_0/C" "CMOS_AND_0/VDD" 1542.55
cap "CMOS_AND_0/B" "a_1380_n779#" 10.4991
cap "a_1735_499#" "a_2592_499#" 1.05177
cap "a_n178_n779#" "CMOS_AND_1/B" 3.04675
cap "a_2592_499#" "CMOS_AND_0/A" 91.717
cap "a_1435_499#" "CMOS_AND_0/A" 19.465
cap "a_1435_n111#" "CMOS_AND_1/B" 5.88059
cap "CMOS_AND_1/B" "CMOS_XOR_0/A" 599.258
cap "a_177_n111#" "CMOS_AND_1/B" 12.0764
cap "CMOS_XNOR_0/B_bar" "CMOS_3in_AND_0/A" 42.4588
cap "a_27_n111#" "CMOS_AND_0/A" 35.5011
cap "CMOS_AND_0/B" "a_n123_n111#" 5.04063
cap "a_1735_499#" "CMOS_AND_0/AND" 0.290226
cap "CMOS_3in_AND_0/C" "CMOS_XNOR_0/A_bar" 41.8271
cap "a_1380_n779#" "CMOS_3in_OR_0/C" 5.82001
cap "CMOS_XNOR_0/B_bar" "a_n123_499#" 9.75186
cap "a_2742_n1689#" "CMOS_3in_OR_0/C" 10.7221
cap "CMOS_AND_0/B" "a_2442_n779#" 35.5844
cap "CMOS_AND_0/VDD" "a_1735_n111#" 6.05732
cap "CMOS_AND_0/AND" "CMOS_AND_0/A" 39.1548
cap "CMOS_AND_0/VDD" "a_2592_n111#" 5.03829
cap "CMOS_XNOR_0/B_bar" "a_n328_n1689#" 13.2084
cap "a_2442_n779#" "a_2592_n1689#" 15.6544
cap "a_177_499#" "a_27_n111#" 28.1686
cap "CMOS_3in_AND_0/A" "a_1380_n1689#" 17.1022
cap "CMOS_AND_0/B" "CMOS_AND_1/A" 33.6985
cap "CMOS_XNOR_0/B_bar" "CMOS_3in_AND_0/B" 3148.22
cap "a_1435_n111#" "CMOS_AND_0/A" 5.3804
cap "CMOS_AND_0/A" "CMOS_XOR_0/A" 87.3711
cap "a_1380_n779#" "CMOS_AND_1/AND" 0.563648
cap "a_177_n111#" "CMOS_AND_0/A" 0.920383
cap "a_2442_n779#" "CMOS_3in_OR_0/C" 50.24
cap "a_2742_n1689#" "CMOS_AND_1/AND" 4.70709
cap "a_1380_n1689#" "a_n328_n1689#" 4.11748
cap "CMOS_3in_AND_0/C" "a_1735_n111#" 6.97601
cap "CMOS_AND_1/A" "CMOS_3in_OR_0/C" 18.451
cap "CMOS_3in_AND_0/B" "a_1380_n1689#" 0.100267
cap "a_177_499#" "CMOS_XOR_0/A" 1.1978
cap "CMOS_XNOR_0/B_bar" "CMOS_AND_1/B" 59.8233
cap "a_2442_n779#" "CMOS_AND_1/AND" 103.731
cap "CMOS_AND_1/A" "CMOS_AND_1/AND" 2.27408
cap "a_1380_n1689#" "CMOS_AND_1/B" 49.7289
cap "a_2742_n1689#" "CMOS_3in_OR_0/OR" 1.03721
cap "CMOS_AND_0/VDD" "a_1380_n779#" 3.17366
cap "CMOS_AND_0/VDD" "a_2742_n1689#" 58.4609
cap "CMOS_XNOR_0/B_bar" "CMOS_AND_0/A" 0.448766
cap "CMOS_AND_0/B" "CMOS_3in_AND_0/A" 864.929
device msubckt sky130_fd_pr__pfet_01v8 3252 -1689 3253 -1688 l=30 w=600 "CMOS_AND_0/VDD" "a_2442_n779#" 60 0 "CMOS_AND_0/VDD" 600 0 "CMOS_3in_OR_0/OR" 600 0
device msubckt sky130_fd_pr__pfet_01v8 2862 -1689 2863 -1688 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_3in_OR_0/C" 60 0 "a_2742_n1689#" 600 0 "a_2442_n779#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 2712 -1689 2713 -1688 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_AND_0/AND" 60 0 "a_2592_n1689#" 600 0 "a_2742_n1689#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 2562 -1689 2563 -1688 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_AND_1/AND" 60 0 "CMOS_AND_0/VDD" 600 0 "a_2592_n1689#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1890 -1689 1891 -1688 l=30 w=600 "CMOS_AND_0/VDD" "a_1380_n1689#" 60 0 "CMOS_AND_0/VDD" 600 0 "CMOS_AND_1/AND" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1500 -1689 1501 -1688 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_AND_1/A" 60 0 "a_1380_n1689#" 600 0 "CMOS_AND_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1350 -1689 1351 -1688 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_AND_1/B" 60 0 "CMOS_AND_0/VDD" 600 0 "a_1380_n1689#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 482 -1689 483 -1688 l=30 w=600 "CMOS_AND_0/VDD" "a_n328_n1689#" 60 0 "CMOS_AND_0/VDD" 600 0 "CMOS_3in_OR_0/C" 600 0
device msubckt sky130_fd_pr__pfet_01v8 92 -1689 93 -1688 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_3in_AND_0/A" 60 0 "a_n328_n1689#" 600 0 "CMOS_AND_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -58 -1689 -57 -1688 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_3in_AND_0/B" 60 0 "CMOS_AND_0/VDD" 600 0 "a_n328_n1689#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -208 -1689 -207 -1688 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_3in_AND_0/C" 60 0 "a_n328_n1689#" 600 0 "CMOS_AND_0/VDD" 600 0
device msubckt sky130_fd_pr__nfet_01v8 3252 -779 3253 -778 l=30 w=300 "CMOS_AND_0/GND!" "a_2442_n779#" 60 0 "CMOS_AND_0/GND!" 300 0 "CMOS_3in_OR_0/OR" 300 0
device msubckt sky130_fd_pr__nfet_01v8 2862 -779 2863 -778 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_3in_OR_0/C" 60 0 "a_2442_n779#" 300 0 "CMOS_AND_0/GND!" 300 0
device msubckt sky130_fd_pr__nfet_01v8 2712 -779 2713 -778 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_AND_0/AND" 60 0 "CMOS_AND_0/GND!" 300 0 "a_2442_n779#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 2562 -779 2563 -778 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_AND_1/AND" 60 0 "a_2442_n779#" 300 0 "CMOS_AND_0/GND!" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1890 -779 1891 -778 l=30 w=300 "CMOS_AND_0/GND!" "a_1380_n1689#" 60 0 "CMOS_AND_0/GND!" 300 0 "CMOS_AND_1/AND" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1500 -779 1501 -778 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_AND_1/A" 60 0 "a_1380_n779#" 300 0 "a_1380_n1689#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1350 -779 1351 -778 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_AND_1/B" 60 0 "CMOS_AND_0/GND!" 300 0 "a_1380_n779#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 482 -779 483 -778 l=30 w=300 "CMOS_AND_0/GND!" "a_n328_n1689#" 60 0 "CMOS_AND_0/GND!" 300 0 "CMOS_3in_OR_0/C" 300 0
device msubckt sky130_fd_pr__nfet_01v8 92 -779 93 -778 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_3in_AND_0/A" 60 0 "a_n28_n779#" 300 0 "a_n328_n1689#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -58 -779 -57 -778 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_3in_AND_0/B" 60 0 "a_n178_n779#" 300 0 "a_n28_n779#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -208 -779 -207 -778 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_3in_AND_0/C" 60 0 "CMOS_AND_0/GND!" 300 0 "a_n178_n779#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 3102 -111 3103 -110 l=30 w=300 "CMOS_AND_0/GND!" "a_2592_499#" 60 0 "CMOS_AND_0/GND!" 300 0 "CMOS_AND_0/AND" 300 0
device msubckt sky130_fd_pr__nfet_01v8 2712 -111 2713 -110 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_AND_0/A" 60 0 "a_2592_n111#" 300 0 "a_2592_499#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 2562 -111 2563 -110 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_AND_0/B" 60 0 "CMOS_AND_0/GND!" 300 0 "a_2592_n111#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1855 -111 1856 -110 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_3in_AND_0/A" 60 0 "a_1735_n111#" 300 0 "CMOS_AND_0/GND!" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1705 -111 1706 -110 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_AND_1/B" 60 0 "CMOS_AND_0/A" 300 0 "a_1735_n111#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1555 -111 1556 -110 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_3in_AND_0/C" 60 0 "a_1435_n111#" 300 0 "CMOS_AND_0/A" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1405 -111 1406 -110 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_XOR_0/A" 60 0 "CMOS_AND_0/GND!" 300 0 "a_1435_n111#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 698 -111 699 -110 l=30 w=300 "CMOS_AND_0/GND!" "a_27_n111#" 60 0 "CMOS_AND_0/GND!" 300 0 "CMOS_AND_1/A" 300 0
device msubckt sky130_fd_pr__nfet_01v8 297 -111 298 -110 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_XNOR_0/A_bar" 60 0 "a_177_n111#" 300 0 "CMOS_AND_0/GND!" 300 0
device msubckt sky130_fd_pr__nfet_01v8 147 -111 148 -110 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_XNOR_0/B_bar" 60 0 "a_27_n111#" 300 0 "a_177_n111#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -3 -111 -2 -110 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_3in_AND_0/B" 60 0 "a_n123_n111#" 300 0 "a_27_n111#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -153 -111 -152 -110 l=30 w=300 "CMOS_AND_0/GND!" "CMOS_AND_0/B" 60 0 "CMOS_AND_0/GND!" 300 0 "a_n123_n111#" 300 0
device msubckt sky130_fd_pr__pfet_01v8 3102 499 3103 500 l=30 w=600 "CMOS_AND_0/VDD" "a_2592_499#" 60 0 "CMOS_AND_0/VDD" 600 0 "CMOS_AND_0/AND" 600 0
device msubckt sky130_fd_pr__pfet_01v8 2712 499 2713 500 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_AND_0/A" 60 0 "a_2592_499#" 600 0 "CMOS_AND_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 2562 499 2563 500 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_AND_0/B" 60 0 "CMOS_AND_0/VDD" 600 0 "a_2592_499#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1855 499 1856 500 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_3in_AND_0/C" 60 0 "a_1735_499#" 600 0 "CMOS_AND_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1705 499 1706 500 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_3in_AND_0/A" 60 0 "CMOS_AND_0/A" 600 0 "a_1735_499#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1555 499 1556 500 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_XOR_0/A" 60 0 "a_1435_499#" 600 0 "CMOS_AND_0/A" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1405 499 1406 500 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_AND_1/B" 60 0 "CMOS_AND_0/VDD" 600 0 "a_1435_499#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 698 499 699 500 l=30 w=600 "CMOS_AND_0/VDD" "a_27_n111#" 60 0 "CMOS_AND_0/VDD" 600 0 "CMOS_AND_1/A" 600 0
device msubckt sky130_fd_pr__pfet_01v8 297 499 298 500 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_3in_AND_0/B" 60 0 "a_177_499#" 600 0 "CMOS_AND_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 147 499 148 500 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_XNOR_0/A_bar" 60 0 "a_27_n111#" 600 0 "a_177_499#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -3 499 -2 500 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_AND_0/B" 60 0 "a_n123_499#" 600 0 "a_27_n111#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -153 499 -152 500 l=30 w=600 "CMOS_AND_0/VDD" "CMOS_XNOR_0/B_bar" 60 0 "CMOS_AND_0/VDD" 600 0 "a_n123_499#" 600 0
