

================================================================
== Vivado HLS Report for 'dummy_proc_be'
================================================================
* Date:           Fri Mar  8 13:32:31 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        proj
* Solution:       solution1
* Product family: azynquplus
* Target device:  xazu2eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.30|     2.888|        0.41|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1025|  1025|  1025|  1025|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1024|  1024|         1|          -|          -|  1024|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     49|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     69|    -|
|Register         |        -|      -|     14|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|     14|    118|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      300|    240|  94464|  47232|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_112_p2       |     +    |      0|  0|  18|          11|           1|
    |exitcond_fu_106_p2  |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_state1     |    or    |      0|  0|   9|           1|           1|
    |ap_block_state2     |    or    |      0|  0|   9|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  49|          24|          15|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  15|          3|    1|          3|
    |ap_done                 |   9|          2|    1|          2|
    |i_reg_95                |   9|          2|   11|         22|
    |in_r_blk_n              |   9|          2|    1|          2|
    |out_r_blk_n             |   9|          2|    1|          2|
    |ovflo_blk_n             |   9|          2|    1|          2|
    |status_in_data_V_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  69|         15|   17|         35|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   2|   0|    2|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_reg_95     |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  14|   0|   14|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |   dummy_proc_be  | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |   dummy_proc_be  | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |   dummy_proc_be  | return value |
|ap_done                   | out |    1| ap_ctrl_hs |   dummy_proc_be  | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |   dummy_proc_be  | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |   dummy_proc_be  | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |   dummy_proc_be  | return value |
|status_in_data_V_dout     |  in |    8|   ap_fifo  | status_in_data_V |    pointer   |
|status_in_data_V_empty_n  |  in |    1|   ap_fifo  | status_in_data_V |    pointer   |
|status_in_data_V_read     | out |    1|   ap_fifo  | status_in_data_V |    pointer   |
|ovflo_din                 | out |    1|   ap_fifo  |       ovflo      |    pointer   |
|ovflo_full_n              |  in |    1|   ap_fifo  |       ovflo      |    pointer   |
|ovflo_write               | out |    1|   ap_fifo  |       ovflo      |    pointer   |
|in_r_dout                 |  in |   32|   ap_fifo  |       in_r       |    pointer   |
|in_r_empty_n              |  in |    1|   ap_fifo  |       in_r       |    pointer   |
|in_r_read                 | out |    1|   ap_fifo  |       in_r       |    pointer   |
|out_r_din                 | out |   32|   ap_fifo  |       out_r      |    pointer   |
|out_r_full_n              |  in |    1|   ap_fifo  |       out_r      |    pointer   |
|out_r_write               | out |    1|   ap_fifo  |       out_r      |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

