/* Generated by Yosys 0.10+12 (git sha1 UNKNOWN, gcc 10.1.0 -fPIC -Os) */

(* top =  1  *)
(* src = "./verilog/b01_C.v:1.1-45.10" *)
module b01_C(LINE1, LINE2, STATO_REG_2__SCAN_IN, STATO_REG_1__SCAN_IN, STATO_REG_0__SCAN_IN, U35, U36, U44, U45);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  (* src = "./verilog/b01_C.v:2.7-2.12" *)
  wire _025_;
  (* src = "./verilog/b01_C.v:2.14-2.19" *)
  wire _026_;
  (* src = "./verilog/b01_C.v:2.65-2.85" *)
  wire _027_;
  (* src = "./verilog/b01_C.v:2.43-2.63" *)
  wire _028_;
  (* src = "./verilog/b01_C.v:2.21-2.41" *)
  wire _029_;
  (* src = "./verilog/b01_C.v:3.8-3.11" *)
  wire _030_;
  (* src = "./verilog/b01_C.v:3.13-3.16" *)
  wire _031_;
  (* src = "./verilog/b01_C.v:3.18-3.21" *)
  wire _032_;
  (* src = "./verilog/b01_C.v:3.23-3.26" *)
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  (* src = "./verilog/b01_C.v:2.7-2.12" *)
  input LINE1;
  (* src = "./verilog/b01_C.v:2.14-2.19" *)
  input LINE2;
  (* src = "./verilog/b01_C.v:2.65-2.85" *)
  input STATO_REG_0__SCAN_IN;
  (* src = "./verilog/b01_C.v:2.43-2.63" *)
  input STATO_REG_1__SCAN_IN;
  (* src = "./verilog/b01_C.v:2.21-2.41" *)
  input STATO_REG_2__SCAN_IN;
  (* src = "./verilog/b01_C.v:3.8-3.11" *)
  output U35;
  (* src = "./verilog/b01_C.v:3.13-3.16" *)
  output U36;
  (* src = "./verilog/b01_C.v:3.18-3.21" *)
  output U44;
  (* src = "./verilog/b01_C.v:3.23-3.26" *)
  output U45;
  NOT _096_ (
    .A(_027_),
    .Y(_034_)
  );
  NOT _097_ (
    .A(_025_),
    .Y(_035_)
  );
  NOT _098_ (
    .A(_026_),
    .Y(_036_)
  );
  NOT _099_ (
    .A(_028_),
    .Y(_037_)
  );
  NOT _100_ (
    .A(_029_),
    .Y(_038_)
  );
  AND _101_ (
    .A(_025_),
    .B(_026_),
    .Y(_039_)
  );
  NOT _102_ (
    .A(_039_),
    .Y(_040_)
  );
  AND _103_ (
    .A(_027_),
    .B(_040_),
    .Y(_041_)
  );
  NOT _104_ (
    .A(_041_),
    .Y(_042_)
  );
  AND _105_ (
    .A(_027_),
    .B(_029_),
    .Y(_043_)
  );
  NOT _106_ (
    .A(_043_),
    .Y(_044_)
  );
  AND _107_ (
    .A(_042_),
    .B(_044_),
    .Y(_045_)
  );
  NOT _108_ (
    .A(_045_),
    .Y(_046_)
  );
  AND _109_ (
    .A(_037_),
    .B(_046_),
    .Y(_047_)
  );
  NOT _110_ (
    .A(_047_),
    .Y(_048_)
  );
  AND _111_ (
    .A(_034_),
    .B(_028_),
    .Y(_049_)
  );
  NOT _112_ (
    .A(_049_),
    .Y(_050_)
  );
  AND _113_ (
    .A(_029_),
    .B(_040_),
    .Y(_051_)
  );
  NOT _114_ (
    .A(_051_),
    .Y(_052_)
  );
  AND _115_ (
    .A(_049_),
    .B(_052_),
    .Y(_053_)
  );
  NOT _116_ (
    .A(_053_),
    .Y(_054_)
  );
  AND _117_ (
    .A(_035_),
    .B(_036_),
    .Y(_055_)
  );
  NOT _118_ (
    .A(_055_),
    .Y(_056_)
  );
  AND _119_ (
    .A(_043_),
    .B(_056_),
    .Y(_057_)
  );
  NOT _120_ (
    .A(_057_),
    .Y(_058_)
  );
  AND _121_ (
    .A(_037_),
    .B(_029_),
    .Y(_059_)
  );
  AND _122_ (
    .A(_055_),
    .B(_059_),
    .Y(_060_)
  );
  NOT _123_ (
    .A(_060_),
    .Y(_061_)
  );
  AND _124_ (
    .A(_058_),
    .B(_061_),
    .Y(_062_)
  );
  AND _125_ (
    .A(_054_),
    .B(_062_),
    .Y(_063_)
  );
  AND _126_ (
    .A(_048_),
    .B(_063_),
    .Y(_064_)
  );
  NOT _127_ (
    .A(_064_),
    .Y(_031_)
  );
  AND _128_ (
    .A(_040_),
    .B(_056_),
    .Y(_065_)
  );
  NOT _129_ (
    .A(_065_),
    .Y(_066_)
  );
  AND _130_ (
    .A(_029_),
    .B(_050_),
    .Y(_067_)
  );
  NOT _131_ (
    .A(_067_),
    .Y(_068_)
  );
  AND _132_ (
    .A(_066_),
    .B(_068_),
    .Y(_069_)
  );
  NOT _133_ (
    .A(_069_),
    .Y(_070_)
  );
  AND _134_ (
    .A(_056_),
    .B(_067_),
    .Y(_071_)
  );
  NOT _135_ (
    .A(_071_),
    .Y(_072_)
  );
  AND _136_ (
    .A(_065_),
    .B(_067_),
    .Y(_073_)
  );
  NOT _137_ (
    .A(_073_),
    .Y(_074_)
  );
  AND _138_ (
    .A(_070_),
    .B(_074_),
    .Y(_032_)
  );
  AND _139_ (
    .A(_040_),
    .B(_050_),
    .Y(_075_)
  );
  NOT _140_ (
    .A(_075_),
    .Y(_076_)
  );
  AND _141_ (
    .A(_038_),
    .B(_076_),
    .Y(_077_)
  );
  NOT _142_ (
    .A(_077_),
    .Y(_078_)
  );
  AND _143_ (
    .A(_034_),
    .B(_055_),
    .Y(_079_)
  );
  NOT _144_ (
    .A(_079_),
    .Y(_080_)
  );
  AND _145_ (
    .A(_059_),
    .B(_080_),
    .Y(_081_)
  );
  NOT _146_ (
    .A(_081_),
    .Y(_082_)
  );
  AND _147_ (
    .A(_078_),
    .B(_082_),
    .Y(_083_)
  );
  NOT _148_ (
    .A(_083_),
    .Y(_033_)
  );
  AND _149_ (
    .A(_034_),
    .B(_039_),
    .Y(_084_)
  );
  NOT _150_ (
    .A(_084_),
    .Y(_085_)
  );
  AND _151_ (
    .A(_042_),
    .B(_085_),
    .Y(_086_)
  );
  NOT _152_ (
    .A(_086_),
    .Y(_087_)
  );
  AND _153_ (
    .A(_028_),
    .B(_044_),
    .Y(_088_)
  );
  AND _154_ (
    .A(_087_),
    .B(_088_),
    .Y(_089_)
  );
  NOT _155_ (
    .A(_089_),
    .Y(_090_)
  );
  AND _156_ (
    .A(_037_),
    .B(_038_),
    .Y(_091_)
  );
  AND _157_ (
    .A(_086_),
    .B(_091_),
    .Y(_092_)
  );
  NOT _158_ (
    .A(_092_),
    .Y(_093_)
  );
  AND _159_ (
    .A(_072_),
    .B(_093_),
    .Y(_094_)
  );
  AND _160_ (
    .A(_090_),
    .B(_094_),
    .Y(_095_)
  );
  NOT _161_ (
    .A(_095_),
    .Y(_030_)
  );
  assign _027_ = STATO_REG_0__SCAN_IN;
  assign _025_ = LINE1;
  assign _026_ = LINE2;
  assign _028_ = STATO_REG_1__SCAN_IN;
  assign _029_ = STATO_REG_2__SCAN_IN;
  assign U36 = _031_;
  assign U44 = _032_;
  assign U45 = _033_;
  assign U35 = _030_;
endmodule
