# do Multicycle-IITB-RISC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/jukebox/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:10 on Oct 26,2018
# vcom -reportprogress 300 -93 -work work /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_file
# -- Compiling architecture behave of reg_file
# End time: 00:24:11 on Oct 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_16bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:11 on Oct 26,2018
# vcom -reportprogress 300 -93 -work work /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_16bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_16bit
# -- Compiling architecture behave of reg_16bit
# End time: 00:24:11 on Oct 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.reg_file(behave)
# vsim work.reg_file(behave) 
# Start time: 00:24:18 on Oct 26,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.reg_file(behave)
# Loading work.reg_16bit(behave)
add wave -position insertpoint  \
sim:/reg_file/a1
add wave -position insertpoint  \
sim:/reg_file/a1
add wave -position insertpoint  \
sim:/reg_file/a3
add wave -position insertpoint  \
sim:/reg_file/a3
add wave -position 1 sim:/reg_file/a3
add wave -position 1 sim:/reg_file/a3
add wave -position insertpoint  \
sim:/reg_file/d3
add wave -position insertpoint  \
sim:/reg_file/d1
add wave -position insertpoint  \
sim:/reg_file/enable
add wave -position insertpoint  \
sim:/reg_file/wr_en
add wave -position insertpoint  \
sim:/reg_file/clk
force -freeze sim:/reg_file/clk 1 0, 0 {50 ps} -r 100
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /reg_file
run
run
force -freeze sim:/reg_file/wr_en 1 0
force -freeze sim:/reg_file/a3 010 0
force -freeze sim:/reg_file/d3 1100110011001100 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ps  Iteration: 1  Instance: /reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ps  Iteration: 1  Instance: /reg_file
force -freeze sim:/reg_file/a1 010 0
force -freeze sim:/reg_file/wr_en 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ps  Iteration: 2  Instance: /reg_file
# End time: 00:26:46 on Oct 26,2018, Elapsed time: 0:02:28
# Errors: 0, Warnings: 6
