// Seed: 275850322
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  id_5(
      .id_0(1), .id_1(id_6)
  );
  wire id_7, id_8;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri0  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  assign id_0 = 1'b0;
  wire id_7;
  wire id_8;
endmodule
