Classic Timing Analyzer report for PQP
Fri May 17 17:58:04 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------+-----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                      ; To                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------+-----------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 8.637 ns                         ; reset                                     ; Multi:Multi|result[8]                               ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 23.829 ns                        ; ControlUnit:ControlUnit|state.Lw          ; MuxMemToRegOut[0]                                   ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -4.632 ns                        ; reset                                     ; Multi:Multi|result[20]                              ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 23.33 MHz ( period = 42.858 ns ) ; Registrador:B|Saida[0]                    ; Multi:Multi|result[62]                              ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.WaitMemRead ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_2928 ; clock      ; clock    ; 388          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                           ;                                                     ;            ;          ; 388          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------+-----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 23.33 MHz ( period = 42.858 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 42.655 ns               ;
; N/A                                     ; 23.36 MHz ( period = 42.805 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 42.604 ns               ;
; N/A                                     ; 23.38 MHz ( period = 42.776 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 42.573 ns               ;
; N/A                                     ; 23.38 MHz ( period = 42.770 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 42.567 ns               ;
; N/A                                     ; 23.41 MHz ( period = 42.717 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 42.516 ns               ;
; N/A                                     ; 23.43 MHz ( period = 42.688 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 42.485 ns               ;
; N/A                                     ; 23.44 MHz ( period = 42.662 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 42.451 ns               ;
; N/A                                     ; 23.46 MHz ( period = 42.622 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 42.411 ns               ;
; N/A                                     ; 23.47 MHz ( period = 42.609 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 42.400 ns               ;
; N/A                                     ; 23.48 MHz ( period = 42.587 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 42.387 ns               ;
; N/A                                     ; 23.49 MHz ( period = 42.580 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 42.369 ns               ;
; N/A                                     ; 23.49 MHz ( period = 42.569 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 42.360 ns               ;
; N/A                                     ; 23.51 MHz ( period = 42.540 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 42.329 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.505 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 42.306 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.499 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 42.299 ns               ;
; N/A                                     ; 23.57 MHz ( period = 42.427 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 42.228 ns               ;
; N/A                                     ; 23.58 MHz ( period = 42.417 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 42.218 ns               ;
; N/A                                     ; 23.59 MHz ( period = 42.391 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 42.183 ns               ;
; N/A                                     ; 23.61 MHz ( period = 42.351 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 42.143 ns               ;
; N/A                                     ; 23.61 MHz ( period = 42.350 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 42.141 ns               ;
; N/A                                     ; 23.61 MHz ( period = 42.347 ns )                    ; Registrador:A|Saida[4]            ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 42.147 ns               ;
; N/A                                     ; 23.62 MHz ( period = 42.339 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 42.140 ns               ;
; N/A                                     ; 23.62 MHz ( period = 42.329 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 42.113 ns               ;
; N/A                                     ; 23.64 MHz ( period = 42.309 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 42.102 ns               ;
; N/A                                     ; 23.64 MHz ( period = 42.305 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 42.089 ns               ;
; N/A                                     ; 23.64 MHz ( period = 42.297 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 42.090 ns               ;
; N/A                                     ; 23.65 MHz ( period = 42.286 ns )                    ; Registrador:A|Saida[6]            ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 42.087 ns               ;
; N/A                                     ; 23.65 MHz ( period = 42.276 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 42.062 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.269 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 42.062 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.268 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 42.059 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.259 ns )                    ; Registrador:A|Saida[4]            ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 42.059 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.258 ns )                    ; Registrador:A|Saida[5]            ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 42.059 ns               ;
; N/A                                     ; 23.67 MHz ( period = 42.252 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 42.038 ns               ;
; N/A                                     ; 23.67 MHz ( period = 42.247 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 42.031 ns               ;
; N/A                                     ; 23.68 MHz ( period = 42.231 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 42.024 ns               ;
; N/A                                     ; 23.68 MHz ( period = 42.223 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 42.007 ns               ;
; N/A                                     ; 23.68 MHz ( period = 42.221 ns )                    ; Registrador:B|Saida[2]            ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 42.018 ns               ;
; N/A                                     ; 23.69 MHz ( period = 42.204 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.988 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.198 ns )                    ; Registrador:A|Saida[6]            ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.999 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.192 ns )                    ; Registrador:A|Saida[7]            ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 41.993 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.191 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.984 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.185 ns )                    ; Registrador:A|Saida[12]           ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 41.986 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.183 ns )                    ; Registrador:A|Saida[8]            ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 41.975 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.170 ns )                    ; Registrador:A|Saida[5]            ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.971 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.151 ns )                    ; Registrador:A|Saida[4]            ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.943 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.151 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.937 ns               ;
; N/A                                     ; 23.73 MHz ( period = 42.133 ns )                    ; Registrador:B|Saida[2]            ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.930 ns               ;
; N/A                                     ; 23.74 MHz ( period = 42.122 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.906 ns               ;
; N/A                                     ; 23.75 MHz ( period = 42.111 ns )                    ; Registrador:A|Saida[4]            ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.903 ns               ;
; N/A                                     ; 23.75 MHz ( period = 42.104 ns )                    ; Registrador:A|Saida[7]            ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.905 ns               ;
; N/A                                     ; 23.75 MHz ( period = 42.097 ns )                    ; Registrador:A|Saida[12]           ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.898 ns               ;
; N/A                                     ; 23.76 MHz ( period = 42.095 ns )                    ; Registrador:A|Saida[8]            ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.887 ns               ;
; N/A                                     ; 23.76 MHz ( period = 42.092 ns )                    ; Registrador:A|Saida[10]           ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 41.893 ns               ;
; N/A                                     ; 23.76 MHz ( period = 42.090 ns )                    ; Registrador:A|Saida[6]            ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.883 ns               ;
; N/A                                     ; 23.76 MHz ( period = 42.079 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.873 ns               ;
; N/A                                     ; 23.77 MHz ( period = 42.062 ns )                    ; Registrador:A|Saida[5]            ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.855 ns               ;
; N/A                                     ; 23.78 MHz ( period = 42.058 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.845 ns               ;
; N/A                                     ; 23.78 MHz ( period = 42.050 ns )                    ; Registrador:A|Saida[6]            ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.843 ns               ;
; N/A                                     ; 23.79 MHz ( period = 42.034 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.821 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.025 ns )                    ; Registrador:B|Saida[2]            ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.814 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.022 ns )                    ; Registrador:A|Saida[5]            ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.815 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.005 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[53] ; clock      ; clock    ; None                        ; None                      ; 41.794 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.004 ns )                    ; Registrador:A|Saida[10]           ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.805 ns               ;
; N/A                                     ; 23.81 MHz ( period = 41.997 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.792 ns               ;
; N/A                                     ; 23.81 MHz ( period = 41.996 ns )                    ; Registrador:A|Saida[7]            ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.789 ns               ;
; N/A                                     ; 23.81 MHz ( period = 41.996 ns )                    ; Registrador:A|Saida[11]           ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 41.797 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.989 ns )                    ; Registrador:A|Saida[12]           ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.782 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.987 ns )                    ; Registrador:A|Saida[8]            ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.771 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.985 ns )                    ; Registrador:B|Saida[2]            ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.774 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.977 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[61] ; clock      ; clock    ; None                        ; None                      ; 41.761 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.976 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.764 ns               ;
; N/A                                     ; 23.83 MHz ( period = 41.961 ns )                    ; Registrador:A|Saida[14]~DUPLICATE ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 41.764 ns               ;
; N/A                                     ; 23.83 MHz ( period = 41.956 ns )                    ; Registrador:A|Saida[7]            ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.749 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.952 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[53] ; clock      ; clock    ; None                        ; None                      ; 41.743 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.952 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.740 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.949 ns )                    ; Registrador:A|Saida[12]           ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.742 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.947 ns )                    ; Registrador:A|Saida[8]            ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.731 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.933 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.720 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.924 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[61] ; clock      ; clock    ; None                        ; None                      ; 41.710 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.923 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[53] ; clock      ; clock    ; None                        ; None                      ; 41.712 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.923 ns )                    ; Registrador:A|Saida[9]            ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 41.724 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.922 ns )                    ; Registrador:A|Saida[15]           ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 41.723 ns               ;
; N/A                                     ; 23.86 MHz ( period = 41.919 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.714 ns               ;
; N/A                                     ; 23.86 MHz ( period = 41.908 ns )                    ; Registrador:A|Saida[11]           ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.709 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.902 ns )                    ; Registrador:A|Saida[16]           ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 41.703 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.898 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.686 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.896 ns )                    ; Registrador:A|Saida[10]           ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.689 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.895 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[61] ; clock      ; clock    ; None                        ; None                      ; 41.679 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.889 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[50] ; clock      ; clock    ; None                        ; None                      ; 41.678 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.874 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.662 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.873 ns )                    ; Registrador:A|Saida[14]~DUPLICATE ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.676 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.862 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[54] ; clock      ; clock    ; None                        ; None                      ; 41.651 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.856 ns )                    ; Registrador:A|Saida[10]           ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.649 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.851 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.639 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.850 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[48] ; clock      ; clock    ; None                        ; None                      ; 41.639 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.839 ns )                    ; Registrador:A|Saida[4]            ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.633 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.836 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[50] ; clock      ; clock    ; None                        ; None                      ; 41.627 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.835 ns )                    ; Registrador:A|Saida[9]            ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.636 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.834 ns )                    ; Registrador:A|Saida[15]           ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.635 ns               ;
; N/A                                     ; 23.91 MHz ( period = 41.818 ns )                    ; Registrador:A|Saida[4]            ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.605 ns               ;
; N/A                                     ; 23.92 MHz ( period = 41.814 ns )                    ; Registrador:A|Saida[16]           ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.615 ns               ;
; N/A                                     ; 23.92 MHz ( period = 41.809 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[54] ; clock      ; clock    ; None                        ; None                      ; 41.600 ns               ;
; N/A                                     ; 23.92 MHz ( period = 41.807 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[50] ; clock      ; clock    ; None                        ; None                      ; 41.596 ns               ;
; N/A                                     ; 23.92 MHz ( period = 41.800 ns )                    ; Registrador:A|Saida[11]           ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.593 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.797 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[48] ; clock      ; clock    ; None                        ; None                      ; 41.588 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.794 ns )                    ; Registrador:A|Saida[4]            ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.581 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.780 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[54] ; clock      ; clock    ; None                        ; None                      ; 41.569 ns               ;
; N/A                                     ; 23.94 MHz ( period = 41.778 ns )                    ; Registrador:A|Saida[6]            ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.573 ns               ;
; N/A                                     ; 23.94 MHz ( period = 41.776 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[47] ; clock      ; clock    ; None                        ; None                      ; 41.565 ns               ;
; N/A                                     ; 23.94 MHz ( period = 41.773 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.561 ns               ;
; N/A                                     ; 23.94 MHz ( period = 41.768 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[48] ; clock      ; clock    ; None                        ; None                      ; 41.557 ns               ;
; N/A                                     ; 23.94 MHz ( period = 41.765 ns )                    ; Registrador:A|Saida[14]~DUPLICATE ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.560 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.760 ns )                    ; Registrador:A|Saida[11]           ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.553 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.757 ns )                    ; Registrador:A|Saida[6]            ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.545 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.754 ns )                    ; Registrador:A|Saida[19]~DUPLICATE ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 41.573 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.750 ns )                    ; Registrador:A|Saida[5]            ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.545 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.747 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[51] ; clock      ; clock    ; None                        ; None                      ; 41.536 ns               ;
; N/A                                     ; 23.96 MHz ( period = 41.734 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[53] ; clock      ; clock    ; None                        ; None                      ; 41.526 ns               ;
; N/A                                     ; 23.96 MHz ( period = 41.733 ns )                    ; Registrador:A|Saida[6]            ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.521 ns               ;
; N/A                                     ; 23.96 MHz ( period = 41.729 ns )                    ; Registrador:A|Saida[5]            ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.517 ns               ;
; N/A                                     ; 23.97 MHz ( period = 41.727 ns )                    ; Registrador:A|Saida[9]            ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.520 ns               ;
; N/A                                     ; 23.97 MHz ( period = 41.726 ns )                    ; Registrador:A|Saida[15]           ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.519 ns               ;
; N/A                                     ; 23.97 MHz ( period = 41.725 ns )                    ; Registrador:A|Saida[14]~DUPLICATE ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.520 ns               ;
; N/A                                     ; 23.97 MHz ( period = 41.723 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[47] ; clock      ; clock    ; None                        ; None                      ; 41.514 ns               ;
; N/A                                     ; 23.97 MHz ( period = 41.716 ns )                    ; Registrador:A|Saida[13]           ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 41.517 ns               ;
; N/A                                     ; 23.97 MHz ( period = 41.713 ns )                    ; Registrador:B|Saida[2]            ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.504 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.706 ns )                    ; Registrador:A|Saida[16]           ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.499 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.706 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[61] ; clock      ; clock    ; None                        ; None                      ; 41.493 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.705 ns )                    ; Registrador:A|Saida[5]            ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.493 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.694 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[47] ; clock      ; clock    ; None                        ; None                      ; 41.483 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.694 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[51] ; clock      ; clock    ; None                        ; None                      ; 41.485 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.693 ns )                    ; Registrador:A|Saida[4]            ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.480 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.692 ns )                    ; Registrador:B|Saida[2]            ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.476 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.687 ns )                    ; Registrador:A|Saida[9]            ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.480 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.686 ns )                    ; Registrador:A|Saida[15]           ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.479 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.684 ns )                    ; Registrador:A|Saida[7]            ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.479 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.677 ns )                    ; Registrador:A|Saida[12]           ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.472 ns               ;
; N/A                                     ; 24.00 MHz ( period = 41.675 ns )                    ; Registrador:A|Saida[8]            ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.461 ns               ;
; N/A                                     ; 24.00 MHz ( period = 41.673 ns )                    ; Registrador:B|Saida[0]            ; Multi:Multi|result[49] ; clock      ; clock    ; None                        ; None                      ; 41.462 ns               ;
; N/A                                     ; 24.00 MHz ( period = 41.668 ns )                    ; Registrador:B|Saida[2]            ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.452 ns               ;
; N/A                                     ; 24.00 MHz ( period = 41.666 ns )                    ; Registrador:A|Saida[19]~DUPLICATE ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.485 ns               ;
; N/A                                     ; 24.00 MHz ( period = 41.666 ns )                    ; Registrador:A|Saida[16]           ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.459 ns               ;
; N/A                                     ; 24.00 MHz ( period = 41.665 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[51] ; clock      ; clock    ; None                        ; None                      ; 41.454 ns               ;
; N/A                                     ; 24.00 MHz ( period = 41.663 ns )                    ; Registrador:A|Saida[7]            ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.451 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.656 ns )                    ; Registrador:A|Saida[12]           ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.444 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.654 ns )                    ; Registrador:A|Saida[8]            ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.433 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.652 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[53] ; clock      ; clock    ; None                        ; None                      ; 41.445 ns               ;
; N/A                                     ; 24.02 MHz ( period = 41.639 ns )                    ; Registrador:A|Saida[7]            ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.427 ns               ;
; N/A                                     ; 24.02 MHz ( period = 41.632 ns )                    ; Registrador:A|Saida[6]            ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.420 ns               ;
; N/A                                     ; 24.02 MHz ( period = 41.632 ns )                    ; Registrador:A|Saida[12]           ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.420 ns               ;
; N/A                                     ; 24.02 MHz ( period = 41.630 ns )                    ; Registrador:A|Saida[8]            ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.409 ns               ;
; N/A                                     ; 24.02 MHz ( period = 41.628 ns )                    ; Registrador:A|Saida[13]           ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.429 ns               ;
; N/A                                     ; 24.02 MHz ( period = 41.624 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[61] ; clock      ; clock    ; None                        ; None                      ; 41.412 ns               ;
; N/A                                     ; 24.02 MHz ( period = 41.624 ns )                    ; Registrador:A|Saida[17]           ; Multi:Multi|result[62] ; clock      ; clock    ; None                        ; None                      ; 41.425 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.620 ns )                    ; Registrador:A|Saida[1]            ; Multi:Multi|result[49] ; clock      ; clock    ; None                        ; None                      ; 41.411 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.618 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[50] ; clock      ; clock    ; None                        ; None                      ; 41.410 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.604 ns )                    ; Registrador:A|Saida[5]            ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.392 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.591 ns )                    ; Registrador:B|Saida[1]            ; Multi:Multi|result[49] ; clock      ; clock    ; None                        ; None                      ; 41.380 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.591 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[54] ; clock      ; clock    ; None                        ; None                      ; 41.383 ns               ;
; N/A                                     ; 24.05 MHz ( period = 41.584 ns )                    ; Registrador:A|Saida[10]           ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.379 ns               ;
; N/A                                     ; 24.05 MHz ( period = 41.579 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[48] ; clock      ; clock    ; None                        ; None                      ; 41.371 ns               ;
; N/A                                     ; 24.05 MHz ( period = 41.574 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[53] ; clock      ; clock    ; None                        ; None                      ; 41.367 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.567 ns )                    ; Registrador:B|Saida[2]            ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.351 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.563 ns )                    ; Registrador:A|Saida[10]           ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.351 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.558 ns )                    ; Registrador:A|Saida[19]~DUPLICATE ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.369 ns               ;
; N/A                                     ; 24.07 MHz ( period = 41.546 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[61] ; clock      ; clock    ; None                        ; None                      ; 41.334 ns               ;
; N/A                                     ; 24.07 MHz ( period = 41.539 ns )                    ; Registrador:A|Saida[10]           ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.327 ns               ;
; N/A                                     ; 24.07 MHz ( period = 41.538 ns )                    ; Registrador:A|Saida[7]            ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.326 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.536 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[50] ; clock      ; clock    ; None                        ; None                      ; 41.329 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.536 ns )                    ; Registrador:A|Saida[17]           ; Multi:Multi|result[56] ; clock      ; clock    ; None                        ; None                      ; 41.337 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.531 ns )                    ; Registrador:A|Saida[12]           ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.319 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.529 ns )                    ; Registrador:A|Saida[8]            ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.308 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.520 ns )                    ; Registrador:A|Saida[13]           ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.313 ns               ;
; N/A                                     ; 24.09 MHz ( period = 41.518 ns )                    ; Registrador:A|Saida[19]~DUPLICATE ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.329 ns               ;
; N/A                                     ; 24.09 MHz ( period = 41.509 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[54] ; clock      ; clock    ; None                        ; None                      ; 41.302 ns               ;
; N/A                                     ; 24.09 MHz ( period = 41.505 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[47] ; clock      ; clock    ; None                        ; None                      ; 41.297 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.497 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[48] ; clock      ; clock    ; None                        ; None                      ; 41.290 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.494 ns )                    ; Registrador:A|Saida[4]            ; Multi:Multi|result[53] ; clock      ; clock    ; None                        ; None                      ; 41.286 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.488 ns )                    ; Registrador:A|Saida[11]           ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.283 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.480 ns )                    ; Registrador:A|Saida[13]           ; Multi:Multi|result[59] ; clock      ; clock    ; None                        ; None                      ; 41.273 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.476 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[51] ; clock      ; clock    ; None                        ; None                      ; 41.268 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.467 ns )                    ; Registrador:A|Saida[11]           ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.255 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.466 ns )                    ; Registrador:A|Saida[4]            ; Multi:Multi|result[61] ; clock      ; clock    ; None                        ; None                      ; 41.253 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.458 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[50] ; clock      ; clock    ; None                        ; None                      ; 41.251 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.453 ns )                    ; Registrador:A|Saida[14]~DUPLICATE ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.250 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.443 ns )                    ; Registrador:A|Saida[11]           ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.231 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.438 ns )                    ; Registrador:A|Saida[10]           ; Multi:Multi|result[57] ; clock      ; clock    ; None                        ; None                      ; 41.226 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.433 ns )                    ; Registrador:A|Saida[6]            ; Multi:Multi|result[53] ; clock      ; clock    ; None                        ; None                      ; 41.226 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.432 ns )                    ; Registrador:A|Saida[14]~DUPLICATE ; Multi:Multi|result[58] ; clock      ; clock    ; None                        ; None                      ; 41.222 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.431 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[54] ; clock      ; clock    ; None                        ; None                      ; 41.224 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.428 ns )                    ; Registrador:A|Saida[17]           ; Multi:Multi|result[55] ; clock      ; clock    ; None                        ; None                      ; 41.221 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.423 ns )                    ; Registrador:A|Saida[3]            ; Multi:Multi|result[47] ; clock      ; clock    ; None                        ; None                      ; 41.216 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.419 ns )                    ; Registrador:A|Saida[2]            ; Multi:Multi|result[48] ; clock      ; clock    ; None                        ; None                      ; 41.212 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.415 ns )                    ; Registrador:A|Saida[9]            ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.210 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.414 ns )                    ; Registrador:A|Saida[15]           ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.209 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.408 ns )                    ; Registrador:A|Saida[14]~DUPLICATE ; Multi:Multi|result[60] ; clock      ; clock    ; None                        ; None                      ; 41.198 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.405 ns )                    ; Registrador:A|Saida[5]            ; Multi:Multi|result[53] ; clock      ; clock    ; None                        ; None                      ; 41.198 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.405 ns )                    ; Registrador:A|Saida[6]            ; Multi:Multi|result[61] ; clock      ; clock    ; None                        ; None                      ; 41.193 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.402 ns )                    ; Registrador:A|Saida[0]~DUPLICATE  ; Multi:Multi|result[49] ; clock      ; clock    ; None                        ; None                      ; 41.194 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.394 ns )                    ; Registrador:A|Saida[16]           ; Multi:Multi|result[52] ; clock      ; clock    ; None                        ; None                      ; 41.189 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_2928   ; clock      ; clock    ; None                       ; None                       ; 0.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3126    ; clock      ; clock    ; None                       ; None                       ; 0.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_1808           ; clock      ; clock    ; None                       ; None                       ; 0.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_2634   ; clock      ; clock    ; None                       ; None                       ; 0.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_2692    ; clock      ; clock    ; None                       ; None                       ; 0.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_2320    ; clock      ; clock    ; None                       ; None                       ; 0.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_2434         ; clock      ; clock    ; None                       ; None                       ; 0.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_1954           ; clock      ; clock    ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_2810      ; clock      ; clock    ; None                       ; None                       ; 0.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_2492          ; clock      ; clock    ; None                       ; None                       ; 1.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_3098         ; clock      ; clock    ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_2406   ; clock      ; clock    ; None                       ; None                       ; 0.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi        ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 0.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_2010     ; clock      ; clock    ; None                       ; None                       ; 1.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_2178     ; clock      ; clock    ; None                       ; None                       ; 1.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_2548    ; clock      ; clock    ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_2520         ; clock      ; clock    ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_2576          ; clock      ; clock    ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_2348          ; clock      ; clock    ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_3154          ; clock      ; clock    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_2122     ; clock      ; clock    ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1866         ; clock      ; clock    ; None                       ; None                       ; 0.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 1.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3040     ; clock      ; clock    ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addi_2984           ; clock      ; clock    ; None                       ; None                       ; 0.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3040     ; clock      ; clock    ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte                   ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3040     ; clock      ; clock    ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_2066     ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr                    ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC             ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_3154          ; clock      ; clock    ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1896         ; clock      ; clock    ; None                       ; None                       ; 1.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSaveb_1866         ; clock      ; clock    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lui_1836            ; clock      ; clock    ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Add_3070            ; clock      ; clock    ; None                       ; None                       ; 1.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lw_1982             ; clock      ; clock    ; None                       ; None                       ; 1.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Break_2840          ; clock      ; clock    ; None                       ; None                       ; 1.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srl_2378            ; clock      ; clock    ; None                       ; None                       ; 1.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.And_2900            ; clock      ; clock    ; None                       ; None                       ; 1.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lui_1836            ; clock      ; clock    ; None                       ; None                       ; 1.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_2606            ; clock      ; clock    ; None                       ; None                       ; 1.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Beq_2206            ; clock      ; clock    ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_1926          ; clock      ; clock    ; None                       ; None                       ; 1.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSave_1926          ; clock      ; clock    ; None                       ; None                       ; 1.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSaveh_1896         ; clock      ; clock    ; None                       ; None                       ; 1.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_2900            ; clock      ; clock    ; None                       ; None                       ; 1.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Ble_2038            ; clock      ; clock    ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 2.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Add_3070            ; clock      ; clock    ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_2378            ; clock      ; clock    ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 2.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bgt_2094            ; clock      ; clock    ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 2.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_2664           ; clock      ; clock    ; None                       ; None                       ; 1.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sub_2870            ; clock      ; clock    ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1896         ; clock      ; clock    ; None                       ; None                       ; 1.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.OverflowExc           ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 2.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1866         ; clock      ; clock    ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addi_2984           ; clock      ; clock    ; None                       ; None                       ; 1.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSave_1926          ; clock      ; clock    ; None                       ; None                       ; 1.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addi_2984           ; clock      ; clock    ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_2664           ; clock      ; clock    ; None                       ; None                       ; 1.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSave_1926          ; clock      ; clock    ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Ble_2038            ; clock      ; clock    ; None                       ; None                       ; 1.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Break_2840          ; clock      ; clock    ; None                       ; None                       ; 1.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sub_2870            ; clock      ; clock    ; None                       ; None                       ; 1.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srav_2464           ; clock      ; clock    ; None                       ; None                       ; 1.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bne_2150            ; clock      ; clock    ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addi_2984           ; clock      ; clock    ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1896         ; clock      ; clock    ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Beq_2206            ; clock      ; clock    ; None                       ; None                       ; 1.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sra_2606            ; clock      ; clock    ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1866         ; clock      ; clock    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Slt_2292            ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 2.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lw_1982             ; clock      ; clock    ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bne_2150            ; clock      ; clock    ; None                       ; None                       ; 1.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1896         ; clock      ; clock    ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Rte_2782            ; clock      ; clock    ; None                       ; None                       ; 1.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1866         ; clock      ; clock    ; None                       ; None                       ; 1.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Rte_2782            ; clock      ; clock    ; None                       ; None                       ; 1.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Rte_2782            ; clock      ; clock    ; None                       ; None                       ; 1.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lw_1982             ; clock      ; clock    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lui_1836            ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sra_2606            ; clock      ; clock    ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Add_3070            ; clock      ; clock    ; None                       ; None                       ; 2.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult                  ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 2.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSave_1926          ; clock      ; clock    ; None                       ; None                       ; 1.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lw_1982             ; clock      ; clock    ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sra_2606            ; clock      ; clock    ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sll_2722            ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 2.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_2722            ; clock      ; clock    ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lw_1982             ; clock      ; clock    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bgt_2094            ; clock      ; clock    ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_2464           ; clock      ; clock    ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Jr_2752             ; clock      ; clock    ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Beq_2206            ; clock      ; clock    ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_2606            ; clock      ; clock    ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Break_2840          ; clock      ; clock    ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 2.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Addi_2984           ; clock      ; clock    ; None                       ; None                       ; 2.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1896         ; clock      ; clock    ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Ble_2038            ; clock      ; clock    ; None                       ; None                       ; 2.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1866         ; clock      ; clock    ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bne_2150            ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_2292            ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addiu_2234          ; clock      ; clock    ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui2                  ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_2722            ; clock      ; clock    ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Break_2840          ; clock      ; clock    ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.And_2900            ; clock      ; clock    ; None                       ; None                       ; 2.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_2378            ; clock      ; clock    ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srav_2464           ; clock      ; clock    ; None                       ; None                       ; 2.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Add_3070            ; clock      ; clock    ; None                       ; None                       ; 2.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Addi_2984           ; clock      ; clock    ; None                       ; None                       ; 2.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sra_2606            ; clock      ; clock    ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Jr_2752             ; clock      ; clock    ; None                       ; None                       ; 2.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_2752             ; clock      ; clock    ; None                       ; None                       ; 2.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_2664           ; clock      ; clock    ; None                       ; None                       ; 2.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sub_2870            ; clock      ; clock    ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lw_1982             ; clock      ; clock    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 3.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 3.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1896         ; clock      ; clock    ; None                       ; None                       ; 2.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1866         ; clock      ; clock    ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lui_1836            ; clock      ; clock    ; None                       ; None                       ; 2.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_1926          ; clock      ; clock    ; None                       ; None                       ; 2.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sllv_2664           ; clock      ; clock    ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lui_1836            ; clock      ; clock    ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sub_2870            ; clock      ; clock    ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Mult_1780           ; clock      ; clock    ; None                       ; None                       ; 2.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 3.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bgt_2094            ; clock      ; clock    ; None                       ; None                       ; 2.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 3.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addiu_2234          ; clock      ; clock    ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Slt_2292            ; clock      ; clock    ; None                       ; None                       ; 2.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srav_2464           ; clock      ; clock    ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_2292            ; clock      ; clock    ; None                       ; None                       ; 2.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Beq_2206            ; clock      ; clock    ; None                       ; None                       ; 2.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srl_2378            ; clock      ; clock    ; None                       ; None                       ; 2.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bne_2150            ; clock      ; clock    ; None                       ; None                       ; 2.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Slt_2292            ; clock      ; clock    ; None                       ; None                       ; 2.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Mult_1780           ; clock      ; clock    ; None                       ; None                       ; 2.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 3.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 3.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_2464           ; clock      ; clock    ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addiu_2234          ; clock      ; clock    ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lw_1982             ; clock      ; clock    ; None                       ; None                       ; 2.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srav_2464           ; clock      ; clock    ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lui_1836            ; clock      ; clock    ; None                       ; None                       ; 2.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Add_3070            ; clock      ; clock    ; None                       ; None                       ; 2.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lui_1836            ; clock      ; clock    ; None                       ; None                       ; 2.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addiu_2234          ; clock      ; clock    ; None                       ; None                       ; 2.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveh                ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 3.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.And_2900            ; clock      ; clock    ; None                       ; None                       ; 2.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Mult_1780           ; clock      ; clock    ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Rte_2782            ; clock      ; clock    ; None                       ; None                       ; 2.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BgtCompare            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveb                ; ControlUnit:ControlUnit|nextstate.Wait_3012           ; clock      ; clock    ; None                       ; None                       ; 3.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BneCompare            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Beq_2206            ; clock      ; clock    ; None                       ; None                       ; 2.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Mult_1780           ; clock      ; clock    ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BleCompare            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 3.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Rte_2782            ; clock      ; clock    ; None                       ; None                       ; 2.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Break_2840          ; clock      ; clock    ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BgtCompare            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 3.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BneCompare            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 3.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Slt_2292            ; clock      ; clock    ; None                       ; None                       ; 2.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sllv_2664           ; clock      ; clock    ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sub_2870            ; clock      ; clock    ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BleCompare            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Mult_1780           ; clock      ; clock    ; None                       ; None                       ; 2.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sll_2722            ; clock      ; clock    ; None                       ; None                       ; 2.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Rte_2782            ; clock      ; clock    ; None                       ; None                       ; 2.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956 ; clock      ; clock    ; None                       ; None                       ; 3.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BeqCompare            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2262    ; clock      ; clock    ; None                       ; None                       ; 3.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Break_2840          ; clock      ; clock    ; None                       ; None                       ; 2.619 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+-------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                     ; To Clock ;
+-------+--------------+------------+-------+------------------------+----------+
; N/A   ; None         ; 8.637 ns   ; reset ; Multi:Multi|result[8]  ; clock    ;
; N/A   ; None         ; 8.367 ns   ; reset ; Multi:Multi|result[1]  ; clock    ;
; N/A   ; None         ; 8.367 ns   ; reset ; Multi:Multi|result[9]  ; clock    ;
; N/A   ; None         ; 8.367 ns   ; reset ; Multi:Multi|result[10] ; clock    ;
; N/A   ; None         ; 8.367 ns   ; reset ; Multi:Multi|result[11] ; clock    ;
; N/A   ; None         ; 8.367 ns   ; reset ; Multi:Multi|result[12] ; clock    ;
; N/A   ; None         ; 8.333 ns   ; reset ; Multi:Multi|result[14] ; clock    ;
; N/A   ; None         ; 8.200 ns   ; reset ; Multi:Multi|result[5]  ; clock    ;
; N/A   ; None         ; 8.171 ns   ; reset ; Multi:Multi|result[6]  ; clock    ;
; N/A   ; None         ; 8.142 ns   ; reset ; Multi:Multi|result[2]  ; clock    ;
; N/A   ; None         ; 8.142 ns   ; reset ; Multi:Multi|result[15] ; clock    ;
; N/A   ; None         ; 8.142 ns   ; reset ; Multi:Multi|result[16] ; clock    ;
; N/A   ; None         ; 8.075 ns   ; reset ; Multi:Multi|result[4]  ; clock    ;
; N/A   ; None         ; 7.862 ns   ; reset ; Multi:Multi|result[7]  ; clock    ;
; N/A   ; None         ; 7.861 ns   ; reset ; Multi:Multi|result[3]  ; clock    ;
; N/A   ; None         ; 7.486 ns   ; reset ; Multi:Multi|result[17] ; clock    ;
; N/A   ; None         ; 7.486 ns   ; reset ; Multi:Multi|result[19] ; clock    ;
; N/A   ; None         ; 6.863 ns   ; reset ; Multi:Multi|result[21] ; clock    ;
; N/A   ; None         ; 6.858 ns   ; reset ; Multi:Multi|result[26] ; clock    ;
; N/A   ; None         ; 6.654 ns   ; reset ; Multi:Multi|result[13] ; clock    ;
; N/A   ; None         ; 6.517 ns   ; reset ; Multi:Multi|result[18] ; clock    ;
; N/A   ; None         ; 6.471 ns   ; reset ; Multi:Multi|result[52] ; clock    ;
; N/A   ; None         ; 6.471 ns   ; reset ; Multi:Multi|result[30] ; clock    ;
; N/A   ; None         ; 6.306 ns   ; reset ; Multi:Multi|result[56] ; clock    ;
; N/A   ; None         ; 6.306 ns   ; reset ; Multi:Multi|result[31] ; clock    ;
; N/A   ; None         ; 6.294 ns   ; reset ; Multi:Multi|result[57] ; clock    ;
; N/A   ; None         ; 6.294 ns   ; reset ; Multi:Multi|result[58] ; clock    ;
; N/A   ; None         ; 6.294 ns   ; reset ; Multi:Multi|result[60] ; clock    ;
; N/A   ; None         ; 6.294 ns   ; reset ; Multi:Multi|result[61] ; clock    ;
; N/A   ; None         ; 6.182 ns   ; reset ; Multi:Multi|result[25] ; clock    ;
; N/A   ; None         ; 6.125 ns   ; reset ; Multi:Multi|result[54] ; clock    ;
; N/A   ; None         ; 6.038 ns   ; reset ; Multi:Multi|result[32] ; clock    ;
; N/A   ; None         ; 6.038 ns   ; reset ; Multi:Multi|result[62] ; clock    ;
; N/A   ; None         ; 6.026 ns   ; reset ; Multi:Multi|result[33] ; clock    ;
; N/A   ; None         ; 6.026 ns   ; reset ; Multi:Multi|result[35] ; clock    ;
; N/A   ; None         ; 6.026 ns   ; reset ; Multi:Multi|result[36] ; clock    ;
; N/A   ; None         ; 6.026 ns   ; reset ; Multi:Multi|result[37] ; clock    ;
; N/A   ; None         ; 6.026 ns   ; reset ; Multi:Multi|result[27] ; clock    ;
; N/A   ; None         ; 6.026 ns   ; reset ; Multi:Multi|result[28] ; clock    ;
; N/A   ; None         ; 6.026 ns   ; reset ; Multi:Multi|result[29] ; clock    ;
; N/A   ; None         ; 5.998 ns   ; reset ; Multi:Multi|result[42] ; clock    ;
; N/A   ; None         ; 5.859 ns   ; reset ; Multi:Multi|result[23] ; clock    ;
; N/A   ; None         ; 5.852 ns   ; reset ; Multi:Multi|result[34] ; clock    ;
; N/A   ; None         ; 5.852 ns   ; reset ; Multi:Multi|result[24] ; clock    ;
; N/A   ; None         ; 5.817 ns   ; reset ; Multi:Multi|result[47] ; clock    ;
; N/A   ; None         ; 5.817 ns   ; reset ; Multi:Multi|result[48] ; clock    ;
; N/A   ; None         ; 5.817 ns   ; reset ; Multi:Multi|result[49] ; clock    ;
; N/A   ; None         ; 5.817 ns   ; reset ; Multi:Multi|result[50] ; clock    ;
; N/A   ; None         ; 5.817 ns   ; reset ; Multi:Multi|result[51] ; clock    ;
; N/A   ; None         ; 5.817 ns   ; reset ; Multi:Multi|result[53] ; clock    ;
; N/A   ; None         ; 5.817 ns   ; reset ; Multi:Multi|result[55] ; clock    ;
; N/A   ; None         ; 5.817 ns   ; reset ; Multi:Multi|result[59] ; clock    ;
; N/A   ; None         ; 5.768 ns   ; reset ; Multi:Multi|result[44] ; clock    ;
; N/A   ; None         ; 5.768 ns   ; reset ; Multi:Multi|result[45] ; clock    ;
; N/A   ; None         ; 5.768 ns   ; reset ; Multi:Multi|result[46] ; clock    ;
; N/A   ; None         ; 5.755 ns   ; reset ; Multi:Multi|result[38] ; clock    ;
; N/A   ; None         ; 5.755 ns   ; reset ; Multi:Multi|result[39] ; clock    ;
; N/A   ; None         ; 5.755 ns   ; reset ; Multi:Multi|result[40] ; clock    ;
; N/A   ; None         ; 5.755 ns   ; reset ; Multi:Multi|result[41] ; clock    ;
; N/A   ; None         ; 5.755 ns   ; reset ; Multi:Multi|result[43] ; clock    ;
; N/A   ; None         ; 5.755 ns   ; reset ; Multi:Multi|result[22] ; clock    ;
; N/A   ; None         ; 4.871 ns   ; reset ; Multi:Multi|result[20] ; clock    ;
+-------+--------------+------------+-------+------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To                 ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+
; N/A                                     ; None                                                ; 23.829 ns  ; ControlUnit:ControlUnit|state.Lw            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.746 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.720 ns  ; ControlUnit:ControlUnit|state.Bne           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.694 ns  ; Registrador:B|Saida[0]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.654 ns  ; ControlUnit:ControlUnit|state.Lui           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.591 ns  ; ControlUnit:ControlUnit|state.Ble           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.590 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.588 ns  ; ControlUnit:ControlUnit|state.BeqCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.576 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.552 ns  ; ControlUnit:ControlUnit|state.Beq           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.551 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.548 ns  ; Registrador:A|Saida[0]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.548 ns  ; ControlUnit:ControlUnit|state.Break         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.517 ns  ; ControlUnit:ControlUnit|state.BleCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.500 ns  ; ControlUnit:ControlUnit|state.BneCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.493 ns  ; ControlUnit:ControlUnit|state.BgtCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.490 ns  ; ControlUnit:ControlUnit|state.Add           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.211 ns  ; ControlUnit:ControlUnit|state.Sub           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.145 ns  ; Registrador:A|Saida[1]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.085 ns  ; ControlUnit:ControlUnit|state.And           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.957 ns  ; Registrador:B|Saida[3]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.934 ns  ; ControlUnit:ControlUnit|state.Start         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.932 ns  ; Registrador:B|Saida[1]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.859 ns  ; Registrador:PC|Saida[0]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.743 ns  ; Registrador:PC|Saida[1]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.510 ns  ; Registrador:B|Saida[2]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.467 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.388 ns  ; Registrador:A|Saida[2]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.324 ns  ; Registrador:A|Saida[3]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.181 ns  ; Registrador:B|Saida[5]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.103 ns  ; Registrador:A|Saida[5]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.036 ns  ; Registrador:A|Saida[4]~DUPLICATE            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.890 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.873 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.823 ns  ; Registrador:B|Saida[7]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.753 ns  ; Registrador:B|Saida[4]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.559 ns  ; Registrador:A|Saida[6]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.477 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.404 ns  ; Registrador:B|Saida[9]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.364 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.330 ns  ; Registrador:PC|Saida[2]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.290 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.193 ns  ; Registrador:A|Saida[7]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.051 ns  ; Registrador:B|Saida[6]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.979 ns  ; Registrador:PC|Saida[3]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.820 ns  ; Registrador:PC|Saida[5]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.658 ns  ; Registrador:PC|Saida[4]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.586 ns  ; Registrador:B|Saida[8]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.267 ns  ; Registrador:A|Saida[8]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.169 ns  ; Registrador:B|Saida[10]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.048 ns  ; Registrador:B|Saida[13]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.015 ns  ; Registrador:A|Saida[9]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.946 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.896 ns  ; Registrador:A|Saida[10]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.731 ns  ; Registrador:B|Saida[11]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.357 ns  ; Registrador:PC|Saida[6]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.302 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.270 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.148 ns  ; Registrador:B|Saida[14]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.078 ns  ; Registrador:A|Saida[11]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.046 ns  ; Registrador:A|Saida[13]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.992 ns  ; Registrador:B|Saida[12]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.890 ns  ; Registrador:PC|Saida[7]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.824 ns  ; Registrador:A|Saida[12]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.769 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.358 ns  ; Registrador:PC|Saida[8]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.283 ns  ; Registrador:B|Saida[15]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.162 ns  ; Registrador:PC|Saida[9]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.083 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.027 ns  ; Registrador:A|Saida[14]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.999 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.905 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.850 ns  ; Registrador:PC|Saida[10]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.761 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.489 ns  ; Registrador:A|Saida[15]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.427 ns  ; Registrador:PC|Saida[11]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.851 ns  ; Registrador:A|Saida[16]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.722 ns  ; Registrador:A|Saida[17]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.687 ns  ; Registrador:PC|Saida[12]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.673 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.613 ns  ; Registrador:B|Saida[16]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.500 ns  ; Registrador:PC|Saida[14]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.463 ns  ; Registrador:B|Saida[17]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.406 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.325 ns  ; Registrador:PC|Saida[13]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.150 ns  ; Registrador:A|Saida[18]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.978 ns  ; Registrador:PC|Saida[15]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.719 ns  ; Registrador:A|Saida[22]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.317 ns  ; Registrador:A|Saida[21]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.304 ns  ; Registrador:PC|Saida[16]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.292 ns  ; Registrador:A|Saida[20]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.223 ns  ; Registrador:B|Saida[18]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.089 ns  ; Registrador:PC|Saida[17]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.815 ns  ; Registrador:B|Saida[23]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.741 ns  ; Registrador:A|Saida[24]~DUPLICATE           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.727 ns  ; Registrador:B|Saida[19]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.619 ns  ; Registrador:A|Saida[19]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.520 ns  ; Registrador:A|Saida[23]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.454 ns  ; Registrador:B|Saida[20]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.338 ns  ; Registrador:B|Saida[22]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.924 ns  ; Registrador:PC|Saida[19]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.923 ns  ; Registrador:PC|Saida[18]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.858 ns  ; Registrador:B|Saida[21]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.566 ns  ; Registrador:A|Saida[25]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.390 ns  ; Registrador:PC|Saida[22]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.253 ns  ; Registrador:PC|Saida[20]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.221 ns  ; Registrador:B|Saida[24]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.108 ns  ; Registrador:A|Saida[28]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.068 ns  ; Registrador:A|Saida[29]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.032 ns  ; Registrador:PC|Saida[21]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.025 ns  ; Registrador:B|Saida[25]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.938 ns  ; Registrador:PC|Saida[23]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.895 ns  ; Registrador:A|Saida[26]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.814 ns  ; Registrador:B|Saida[29]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.362 ns  ; Registrador:B|Saida[27]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.301 ns  ; Registrador:B|Saida[31]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.221 ns  ; Registrador:A|Saida[27]~DUPLICATE           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.183 ns  ; Registrador:B|Saida[26]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.125 ns  ; Registrador:A|Saida[30]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.821 ns  ; Registrador:A|Saida[31]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.762 ns  ; Registrador:B|Saida[28]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.686 ns  ; Registrador:PC|Saida[24]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.615 ns  ; Registrador:B|Saida[30]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.330 ns  ; Registrador:PC|Saida[25]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.195 ns  ; Registrador:PC|Saida[28]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.060 ns  ; Registrador:PC|Saida[30]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.891 ns  ; Registrador:PC|Saida[26]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.821 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 10.764 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 10.749 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 10.669 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 10.643 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 10.638 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 10.615 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 10.611 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 10.598 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 10.586 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 10.585 ns  ; Registrador:PC|Saida[27]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.573 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 10.571 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 10.530 ns  ; Registrador:PC|Saida[31]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.524 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 10.514 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 10.491 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 10.482 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 10.471 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.467 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 10.460 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 10.457 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 10.452 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 10.444 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 10.442 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 10.437 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 10.433 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 10.421 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 10.372 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 10.370 ns  ; Registrador:PC|Saida[29]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.362 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 10.359 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 10.341 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 10.331 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 10.322 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 10.318 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 10.314 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 10.308 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 10.304 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 10.300 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 10.297 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 10.266 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 10.257 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 10.248 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 10.243 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 10.232 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 10.225 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.218 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 10.207 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 10.206 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 10.204 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 10.198 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 10.196 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 10.195 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.181 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 10.167 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[30] ; clock      ;
; N/A                                     ; None                                                ; 10.149 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 10.147 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 10.141 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 10.139 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 10.137 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 10.136 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 10.134 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 10.130 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.124 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 10.124 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 10.121 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 10.114 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 10.079 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 10.062 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 10.052 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 10.048 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 10.047 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[0]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                    ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+-------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                     ; To Clock ;
+---------------+-------------+-----------+-------+------------------------+----------+
; N/A           ; None        ; -4.632 ns ; reset ; Multi:Multi|result[20] ; clock    ;
; N/A           ; None        ; -5.516 ns ; reset ; Multi:Multi|result[38] ; clock    ;
; N/A           ; None        ; -5.516 ns ; reset ; Multi:Multi|result[39] ; clock    ;
; N/A           ; None        ; -5.516 ns ; reset ; Multi:Multi|result[40] ; clock    ;
; N/A           ; None        ; -5.516 ns ; reset ; Multi:Multi|result[41] ; clock    ;
; N/A           ; None        ; -5.516 ns ; reset ; Multi:Multi|result[43] ; clock    ;
; N/A           ; None        ; -5.516 ns ; reset ; Multi:Multi|result[22] ; clock    ;
; N/A           ; None        ; -5.529 ns ; reset ; Multi:Multi|result[44] ; clock    ;
; N/A           ; None        ; -5.529 ns ; reset ; Multi:Multi|result[45] ; clock    ;
; N/A           ; None        ; -5.529 ns ; reset ; Multi:Multi|result[46] ; clock    ;
; N/A           ; None        ; -5.578 ns ; reset ; Multi:Multi|result[47] ; clock    ;
; N/A           ; None        ; -5.578 ns ; reset ; Multi:Multi|result[48] ; clock    ;
; N/A           ; None        ; -5.578 ns ; reset ; Multi:Multi|result[49] ; clock    ;
; N/A           ; None        ; -5.578 ns ; reset ; Multi:Multi|result[50] ; clock    ;
; N/A           ; None        ; -5.578 ns ; reset ; Multi:Multi|result[51] ; clock    ;
; N/A           ; None        ; -5.578 ns ; reset ; Multi:Multi|result[53] ; clock    ;
; N/A           ; None        ; -5.578 ns ; reset ; Multi:Multi|result[55] ; clock    ;
; N/A           ; None        ; -5.578 ns ; reset ; Multi:Multi|result[59] ; clock    ;
; N/A           ; None        ; -5.613 ns ; reset ; Multi:Multi|result[34] ; clock    ;
; N/A           ; None        ; -5.613 ns ; reset ; Multi:Multi|result[24] ; clock    ;
; N/A           ; None        ; -5.620 ns ; reset ; Multi:Multi|result[23] ; clock    ;
; N/A           ; None        ; -5.759 ns ; reset ; Multi:Multi|result[42] ; clock    ;
; N/A           ; None        ; -5.787 ns ; reset ; Multi:Multi|result[33] ; clock    ;
; N/A           ; None        ; -5.787 ns ; reset ; Multi:Multi|result[35] ; clock    ;
; N/A           ; None        ; -5.787 ns ; reset ; Multi:Multi|result[36] ; clock    ;
; N/A           ; None        ; -5.787 ns ; reset ; Multi:Multi|result[37] ; clock    ;
; N/A           ; None        ; -5.787 ns ; reset ; Multi:Multi|result[27] ; clock    ;
; N/A           ; None        ; -5.787 ns ; reset ; Multi:Multi|result[28] ; clock    ;
; N/A           ; None        ; -5.787 ns ; reset ; Multi:Multi|result[29] ; clock    ;
; N/A           ; None        ; -5.799 ns ; reset ; Multi:Multi|result[32] ; clock    ;
; N/A           ; None        ; -5.799 ns ; reset ; Multi:Multi|result[62] ; clock    ;
; N/A           ; None        ; -5.886 ns ; reset ; Multi:Multi|result[54] ; clock    ;
; N/A           ; None        ; -5.943 ns ; reset ; Multi:Multi|result[25] ; clock    ;
; N/A           ; None        ; -6.055 ns ; reset ; Multi:Multi|result[57] ; clock    ;
; N/A           ; None        ; -6.055 ns ; reset ; Multi:Multi|result[58] ; clock    ;
; N/A           ; None        ; -6.055 ns ; reset ; Multi:Multi|result[60] ; clock    ;
; N/A           ; None        ; -6.055 ns ; reset ; Multi:Multi|result[61] ; clock    ;
; N/A           ; None        ; -6.067 ns ; reset ; Multi:Multi|result[56] ; clock    ;
; N/A           ; None        ; -6.067 ns ; reset ; Multi:Multi|result[31] ; clock    ;
; N/A           ; None        ; -6.232 ns ; reset ; Multi:Multi|result[52] ; clock    ;
; N/A           ; None        ; -6.232 ns ; reset ; Multi:Multi|result[30] ; clock    ;
; N/A           ; None        ; -6.278 ns ; reset ; Multi:Multi|result[18] ; clock    ;
; N/A           ; None        ; -6.415 ns ; reset ; Multi:Multi|result[13] ; clock    ;
; N/A           ; None        ; -6.619 ns ; reset ; Multi:Multi|result[26] ; clock    ;
; N/A           ; None        ; -6.624 ns ; reset ; Multi:Multi|result[21] ; clock    ;
; N/A           ; None        ; -7.247 ns ; reset ; Multi:Multi|result[17] ; clock    ;
; N/A           ; None        ; -7.247 ns ; reset ; Multi:Multi|result[19] ; clock    ;
; N/A           ; None        ; -7.622 ns ; reset ; Multi:Multi|result[3]  ; clock    ;
; N/A           ; None        ; -7.623 ns ; reset ; Multi:Multi|result[7]  ; clock    ;
; N/A           ; None        ; -7.836 ns ; reset ; Multi:Multi|result[4]  ; clock    ;
; N/A           ; None        ; -7.903 ns ; reset ; Multi:Multi|result[2]  ; clock    ;
; N/A           ; None        ; -7.903 ns ; reset ; Multi:Multi|result[15] ; clock    ;
; N/A           ; None        ; -7.903 ns ; reset ; Multi:Multi|result[16] ; clock    ;
; N/A           ; None        ; -7.932 ns ; reset ; Multi:Multi|result[6]  ; clock    ;
; N/A           ; None        ; -7.961 ns ; reset ; Multi:Multi|result[5]  ; clock    ;
; N/A           ; None        ; -8.094 ns ; reset ; Multi:Multi|result[14] ; clock    ;
; N/A           ; None        ; -8.128 ns ; reset ; Multi:Multi|result[1]  ; clock    ;
; N/A           ; None        ; -8.128 ns ; reset ; Multi:Multi|result[9]  ; clock    ;
; N/A           ; None        ; -8.128 ns ; reset ; Multi:Multi|result[10] ; clock    ;
; N/A           ; None        ; -8.128 ns ; reset ; Multi:Multi|result[11] ; clock    ;
; N/A           ; None        ; -8.128 ns ; reset ; Multi:Multi|result[12] ; clock    ;
; N/A           ; None        ; -8.398 ns ; reset ; Multi:Multi|result[8]  ; clock    ;
+---------------+-------------+-----------+-------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 17:58:02 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_2348" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_2664" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_2464" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_2492" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_2320" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_2520" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_2692" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_2634" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_2434" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_2548" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_2576" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_2406" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_2722" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_2606" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_2378" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_2928" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_2752" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_1982" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_2122" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_2292" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_2178" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_2010" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_2066" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_3098" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_1954" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_2262" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_3126" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_2150" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_2206" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_2038" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_2094" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_2782" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_2900" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_2984" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_3070" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_3154" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_2810" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_1836" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_2840" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_2870" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_2234" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_1926" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_1866" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_1896" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_3040" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_1808" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_2956" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_3012" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult_1780" is a latch
    Warning: Node "ControlUnit:ControlUnit|MultControl" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr72" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector43~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Reset" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Addiu~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Start" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector123~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Addiu~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector123~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr21~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WaitMemRead" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector119~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector123~2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WaitMemRead2" as buffer
Info: Clock "clock" has Internal fmax of 23.33 MHz between source register "Registrador:B|Saida[0]" and destination register "Multi:Multi|result[62]" (period= 42.858 ns)
    Info: + Longest register to register delay is 42.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N3; Fanout = 77; REG Node = 'Registrador:B|Saida[0]'
        Info: 2: + IC(0.888 ns) + CELL(0.516 ns) = 1.404 ns; Loc. = LCCOMB_X35_Y12_N0; Fanout = 2; COMB Node = 'Multi:Multi|Add0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.439 ns; Loc. = LCCOMB_X35_Y12_N2; Fanout = 2; COMB Node = 'Multi:Multi|Add0~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.474 ns; Loc. = LCCOMB_X35_Y12_N4; Fanout = 2; COMB Node = 'Multi:Multi|Add0~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.509 ns; Loc. = LCCOMB_X35_Y12_N6; Fanout = 2; COMB Node = 'Multi:Multi|Add0~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.544 ns; Loc. = LCCOMB_X35_Y12_N8; Fanout = 2; COMB Node = 'Multi:Multi|Add0~18'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.579 ns; Loc. = LCCOMB_X35_Y12_N10; Fanout = 2; COMB Node = 'Multi:Multi|Add0~22'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.614 ns; Loc. = LCCOMB_X35_Y12_N12; Fanout = 2; COMB Node = 'Multi:Multi|Add0~26'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 1.739 ns; Loc. = LCCOMB_X35_Y12_N14; Fanout = 4; COMB Node = 'Multi:Multi|Add0~29'
        Info: 10: + IC(0.805 ns) + CELL(0.309 ns) = 2.853 ns; Loc. = LCCOMB_X34_Y13_N28; Fanout = 2; COMB Node = 'Multi:Multi|Add1~26'
        Info: 11: + IC(0.000 ns) + CELL(0.178 ns) = 3.031 ns; Loc. = LCCOMB_X34_Y13_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add1~30'
        Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 3.156 ns; Loc. = LCCOMB_X34_Y12_N16; Fanout = 3; COMB Node = 'Multi:Multi|Add1~33'
        Info: 13: + IC(0.607 ns) + CELL(0.506 ns) = 4.269 ns; Loc. = LCCOMB_X33_Y13_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add2~30'
        Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 4.394 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 4; COMB Node = 'Multi:Multi|Add2~33'
        Info: 15: + IC(0.820 ns) + CELL(0.488 ns) = 5.702 ns; Loc. = LCCOMB_X31_Y13_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add3~30'
        Info: 16: + IC(0.000 ns) + CELL(0.125 ns) = 5.827 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 3; COMB Node = 'Multi:Multi|Add3~33'
        Info: 17: + IC(0.586 ns) + CELL(0.506 ns) = 6.919 ns; Loc. = LCCOMB_X30_Y13_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add4~30'
        Info: 18: + IC(0.000 ns) + CELL(0.125 ns) = 7.044 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 4; COMB Node = 'Multi:Multi|Add4~33'
        Info: 19: + IC(0.645 ns) + CELL(0.488 ns) = 8.177 ns; Loc. = LCCOMB_X29_Y13_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add5~30'
        Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 8.212 ns; Loc. = LCCOMB_X29_Y12_N16; Fanout = 2; COMB Node = 'Multi:Multi|Add5~34'
        Info: 21: + IC(0.000 ns) + CELL(0.125 ns) = 8.337 ns; Loc. = LCCOMB_X29_Y12_N18; Fanout = 3; COMB Node = 'Multi:Multi|Add5~37'
        Info: 22: + IC(0.875 ns) + CELL(0.309 ns) = 9.521 ns; Loc. = LCCOMB_X30_Y8_N0; Fanout = 2; COMB Node = 'Multi:Multi|Add6~34'
        Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 9.556 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 2; COMB Node = 'Multi:Multi|Add6~38'
        Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 9.591 ns; Loc. = LCCOMB_X30_Y8_N4; Fanout = 2; COMB Node = 'Multi:Multi|Add6~42'
        Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 9.626 ns; Loc. = LCCOMB_X30_Y8_N6; Fanout = 2; COMB Node = 'Multi:Multi|Add6~46'
        Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 9.661 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; COMB Node = 'Multi:Multi|Add6~50'
        Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 9.696 ns; Loc. = LCCOMB_X30_Y8_N10; Fanout = 2; COMB Node = 'Multi:Multi|Add6~54'
        Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 9.731 ns; Loc. = LCCOMB_X30_Y8_N12; Fanout = 2; COMB Node = 'Multi:Multi|Add6~58'
        Info: 29: + IC(0.000 ns) + CELL(0.209 ns) = 9.940 ns; Loc. = LCCOMB_X30_Y8_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add6~62'
        Info: 30: + IC(0.000 ns) + CELL(0.125 ns) = 10.065 ns; Loc. = LCCOMB_X30_Y7_N0; Fanout = 4; COMB Node = 'Multi:Multi|Add6~65'
        Info: 31: + IC(0.638 ns) + CELL(0.488 ns) = 11.191 ns; Loc. = LCCOMB_X29_Y8_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add7~62'
        Info: 32: + IC(0.000 ns) + CELL(0.125 ns) = 11.316 ns; Loc. = LCCOMB_X29_Y7_N16; Fanout = 3; COMB Node = 'Multi:Multi|Add7~65'
        Info: 33: + IC(0.808 ns) + CELL(0.506 ns) = 12.630 ns; Loc. = LCCOMB_X27_Y9_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add8~62'
        Info: 34: + IC(0.000 ns) + CELL(0.125 ns) = 12.755 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 4; COMB Node = 'Multi:Multi|Add8~65'
        Info: 35: + IC(0.661 ns) + CELL(0.488 ns) = 13.904 ns; Loc. = LCCOMB_X26_Y9_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add9~62'
        Info: 36: + IC(0.000 ns) + CELL(0.125 ns) = 14.029 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 3; COMB Node = 'Multi:Multi|Add9~65'
        Info: 37: + IC(0.605 ns) + CELL(0.506 ns) = 15.140 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add10~62'
        Info: 38: + IC(0.000 ns) + CELL(0.125 ns) = 15.265 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 4; COMB Node = 'Multi:Multi|Add10~65'
        Info: 39: + IC(0.783 ns) + CELL(0.488 ns) = 16.536 ns; Loc. = LCCOMB_X23_Y9_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add11~62'
        Info: 40: + IC(0.000 ns) + CELL(0.125 ns) = 16.661 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 3; COMB Node = 'Multi:Multi|Add11~65'
        Info: 41: + IC(0.927 ns) + CELL(0.457 ns) = 18.045 ns; Loc. = LCCOMB_X23_Y13_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add12~62'
        Info: 42: + IC(0.000 ns) + CELL(0.125 ns) = 18.170 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 4; COMB Node = 'Multi:Multi|Add12~65'
        Info: 43: + IC(0.598 ns) + CELL(0.506 ns) = 19.274 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add13~62'
        Info: 44: + IC(0.000 ns) + CELL(0.125 ns) = 19.399 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 3; COMB Node = 'Multi:Multi|Add13~65'
        Info: 45: + IC(0.863 ns) + CELL(0.506 ns) = 20.768 ns; Loc. = LCCOMB_X19_Y13_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add14~62'
        Info: 46: + IC(0.000 ns) + CELL(0.125 ns) = 20.893 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 4; COMB Node = 'Multi:Multi|Add14~65'
        Info: 47: + IC(0.652 ns) + CELL(0.488 ns) = 22.033 ns; Loc. = LCCOMB_X18_Y13_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add15~62'
        Info: 48: + IC(0.000 ns) + CELL(0.125 ns) = 22.158 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 3; COMB Node = 'Multi:Multi|Add15~65'
        Info: 49: + IC(0.591 ns) + CELL(0.506 ns) = 23.255 ns; Loc. = LCCOMB_X17_Y13_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add16~62'
        Info: 50: + IC(0.000 ns) + CELL(0.125 ns) = 23.380 ns; Loc. = LCCOMB_X17_Y12_N0; Fanout = 3; COMB Node = 'Multi:Multi|Add16~65'
        Info: 51: + IC(0.854 ns) + CELL(0.457 ns) = 24.691 ns; Loc. = LCCOMB_X15_Y15_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add17~62'
        Info: 52: + IC(0.000 ns) + CELL(0.125 ns) = 24.816 ns; Loc. = LCCOMB_X15_Y14_N16; Fanout = 3; COMB Node = 'Multi:Multi|Add17~65'
        Info: 53: + IC(0.588 ns) + CELL(0.506 ns) = 25.910 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add18~62'
        Info: 54: + IC(0.000 ns) + CELL(0.125 ns) = 26.035 ns; Loc. = LCCOMB_X14_Y14_N0; Fanout = 3; COMB Node = 'Multi:Multi|Add18~65'
        Info: 55: + IC(0.625 ns) + CELL(0.488 ns) = 27.148 ns; Loc. = LCCOMB_X13_Y15_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add19~62'
        Info: 56: + IC(0.000 ns) + CELL(0.125 ns) = 27.273 ns; Loc. = LCCOMB_X13_Y14_N16; Fanout = 3; COMB Node = 'Multi:Multi|Add19~65'
        Info: 57: + IC(0.940 ns) + CELL(0.537 ns) = 28.750 ns; Loc. = LCCOMB_X14_Y19_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add20~62'
        Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 28.785 ns; Loc. = LCCOMB_X14_Y18_N0; Fanout = 2; COMB Node = 'Multi:Multi|Add20~66'
        Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 28.820 ns; Loc. = LCCOMB_X14_Y18_N2; Fanout = 2; COMB Node = 'Multi:Multi|Add20~70'
        Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 28.855 ns; Loc. = LCCOMB_X14_Y18_N4; Fanout = 2; COMB Node = 'Multi:Multi|Add20~74'
        Info: 61: + IC(0.000 ns) + CELL(0.125 ns) = 28.980 ns; Loc. = LCCOMB_X14_Y18_N6; Fanout = 4; COMB Node = 'Multi:Multi|Add20~77'
        Info: 62: + IC(0.825 ns) + CELL(0.309 ns) = 30.114 ns; Loc. = LCCOMB_X17_Y17_N4; Fanout = 2; COMB Node = 'Multi:Multi|Add21~74'
        Info: 63: + IC(0.000 ns) + CELL(0.125 ns) = 30.239 ns; Loc. = LCCOMB_X17_Y17_N6; Fanout = 3; COMB Node = 'Multi:Multi|Add21~77'
        Info: 64: + IC(0.963 ns) + CELL(0.225 ns) = 31.427 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 4; COMB Node = 'Multi:Multi|P~672'
        Info: 65: + IC(1.002 ns) + CELL(0.436 ns) = 32.865 ns; Loc. = LCCOMB_X19_Y17_N2; Fanout = 2; COMB Node = 'Multi:Multi|Add23~70'
        Info: 66: + IC(0.000 ns) + CELL(0.035 ns) = 32.900 ns; Loc. = LCCOMB_X19_Y17_N4; Fanout = 2; COMB Node = 'Multi:Multi|Add23~74'
        Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 32.935 ns; Loc. = LCCOMB_X19_Y17_N6; Fanout = 2; COMB Node = 'Multi:Multi|Add23~78'
        Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 32.970 ns; Loc. = LCCOMB_X19_Y17_N8; Fanout = 2; COMB Node = 'Multi:Multi|Add23~82'
        Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 33.005 ns; Loc. = LCCOMB_X19_Y17_N10; Fanout = 2; COMB Node = 'Multi:Multi|Add23~86'
        Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 33.040 ns; Loc. = LCCOMB_X19_Y17_N12; Fanout = 2; COMB Node = 'Multi:Multi|Add23~90'
        Info: 71: + IC(0.000 ns) + CELL(0.209 ns) = 33.249 ns; Loc. = LCCOMB_X19_Y17_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add23~94'
        Info: 72: + IC(0.000 ns) + CELL(0.125 ns) = 33.374 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 3; COMB Node = 'Multi:Multi|Add23~97'
        Info: 73: + IC(0.876 ns) + CELL(0.506 ns) = 34.756 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add24~94'
        Info: 74: + IC(0.000 ns) + CELL(0.125 ns) = 34.881 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 3; COMB Node = 'Multi:Multi|Add24~97'
        Info: 75: + IC(0.592 ns) + CELL(0.442 ns) = 35.915 ns; Loc. = LCCOMB_X23_Y17_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add25~94'
        Info: 76: + IC(0.000 ns) + CELL(0.125 ns) = 36.040 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 3; COMB Node = 'Multi:Multi|Add25~97'
        Info: 77: + IC(0.926 ns) + CELL(0.457 ns) = 37.423 ns; Loc. = LCCOMB_X23_Y21_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add26~94'
        Info: 78: + IC(0.000 ns) + CELL(0.125 ns) = 37.548 ns; Loc. = LCCOMB_X23_Y20_N16; Fanout = 3; COMB Node = 'Multi:Multi|Add26~97'
        Info: 79: + IC(0.595 ns) + CELL(0.506 ns) = 38.649 ns; Loc. = LCCOMB_X22_Y21_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add27~94'
        Info: 80: + IC(0.000 ns) + CELL(0.125 ns) = 38.774 ns; Loc. = LCCOMB_X22_Y20_N0; Fanout = 3; COMB Node = 'Multi:Multi|Add27~97'
        Info: 81: + IC(0.615 ns) + CELL(0.488 ns) = 39.877 ns; Loc. = LCCOMB_X21_Y21_N30; Fanout = 2; COMB Node = 'Multi:Multi|Add28~94'
        Info: 82: + IC(0.000 ns) + CELL(0.125 ns) = 40.002 ns; Loc. = LCCOMB_X21_Y20_N16; Fanout = 3; COMB Node = 'Multi:Multi|Add28~97'
        Info: 83: + IC(0.821 ns) + CELL(0.506 ns) = 41.329 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 2; COMB Node = 'Multi:Multi|Add29~94'
        Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 41.364 ns; Loc. = LCCOMB_X19_Y20_N0; Fanout = 2; COMB Node = 'Multi:Multi|Add29~98'
        Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 41.399 ns; Loc. = LCCOMB_X19_Y20_N2; Fanout = 2; COMB Node = 'Multi:Multi|Add29~102'
        Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 41.434 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 2; COMB Node = 'Multi:Multi|Add29~106'
        Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 41.469 ns; Loc. = LCCOMB_X19_Y20_N6; Fanout = 2; COMB Node = 'Multi:Multi|Add29~110'
        Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 41.504 ns; Loc. = LCCOMB_X19_Y20_N8; Fanout = 2; COMB Node = 'Multi:Multi|Add29~114'
        Info: 89: + IC(0.000 ns) + CELL(0.035 ns) = 41.539 ns; Loc. = LCCOMB_X19_Y20_N10; Fanout = 2; COMB Node = 'Multi:Multi|Add29~118'
        Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 41.574 ns; Loc. = LCCOMB_X19_Y20_N12; Fanout = 1; COMB Node = 'Multi:Multi|Add29~122'
        Info: 91: + IC(0.000 ns) + CELL(0.125 ns) = 41.699 ns; Loc. = LCCOMB_X19_Y20_N14; Fanout = 1; COMB Node = 'Multi:Multi|Add29~125'
        Info: 92: + IC(0.748 ns) + CELL(0.053 ns) = 42.500 ns; Loc. = LCCOMB_X19_Y23_N20; Fanout = 1; COMB Node = 'Multi:Multi|result[62]~feeder'
        Info: 93: + IC(0.000 ns) + CELL(0.155 ns) = 42.655 ns; Loc. = LCFF_X19_Y23_N21; Fanout = 1; REG Node = 'Multi:Multi|result[62]'
        Info: Total cell delay = 19.333 ns ( 45.32 % )
        Info: Total interconnect delay = 23.322 ns ( 54.68 % )
    Info: - Smallest clock skew is -0.019 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.471 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1543; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X19_Y23_N21; Fanout = 1; REG Node = 'Multi:Multi|result[62]'
            Info: Total cell delay = 1.472 ns ( 59.57 % )
            Info: Total interconnect delay = 0.999 ns ( 40.43 % )
        Info: - Longest clock path from clock "clock" to source register is 2.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1543; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X33_Y14_N3; Fanout = 77; REG Node = 'Registrador:B|Saida[0]'
            Info: Total cell delay = 1.472 ns ( 59.12 % )
            Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.WaitMemRead" and destination pin or register "ControlUnit:ControlUnit|nextstate.WaitMemRead2_2928" for clock "clock" (Hold time is 5.754 ns)
    Info: + Largest clock skew is 6.421 ns
        Info: + Longest clock path from clock "clock" to destination register is 8.708 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
            Info: 2: + IC(1.024 ns) + CELL(0.712 ns) = 2.590 ns; Loc. = LCFF_X9_Y10_N19; Fanout = 19; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(0.584 ns) + CELL(0.225 ns) = 3.399 ns; Loc. = LCCOMB_X7_Y10_N20; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~2'
            Info: 4: + IC(0.240 ns) + CELL(0.228 ns) = 3.867 ns; Loc. = LCCOMB_X7_Y10_N28; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Addiu~0'
            Info: 5: + IC(0.603 ns) + CELL(0.228 ns) = 4.698 ns; Loc. = LCCOMB_X7_Y11_N22; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Addiu~1'
            Info: 6: + IC(0.259 ns) + CELL(0.346 ns) = 5.303 ns; Loc. = LCCOMB_X7_Y11_N2; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector123~1'
            Info: 7: + IC(0.219 ns) + CELL(0.225 ns) = 5.747 ns; Loc. = LCCOMB_X7_Y11_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector123~2'
            Info: 8: + IC(2.007 ns) + CELL(0.000 ns) = 7.754 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'ControlUnit:ControlUnit|Selector123~2clkctrl'
            Info: 9: + IC(0.901 ns) + CELL(0.053 ns) = 8.708 ns; Loc. = LCCOMB_X5_Y10_N22; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WaitMemRead2_2928'
            Info: Total cell delay = 2.871 ns ( 32.97 % )
            Info: Total interconnect delay = 5.837 ns ( 67.03 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.287 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
            Info: 2: + IC(0.815 ns) + CELL(0.618 ns) = 2.287 ns; Loc. = LCFF_X5_Y10_N7; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.WaitMemRead'
            Info: Total cell delay = 1.472 ns ( 64.36 % )
            Info: Total interconnect delay = 0.815 ns ( 35.64 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.573 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y10_N7; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.WaitMemRead'
        Info: 2: + IC(0.345 ns) + CELL(0.228 ns) = 0.573 ns; Loc. = LCCOMB_X5_Y10_N22; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WaitMemRead2_2928'
        Info: Total cell delay = 0.228 ns ( 39.79 % )
        Info: Total interconnect delay = 0.345 ns ( 60.21 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Multi:Multi|result[8]" (data pin = "reset", clock pin = "clock") is 8.637 ns
    Info: + Longest pin to register delay is 11.022 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; PIN Node = 'reset'
        Info: 2: + IC(4.226 ns) + CELL(0.228 ns) = 5.318 ns; Loc. = LCCOMB_X5_Y10_N14; Fanout = 62; COMB Node = 'Multi:Multi|result[4]~0'
        Info: 3: + IC(4.958 ns) + CELL(0.746 ns) = 11.022 ns; Loc. = LCFF_X30_Y9_N3; Fanout = 1; REG Node = 'Multi:Multi|result[8]'
        Info: Total cell delay = 1.838 ns ( 16.68 % )
        Info: Total interconnect delay = 9.184 ns ( 83.32 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1543; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X30_Y9_N3; Fanout = 1; REG Node = 'Multi:Multi|result[8]'
        Info: Total cell delay = 1.472 ns ( 59.47 % )
        Info: Total interconnect delay = 1.003 ns ( 40.53 % )
Info: tco from clock "clock" to destination pin "MuxMemToRegOut[0]" through register "ControlUnit:ControlUnit|state.Lw" is 23.829 ns
    Info: + Longest clock path from clock "clock" to source register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1543; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X7_Y11_N27; Fanout = 7; REG Node = 'ControlUnit:ControlUnit|state.Lw'
        Info: Total cell delay = 1.472 ns ( 59.21 % )
        Info: Total interconnect delay = 1.014 ns ( 40.79 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 21.249 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N27; Fanout = 7; REG Node = 'ControlUnit:ControlUnit|state.Lw'
        Info: 2: + IC(0.828 ns) + CELL(0.366 ns) = 1.194 ns; Loc. = LCCOMB_X6_Y10_N4; Fanout = 13; COMB Node = 'ControlUnit:ControlUnit|WideOr3~1'
        Info: 3: + IC(0.265 ns) + CELL(0.357 ns) = 1.816 ns; Loc. = LCCOMB_X6_Y10_N10; Fanout = 3; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux0~0'
        Info: 4: + IC(0.572 ns) + CELL(0.346 ns) = 2.734 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~1'
        Info: 5: + IC(0.218 ns) + CELL(0.225 ns) = 3.177 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~2'
        Info: 6: + IC(0.772 ns) + CELL(0.053 ns) = 4.002 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~29'
        Info: 7: + IC(0.218 ns) + CELL(0.154 ns) = 4.374 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 8: + IC(0.612 ns) + CELL(0.225 ns) = 5.211 ns; Loc. = LCCOMB_X14_Y9_N18; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 9: + IC(0.373 ns) + CELL(0.053 ns) = 5.637 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~5'
        Info: 10: + IC(0.206 ns) + CELL(0.053 ns) = 5.896 ns; Loc. = LCCOMB_X14_Y9_N28; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[7]~6'
        Info: 11: + IC(0.640 ns) + CELL(0.053 ns) = 6.589 ns; Loc. = LCCOMB_X14_Y7_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[8]~7'
        Info: 12: + IC(0.210 ns) + CELL(0.053 ns) = 6.852 ns; Loc. = LCCOMB_X14_Y7_N4; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[9]~8'
        Info: 13: + IC(0.230 ns) + CELL(0.053 ns) = 7.135 ns; Loc. = LCCOMB_X14_Y7_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[10]~9'
        Info: 14: + IC(0.359 ns) + CELL(0.053 ns) = 7.547 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[11]~10'
        Info: 15: + IC(0.618 ns) + CELL(0.053 ns) = 8.218 ns; Loc. = LCCOMB_X14_Y8_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~11'
        Info: 16: + IC(0.227 ns) + CELL(0.053 ns) = 8.498 ns; Loc. = LCCOMB_X14_Y8_N20; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[13]~12'
        Info: 17: + IC(0.229 ns) + CELL(0.053 ns) = 8.780 ns; Loc. = LCCOMB_X14_Y8_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[14]~13'
        Info: 18: + IC(0.261 ns) + CELL(0.228 ns) = 9.269 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[15]~14'
        Info: 19: + IC(0.795 ns) + CELL(0.346 ns) = 10.410 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[16]~15'
        Info: 20: + IC(0.196 ns) + CELL(0.053 ns) = 10.659 ns; Loc. = LCCOMB_X9_Y7_N2; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[17]~16'
        Info: 21: + IC(0.301 ns) + CELL(0.366 ns) = 11.326 ns; Loc. = LCCOMB_X9_Y7_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[18]~17'
        Info: 22: + IC(0.197 ns) + CELL(0.053 ns) = 11.576 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[19]~18'
        Info: 23: + IC(0.333 ns) + CELL(0.053 ns) = 11.962 ns; Loc. = LCCOMB_X9_Y7_N10; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[20]~19'
        Info: 24: + IC(0.199 ns) + CELL(0.053 ns) = 12.214 ns; Loc. = LCCOMB_X9_Y7_N16; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[21]~20'
        Info: 25: + IC(0.234 ns) + CELL(0.053 ns) = 12.501 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[22]~21'
        Info: 26: + IC(0.202 ns) + CELL(0.053 ns) = 12.756 ns; Loc. = LCCOMB_X9_Y7_N4; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[23]~22'
        Info: 27: + IC(0.369 ns) + CELL(0.346 ns) = 13.471 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[25]~24'
        Info: 28: + IC(0.588 ns) + CELL(0.053 ns) = 14.112 ns; Loc. = LCCOMB_X11_Y8_N18; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[27]~25'
        Info: 29: + IC(0.330 ns) + CELL(0.053 ns) = 14.495 ns; Loc. = LCCOMB_X10_Y8_N30; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[29]~26'
        Info: 30: + IC(0.240 ns) + CELL(0.053 ns) = 14.788 ns; Loc. = LCCOMB_X10_Y8_N4; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[30]~28'
        Info: 31: + IC(1.625 ns) + CELL(0.154 ns) = 16.567 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 1; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~1'
        Info: 32: + IC(0.206 ns) + CELL(0.053 ns) = 16.826 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 33; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~2'
        Info: 33: + IC(2.319 ns) + CELL(2.104 ns) = 21.249 ns; Loc. = PIN_K7; Fanout = 0; PIN Node = 'MuxMemToRegOut[0]'
        Info: Total cell delay = 6.277 ns ( 29.54 % )
        Info: Total interconnect delay = 14.972 ns ( 70.46 % )
Info: th for register "Multi:Multi|result[20]" (data pin = "reset", clock pin = "clock") is -4.632 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1543; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X14_Y13_N23; Fanout = 1; REG Node = 'Multi:Multi|result[20]'
        Info: Total cell delay = 1.472 ns ( 59.69 % )
        Info: Total interconnect delay = 0.994 ns ( 40.31 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 7.247 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; PIN Node = 'reset'
        Info: 2: + IC(4.226 ns) + CELL(0.228 ns) = 5.318 ns; Loc. = LCCOMB_X5_Y10_N14; Fanout = 62; COMB Node = 'Multi:Multi|result[4]~0'
        Info: 3: + IC(1.183 ns) + CELL(0.746 ns) = 7.247 ns; Loc. = LCFF_X14_Y13_N23; Fanout = 1; REG Node = 'Multi:Multi|result[20]'
        Info: Total cell delay = 1.838 ns ( 25.36 % )
        Info: Total interconnect delay = 5.409 ns ( 74.64 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 268 megabytes
    Info: Processing ended: Fri May 17 17:58:04 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04


