INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/ip/delay_1hang/sim/delay_1hang.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_1hang
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/connect_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module connect_domain_get
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/get_around.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_around
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
