vendor_name = ModelSim
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/xor4.vhd
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/TB.vhd
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/TB2.vhd
source_file = 1, d:/drbha/quartus_main/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/drbha/quartus_main/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/drbha/quartus_main/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/drbha/quartus_main/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/db/xor4.cbx.xml
design_name = xor4
instance = comp, \OUT1~output\, OUT1~output, xor4, 1
instance = comp, \IN2~input\, IN2~input, xor4, 1
instance = comp, \IN3~input\, IN3~input, xor4, 1
instance = comp, \IN4~input\, IN4~input, xor4, 1
instance = comp, \IN1~input\, IN1~input, xor4, 1
instance = comp, \m7|final_or|OUT2~0\, m7|final_or|OUT2~0, xor4, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, xor4, 1
