//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_add_convolution_mul_sub_24 // -- Begin function triton_poi_fused__unsafe_index_add_convolution_mul_sub_24
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused__unsafe_index_add_convolution_mul_sub_24
.visible .entry triton_poi_fused__unsafe_index_add_convolution_mul_sub_24(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_8,
	.param .u32 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_9,
	.param .u32 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_10
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<22>;
	.reg .b32 	%r<97>;
	.reg .f32 	%f<33>;
	.reg .b64 	%rd<61>;
	.loc	1 19 0                          // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:19:0

// %bb.0:
	ld.param.u64 	%rd22, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_0];
	ld.param.u64 	%rd23, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_1];
$L__tmp0:
	.loc	1 22 28                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:22:33
	shl.b32 	%r27, %r1, 4;
	ld.param.u64 	%rd24, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_2];
	.loc	1 23 44                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:23:44
	mov.u32 	%r28, %tid.x;
	ld.param.u64 	%rd25, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_3];
	shl.b32 	%r30, %r28, 1;
	ld.param.u64 	%rd26, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_4];
	and.b32  	%r31, %r30, 14;
	ld.param.u64 	%rd27, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_5];
	ld.param.u64 	%rd28, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_6];
	bfe.u32 	%r32, %r28, 4, 2;
	ld.param.u64 	%rd29, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_7];
	and.b32  	%r33, %r28, 64;
	ld.param.u64 	%rd30, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_8];
	shr.u32 	%r34, %r33, 4;
	or.b32  	%r35, %r32, %r34;
	.loc	1 23 23                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:23:23
	or.b32  	%r36, %r27, %r31;
	or.b32  	%r37, %r27, %r35;
	.loc	1 25 28                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:25:33
	shl.b32 	%r38, %r2, 4;
	.loc	1 26 44                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:26:44
	and.b32  	%r39, %r28, 15;
	bfe.u32 	%r40, %r28, 3, 3;
	shr.u32 	%r41, %r33, 3;
	or.b32  	%r42, %r40, %r41;
	.loc	1 26 23                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:26:23
	or.b32  	%r43, %r38, %r39;
	or.b32  	%r44, %r42, %r38;
	.loc	1 27 21                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:27:21
	setp.lt.s32 	%p1, %r43, 16;
	setp.lt.s32 	%p7, %r44, 16;
	.loc	1 28 19                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:28:19
	shr.s32 	%r46, %r43, 31;
	shr.u32 	%r47, %r46, 30;
	add.s32 	%r48, %r43, %r47;
	shr.s32 	%r49, %r48, 2;
	.loc	1 29 19                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:29:19
	and.b32  	%r50, %r48, -4;
	sub.s32 	%r51, %r43, %r50;
	.loc	1 33 19                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:33:19
	bfe.s32 	%r52, %r1, 27, 1;
	shr.u32 	%r53, %r52, 24;
	add.s32 	%r54, %r36, %r53;
	.loc	1 32 19                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:32:19
	and.b32  	%r55, %r54, -256;
	sub.s32 	%r56, %r36, %r55;
	.loc	1 34 30                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:34:30
	mul.wide.s32 	%rd31, %r49, 8;
	add.s64 	%rd2, %rd23, %rd31;
	.loc	1 34 35                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:34:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 35 30                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:35:30
	mul.wide.s32 	%rd32, %r51, 8;
	add.s64 	%rd4, %rd24, %rd32;
	.loc	1 35 35                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:35:35
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 36 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:36:31
	add.s64 	%rd6, %rd26, %rd32;
	.loc	1 36 36                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:36:36
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 37 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:37:31
	mul.wide.s32 	%rd33, %r51, 4;
	add.s64 	%rd7, %rd27, %rd33;
	.loc	1 37 36                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:37:36
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 38 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:38:31
	add.s64 	%rd9, %rd28, %rd31;
	.loc	1 38 36                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:38:36
	// begin inline asm
	mov.u64 %rd8, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd8 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 39 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:39:31
	mul.wide.s32 	%rd34, %r49, 4;
	add.s64 	%rd10, %rd29, %rd34;
	.loc	1 39 36                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:39:36
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r4;
	.loc	1 40 44                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:40:44
	shl.b32 	%r57, %r44, 8;
	.loc	1 40 40                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:40:40
	add.s32 	%r58, %r57, %r56;
	.loc	1 40 54                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:40:54
	shl.b32 	%r59, %r54, 4;
	and.b32  	%r60, %r59, -4096;
	.loc	1 40 49                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:40:49
	add.s32 	%r61, %r58, %r60;
	.loc	1 40 35                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:40:35
	mul.wide.s32 	%rd35, %r61, 4;
	add.s64 	%rd11, %rd22, %rd35;
	.loc	1 40 59                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:40:59
	// begin inline asm
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p7 ld.global.L1::evict_last.v2.b32 { %r5, %r6 }, [ %rd11 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r5;
	mov.b32 	%f3, %r6;
	.loc	1 41 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:41:31
	mul.wide.s32 	%rd36, %r56, 4;
	add.s64 	%rd12, %rd30, %rd36;
	mov.pred 	%p8, -1;
	.loc	1 41 36                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:41:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	@%p8 ld.global.L1::evict_last.v2.b32 { %r7, %r8 }, [ %rd12 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r7;
	mov.b32 	%f5, %r8;
	.loc	1 45 32                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:45:32
	shr.u64 	%rd37, %rd1, 62;
	and.b64  	%rd38, %rd37, 2;
	add.s64 	%rd39, %rd38, %rd1;
	.loc	1 23 23                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:23:23
	shl.b32 	%r62, %r37, 2;
	.loc	1 49 48                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:49:48
	or.b32  	%r63, %r62, 32;
	.loc	1 49 30                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:49:30
	shr.u64 	%rd40, %rd3, 60;
	and.b64  	%rd41, %rd40, 8;
	add.s64 	%rd42, %rd25, %rd41;
	shl.b64 	%rd43, %rd3, 2;
	add.s64 	%rd44, %rd42, %rd43;
	shl.b64 	%rd45, %rd39, 3;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.s32 	%rd47, %r62, 4;
	add.s64 	%rd13, %rd46, %rd47;
	mul.wide.s32 	%rd48, %r63, 4;
	add.s64 	%rd14, %rd46, %rd48;
	.loc	1 49 53                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:49:53
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 53 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:53:31
	shr.u64 	%rd49, %rd5, 60;
	and.b64  	%rd50, %rd49, 8;
	add.s64 	%rd51, %rd25, %rd50;
	shl.b64 	%rd52, %rd5, 2;
	add.s64 	%rd53, %rd51, %rd52;
	add.s64 	%rd54, %rd53, %rd45;
	add.s64 	%rd15, %rd54, %rd47;
	add.s64 	%rd16, %rd54, %rd48;
	.loc	1 53 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:53:55
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 59 35                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:59:35
	shr.u64 	%rd55, %rd8, 62;
	and.b64  	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd56, %rd8;
	.loc	1 60 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:31
	shl.b64 	%rd58, %rd57, 3;
	add.s64 	%rd59, %rd44, %rd58;
	add.s64 	%rd17, %rd59, %rd47;
	add.s64 	%rd18, %rd59, %rd48;
	.loc	1 60 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:55
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 61 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:31
	add.s64 	%rd60, %rd53, %rd58;
	add.s64 	%rd19, %rd60, %rd47;
	add.s64 	%rd20, %rd60, %rd48;
	.loc	1 61 56                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:56
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 60 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:55
	mov.b32 	%f6, %r9;
	mov.b32 	%f7, %r13;
	.loc	1 61 56                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:56
	mov.b32 	%f8, %r11;
	mov.b32 	%f9, %r15;
	.loc	1 62 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:62:20
	sub.f32 	%f10, %f9, %f7;
	sub.f32 	%f11, %f8, %f6;
	.loc	1 63 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:63:20
	mov.b32 	%f12, %r3;
	.loc	1 64 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:64:20
	fma.rn.f32 	%f13, %f11, %f12, %f6;
	fma.rn.f32 	%f14, %f10, %f12, %f7;
	.loc	1 60 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:55
	mov.b32 	%f15, %r10;
	mov.b32 	%f16, %r14;
	.loc	1 61 56                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:56
	mov.b32 	%f17, %r12;
	mov.b32 	%f18, %r16;
	.loc	1 62 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:62:20
	sub.f32 	%f19, %f18, %f16;
	sub.f32 	%f20, %f17, %f15;
	.loc	1 64 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:64:20
	fma.rn.f32 	%f21, %f20, %f12, %f15;
	fma.rn.f32 	%f22, %f19, %f12, %f16;
	.loc	1 65 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:65:20
	sub.f32 	%f23, %f14, %f13;
	sub.f32 	%f24, %f22, %f21;
	.loc	1 67 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:67:20
	fma.rn.f32 	%f25, %f23, %f1, %f13;
	fma.rn.f32 	%f26, %f24, %f1, %f21;
	.loc	1 68 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:68:20
	add.f32 	%f27, %f2, %f4;
	add.f32 	%f28, %f3, %f5;
	shl.b32 	%r64, %r28, 5;
	and.b32  	%r65, %r64, 224;
	or.b32  	%r66, %r42, %r65;
	and.b32  	%r67, %r28, 127;
	shr.u32 	%r68, %r65, 2;
	mov.u32 	%r69, global_smem;
	add.s32 	%r70, %r69, %r68;
	shl.b32 	%r71, %r66, 2;
	add.s32 	%r17, %r70, %r71;
	mov.b32 	%r18, %f27;
	// begin inline asm
	@%p8 st.shared.b32 [ %r17 + 0 ], %r18;
	// end inline asm
	or.b32  	%r72, %r65, 16;
	shr.u32 	%r73, %r72, 2;
	add.s32 	%r74, %r69, %r73;
	add.s32 	%r75, %r74, %r71;
	add.s32 	%r19, %r75, 64;
	mov.b32 	%r20, %f28;
	// begin inline asm
	@%p8 st.shared.b32 [ %r19 + 0 ], %r20;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r76, %r28, 2;
	and.b32  	%r77, %r76, 28;
	add.s32 	%r78, %r69, %r77;
	shl.b32 	%r79, %r67, 2;
	add.s32 	%r80, %r78, %r79;
	ld.shared.f32 	%f29, [%r80];
	or.b32  	%r81, %r67, 128;
	shr.u32 	%r82, %r81, 2;
	and.b32  	%r83, %r82, 60;
	add.s32 	%r84, %r69, %r83;
	add.s32 	%r85, %r84, %r79;
	ld.shared.f32 	%f30, [%r85+512];
	.loc	1 69 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:69:20
	add.f32 	%f31, %f29, %f25;
	add.f32 	%f32, %f30, %f26;
	.loc	1 70 4                          // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:70:4
	bar.sync 	0;
	.loc	1 71 59                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:71:59
	shl.b32 	%r86, %r28, 4;
	and.b32  	%r87, %r86, 240;
	or.b32  	%r88, %r35, %r87;
	shr.u32 	%r89, %r87, 1;
	add.s32 	%r90, %r69, %r89;
	shl.b32 	%r91, %r88, 2;
	add.s32 	%r21, %r90, %r91;
	mov.b32 	%r22, %f31;
	// begin inline asm
	@%p8 st.shared.b32 [ %r21 + 0 ], %r22;
	// end inline asm
	add.s32 	%r23, %r21, 32;
	mov.b32 	%r24, %f32;
	// begin inline asm
	@%p8 st.shared.b32 [ %r23 + 0 ], %r24;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r92, %r28, 120;
	add.s32 	%r93, %r69, %r92;
	shl.b32 	%r94, %r28, 3;
	and.b32  	%r95, %r94, 1016;
	add.s32 	%r96, %r93, %r95;
	ld.shared.v2.u32 	{%r25, %r26}, [%r96];
	// begin inline asm
	@%p7 st.global.v2.b32 [ %rd11 + 0 ], { %r25, %r26 };
	// end inline asm
	.loc	1 71 4                          // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:71:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/cf/ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 99
.b8 102
.b8 115
.b8 105
.b8 116
.b8 104
.b8 115
.b8 105
.b8 101
.b8 105
.b8 101
.b8 118
.b8 50
.b8 97
.b8 55
.b8 104
.b8 104
.b8 110
.b8 118
.b8 107
.b8 109
.b8 115
.b8 108
.b8 50
.b8 101
.b8 110
.b8 113
.b8 114
.b8 120
.b8 55
.b8 122
.b8 120
.b8 122
.b8 97
.b8 110
.b8 112
.b8 107
.b8 97
.b8 118
.b8 121
.b8 105
.b8 119
.b8 51
.b8 111
.b8 98
.b8 115
.b8 52
.b8 97
.b8 116
.b8 114
.b8 119
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 99
.b8 102
.b8 0
	}
	.section	.debug_macinfo	{	}
