Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_004.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3226210 heartbeat IPC: 3.09961 cumulative IPC: 3.09961 (Simulation time: 0 hr 2 min 43 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6559677 heartbeat IPC: 2.99988 cumulative IPC: 3.04893 (Simulation time: 0 hr 5 min 25 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11676720 heartbeat IPC: 1.95425 cumulative IPC: 2.56921 (Simulation time: 0 hr 8 min 55 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 15423357 heartbeat IPC: 2.66906 cumulative IPC: 2.59347 (Simulation time: 0 hr 12 min 3 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 18649268 heartbeat IPC: 3.0999 cumulative IPC: 2.68107 (Simulation time: 0 hr 14 min 36 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 18649268 (Simulation time: 0 hr 14 min 36 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 27305355 heartbeat IPC: 1.15526 cumulative IPC: 1.15526 (Simulation time: 0 hr 17 min 3 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 35355018 heartbeat IPC: 1.24229 cumulative IPC: 1.19719 (Simulation time: 0 hr 19 min 16 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 56267287 heartbeat IPC: 0.478188 cumulative IPC: 0.79749 (Simulation time: 0 hr 22 min 42 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 71535125 heartbeat IPC: 0.654972 cumulative IPC: 0.756346 (Simulation time: 0 hr 24 min 56 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 80257899 heartbeat IPC: 1.14642 cumulative IPC: 0.811575 (Simulation time: 0 hr 26 min 8 sec) 
Finished CPU 0 instructions: 50000000 cycles: 61608631 cumulative IPC: 0.811575 (Simulation time: 0 hr 26 min 8 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.811575 instructions: 50000000 cycles: 61608631
L1D TOTAL     ACCESS:   21645534  HIT:   17574514  MISS:    4071020
L1D LOAD      ACCESS:    8605809  HIT:    6587640  MISS:    2018169
L1D RFO       ACCESS:    4643898  HIT:    4537101  MISS:     106797
L1D PREFETCH  ACCESS:    8395827  HIT:    6449773  MISS:    1946054
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    8640708  ISSUED:    8551510  USEFUL:     106486  USELESS:    1839563
L1D AVERAGE MISS LATENCY: 22.8969 cycles
L1I TOTAL     ACCESS:   16523350  HIT:   14999476  MISS:    1523874
L1I LOAD      ACCESS:   10713421  HIT:   10585169  MISS:     128252
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    5809929  HIT:    4414307  MISS:    1395622
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    6377736  ISSUED:    6096107  USEFUL:    1015490  USELESS:     380003
L1I AVERAGE MISS LATENCY: 34.5177 cycles
L2C TOTAL     ACCESS:    7244594  HIT:    6177004  MISS:    1067590
L2C LOAD      ACCESS:    2086185  HIT:    1831621  MISS:     254564
L2C RFO       ACCESS:     105604  HIT:      57279  MISS:      48325
L2C PREFETCH  ACCESS:    4807765  HIT:    4044567  MISS:     763198
L2C WRITEBACK ACCESS:     245040  HIT:     243537  MISS:       1503
L2C PREFETCH  REQUESTED:    6005112  ISSUED:    6003359  USEFUL:      27337  USELESS:     735917
L2C AVERAGE MISS LATENCY: 57.7437 cycles
LLC TOTAL     ACCESS:    2303249  HIT:    2063747  MISS:     239502
LLC LOAD      ACCESS:     254152  HIT:     208440  MISS:      45712
LLC RFO       ACCESS:      48323  HIT:      34036  MISS:      14287
LLC PREFETCH  ACCESS:    1861570  HIT:    1682459  MISS:     179111
LLC WRITEBACK ACCESS:     139204  HIT:     138812  MISS:        392
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      22858  USELESS:     157908
LLC AVERAGE MISS LATENCY: 174.008 cycles
Major fault: 0 Minor fault: 7602
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      48634  ROW_BUFFER_MISS:     190446
 DBUS_CONGESTED:      94861
 WQ ROW_BUFFER_HIT:      11583  ROW_BUFFER_MISS:      40673  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 98.1603% MPKI: 3.89124 Average ROB Occupancy at Mispredict: 65.4577

Branch types
NOT_BRANCH: 39423755 78.8475%
BRANCH_DIRECT_JUMP: 551642 1.10328%
BRANCH_INDIRECT: 139368 0.278736%
BRANCH_CONDITIONAL: 7920858 15.8417%
BRANCH_DIRECT_CALL: 776072 1.55214%
BRANCH_INDIRECT_CALL: 194644 0.389288%
BRANCH_RETURN: 993311 1.98662%
BRANCH_OTHER: 0 0%

