[2025-09-17 10:14:34] START suite=qualcomm_srv trace=srv176_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv176_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2644338 heartbeat IPC: 3.782 cumulative IPC: 3.782 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5051892 heartbeat IPC: 4.154 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5051892 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5051892 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13489441 heartbeat IPC: 1.185 cumulative IPC: 1.185 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21929450 heartbeat IPC: 1.185 cumulative IPC: 1.185 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30391997 heartbeat IPC: 1.182 cumulative IPC: 1.184 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 39108290 heartbeat IPC: 1.147 cumulative IPC: 1.175 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 47602352 heartbeat IPC: 1.177 cumulative IPC: 1.175 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 55885299 heartbeat IPC: 1.207 cumulative IPC: 1.18 (Simulation time: 00 hr 08 min 00 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 64466186 heartbeat IPC: 1.165 cumulative IPC: 1.178 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 72925032 heartbeat IPC: 1.182 cumulative IPC: 1.179 (Simulation time: 00 hr 10 min 12 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv176_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000023 cycles: 81519993 heartbeat IPC: 1.163 cumulative IPC: 1.177 (Simulation time: 00 hr 11 min 20 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85016374 cumulative IPC: 1.176 (Simulation time: 00 hr 12 min 25 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85016374 cumulative IPC: 1.176 (Simulation time: 00 hr 12 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv176_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.176 instructions: 100000002 cycles: 85016374
CPU 0 Branch Prediction Accuracy: 91.55% MPKI: 14.91 Average ROB Occupancy at Mispredict: 27.18
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2753
BRANCH_INDIRECT: 0.4182
BRANCH_CONDITIONAL: 12.55
BRANCH_DIRECT_CALL: 0.7012
BRANCH_INDIRECT_CALL: 0.5123
BRANCH_RETURN: 0.4551


====Backend Stall Breakdown====
ROB_STALL: 196732
LQ_STALL: 0
SQ_STALL: 593377


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 113.08247
REPLAY_LOAD: 84.3937
NON_REPLAY_LOAD: 16.366995

== Total ==
ADDR_TRANS: 10969
REPLAY_LOAD: 10718
NON_REPLAY_LOAD: 175045

== Counts ==
ADDR_TRANS: 97
REPLAY_LOAD: 127
NON_REPLAY_LOAD: 10695

cpu0->cpu0_STLB TOTAL        ACCESS:    1765180 HIT:    1759793 MISS:       5387 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1765180 HIT:    1759793 MISS:       5387 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 187.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7680072 HIT:    6722576 MISS:     957496 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6216656 HIT:    5408999 MISS:     807657 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     540879 HIT:     411310 MISS:     129569 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     912872 HIT:     901038 MISS:      11834 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9665 HIT:       1229 MISS:       8436 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14422539 HIT:    8070760 MISS:    6351779 MSHR_MERGE:    1529373
cpu0->cpu0_L1I LOAD         ACCESS:   14422539 HIT:    8070760 MISS:    6351779 MSHR_MERGE:    1529373
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29954026 HIT:   26624058 MISS:    3329968 MSHR_MERGE:    1385135
cpu0->cpu0_L1D LOAD         ACCESS:   16928414 HIT:   15194699 MISS:    1733715 MSHR_MERGE:     339440
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13014461 HIT:   11427886 MISS:    1586575 MSHR_MERGE:    1045682
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11151 HIT:       1473 MISS:       9678 MSHR_MERGE:         13
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12070052 HIT:   10351853 MISS:    1718199 MSHR_MERGE:     863119
cpu0->cpu0_ITLB LOAD         ACCESS:   12070052 HIT:   10351853 MISS:    1718199 MSHR_MERGE:     863119
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.111 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28321984 HIT:   27106997 MISS:    1214987 MSHR_MERGE:     304887
cpu0->cpu0_DTLB LOAD         ACCESS:   28321984 HIT:   27106997 MISS:    1214987 MSHR_MERGE:     304887
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.011 cycles
cpu0->LLC TOTAL        ACCESS:    1145355 HIT:    1075312 MISS:      70043 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     807654 HIT:     781629 MISS:      26025 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     129569 HIT:      89836 MISS:      39733 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     199696 HIT:     199440 MISS:        256 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8436 HIT:       4407 MISS:       4029 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 122.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4156
  ROW_BUFFER_MISS:      65628
  AVG DBUS CONGESTED CYCLE: 3.576
Channel 0 WQ ROW_BUFFER_HIT:       1654
  ROW_BUFFER_MISS:      34339
  FULL:          0
Channel 0 REFRESHES ISSUED:       7085

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542374       417464        65799         4911
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          413          392          207
  STLB miss resolved @ L2C                0          166          281          507          121
  STLB miss resolved @ LLC                0          430          727         2202          800
  STLB miss resolved @ MEM                0            2          256         1802         2215

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157470        50371      1130897       123887          539
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          168          324           34
  STLB miss resolved @ L2C                0          210          112          317            7
  STLB miss resolved @ LLC                0          150          286          556           59
  STLB miss resolved @ MEM                0            0           79          297           89
[2025-09-17 10:27:00] END   suite=qualcomm_srv trace=srv176_ap (rc=0)
